
microstm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c53c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000acc  0800c6d0  0800c6d0  0000d6d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d19c  0800d19c  0000f220  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d19c  0800d19c  0000e19c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d1a4  0800d1a4  0000f220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d1a4  0800d1a4  0000e1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d1a8  0800d1a8  0000e1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  0800d1ac  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005bec  20000220  0800d3cc  0000f220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005e0c  0800d3cc  0000fe0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f220  2**0
                  CONTENTS, READONLY
 12 .debug_info   000150e0  00000000  00000000  0000f250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030c2  00000000  00000000  00024330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  000273f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f85  00000000  00000000  000287c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028e8f  00000000  00000000  0002974d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001708f  00000000  00000000  000525dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7cd0  00000000  00000000  0006966b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016133b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000693c  00000000  00000000  00161380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00167cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c6b4 	.word	0x0800c6b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	0800c6b4 	.word	0x0800c6b4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <fs_find_dir>:

static Directory root_dir;
static Directory* current_dir;

// A helper function to find a directory by path
static Directory* fs_find_dir(const char* path) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b0c6      	sub	sp, #280	@ 0x118
 8001044:	af00      	add	r7, sp, #0
 8001046:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800104a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800104e:	6018      	str	r0, [r3, #0]
    if (path == NULL) {
 8001050:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001054:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <fs_find_dir+0x22>
        return NULL;
 800105e:	2300      	movs	r3, #0
 8001060:	e098      	b.n	8001194 <fs_find_dir+0x154>
    }

    if (strcmp(path, ".") == 0 || strcmp(path, "") == 0) {
 8001062:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001066:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800106a:	494d      	ldr	r1, [pc, #308]	@ (80011a0 <fs_find_dir+0x160>)
 800106c:	6818      	ldr	r0, [r3, #0]
 800106e:	f7ff f8af 	bl	80001d0 <strcmp>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d007      	beq.n	8001088 <fs_find_dir+0x48>
 8001078:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800107c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d102      	bne.n	800108e <fs_find_dir+0x4e>
        return current_dir;
 8001088:	4b46      	ldr	r3, [pc, #280]	@ (80011a4 <fs_find_dir+0x164>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	e082      	b.n	8001194 <fs_find_dir+0x154>
    }

    if (strcmp(path, "/") == 0) {
 800108e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001092:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001096:	4944      	ldr	r1, [pc, #272]	@ (80011a8 <fs_find_dir+0x168>)
 8001098:	6818      	ldr	r0, [r3, #0]
 800109a:	f7ff f899 	bl	80001d0 <strcmp>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d101      	bne.n	80010a8 <fs_find_dir+0x68>
        return &root_dir;
 80010a4:	4b41      	ldr	r3, [pc, #260]	@ (80011ac <fs_find_dir+0x16c>)
 80010a6:	e075      	b.n	8001194 <fs_find_dir+0x154>
    }

    char path_copy[MAX_PATH_SIZE];
    strncpy(path_copy, path, MAX_PATH_SIZE);
 80010a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010ac:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80010b0:	f107 0008 	add.w	r0, r7, #8
 80010b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010b8:	6819      	ldr	r1, [r3, #0]
 80010ba:	f007 ff5e 	bl	8008f7a <strncpy>
    path_copy[MAX_PATH_SIZE - 1] = '\0';
 80010be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010c2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

    Directory* start_dir = (path[0] == '/') ? &root_dir : current_dir;
 80010cc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010d0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2b2f      	cmp	r3, #47	@ 0x2f
 80010da:	d002      	beq.n	80010e2 <fs_find_dir+0xa2>
 80010dc:	4b31      	ldr	r3, [pc, #196]	@ (80011a4 <fs_find_dir+0x164>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	e000      	b.n	80010e4 <fs_find_dir+0xa4>
 80010e2:	4b32      	ldr	r3, [pc, #200]	@ (80011ac <fs_find_dir+0x16c>)
 80010e4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    Directory* target_dir = start_dir;
 80010e8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80010ec:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    char* token = strtok(path_copy, "/");
 80010f0:	f107 0308 	add.w	r3, r7, #8
 80010f4:	492c      	ldr	r1, [pc, #176]	@ (80011a8 <fs_find_dir+0x168>)
 80010f6:	4618      	mov	r0, r3
 80010f8:	f007 ff68 	bl	8008fcc <strtok>
 80010fc:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    while (token != NULL) {
 8001100:	e042      	b.n	8001188 <fs_find_dir+0x148>
        if (strcmp(token, "..") == 0) {
 8001102:	492b      	ldr	r1, [pc, #172]	@ (80011b0 <fs_find_dir+0x170>)
 8001104:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8001108:	f7ff f862 	bl	80001d0 <strcmp>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d110      	bne.n	8001134 <fs_find_dir+0xf4>
            if (target_dir->parent != NULL) {
 8001112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001116:	691b      	ldr	r3, [r3, #16]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d004      	beq.n	8001126 <fs_find_dir+0xe6>
                target_dir = target_dir->parent;
 800111c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
            }
            token = strtok(NULL, "/");
 8001126:	4920      	ldr	r1, [pc, #128]	@ (80011a8 <fs_find_dir+0x168>)
 8001128:	2000      	movs	r0, #0
 800112a:	f007 ff4f 	bl	8008fcc <strtok>
 800112e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
            continue;
 8001132:	e029      	b.n	8001188 <fs_find_dir+0x148>
        }

        Directory* subdir = target_dir->subdirs;
 8001134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        while (subdir != NULL) {
 800113e:	e013      	b.n	8001168 <fs_find_dir+0x128>
            if (strcmp(subdir->name, token) == 0) {
 8001140:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001144:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f841 	bl	80001d0 <strcmp>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d104      	bne.n	800115e <fs_find_dir+0x11e>
                target_dir = subdir;
 8001154:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001158:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
                break;
 800115c:	e008      	b.n	8001170 <fs_find_dir+0x130>
            }
            subdir = subdir->next;
 800115e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001162:	69db      	ldr	r3, [r3, #28]
 8001164:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        while (subdir != NULL) {
 8001168:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1e7      	bne.n	8001140 <fs_find_dir+0x100>
        }

        if (subdir == NULL) {
 8001170:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001174:	2b00      	cmp	r3, #0
 8001176:	d101      	bne.n	800117c <fs_find_dir+0x13c>
            return NULL; // Path not found
 8001178:	2300      	movs	r3, #0
 800117a:	e00b      	b.n	8001194 <fs_find_dir+0x154>
        }

        token = strtok(NULL, "/");
 800117c:	490a      	ldr	r1, [pc, #40]	@ (80011a8 <fs_find_dir+0x168>)
 800117e:	2000      	movs	r0, #0
 8001180:	f007 ff24 	bl	8008fcc <strtok>
 8001184:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    while (token != NULL) {
 8001188:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1b8      	bne.n	8001102 <fs_find_dir+0xc2>
    }

    return target_dir;
 8001190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
}
 8001194:	4618      	mov	r0, r3
 8001196:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	0800c6d0 	.word	0x0800c6d0
 80011a4:	2000025c 	.word	0x2000025c
 80011a8:	0800c6d4 	.word	0x0800c6d4
 80011ac:	2000023c 	.word	0x2000023c
 80011b0:	0800c6d8 	.word	0x0800c6d8

080011b4 <filesystem_init>:
    "clear",
	"exit",
    NULL // Sentinel value to mark the end of the array
};

void filesystem_init(void) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
    // Initialize the root directory
    strncpy(root_dir.name, "/", MAX_FILENAME_SIZE);
 80011b8:	2210      	movs	r2, #16
 80011ba:	490a      	ldr	r1, [pc, #40]	@ (80011e4 <filesystem_init+0x30>)
 80011bc:	480a      	ldr	r0, [pc, #40]	@ (80011e8 <filesystem_init+0x34>)
 80011be:	f007 fedc 	bl	8008f7a <strncpy>
    root_dir.parent = &root_dir; // Root's parent is itself
 80011c2:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <filesystem_init+0x34>)
 80011c4:	4a08      	ldr	r2, [pc, #32]	@ (80011e8 <filesystem_init+0x34>)
 80011c6:	611a      	str	r2, [r3, #16]
    root_dir.subdirs = NULL;
 80011c8:	4b07      	ldr	r3, [pc, #28]	@ (80011e8 <filesystem_init+0x34>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	615a      	str	r2, [r3, #20]
    root_dir.files = NULL;
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <filesystem_init+0x34>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
    root_dir.next = NULL;
 80011d4:	4b04      	ldr	r3, [pc, #16]	@ (80011e8 <filesystem_init+0x34>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]

    // Set the current directory to root
    current_dir = &root_dir;
 80011da:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <filesystem_init+0x38>)
 80011dc:	4a02      	ldr	r2, [pc, #8]	@ (80011e8 <filesystem_init+0x34>)
 80011de:	601a      	str	r2, [r3, #0]
}
 80011e0:	bf00      	nop
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	0800c6d4 	.word	0x0800c6d4
 80011e8:	2000023c 	.word	0x2000023c
 80011ec:	2000025c 	.word	0x2000025c

080011f0 <fs_get_cwd_path>:

void set_current_dir(Directory* dir) {
    current_dir = dir;
}

void fs_get_cwd_path(char* buf, int size) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80011f6:	af02      	add	r7, sp, #8
 80011f8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80011fc:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001200:	6018      	str	r0, [r3, #0]
 8001202:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001206:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800120a:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 800120c:	4b2a      	ldr	r3, [pc, #168]	@ (80012b8 <fs_get_cwd_path+0xc8>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a2a      	ldr	r2, [pc, #168]	@ (80012bc <fs_get_cwd_path+0xcc>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d10d      	bne.n	8001232 <fs_get_cwd_path+0x42>
        snprintf(buf, size, "/");
 8001216:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800121a:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800121e:	6819      	ldr	r1, [r3, #0]
 8001220:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001224:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001228:	4a25      	ldr	r2, [pc, #148]	@ (80012c0 <fs_get_cwd_path+0xd0>)
 800122a:	6818      	ldr	r0, [r3, #0]
 800122c:	f007 fdf0 	bl	8008e10 <sniprintf>
 8001230:	e03e      	b.n	80012b0 <fs_get_cwd_path+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 8001232:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001236:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800123a:	4618      	mov	r0, r3
 800123c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001240:	461a      	mov	r2, r3
 8001242:	2100      	movs	r1, #0
 8001244:	f007 fe7f 	bl	8008f46 <memset>
    Directory* dir = current_dir;
 8001248:	4b1b      	ldr	r3, [pc, #108]	@ (80012b8 <fs_get_cwd_path+0xc8>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 8001250:	e01a      	b.n	8001288 <fs_get_cwd_path+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 8001252:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8001256:	f107 000c 	add.w	r0, r7, #12
 800125a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	4613      	mov	r3, r2
 8001262:	4a18      	ldr	r2, [pc, #96]	@ (80012c4 <fs_get_cwd_path+0xd4>)
 8001264:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001268:	f007 fdd2 	bl	8008e10 <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 800126c:	f107 010c 	add.w	r1, r7, #12
 8001270:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001274:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001278:	4618      	mov	r0, r3
 800127a:	f007 fe7e 	bl	8008f7a <strncpy>
        dir = dir->parent;
 800127e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001282:	691b      	ldr	r3, [r3, #16]
 8001284:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 8001288:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800128c:	4a0b      	ldr	r2, [pc, #44]	@ (80012bc <fs_get_cwd_path+0xcc>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d1df      	bne.n	8001252 <fs_get_cwd_path+0x62>
    }

    snprintf(buf, size, "%s", path);
 8001292:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001296:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800129a:	6819      	ldr	r1, [r3, #0]
 800129c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80012a0:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 80012a4:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 80012a8:	4a07      	ldr	r2, [pc, #28]	@ (80012c8 <fs_get_cwd_path+0xd8>)
 80012aa:	6800      	ldr	r0, [r0, #0]
 80012ac:	f007 fdb0 	bl	8008e10 <sniprintf>
}
 80012b0:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	2000025c 	.word	0x2000025c
 80012bc:	2000023c 	.word	0x2000023c
 80012c0:	0800c6d4 	.word	0x0800c6d4
 80012c4:	0800c744 	.word	0x0800c744
 80012c8:	0800c74c 	.word	0x0800c74c

080012cc <fs_pwd>:

void fs_pwd(char* buf, int size) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80012d2:	af02      	add	r7, sp, #8
 80012d4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80012d8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80012dc:	6018      	str	r0, [r3, #0]
 80012de:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80012e2:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80012e6:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 80012e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001394 <fs_pwd+0xc8>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a2a      	ldr	r2, [pc, #168]	@ (8001398 <fs_pwd+0xcc>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d10d      	bne.n	800130e <fs_pwd+0x42>
        snprintf(buf, size, "/\r\n");
 80012f2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80012f6:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80012fa:	6819      	ldr	r1, [r3, #0]
 80012fc:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001300:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001304:	4a25      	ldr	r2, [pc, #148]	@ (800139c <fs_pwd+0xd0>)
 8001306:	6818      	ldr	r0, [r3, #0]
 8001308:	f007 fd82 	bl	8008e10 <sniprintf>
 800130c:	e03e      	b.n	800138c <fs_pwd+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 800130e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001312:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001316:	4618      	mov	r0, r3
 8001318:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800131c:	461a      	mov	r2, r3
 800131e:	2100      	movs	r1, #0
 8001320:	f007 fe11 	bl	8008f46 <memset>
    Directory* dir = current_dir;
 8001324:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <fs_pwd+0xc8>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 800132c:	e01a      	b.n	8001364 <fs_pwd+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 800132e:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8001332:	f107 000c 	add.w	r0, r7, #12
 8001336:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	4613      	mov	r3, r2
 800133e:	4a18      	ldr	r2, [pc, #96]	@ (80013a0 <fs_pwd+0xd4>)
 8001340:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001344:	f007 fd64 	bl	8008e10 <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 8001348:	f107 010c 	add.w	r1, r7, #12
 800134c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001350:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001354:	4618      	mov	r0, r3
 8001356:	f007 fe10 	bl	8008f7a <strncpy>
        dir = dir->parent;
 800135a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800135e:	691b      	ldr	r3, [r3, #16]
 8001360:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 8001364:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001368:	4a0b      	ldr	r2, [pc, #44]	@ (8001398 <fs_pwd+0xcc>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d1df      	bne.n	800132e <fs_pwd+0x62>
    }

    snprintf(buf, size, "%s\r\n", path);
 800136e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001372:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8001376:	6819      	ldr	r1, [r3, #0]
 8001378:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800137c:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 8001380:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 8001384:	4a07      	ldr	r2, [pc, #28]	@ (80013a4 <fs_pwd+0xd8>)
 8001386:	6800      	ldr	r0, [r0, #0]
 8001388:	f007 fd42 	bl	8008e10 <sniprintf>
}
 800138c:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	2000025c 	.word	0x2000025c
 8001398:	2000023c 	.word	0x2000023c
 800139c:	0800c750 	.word	0x0800c750
 80013a0:	0800c744 	.word	0x0800c744
 80013a4:	0800c754 	.word	0x0800c754

080013a8 <fs_ls>:

void fs_ls(char* buf, int size) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
    Directory* dir;
    File* file;
    int offset = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]

    // List subdirectories
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <fs_ls+0x90>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	695b      	ldr	r3, [r3, #20]
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	e011      	b.n	80013e4 <fs_ls+0x3c>
        offset += snprintf(buf + offset, size - offset, "d %s\r\n", dir->name);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	18d0      	adds	r0, r2, r3
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	4619      	mov	r1, r3
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	4a1a      	ldr	r2, [pc, #104]	@ (800143c <fs_ls+0x94>)
 80013d2:	f007 fd1d 	bl	8008e10 <sniprintf>
 80013d6:	4602      	mov	r2, r0
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	4413      	add	r3, r2
 80013dc:	60fb      	str	r3, [r7, #12]
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	617b      	str	r3, [r7, #20]
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1ea      	bne.n	80013c0 <fs_ls+0x18>
    }

    // List files
    for (file = current_dir->files; file != NULL; file = file->next) {
 80013ea:	4b13      	ldr	r3, [pc, #76]	@ (8001438 <fs_ls+0x90>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	e011      	b.n	8001418 <fs_ls+0x70>
        offset += snprintf(buf + offset, size - offset, "f %s\r\n", file->name);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	18d0      	adds	r0, r2, r3
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	4619      	mov	r1, r3
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4a0e      	ldr	r2, [pc, #56]	@ (8001440 <fs_ls+0x98>)
 8001406:	f007 fd03 	bl	8008e10 <sniprintf>
 800140a:	4602      	mov	r2, r0
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4413      	add	r3, r2
 8001410:	60fb      	str	r3, [r7, #12]
    for (file = current_dir->files; file != NULL; file = file->next) {
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1ea      	bne.n	80013f4 <fs_ls+0x4c>
    }

    if (offset == 0) {
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d105      	bne.n	8001430 <fs_ls+0x88>
        snprintf(buf, size, "\r\n");
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	4a07      	ldr	r2, [pc, #28]	@ (8001444 <fs_ls+0x9c>)
 8001428:	4619      	mov	r1, r3
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f007 fcf0 	bl	8008e10 <sniprintf>
    }
}
 8001430:	bf00      	nop
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	2000025c 	.word	0x2000025c
 800143c:	0800c75c 	.word	0x0800c75c
 8001440:	0800c764 	.word	0x0800c764
 8001444:	0800c76c 	.word	0x0800c76c

08001448 <fs_mkdir>:

int fs_mkdir(char* name) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d009      	beq.n	800146a <fs_mkdir+0x22>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d005      	beq.n	800146a <fs_mkdir+0x22>
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7fe ff16 	bl	8000290 <strlen>
 8001464:	4603      	mov	r3, r0
 8001466:	2b0f      	cmp	r3, #15
 8001468:	d902      	bls.n	8001470 <fs_mkdir+0x28>
        return -1; // Invalid name
 800146a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800146e:	e03a      	b.n	80014e6 <fs_mkdir+0x9e>
    }

    // Check if a directory with the same name already exists
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8001470:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <fs_mkdir+0xa8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	e00d      	b.n	8001496 <fs_mkdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	4618      	mov	r0, r3
 8001480:	f7fe fea6 	bl	80001d0 <strcmp>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d102      	bne.n	8001490 <fs_mkdir+0x48>
            return -2; // Directory already exists
 800148a:	f06f 0301 	mvn.w	r3, #1
 800148e:	e02a      	b.n	80014e6 <fs_mkdir+0x9e>
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	69db      	ldr	r3, [r3, #28]
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1ee      	bne.n	800147a <fs_mkdir+0x32>
        }
    }

    Directory* new_dir = (Directory*)malloc(sizeof(Directory));
 800149c:	2020      	movs	r0, #32
 800149e:	f006 fcd3 	bl	8007e48 <malloc>
 80014a2:	4603      	mov	r3, r0
 80014a4:	60bb      	str	r3, [r7, #8]
    if (new_dir == NULL) {
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d102      	bne.n	80014b2 <fs_mkdir+0x6a>
        return -3; // Malloc failed
 80014ac:	f06f 0302 	mvn.w	r3, #2
 80014b0:	e019      	b.n	80014e6 <fs_mkdir+0x9e>
    }

    strncpy(new_dir->name, name, MAX_FILENAME_SIZE);
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	2210      	movs	r2, #16
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f007 fd5e 	bl	8008f7a <strncpy>
    new_dir->parent = current_dir;
 80014be:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <fs_mkdir+0xa8>)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	611a      	str	r2, [r3, #16]
    new_dir->subdirs = NULL;
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	2200      	movs	r2, #0
 80014ca:	615a      	str	r2, [r3, #20]
    new_dir->files = NULL;
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	2200      	movs	r2, #0
 80014d0:	619a      	str	r2, [r3, #24]

    // Add to the list of subdirectories
    new_dir->next = current_dir->subdirs;
 80014d2:	4b07      	ldr	r3, [pc, #28]	@ (80014f0 <fs_mkdir+0xa8>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	695a      	ldr	r2, [r3, #20]
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	61da      	str	r2, [r3, #28]
    current_dir->subdirs = new_dir;
 80014dc:	4b04      	ldr	r3, [pc, #16]	@ (80014f0 <fs_mkdir+0xa8>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	615a      	str	r2, [r3, #20]

    return 0; // Success
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2000025c 	.word	0x2000025c

080014f4 <fs_cd>:

int fs_cd(char* name) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <fs_cd+0x16>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d102      	bne.n	8001510 <fs_cd+0x1c>
        return -1; // Invalid name
 800150a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800150e:	e00d      	b.n	800152c <fs_cd+0x38>
    }

    Directory* new_dir = fs_find_dir(name);
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff fd95 	bl	8001040 <fs_find_dir>
 8001516:	60f8      	str	r0, [r7, #12]

    if (new_dir != NULL) {
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d004      	beq.n	8001528 <fs_cd+0x34>
        current_dir = new_dir;
 800151e:	4a05      	ldr	r2, [pc, #20]	@ (8001534 <fs_cd+0x40>)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	6013      	str	r3, [r2, #0]
        return 0; // Success
 8001524:	2300      	movs	r3, #0
 8001526:	e001      	b.n	800152c <fs_cd+0x38>
    }

    return -2; // Directory not found
 8001528:	f06f 0301 	mvn.w	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	2000025c 	.word	0x2000025c

08001538 <fs_rmdir>:

int fs_rmdir(char* name) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <fs_rmdir+0x16>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d102      	bne.n	8001554 <fs_rmdir+0x1c>
        return -1; // Invalid name
 800154e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001552:	e03d      	b.n	80015d0 <fs_rmdir+0x98>
    }

    Directory* dir_to_remove = NULL;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
    Directory* prev_dir = NULL;
 8001558:	2300      	movs	r3, #0
 800155a:	613b      	str	r3, [r7, #16]

    // Find the directory to remove
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 800155c:	4b1e      	ldr	r3, [pc, #120]	@ (80015d8 <fs_rmdir+0xa0>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	e00f      	b.n	8001586 <fs_rmdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	4618      	mov	r0, r3
 800156c:	f7fe fe30 	bl	80001d0 <strcmp>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d102      	bne.n	800157c <fs_rmdir+0x44>
            dir_to_remove = dir;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	617b      	str	r3, [r7, #20]
            break;
 800157a:	e007      	b.n	800158c <fs_rmdir+0x54>
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	69db      	ldr	r3, [r3, #28]
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1ec      	bne.n	8001566 <fs_rmdir+0x2e>
        }
    }

    if (dir_to_remove == NULL) {
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d102      	bne.n	8001598 <fs_rmdir+0x60>
        return -2; // Directory not found
 8001592:	f06f 0301 	mvn.w	r3, #1
 8001596:	e01b      	b.n	80015d0 <fs_rmdir+0x98>
    }

    if (dir_to_remove->subdirs != NULL || dir_to_remove->files != NULL) {
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	695b      	ldr	r3, [r3, #20]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d103      	bne.n	80015a8 <fs_rmdir+0x70>
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d002      	beq.n	80015ae <fs_rmdir+0x76>
        return -3; // Directory not empty
 80015a8:	f06f 0302 	mvn.w	r3, #2
 80015ac:	e010      	b.n	80015d0 <fs_rmdir+0x98>
    }

    // Remove the directory from the list
    if (prev_dir == NULL) {
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d105      	bne.n	80015c0 <fs_rmdir+0x88>
        current_dir->subdirs = dir_to_remove->next;
 80015b4:	4b08      	ldr	r3, [pc, #32]	@ (80015d8 <fs_rmdir+0xa0>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	69d2      	ldr	r2, [r2, #28]
 80015bc:	615a      	str	r2, [r3, #20]
 80015be:	e003      	b.n	80015c8 <fs_rmdir+0x90>
    } else {
        prev_dir->next = dir_to_remove->next;
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	69da      	ldr	r2, [r3, #28]
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	61da      	str	r2, [r3, #28]
    }

    free(dir_to_remove);
 80015c8:	6978      	ldr	r0, [r7, #20]
 80015ca:	f006 fc45 	bl	8007e58 <free>

    return 0; // Success
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	2000025c 	.word	0x2000025c

080015dc <fs_touch>:

int fs_touch(char* name) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d009      	beq.n	80015fe <fs_touch+0x22>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d005      	beq.n	80015fe <fs_touch+0x22>
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7fe fe4c 	bl	8000290 <strlen>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b0f      	cmp	r3, #15
 80015fc:	d902      	bls.n	8001604 <fs_touch+0x28>
        return -1; // Invalid name
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001602:	e036      	b.n	8001672 <fs_touch+0x96>
    }

    // Check if a file with the same name already exists
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8001604:	4b1d      	ldr	r3, [pc, #116]	@ (800167c <fs_touch+0xa0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	e00d      	b.n	800162a <fs_touch+0x4e>
        if (strcmp(file->name, name) == 0) {
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe fddc 	bl	80001d0 <strcmp>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d102      	bne.n	8001624 <fs_touch+0x48>
            return -2; // File already exists
 800161e:	f06f 0301 	mvn.w	r3, #1
 8001622:	e026      	b.n	8001672 <fs_touch+0x96>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d1ee      	bne.n	800160e <fs_touch+0x32>
        }
    }

    File* new_file = (File*)malloc(sizeof(File));
 8001630:	201c      	movs	r0, #28
 8001632:	f006 fc09 	bl	8007e48 <malloc>
 8001636:	4603      	mov	r3, r0
 8001638:	60bb      	str	r3, [r7, #8]
    if (new_file == NULL) {
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d102      	bne.n	8001646 <fs_touch+0x6a>
        return -3; // Malloc failed
 8001640:	f06f 0302 	mvn.w	r3, #2
 8001644:	e015      	b.n	8001672 <fs_touch+0x96>
    }

    strncpy(new_file->name, name, MAX_FILENAME_SIZE);
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	2210      	movs	r2, #16
 800164a:	6879      	ldr	r1, [r7, #4]
 800164c:	4618      	mov	r0, r3
 800164e:	f007 fc94 	bl	8008f7a <strncpy>
    new_file->data = NULL;
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	2200      	movs	r2, #0
 8001656:	611a      	str	r2, [r3, #16]
    new_file->size = 0;
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2200      	movs	r2, #0
 800165c:	615a      	str	r2, [r3, #20]

    // Add to the list of files
    new_file->next = current_dir->files;
 800165e:	4b07      	ldr	r3, [pc, #28]	@ (800167c <fs_touch+0xa0>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	699a      	ldr	r2, [r3, #24]
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	619a      	str	r2, [r3, #24]
    current_dir->files = new_file;
 8001668:	4b04      	ldr	r3, [pc, #16]	@ (800167c <fs_touch+0xa0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68ba      	ldr	r2, [r7, #8]
 800166e:	619a      	str	r2, [r3, #24]

    return 0; // Success
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	2000025c 	.word	0x2000025c

08001680 <fs_cat>:

int fs_cat(char* name) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d003      	beq.n	8001696 <fs_cat+0x16>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d102      	bne.n	800169c <fs_cat+0x1c>
        return -1; // Invalid name
 8001696:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800169a:	e016      	b.n	80016ca <fs_cat+0x4a>
    }

    for (File* file = current_dir->files; file != NULL; file = file->next) {
 800169c:	4b0d      	ldr	r3, [pc, #52]	@ (80016d4 <fs_cat+0x54>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	e00c      	b.n	80016c0 <fs_cat+0x40>
        if (strcmp(file->name, name) == 0) {
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6879      	ldr	r1, [r7, #4]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7fe fd90 	bl	80001d0 <strcmp>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <fs_cat+0x3a>
            if (file->size == 0) {
                // For now, we just print a message for empty files
                // Later, we would print file->data
            }
            return 0; // Success
 80016b6:	2300      	movs	r3, #0
 80016b8:	e007      	b.n	80016ca <fs_cat+0x4a>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d1ef      	bne.n	80016a6 <fs_cat+0x26>
        }
    }

    return -2; // File not found
 80016c6:	f06f 0301 	mvn.w	r3, #1
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	2000025c 	.word	0x2000025c

080016d8 <fs_rm>:

int fs_rm(char* name) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <fs_rm+0x16>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d102      	bne.n	80016f4 <fs_rm+0x1c>
        return -1; // Invalid name
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016f2:	e03b      	b.n	800176c <fs_rm+0x94>
    }

    File* file_to_remove = NULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
    File* prev_file = NULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]

    // Find the file to remove
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 80016fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001774 <fs_rm+0x9c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	e00f      	b.n	8001726 <fs_rm+0x4e>
        if (strcmp(file->name, name) == 0) {
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	6879      	ldr	r1, [r7, #4]
 800170a:	4618      	mov	r0, r3
 800170c:	f7fe fd60 	bl	80001d0 <strcmp>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d102      	bne.n	800171c <fs_rm+0x44>
            file_to_remove = file;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	617b      	str	r3, [r7, #20]
            break;
 800171a:	e007      	b.n	800172c <fs_rm+0x54>
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	613b      	str	r3, [r7, #16]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d1ec      	bne.n	8001706 <fs_rm+0x2e>
        }
    }

    if (file_to_remove == NULL) {
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d102      	bne.n	8001738 <fs_rm+0x60>
        return -2; // File not found
 8001732:	f06f 0301 	mvn.w	r3, #1
 8001736:	e019      	b.n	800176c <fs_rm+0x94>
    }

    // Remove the file from the list
    if (prev_file == NULL) {
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d105      	bne.n	800174a <fs_rm+0x72>
        current_dir->files = file_to_remove->next;
 800173e:	4b0d      	ldr	r3, [pc, #52]	@ (8001774 <fs_rm+0x9c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	6992      	ldr	r2, [r2, #24]
 8001746:	619a      	str	r2, [r3, #24]
 8001748:	e003      	b.n	8001752 <fs_rm+0x7a>
    } else {
        prev_file->next = file_to_remove->next;
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	699a      	ldr	r2, [r3, #24]
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	619a      	str	r2, [r3, #24]
    }

    if (file_to_remove->data != NULL) {
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d004      	beq.n	8001764 <fs_rm+0x8c>
        free(file_to_remove->data);
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	4618      	mov	r0, r3
 8001760:	f006 fb7a 	bl	8007e58 <free>
    }
    free(file_to_remove);
 8001764:	6978      	ldr	r0, [r7, #20]
 8001766:	f006 fb77 	bl	8007e58 <free>

    return 0; // Success
 800176a:	2300      	movs	r3, #0
}
 800176c:	4618      	mov	r0, r3
 800176e:	3718      	adds	r7, #24
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	2000025c 	.word	0x2000025c

08001778 <parse_command>:

void parse_command(char* buffer, char** command, char** args) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
    *command = strtok(buffer, " \r\n");
 8001784:	4908      	ldr	r1, [pc, #32]	@ (80017a8 <parse_command+0x30>)
 8001786:	68f8      	ldr	r0, [r7, #12]
 8001788:	f007 fc20 	bl	8008fcc <strtok>
 800178c:	4602      	mov	r2, r0
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	601a      	str	r2, [r3, #0]
    *args = strtok(NULL, "\r\n");
 8001792:	4906      	ldr	r1, [pc, #24]	@ (80017ac <parse_command+0x34>)
 8001794:	2000      	movs	r0, #0
 8001796:	f007 fc19 	bl	8008fcc <strtok>
 800179a:	4602      	mov	r2, r0
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	601a      	str	r2, [r3, #0]
}
 80017a0:	bf00      	nop
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	0800c770 	.word	0x0800c770
 80017ac:	0800c76c 	.word	0x0800c76c

080017b0 <fs_autocomplete>:

int fs_autocomplete(char* buffer, int len, char* out_buffer) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b0d2      	sub	sp, #328	@ 0x148
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017ba:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80017be:	6018      	str	r0, [r3, #0]
 80017c0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017c4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80017c8:	6019      	str	r1, [r3, #0]
 80017ca:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017ce:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80017d2:	601a      	str	r2, [r3, #0]
    if (len == 0) return 0;
 80017d4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017d8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d101      	bne.n	80017e6 <fs_autocomplete+0x36>
 80017e2:	2300      	movs	r3, #0
 80017e4:	e141      	b.n	8001a6a <fs_autocomplete+0x2ba>

    char partial_name[MAX_FILENAME_SIZE];
    strncpy(partial_name, buffer, len);
 80017e6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017ea:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80017f8:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 80017fc:	6819      	ldr	r1, [r3, #0]
 80017fe:	f007 fbbc 	bl	8008f7a <strncpy>
    partial_name[len] = 0;
 8001802:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001806:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800180a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4413      	add	r3, r2
 8001812:	2200      	movs	r2, #0
 8001814:	701a      	strb	r2, [r3, #0]

    char* best_match = NULL;
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    int match_count = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

    // Command completion (only for the first word)
    if (buffer == inBuffer) {
 8001822:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001826:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a91      	ldr	r2, [pc, #580]	@ (8001a74 <fs_autocomplete+0x2c4>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d156      	bne.n	80018e0 <fs_autocomplete+0x130>
        for (int i = 0; commands[i] != NULL; i++) {
 8001832:	2300      	movs	r3, #0
 8001834:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001838:	e026      	b.n	8001888 <fs_autocomplete+0xd8>
            if (strncmp(commands[i], partial_name, len) == 0) {
 800183a:	4a8f      	ldr	r2, [pc, #572]	@ (8001a78 <fs_autocomplete+0x2c8>)
 800183c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001840:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001844:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001848:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001852:	4619      	mov	r1, r3
 8001854:	f007 fb7f 	bl	8008f56 <strncmp>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10f      	bne.n	800187e <fs_autocomplete+0xce>
                if (best_match == NULL) best_match = (char*)commands[i];
 800185e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001862:	2b00      	cmp	r3, #0
 8001864:	d106      	bne.n	8001874 <fs_autocomplete+0xc4>
 8001866:	4a84      	ldr	r2, [pc, #528]	@ (8001a78 <fs_autocomplete+0x2c8>)
 8001868:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800186c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001870:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                match_count++;
 8001874:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001878:	3301      	adds	r3, #1
 800187a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
        for (int i = 0; commands[i] != NULL; i++) {
 800187e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001882:	3301      	adds	r3, #1
 8001884:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001888:	4a7b      	ldr	r2, [pc, #492]	@ (8001a78 <fs_autocomplete+0x2c8>)
 800188a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800188e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1d1      	bne.n	800183a <fs_autocomplete+0x8a>
            }
        }
        if (match_count == 1) {
 8001896:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800189a:	2b01      	cmp	r3, #1
 800189c:	d120      	bne.n	80018e0 <fs_autocomplete+0x130>
            strncpy(out_buffer, best_match + len, MAX_FILENAME_SIZE - 1);
 800189e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80018a2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80018ac:	18d1      	adds	r1, r2, r3
 80018ae:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80018b2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80018b6:	220f      	movs	r2, #15
 80018b8:	6818      	ldr	r0, [r3, #0]
 80018ba:	f007 fb5e 	bl	8008f7a <strncpy>
            out_buffer[MAX_FILENAME_SIZE - 1] = '\0';
 80018be:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80018c2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	330f      	adds	r3, #15
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
            return strlen(out_buffer);
 80018ce:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80018d2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80018d6:	6818      	ldr	r0, [r3, #0]
 80018d8:	f7fe fcda 	bl	8000290 <strlen>
 80018dc:	4603      	mov	r3, r0
 80018de:	e0c4      	b.n	8001a6a <fs_autocomplete+0x2ba>
        }
    }

    // Path completion
    match_count = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    best_match = NULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144

    char path_buf[MAX_PATH_SIZE];
    strncpy(path_buf, partial_name, MAX_PATH_SIZE);
 80018ec:	f507 718a 	add.w	r1, r7, #276	@ 0x114
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018f8:	4618      	mov	r0, r3
 80018fa:	f007 fb3e 	bl	8008f7a <strncpy>
    path_buf[MAX_PATH_SIZE - 1] = '\0';
 80018fe:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001902:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001906:	2200      	movs	r2, #0
 8001908:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

    char* last_slash = strrchr(path_buf, '/');
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	212f      	movs	r1, #47	@ 0x2f
 8001912:	4618      	mov	r0, r3
 8001914:	f007 fb44 	bl	8008fa0 <strrchr>
 8001918:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
    Directory* search_dir;
    char* partial_item;

    if (last_slash != NULL) {
 800191c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001920:	2b00      	cmp	r3, #0
 8001922:	d01a      	beq.n	800195a <fs_autocomplete+0x1aa>
        partial_item = last_slash + 1;
 8001924:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001928:	3301      	adds	r3, #1
 800192a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
        if (last_slash == path_buf) {
 800192e:	f107 0314 	add.w	r3, r7, #20
 8001932:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8001936:	429a      	cmp	r2, r3
 8001938:	d103      	bne.n	8001942 <fs_autocomplete+0x192>
            search_dir = &root_dir;
 800193a:	4b50      	ldr	r3, [pc, #320]	@ (8001a7c <fs_autocomplete+0x2cc>)
 800193c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001940:	e013      	b.n	800196a <fs_autocomplete+0x1ba>
        } else {
            *last_slash = '\0';
 8001942:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
            search_dir = fs_find_dir(path_buf);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fb76 	bl	8001040 <fs_find_dir>
 8001954:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
 8001958:	e007      	b.n	800196a <fs_autocomplete+0x1ba>
        }
    } else {
        search_dir = current_dir;
 800195a:	4b49      	ldr	r3, [pc, #292]	@ (8001a80 <fs_autocomplete+0x2d0>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
        partial_item = path_buf;
 8001962:	f107 0314 	add.w	r3, r7, #20
 8001966:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    }

    if (search_dir == NULL) return 0;
 800196a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <fs_autocomplete+0x1c6>
 8001972:	2300      	movs	r3, #0
 8001974:	e079      	b.n	8001a6a <fs_autocomplete+0x2ba>

    int partial_item_len = strlen(partial_item);
 8001976:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 800197a:	f7fe fc89 	bl	8000290 <strlen>
 800197e:	4603      	mov	r3, r0
 8001980:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

    // Search subdirectories
    for (Directory* dir = search_dir->subdirs; dir != NULL; dir = dir->next) {
 8001984:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001988:	695b      	ldr	r3, [r3, #20]
 800198a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800198e:	e01d      	b.n	80019cc <fs_autocomplete+0x21c>
        if (strncmp(dir->name, partial_item, partial_item_len) == 0) {
 8001990:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001994:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001998:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 800199c:	4618      	mov	r0, r3
 800199e:	f007 fada 	bl	8008f56 <strncmp>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d10c      	bne.n	80019c2 <fs_autocomplete+0x212>
            if (best_match == NULL) best_match = dir->name;
 80019a8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d103      	bne.n	80019b8 <fs_autocomplete+0x208>
 80019b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019b4:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            match_count++;
 80019b8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80019bc:	3301      	adds	r3, #1
 80019be:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    for (Directory* dir = search_dir->subdirs; dir != NULL; dir = dir->next) {
 80019c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80019cc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1dd      	bne.n	8001990 <fs_autocomplete+0x1e0>
        }
    }

    // Search files
    for (File* file = search_dir->files; file != NULL; file = file->next) {
 80019d4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80019de:	e01d      	b.n	8001a1c <fs_autocomplete+0x26c>
        if (strncmp(file->name, partial_item, partial_item_len) == 0) {
 80019e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80019e4:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80019e8:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 80019ec:	4618      	mov	r0, r3
 80019ee:	f007 fab2 	bl	8008f56 <strncmp>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d10c      	bne.n	8001a12 <fs_autocomplete+0x262>
            if (best_match == NULL) best_match = file->name;
 80019f8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d103      	bne.n	8001a08 <fs_autocomplete+0x258>
 8001a00:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001a04:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            match_count++;
 8001a08:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    for (File* file = search_dir->files; file != NULL; file = file->next) {
 8001a12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001a1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1dd      	bne.n	80019e0 <fs_autocomplete+0x230>
        }
    }

    if (match_count == 1) {
 8001a24:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d11d      	bne.n	8001a68 <fs_autocomplete+0x2b8>
        strncpy(out_buffer, best_match + partial_item_len, MAX_FILENAME_SIZE - 1);
 8001a2c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001a30:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001a34:	18d1      	adds	r1, r2, r3
 8001a36:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001a3a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a3e:	220f      	movs	r2, #15
 8001a40:	6818      	ldr	r0, [r3, #0]
 8001a42:	f007 fa9a 	bl	8008f7a <strncpy>
        out_buffer[MAX_FILENAME_SIZE - 1] = '\0';
 8001a46:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001a4a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	330f      	adds	r3, #15
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
        return strlen(out_buffer);
 8001a56:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001a5a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a5e:	6818      	ldr	r0, [r3, #0]
 8001a60:	f7fe fc16 	bl	8000290 <strlen>
 8001a64:	4603      	mov	r3, r0
 8001a66:	e000      	b.n	8001a6a <fs_autocomplete+0x2ba>
    }

    return 0;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200004a8 	.word	0x200004a8
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	2000023c 	.word	0x2000023c
 8001a80:	2000025c 	.word	0x2000025c

08001a84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a84:	b5b0      	push	{r4, r5, r7, lr}
 8001a86:	f5ad 6d2d 	sub.w	sp, sp, #2768	@ 0xad0
 8001a8a:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
    char* command = NULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f8c7 3ab0 	str.w	r3, [r7, #2736]	@ 0xab0
    char* args = NULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	f8c7 3aac 	str.w	r3, [r7, #2732]	@ 0xaac
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a98:	f001 fe33 	bl	8003702 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a9c:	f000 fba6 	bl	80021ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aa0:	f000 fcbe 	bl	8002420 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001aa4:	f000 fc8c 	bl	80023c0 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001aa8:	f000 fbf2 	bl	8002290 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001aac:	f000 fc2e 	bl	800230c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  ST7735_Init(ST7735_SPI);
 8001ab0:	48b1      	ldr	r0, [pc, #708]	@ (8001d78 <main+0x2f4>)
 8001ab2:	f000 fe55 	bl	8002760 <ST7735_Init>
  ST7735_SetInversion(false);
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f000 ff14 	bl	80028e4 <ST7735_SetInversion>

  ST7735_SetRotation(ST7735_ROTATION_90);
 8001abc:	2001      	movs	r0, #1
 8001abe:	f000 ff2b 	bl	8002918 <ST7735_SetRotation>
  ST7735_FillScreen(COLOR_BLUE);
 8001ac2:	201f      	movs	r0, #31
 8001ac4:	f000 ffcc 	bl	8002a60 <ST7735_FillScreen>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001ac8:	210c      	movs	r1, #12
 8001aca:	48ac      	ldr	r0, [pc, #688]	@ (8001d7c <main+0x2f8>)
 8001acc:	f004 fa20 	bl	8005f10 <HAL_TIM_PWM_Start>

  GFX_DrawString(4, 4, "Hello World\nEmbedded systems", COLOR_WHITE, COLOR_BLUE, 1, &Font5x7);
 8001ad0:	4bab      	ldr	r3, [pc, #684]	@ (8001d80 <main+0x2fc>)
 8001ad2:	9302      	str	r3, [sp, #8]
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	9301      	str	r3, [sp, #4]
 8001ad8:	231f      	movs	r3, #31
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ae0:	4aa8      	ldr	r2, [pc, #672]	@ (8001d84 <main+0x300>)
 8001ae2:	2104      	movs	r1, #4
 8001ae4:	2004      	movs	r0, #4
 8001ae6:	f001 fda4 	bl	8003632 <GFX_DrawString>

  MX_USART2_UART_Init();
 8001aea:	f000 fc69 	bl	80023c0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    filesystem_init();
 8001aee:	f7ff fb61 	bl	80011b4 <filesystem_init>
	const char initMsg[] = "MicroSTM-OS initialized\r\n";
 8001af2:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001af6:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8001afa:	4aa3      	ldr	r2, [pc, #652]	@ (8001d88 <main+0x304>)
 8001afc:	461c      	mov	r4, r3
 8001afe:	4615      	mov	r5, r2
 8001b00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b04:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b08:	c403      	stmia	r4!, {r0, r1}
 8001b0a:	8022      	strh	r2, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)initMsg, (uint16_t)strlen(initMsg), 1000);
 8001b0c:	f507 7124 	add.w	r1, r7, #656	@ 0x290
 8001b10:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b14:	2219      	movs	r2, #25
 8001b16:	489d      	ldr	r0, [pc, #628]	@ (8001d8c <main+0x308>)
 8001b18:	f005 f8c9 	bl	8006cae <HAL_UART_Transmit>
    
    print_prompt(); // Initial prompt
 8001b1c:	f000 fce4 	bl	80024e8 <print_prompt>

  	  USART2->CR1 |= USART_CR1_RXNEIE;
 8001b20:	4b9b      	ldr	r3, [pc, #620]	@ (8001d90 <main+0x30c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a9a      	ldr	r2, [pc, #616]	@ (8001d90 <main+0x30c>)
 8001b26:	f043 0320 	orr.w	r3, r3, #32
 8001b2a:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
  	  if (dataRxd == true){
 8001b2c:	4b99      	ldr	r3, [pc, #612]	@ (8001d94 <main+0x310>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	f000 82c3 	beq.w	80020bc <main+0x638>
  		  dataRxd = false;
 8001b36:	4b97      	ldr	r3, [pc, #604]	@ (8001d94 <main+0x310>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	701a      	strb	r2, [r3, #0]
  
            parse_command(inBuffer, &command, &args);
 8001b3c:	f607 22ac 	addw	r2, r7, #2732	@ 0xaac
 8001b40:	f507 632b 	add.w	r3, r7, #2736	@ 0xab0
 8001b44:	4619      	mov	r1, r3
 8001b46:	4894      	ldr	r0, [pc, #592]	@ (8001d98 <main+0x314>)
 8001b48:	f7ff fe16 	bl	8001778 <parse_command>
  
            if (command != NULL && strlen(command) > 0) {
 8001b4c:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f000 82ab 	beq.w	80020ac <main+0x628>
 8001b56:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f000 82a5 	beq.w	80020ac <main+0x628>
                // Debug print
                snprintf(outBuffer, sizeof(outBuffer), "Command: '%s', Args: '%s'\r\n", command, args ? args : "");
 8001b62:	f8d7 2ab0 	ldr.w	r2, [r7, #2736]	@ 0xab0
 8001b66:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <main+0xf0>
 8001b6e:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001b72:	e000      	b.n	8001b76 <main+0xf2>
 8001b74:	4b89      	ldr	r3, [pc, #548]	@ (8001d9c <main+0x318>)
 8001b76:	f507 702b 	add.w	r0, r7, #684	@ 0x2ac
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	4a88      	ldr	r2, [pc, #544]	@ (8001da0 <main+0x31c>)
 8001b80:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b84:	f007 f944 	bl	8008e10 <sniprintf>
                HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, strlen(outBuffer), 1000);
 8001b88:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7fe fb7f 	bl	8000290 <strlen>
 8001b92:	4603      	mov	r3, r0
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 8001b9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b9e:	487b      	ldr	r0, [pc, #492]	@ (8001d8c <main+0x308>)
 8001ba0:	f005 f885 	bl	8006cae <HAL_UART_Transmit>
  
                if (strcmp(command, "BLUE") == 0) {
 8001ba4:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001ba8:	497e      	ldr	r1, [pc, #504]	@ (8001da4 <main+0x320>)
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7fe fb10 	bl	80001d0 <strcmp>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d129      	bne.n	8001c0a <main+0x186>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 8001bb6:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d00f      	beq.n	8001bde <main+0x15a>
 8001bbe:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001bc2:	4979      	ldr	r1, [pc, #484]	@ (8001da8 <main+0x324>)
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fb03 	bl	80001d0 <strcmp>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d106      	bne.n	8001bde <main+0x15a>
                        GPIOC->ODR |= (1 << 6);
 8001bd0:	4b76      	ldr	r3, [pc, #472]	@ (8001dac <main+0x328>)
 8001bd2:	695b      	ldr	r3, [r3, #20]
 8001bd4:	4a75      	ldr	r2, [pc, #468]	@ (8001dac <main+0x328>)
 8001bd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bda:	6153      	str	r3, [r2, #20]
 8001bdc:	e266      	b.n	80020ac <main+0x628>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 8001bde:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f000 8262 	beq.w	80020ac <main+0x628>
 8001be8:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001bec:	4970      	ldr	r1, [pc, #448]	@ (8001db0 <main+0x32c>)
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7fe faee 	bl	80001d0 <strcmp>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f040 8258 	bne.w	80020ac <main+0x628>
                        GPIOC->ODR &= ~(1 << 6);
 8001bfc:	4b6b      	ldr	r3, [pc, #428]	@ (8001dac <main+0x328>)
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	4a6a      	ldr	r2, [pc, #424]	@ (8001dac <main+0x328>)
 8001c02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001c06:	6153      	str	r3, [r2, #20]
 8001c08:	e250      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "RED") == 0) {
 8001c0a:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001c0e:	4969      	ldr	r1, [pc, #420]	@ (8001db4 <main+0x330>)
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fadd 	bl	80001d0 <strcmp>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d129      	bne.n	8001c70 <main+0x1ec>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 8001c1c:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d00f      	beq.n	8001c44 <main+0x1c0>
 8001c24:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001c28:	495f      	ldr	r1, [pc, #380]	@ (8001da8 <main+0x324>)
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe fad0 	bl	80001d0 <strcmp>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d106      	bne.n	8001c44 <main+0x1c0>
                        GPIOC->ODR |= (1 << 7);
 8001c36:	4b5d      	ldr	r3, [pc, #372]	@ (8001dac <main+0x328>)
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	4a5c      	ldr	r2, [pc, #368]	@ (8001dac <main+0x328>)
 8001c3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c40:	6153      	str	r3, [r2, #20]
 8001c42:	e233      	b.n	80020ac <main+0x628>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 8001c44:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	f000 822f 	beq.w	80020ac <main+0x628>
 8001c4e:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001c52:	4957      	ldr	r1, [pc, #348]	@ (8001db0 <main+0x32c>)
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe fabb 	bl	80001d0 <strcmp>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f040 8225 	bne.w	80020ac <main+0x628>
                        GPIOC->ODR &= ~(1 << 7);
 8001c62:	4b52      	ldr	r3, [pc, #328]	@ (8001dac <main+0x328>)
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	4a51      	ldr	r2, [pc, #324]	@ (8001dac <main+0x328>)
 8001c68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c6c:	6153      	str	r3, [r2, #20]
 8001c6e:	e21d      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "GREEN") == 0) {
 8001c70:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001c74:	4950      	ldr	r1, [pc, #320]	@ (8001db8 <main+0x334>)
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7fe faaa 	bl	80001d0 <strcmp>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d129      	bne.n	8001cd6 <main+0x252>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 8001c82:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d00f      	beq.n	8001caa <main+0x226>
 8001c8a:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001c8e:	4946      	ldr	r1, [pc, #280]	@ (8001da8 <main+0x324>)
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe fa9d 	bl	80001d0 <strcmp>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d106      	bne.n	8001caa <main+0x226>
                        GPIOC->ODR |= (1 << 8);
 8001c9c:	4b43      	ldr	r3, [pc, #268]	@ (8001dac <main+0x328>)
 8001c9e:	695b      	ldr	r3, [r3, #20]
 8001ca0:	4a42      	ldr	r2, [pc, #264]	@ (8001dac <main+0x328>)
 8001ca2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ca6:	6153      	str	r3, [r2, #20]
 8001ca8:	e200      	b.n	80020ac <main+0x628>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 8001caa:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 81fc 	beq.w	80020ac <main+0x628>
 8001cb4:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001cb8:	493d      	ldr	r1, [pc, #244]	@ (8001db0 <main+0x32c>)
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7fe fa88 	bl	80001d0 <strcmp>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f040 81f2 	bne.w	80020ac <main+0x628>
                        GPIOC->ODR &= ~(1 << 8);
 8001cc8:	4b38      	ldr	r3, [pc, #224]	@ (8001dac <main+0x328>)
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	4a37      	ldr	r2, [pc, #220]	@ (8001dac <main+0x328>)
 8001cce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001cd2:	6153      	str	r3, [r2, #20]
 8001cd4:	e1ea      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "WHITE") == 0) {
 8001cd6:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001cda:	4938      	ldr	r1, [pc, #224]	@ (8001dbc <main+0x338>)
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe fa77 	bl	80001d0 <strcmp>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d129      	bne.n	8001d3c <main+0x2b8>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 8001ce8:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00f      	beq.n	8001d10 <main+0x28c>
 8001cf0:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001cf4:	492c      	ldr	r1, [pc, #176]	@ (8001da8 <main+0x324>)
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7fe fa6a 	bl	80001d0 <strcmp>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d106      	bne.n	8001d10 <main+0x28c>
                        GPIOC->ODR |= (1 << 9);
 8001d02:	4b2a      	ldr	r3, [pc, #168]	@ (8001dac <main+0x328>)
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	4a29      	ldr	r2, [pc, #164]	@ (8001dac <main+0x328>)
 8001d08:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d0c:	6153      	str	r3, [r2, #20]
 8001d0e:	e1cd      	b.n	80020ac <main+0x628>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 8001d10:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f000 81c9 	beq.w	80020ac <main+0x628>
 8001d1a:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001d1e:	4924      	ldr	r1, [pc, #144]	@ (8001db0 <main+0x32c>)
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7fe fa55 	bl	80001d0 <strcmp>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f040 81bf 	bne.w	80020ac <main+0x628>
                        GPIOC->ODR &= ~(1 << 9);
 8001d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dac <main+0x328>)
 8001d30:	695b      	ldr	r3, [r3, #20]
 8001d32:	4a1e      	ldr	r2, [pc, #120]	@ (8001dac <main+0x328>)
 8001d34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001d38:	6153      	str	r3, [r2, #20]
 8001d3a:	e1b7      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "help") == 0) {
 8001d3c:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001d40:	491f      	ldr	r1, [pc, #124]	@ (8001dc0 <main+0x33c>)
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7fe fa44 	bl	80001d0 <strcmp>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d13c      	bne.n	8001dc8 <main+0x344>
                    const char helpMsg[] =
 8001d4e:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001d52:	f5a3 632c 	sub.w	r3, r3, #2752	@ 0xac0
 8001d56:	4a1b      	ldr	r2, [pc, #108]	@ (8001dc4 <main+0x340>)
 8001d58:	4618      	mov	r0, r3
 8001d5a:	4611      	mov	r1, r2
 8001d5c:	f240 2313 	movw	r3, #531	@ 0x213
 8001d60:	461a      	mov	r2, r3
 8001d62:	f007 fa16 	bl	8009192 <memcpy>
                        "  BLUE ON / BLUE OFF  - Control onboard BLUE LED\r\n"
                        "  RED ON / RED OFF    - Control onboard RED LED\r\n"
                        "  GREEN ON / GREEN OFF- Control onboard GREEN LED\r\n"
                        "  WHITE ON / WHITE OFF- Control onboard WHITE LED\r\n"
						"  exit                - Close the connection\r\n";
                    HAL_UART_Transmit(&huart2, (uint8_t*)helpMsg, (uint16_t)strlen(helpMsg), 1000);
 8001d66:	4639      	mov	r1, r7
 8001d68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d6c:	f240 2212 	movw	r2, #530	@ 0x212
 8001d70:	4806      	ldr	r0, [pc, #24]	@ (8001d8c <main+0x308>)
 8001d72:	f004 ff9c 	bl	8006cae <HAL_UART_Transmit>
 8001d76:	e199      	b.n	80020ac <main+0x628>
 8001d78:	20000260 	.word	0x20000260
 8001d7c:	200002c4 	.word	0x200002c4
 8001d80:	0800cd10 	.word	0x0800cd10
 8001d84:	0800c774 	.word	0x0800c774
 8001d88:	0800c834 	.word	0x0800c834
 8001d8c:	20000310 	.word	0x20000310
 8001d90:	40004400 	.word	0x40004400
 8001d94:	20000ca8 	.word	0x20000ca8
 8001d98:	200004a8 	.word	0x200004a8
 8001d9c:	0800c794 	.word	0x0800c794
 8001da0:	0800c798 	.word	0x0800c798
 8001da4:	0800c7b4 	.word	0x0800c7b4
 8001da8:	0800c7bc 	.word	0x0800c7bc
 8001dac:	48000800 	.word	0x48000800
 8001db0:	0800c7c0 	.word	0x0800c7c0
 8001db4:	0800c7c4 	.word	0x0800c7c4
 8001db8:	0800c7c8 	.word	0x0800c7c8
 8001dbc:	0800c7d0 	.word	0x0800c7d0
 8001dc0:	0800c7d8 	.word	0x0800c7d8
 8001dc4:	0800c850 	.word	0x0800c850
                } else if (strcmp(command, "pwd") == 0) {
 8001dc8:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001dcc:	49c2      	ldr	r1, [pc, #776]	@ (80020d8 <main+0x654>)
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe f9fe 	bl	80001d0 <strcmp>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d115      	bne.n	8001e06 <main+0x382>
                    fs_pwd(outBuffer, sizeof(outBuffer));
 8001dda:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8001dde:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff fa72 	bl	80012cc <fs_pwd>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, (uint16_t)strlen(outBuffer), 1000);
 8001de8:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7fe fa4f 	bl	8000290 <strlen>
 8001df2:	4603      	mov	r3, r0
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 8001dfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dfe:	48b7      	ldr	r0, [pc, #732]	@ (80020dc <main+0x658>)
 8001e00:	f004 ff55 	bl	8006cae <HAL_UART_Transmit>
 8001e04:	e152      	b.n	80020ac <main+0x628>
                } else if (strcmp(command, "ls") == 0) {
 8001e06:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001e0a:	49b5      	ldr	r1, [pc, #724]	@ (80020e0 <main+0x65c>)
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe f9df 	bl	80001d0 <strcmp>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d115      	bne.n	8001e44 <main+0x3c0>
                    fs_ls(outBuffer, sizeof(outBuffer));
 8001e18:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8001e1c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff fac1 	bl	80013a8 <fs_ls>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, (uint16_t)strlen(outBuffer), 1000);
 8001e26:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7fe fa30 	bl	8000290 <strlen>
 8001e30:	4603      	mov	r3, r0
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 8001e38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e3c:	48a7      	ldr	r0, [pc, #668]	@ (80020dc <main+0x658>)
 8001e3e:	f004 ff36 	bl	8006cae <HAL_UART_Transmit>
 8001e42:	e133      	b.n	80020ac <main+0x628>
                } else if (strcmp(command, "mkdir") == 0) {
 8001e44:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001e48:	49a6      	ldr	r1, [pc, #664]	@ (80020e4 <main+0x660>)
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe f9c0 	bl	80001d0 <strcmp>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d11e      	bne.n	8001e94 <main+0x410>
                    if (fs_mkdir(args) != 0) {
 8001e56:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7ff faf4 	bl	8001448 <fs_mkdir>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f000 8122 	beq.w	80020ac <main+0x628>
                        const char errMsg[] = "mkdir failed\r\n";
 8001e68:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001e6c:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8001e70:	4a9d      	ldr	r2, [pc, #628]	@ (80020e8 <main+0x664>)
 8001e72:	461c      	mov	r4, r3
 8001e74:	4613      	mov	r3, r2
 8001e76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e78:	c407      	stmia	r4!, {r0, r1, r2}
 8001e7a:	8023      	strh	r3, [r4, #0]
 8001e7c:	3402      	adds	r4, #2
 8001e7e:	0c1b      	lsrs	r3, r3, #16
 8001e80:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001e82:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8001e86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e8a:	220e      	movs	r2, #14
 8001e8c:	4893      	ldr	r0, [pc, #588]	@ (80020dc <main+0x658>)
 8001e8e:	f004 ff0e 	bl	8006cae <HAL_UART_Transmit>
 8001e92:	e10b      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "cd") == 0) {
 8001e94:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001e98:	4994      	ldr	r1, [pc, #592]	@ (80020ec <main+0x668>)
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe f998 	bl	80001d0 <strcmp>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d119      	bne.n	8001eda <main+0x456>
                    if (fs_cd(args) != 0) {
 8001ea6:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff fb22 	bl	80014f4 <fs_cd>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f000 80fa 	beq.w	80020ac <main+0x628>
                        const char errMsg[] = "cd failed\r\n";
 8001eb8:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001ebc:	f6a3 034c 	subw	r3, r3, #2124	@ 0x84c
 8001ec0:	4a8b      	ldr	r2, [pc, #556]	@ (80020f0 <main+0x66c>)
 8001ec2:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ec4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001ec8:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8001ecc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ed0:	220b      	movs	r2, #11
 8001ed2:	4882      	ldr	r0, [pc, #520]	@ (80020dc <main+0x658>)
 8001ed4:	f004 feeb 	bl	8006cae <HAL_UART_Transmit>
 8001ed8:	e0e8      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "rmdir") == 0) {
 8001eda:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001ede:	4985      	ldr	r1, [pc, #532]	@ (80020f4 <main+0x670>)
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe f975 	bl	80001d0 <strcmp>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d11e      	bne.n	8001f2a <main+0x4a6>
                    if (fs_rmdir(args) != 0) {
 8001eec:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff fb21 	bl	8001538 <fs_rmdir>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	f000 80d7 	beq.w	80020ac <main+0x628>
                        const char errMsg[] = "rmdir failed\r\n";
 8001efe:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001f02:	f6a3 035c 	subw	r3, r3, #2140	@ 0x85c
 8001f06:	4a7c      	ldr	r2, [pc, #496]	@ (80020f8 <main+0x674>)
 8001f08:	461c      	mov	r4, r3
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f0e:	c407      	stmia	r4!, {r0, r1, r2}
 8001f10:	8023      	strh	r3, [r4, #0]
 8001f12:	3402      	adds	r4, #2
 8001f14:	0c1b      	lsrs	r3, r3, #16
 8001f16:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001f18:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 8001f1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f20:	220e      	movs	r2, #14
 8001f22:	486e      	ldr	r0, [pc, #440]	@ (80020dc <main+0x658>)
 8001f24:	f004 fec3 	bl	8006cae <HAL_UART_Transmit>
 8001f28:	e0c0      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "clear") == 0) {
 8001f2a:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001f2e:	4973      	ldr	r1, [pc, #460]	@ (80020fc <main+0x678>)
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe f94d 	bl	80001d0 <strcmp>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d111      	bne.n	8001f60 <main+0x4dc>
                    const char clearScreen[] = "\033[2J\033[H";
 8001f3c:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001f40:	f6a3 0364 	subw	r3, r3, #2148	@ 0x864
 8001f44:	4a6e      	ldr	r2, [pc, #440]	@ (8002100 <main+0x67c>)
 8001f46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f4a:	e883 0003 	stmia.w	r3, {r0, r1}
                    HAL_UART_Transmit(&huart2, (uint8_t*)clearScreen, strlen(clearScreen), 1000);
 8001f4e:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 8001f52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f56:	2207      	movs	r2, #7
 8001f58:	4860      	ldr	r0, [pc, #384]	@ (80020dc <main+0x658>)
 8001f5a:	f004 fea8 	bl	8006cae <HAL_UART_Transmit>
 8001f5e:	e0a5      	b.n	80020ac <main+0x628>
                } else if (strcmp(command, "touch") == 0) {
 8001f60:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001f64:	4967      	ldr	r1, [pc, #412]	@ (8002104 <main+0x680>)
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe f932 	bl	80001d0 <strcmp>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d11e      	bne.n	8001fb0 <main+0x52c>
                    if (fs_touch(args) != 0) {
 8001f72:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff fb30 	bl	80015dc <fs_touch>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f000 8094 	beq.w	80020ac <main+0x628>
                        const char errMsg[] = "touch failed\r\n";
 8001f84:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001f88:	f6a3 0374 	subw	r3, r3, #2164	@ 0x874
 8001f8c:	4a5e      	ldr	r2, [pc, #376]	@ (8002108 <main+0x684>)
 8001f8e:	461c      	mov	r4, r3
 8001f90:	4613      	mov	r3, r2
 8001f92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f94:	c407      	stmia	r4!, {r0, r1, r2}
 8001f96:	8023      	strh	r3, [r4, #0]
 8001f98:	3402      	adds	r4, #2
 8001f9a:	0c1b      	lsrs	r3, r3, #16
 8001f9c:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001f9e:	f507 7113 	add.w	r1, r7, #588	@ 0x24c
 8001fa2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fa6:	220e      	movs	r2, #14
 8001fa8:	484c      	ldr	r0, [pc, #304]	@ (80020dc <main+0x658>)
 8001faa:	f004 fe80 	bl	8006cae <HAL_UART_Transmit>
 8001fae:	e07d      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "cat") == 0) {
 8001fb0:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001fb4:	4955      	ldr	r1, [pc, #340]	@ (800210c <main+0x688>)
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe f90a 	bl	80001d0 <strcmp>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d11a      	bne.n	8001ff8 <main+0x574>
                    if (fs_cat(args) != 0) {
 8001fc2:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff fb5a 	bl	8001680 <fs_cat>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d06c      	beq.n	80020ac <main+0x628>
                        const char errMsg[] = "cat failed\r\n";
 8001fd2:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001fd6:	f6a3 0384 	subw	r3, r3, #2180	@ 0x884
 8001fda:	4a4d      	ldr	r2, [pc, #308]	@ (8002110 <main+0x68c>)
 8001fdc:	461c      	mov	r4, r3
 8001fde:	4613      	mov	r3, r2
 8001fe0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fe2:	c407      	stmia	r4!, {r0, r1, r2}
 8001fe4:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001fe6:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 8001fea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fee:	220c      	movs	r2, #12
 8001ff0:	483a      	ldr	r0, [pc, #232]	@ (80020dc <main+0x658>)
 8001ff2:	f004 fe5c 	bl	8006cae <HAL_UART_Transmit>
 8001ff6:	e059      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "rm") == 0) {
 8001ff8:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001ffc:	4945      	ldr	r1, [pc, #276]	@ (8002114 <main+0x690>)
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7fe f8e6 	bl	80001d0 <strcmp>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d118      	bne.n	800203c <main+0x5b8>
                    if (fs_rm(args) != 0) {
 800200a:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff fb62 	bl	80016d8 <fs_rm>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d048      	beq.n	80020ac <main+0x628>
                        const char errMsg[] = "rm failed\r\n";
 800201a:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 800201e:	f5a3 6309 	sub.w	r3, r3, #2192	@ 0x890
 8002022:	4a3d      	ldr	r2, [pc, #244]	@ (8002118 <main+0x694>)
 8002024:	ca07      	ldmia	r2, {r0, r1, r2}
 8002026:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 800202a:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 800202e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002032:	220b      	movs	r2, #11
 8002034:	4829      	ldr	r0, [pc, #164]	@ (80020dc <main+0x658>)
 8002036:	f004 fe3a 	bl	8006cae <HAL_UART_Transmit>
 800203a:	e037      	b.n	80020ac <main+0x628>
                    }
                } else if (strcmp(command, "exit") == 0) {
 800203c:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8002040:	4936      	ldr	r1, [pc, #216]	@ (800211c <main+0x698>)
 8002042:	4618      	mov	r0, r3
 8002044:	f7fe f8c4 	bl	80001d0 <strcmp>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d117      	bne.n	800207e <main+0x5fa>
                    const char exitMsg[] = "Goodbye!\r\n";
 800204e:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8002052:	f6a3 039c 	subw	r3, r3, #2204	@ 0x89c
 8002056:	4a32      	ldr	r2, [pc, #200]	@ (8002120 <main+0x69c>)
 8002058:	ca07      	ldmia	r2, {r0, r1, r2}
 800205a:	c303      	stmia	r3!, {r0, r1}
 800205c:	801a      	strh	r2, [r3, #0]
 800205e:	3302      	adds	r3, #2
 8002060:	0c12      	lsrs	r2, r2, #16
 8002062:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)exitMsg, (uint16_t)strlen(exitMsg), 1000);
 8002064:	f507 7109 	add.w	r1, r7, #548	@ 0x224
 8002068:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800206c:	220a      	movs	r2, #10
 800206e:	481b      	ldr	r0, [pc, #108]	@ (80020dc <main+0x658>)
 8002070:	f004 fe1d 	bl	8006cae <HAL_UART_Transmit>
                    HAL_UART_DeInit(&huart2);
 8002074:	4819      	ldr	r0, [pc, #100]	@ (80020dc <main+0x658>)
 8002076:	f004 fddd 	bl	8006c34 <HAL_UART_DeInit>
                    while(1);
 800207a:	bf00      	nop
 800207c:	e7fd      	b.n	800207a <main+0x5f6>
                } else {
                    snprintf(outBuffer, sizeof(outBuffer), "Unknown command: %s\r\n", command);
 800207e:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8002082:	f507 702b 	add.w	r0, r7, #684	@ 0x2ac
 8002086:	4a27      	ldr	r2, [pc, #156]	@ (8002124 <main+0x6a0>)
 8002088:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800208c:	f006 fec0 	bl	8008e10 <sniprintf>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, strlen(outBuffer), 1000);
 8002090:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe f8fb 	bl	8000290 <strlen>
 800209a:	4603      	mov	r3, r0
 800209c:	b29a      	uxth	r2, r3
 800209e:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 80020a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020a6:	480d      	ldr	r0, [pc, #52]	@ (80020dc <main+0x658>)
 80020a8:	f004 fe01 	bl	8006cae <HAL_UART_Transmit>
  			  }
            }
            
            // Clear the input buffer for the next command
            memset(inBuffer, 0, sizeof(inBuffer));
 80020ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020b0:	2100      	movs	r1, #0
 80020b2:	481d      	ldr	r0, [pc, #116]	@ (8002128 <main+0x6a4>)
 80020b4:	f006 ff47 	bl	8008f46 <memset>
  
            print_prompt();
 80020b8:	f000 fa16 	bl	80024e8 <print_prompt>
  	  }
  
      if (tabCompletion == true) {
 80020bc:	4b1b      	ldr	r3, [pc, #108]	@ (800212c <main+0x6a8>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f43f ad33 	beq.w	8001b2c <main+0xa8>
          tabCompletion = false;
 80020c6:	4b19      	ldr	r3, [pc, #100]	@ (800212c <main+0x6a8>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	701a      	strb	r2, [r3, #0]
          char completion_buffer[MAX_FILENAME_SIZE];
          
          // Find the start of the current word to autocomplete
          int current_word_start = inPointer;
 80020cc:	4b18      	ldr	r3, [pc, #96]	@ (8002130 <main+0x6ac>)
 80020ce:	881b      	ldrh	r3, [r3, #0]
 80020d0:	f8c7 3abc 	str.w	r3, [r7, #2748]	@ 0xabc
          while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 80020d4:	e033      	b.n	800213e <main+0x6ba>
 80020d6:	bf00      	nop
 80020d8:	0800c7e0 	.word	0x0800c7e0
 80020dc:	20000310 	.word	0x20000310
 80020e0:	0800c7e4 	.word	0x0800c7e4
 80020e4:	0800c7e8 	.word	0x0800c7e8
 80020e8:	0800ca64 	.word	0x0800ca64
 80020ec:	0800c7f0 	.word	0x0800c7f0
 80020f0:	0800ca74 	.word	0x0800ca74
 80020f4:	0800c7f4 	.word	0x0800c7f4
 80020f8:	0800ca80 	.word	0x0800ca80
 80020fc:	0800c7fc 	.word	0x0800c7fc
 8002100:	0800ca90 	.word	0x0800ca90
 8002104:	0800c804 	.word	0x0800c804
 8002108:	0800ca98 	.word	0x0800ca98
 800210c:	0800c80c 	.word	0x0800c80c
 8002110:	0800caa8 	.word	0x0800caa8
 8002114:	0800c810 	.word	0x0800c810
 8002118:	0800cab8 	.word	0x0800cab8
 800211c:	0800c814 	.word	0x0800c814
 8002120:	0800cac4 	.word	0x0800cac4
 8002124:	0800c81c 	.word	0x0800c81c
 8002128:	200004a8 	.word	0x200004a8
 800212c:	20000ca9 	.word	0x20000ca9
 8002130:	200004a4 	.word	0x200004a4
              current_word_start--;
 8002134:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 8002138:	3b01      	subs	r3, #1
 800213a:	f8c7 3abc 	str.w	r3, [r7, #2748]	@ 0xabc
          while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 800213e:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 8002142:	2b00      	cmp	r3, #0
 8002144:	dd06      	ble.n	8002154 <main+0x6d0>
 8002146:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 800214a:	3b01      	subs	r3, #1
 800214c:	4a24      	ldr	r2, [pc, #144]	@ (80021e0 <main+0x75c>)
 800214e:	5cd3      	ldrb	r3, [r2, r3]
 8002150:	2b20      	cmp	r3, #32
 8002152:	d1ef      	bne.n	8002134 <main+0x6b0>
          }
          
          int partial_len = inPointer - current_word_start;
 8002154:	4b23      	ldr	r3, [pc, #140]	@ (80021e4 <main+0x760>)
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	461a      	mov	r2, r3
 800215a:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	f8c7 3ab8 	str.w	r3, [r7, #2744]	@ 0xab8
          
          if (partial_len > 0) {
 8002164:	f8d7 3ab8 	ldr.w	r3, [r7, #2744]	@ 0xab8
 8002168:	2b00      	cmp	r3, #0
 800216a:	f77f acdf 	ble.w	8001b2c <main+0xa8>
              int completed_len = fs_autocomplete(inBuffer + current_word_start, partial_len, completion_buffer);
 800216e:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 8002172:	4a1b      	ldr	r2, [pc, #108]	@ (80021e0 <main+0x75c>)
 8002174:	4413      	add	r3, r2
 8002176:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 800217a:	f8d7 1ab8 	ldr.w	r1, [r7, #2744]	@ 0xab8
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff fb16 	bl	80017b0 <fs_autocomplete>
 8002184:	f8c7 0ab4 	str.w	r0, [r7, #2740]	@ 0xab4
              if (completed_len > 0) {
 8002188:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	@ 0xab4
 800218c:	2b00      	cmp	r3, #0
 800218e:	f77f accd 	ble.w	8001b2c <main+0xa8>
                  HAL_UART_Transmit(&huart2, (uint8_t*)completion_buffer, completed_len, 1000);
 8002192:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	@ 0xab4
 8002196:	b29a      	uxth	r2, r3
 8002198:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800219c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021a0:	4811      	ldr	r0, [pc, #68]	@ (80021e8 <main+0x764>)
 80021a2:	f004 fd84 	bl	8006cae <HAL_UART_Transmit>
                  strncpy(inBuffer + inPointer, completion_buffer, completed_len);
 80021a6:	4b0f      	ldr	r3, [pc, #60]	@ (80021e4 <main+0x760>)
 80021a8:	881b      	ldrh	r3, [r3, #0]
 80021aa:	461a      	mov	r2, r3
 80021ac:	4b0c      	ldr	r3, [pc, #48]	@ (80021e0 <main+0x75c>)
 80021ae:	4413      	add	r3, r2
 80021b0:	f8d7 2ab4 	ldr.w	r2, [r7, #2740]	@ 0xab4
 80021b4:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80021b8:	4618      	mov	r0, r3
 80021ba:	f006 fede 	bl	8008f7a <strncpy>
                  inPointer += completed_len;
 80021be:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	@ 0xab4
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	4b07      	ldr	r3, [pc, #28]	@ (80021e4 <main+0x760>)
 80021c6:	881b      	ldrh	r3, [r3, #0]
 80021c8:	4413      	add	r3, r2
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	4b05      	ldr	r3, [pc, #20]	@ (80021e4 <main+0x760>)
 80021ce:	801a      	strh	r2, [r3, #0]
                  inBuffer[inPointer] = 0;
 80021d0:	4b04      	ldr	r3, [pc, #16]	@ (80021e4 <main+0x760>)
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	461a      	mov	r2, r3
 80021d6:	4b02      	ldr	r3, [pc, #8]	@ (80021e0 <main+0x75c>)
 80021d8:	2100      	movs	r1, #0
 80021da:	5499      	strb	r1, [r3, r2]
  	  if (dataRxd == true){
 80021dc:	e4a6      	b.n	8001b2c <main+0xa8>
 80021de:	bf00      	nop
 80021e0:	200004a8 	.word	0x200004a8
 80021e4:	200004a4 	.word	0x200004a4
 80021e8:	20000310 	.word	0x20000310

080021ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b096      	sub	sp, #88	@ 0x58
 80021f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	2244      	movs	r2, #68	@ 0x44
 80021f8:	2100      	movs	r1, #0
 80021fa:	4618      	mov	r0, r3
 80021fc:	f006 fea3 	bl	8008f46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002200:	463b      	mov	r3, r7
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	605a      	str	r2, [r3, #4]
 8002208:	609a      	str	r2, [r3, #8]
 800220a:	60da      	str	r2, [r3, #12]
 800220c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800220e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002212:	f001 ff95 	bl	8004140 <HAL_PWREx_ControlVoltageScaling>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800221c:	f000 f98a 	bl	8002534 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002220:	2302      	movs	r3, #2
 8002222:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002224:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002228:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800222a:	2310      	movs	r3, #16
 800222c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800222e:	2302      	movs	r3, #2
 8002230:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002232:	2302      	movs	r3, #2
 8002234:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002236:	2301      	movs	r3, #1
 8002238:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800223a:	230a      	movs	r3, #10
 800223c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800223e:	2307      	movs	r3, #7
 8002240:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002242:	2302      	movs	r3, #2
 8002244:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002246:	2302      	movs	r3, #2
 8002248:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4618      	mov	r0, r3
 8002250:	f001 ffcc 	bl	80041ec <HAL_RCC_OscConfig>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800225a:	f000 f96b 	bl	8002534 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800225e:	230f      	movs	r3, #15
 8002260:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002262:	2303      	movs	r3, #3
 8002264:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002266:	2300      	movs	r3, #0
 8002268:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002272:	463b      	mov	r3, r7
 8002274:	2104      	movs	r1, #4
 8002276:	4618      	mov	r0, r3
 8002278:	f002 fb94 	bl	80049a4 <HAL_RCC_ClockConfig>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002282:	f000 f957 	bl	8002534 <Error_Handler>
  }
}
 8002286:	bf00      	nop
 8002288:	3758      	adds	r7, #88	@ 0x58
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
	...

08002290 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002294:	4b1b      	ldr	r3, [pc, #108]	@ (8002304 <MX_SPI1_Init+0x74>)
 8002296:	4a1c      	ldr	r2, [pc, #112]	@ (8002308 <MX_SPI1_Init+0x78>)
 8002298:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800229a:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <MX_SPI1_Init+0x74>)
 800229c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022a2:	4b18      	ldr	r3, [pc, #96]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80022a8:	4b16      	ldr	r3, [pc, #88]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022aa:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80022ae:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022b0:	4b14      	ldr	r3, [pc, #80]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022b6:	4b13      	ldr	r3, [pc, #76]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022bc:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022c2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022d8:	2200      	movs	r2, #0
 80022da:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80022dc:	4b09      	ldr	r3, [pc, #36]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022de:	2207      	movs	r2, #7
 80022e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80022e2:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80022e8:	4b06      	ldr	r3, [pc, #24]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022ea:	2208      	movs	r2, #8
 80022ec:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022ee:	4805      	ldr	r0, [pc, #20]	@ (8002304 <MX_SPI1_Init+0x74>)
 80022f0:	f003 fa38 	bl	8005764 <HAL_SPI_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80022fa:	f000 f91b 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000260 	.word	0x20000260
 8002308:	40013000 	.word	0x40013000

0800230c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08a      	sub	sp, #40	@ 0x28
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002312:	f107 031c 	add.w	r3, r7, #28
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800231e:	463b      	mov	r3, r7
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
 800232c:	615a      	str	r2, [r3, #20]
 800232e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002330:	4b21      	ldr	r3, [pc, #132]	@ (80023b8 <MX_TIM4_Init+0xac>)
 8002332:	4a22      	ldr	r2, [pc, #136]	@ (80023bc <MX_TIM4_Init+0xb0>)
 8002334:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002336:	4b20      	ldr	r3, [pc, #128]	@ (80023b8 <MX_TIM4_Init+0xac>)
 8002338:	2200      	movs	r2, #0
 800233a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800233c:	4b1e      	ldr	r3, [pc, #120]	@ (80023b8 <MX_TIM4_Init+0xac>)
 800233e:	2200      	movs	r2, #0
 8002340:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002342:	4b1d      	ldr	r3, [pc, #116]	@ (80023b8 <MX_TIM4_Init+0xac>)
 8002344:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002348:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800234a:	4b1b      	ldr	r3, [pc, #108]	@ (80023b8 <MX_TIM4_Init+0xac>)
 800234c:	2200      	movs	r2, #0
 800234e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002350:	4b19      	ldr	r3, [pc, #100]	@ (80023b8 <MX_TIM4_Init+0xac>)
 8002352:	2200      	movs	r2, #0
 8002354:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002356:	4818      	ldr	r0, [pc, #96]	@ (80023b8 <MX_TIM4_Init+0xac>)
 8002358:	f003 fd82 	bl	8005e60 <HAL_TIM_PWM_Init>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002362:	f000 f8e7 	bl	8002534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002366:	2300      	movs	r3, #0
 8002368:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800236a:	2300      	movs	r3, #0
 800236c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800236e:	f107 031c 	add.w	r3, r7, #28
 8002372:	4619      	mov	r1, r3
 8002374:	4810      	ldr	r0, [pc, #64]	@ (80023b8 <MX_TIM4_Init+0xac>)
 8002376:	f004 fb87 	bl	8006a88 <HAL_TIMEx_MasterConfigSynchronization>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002380:	f000 f8d8 	bl	8002534 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002384:	2360      	movs	r3, #96	@ 0x60
 8002386:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800238c:	2300      	movs	r3, #0
 800238e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002390:	2300      	movs	r3, #0
 8002392:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002394:	463b      	mov	r3, r7
 8002396:	220c      	movs	r2, #12
 8002398:	4619      	mov	r1, r3
 800239a:	4807      	ldr	r0, [pc, #28]	@ (80023b8 <MX_TIM4_Init+0xac>)
 800239c:	f003 febe 	bl	800611c <HAL_TIM_PWM_ConfigChannel>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80023a6:	f000 f8c5 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80023aa:	4803      	ldr	r0, [pc, #12]	@ (80023b8 <MX_TIM4_Init+0xac>)
 80023ac:	f000 fc7a 	bl	8002ca4 <HAL_TIM_MspPostInit>

}
 80023b0:	bf00      	nop
 80023b2:	3728      	adds	r7, #40	@ 0x28
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	200002c4 	.word	0x200002c4
 80023bc:	40000800 	.word	0x40000800

080023c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023c4:	4b14      	ldr	r3, [pc, #80]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023c6:	4a15      	ldr	r2, [pc, #84]	@ (800241c <MX_USART2_UART_Init+0x5c>)
 80023c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80023ca:	4b13      	ldr	r3, [pc, #76]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023d2:	4b11      	ldr	r3, [pc, #68]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023da:	2200      	movs	r2, #0
 80023dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023de:	4b0e      	ldr	r3, [pc, #56]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023e6:	220c      	movs	r2, #12
 80023e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023f0:	4b09      	ldr	r3, [pc, #36]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023f6:	4b08      	ldr	r3, [pc, #32]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023fc:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 80023fe:	2200      	movs	r2, #0
 8002400:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002402:	4805      	ldr	r0, [pc, #20]	@ (8002418 <MX_USART2_UART_Init+0x58>)
 8002404:	f004 fbc8 	bl	8006b98 <HAL_UART_Init>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800240e:	f000 f891 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000310 	.word	0x20000310
 800241c:	40004400 	.word	0x40004400

08002420 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b088      	sub	sp, #32
 8002424:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002426:	f107 030c 	add.w	r3, r7, #12
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	605a      	str	r2, [r3, #4]
 8002430:	609a      	str	r2, [r3, #8]
 8002432:	60da      	str	r2, [r3, #12]
 8002434:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002436:	4b29      	ldr	r3, [pc, #164]	@ (80024dc <MX_GPIO_Init+0xbc>)
 8002438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243a:	4a28      	ldr	r2, [pc, #160]	@ (80024dc <MX_GPIO_Init+0xbc>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002442:	4b26      	ldr	r3, [pc, #152]	@ (80024dc <MX_GPIO_Init+0xbc>)
 8002444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	60bb      	str	r3, [r7, #8]
 800244c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800244e:	4b23      	ldr	r3, [pc, #140]	@ (80024dc <MX_GPIO_Init+0xbc>)
 8002450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002452:	4a22      	ldr	r2, [pc, #136]	@ (80024dc <MX_GPIO_Init+0xbc>)
 8002454:	f043 0304 	orr.w	r3, r3, #4
 8002458:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800245a:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <MX_GPIO_Init+0xbc>)
 800245c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800245e:	f003 0304 	and.w	r3, r3, #4
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002466:	4b1d      	ldr	r3, [pc, #116]	@ (80024dc <MX_GPIO_Init+0xbc>)
 8002468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246a:	4a1c      	ldr	r2, [pc, #112]	@ (80024dc <MX_GPIO_Init+0xbc>)
 800246c:	f043 0302 	orr.w	r3, r3, #2
 8002470:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002472:	4b1a      	ldr	r3, [pc, #104]	@ (80024dc <MX_GPIO_Init+0xbc>)
 8002474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	603b      	str	r3, [r7, #0]
 800247c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800247e:	2200      	movs	r2, #0
 8002480:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8002484:	4816      	ldr	r0, [pc, #88]	@ (80024e0 <MX_GPIO_Init+0xc0>)
 8002486:	f001 fe35 	bl	80040f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800248a:	2200      	movs	r2, #0
 800248c:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8002490:	4814      	ldr	r0, [pc, #80]	@ (80024e4 <MX_GPIO_Init+0xc4>)
 8002492:	f001 fe2f 	bl	80040f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002496:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800249a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800249c:	2301      	movs	r3, #1
 800249e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a4:	2300      	movs	r3, #0
 80024a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024a8:	f107 030c 	add.w	r3, r7, #12
 80024ac:	4619      	mov	r1, r3
 80024ae:	480c      	ldr	r0, [pc, #48]	@ (80024e0 <MX_GPIO_Init+0xc0>)
 80024b0:	f001 fb82 	bl	8003bb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 80024b4:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80024b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ba:	2301      	movs	r3, #1
 80024bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c2:	2300      	movs	r3, #0
 80024c4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c6:	f107 030c 	add.w	r3, r7, #12
 80024ca:	4619      	mov	r1, r3
 80024cc:	4805      	ldr	r0, [pc, #20]	@ (80024e4 <MX_GPIO_Init+0xc4>)
 80024ce:	f001 fb73 	bl	8003bb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80024d2:	bf00      	nop
 80024d4:	3720      	adds	r7, #32
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40021000 	.word	0x40021000
 80024e0:	48000800 	.word	0x48000800
 80024e4:	48000400 	.word	0x48000400

080024e8 <print_prompt>:

/* USER CODE BEGIN 4 */
void print_prompt(void) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
    fs_get_cwd_path(prompt_buffer, MAX_PATH_SIZE);
 80024ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024f0:	480d      	ldr	r0, [pc, #52]	@ (8002528 <print_prompt+0x40>)
 80024f2:	f7fe fe7d 	bl	80011f0 <fs_get_cwd_path>
    strcat(prompt_buffer, "> ");
 80024f6:	480c      	ldr	r0, [pc, #48]	@ (8002528 <print_prompt+0x40>)
 80024f8:	f7fd feca 	bl	8000290 <strlen>
 80024fc:	4603      	mov	r3, r0
 80024fe:	461a      	mov	r2, r3
 8002500:	4b09      	ldr	r3, [pc, #36]	@ (8002528 <print_prompt+0x40>)
 8002502:	4413      	add	r3, r2
 8002504:	4a09      	ldr	r2, [pc, #36]	@ (800252c <print_prompt+0x44>)
 8002506:	8811      	ldrh	r1, [r2, #0]
 8002508:	7892      	ldrb	r2, [r2, #2]
 800250a:	8019      	strh	r1, [r3, #0]
 800250c:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart2, (uint8_t*)prompt_buffer, (uint16_t)strlen(prompt_buffer), 1000);
 800250e:	4806      	ldr	r0, [pc, #24]	@ (8002528 <print_prompt+0x40>)
 8002510:	f7fd febe 	bl	8000290 <strlen>
 8002514:	4603      	mov	r3, r0
 8002516:	b29a      	uxth	r2, r3
 8002518:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800251c:	4902      	ldr	r1, [pc, #8]	@ (8002528 <print_prompt+0x40>)
 800251e:	4804      	ldr	r0, [pc, #16]	@ (8002530 <print_prompt+0x48>)
 8002520:	f004 fbc5 	bl	8006cae <HAL_UART_Transmit>
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}
 8002528:	20000398 	.word	0x20000398
 800252c:	0800cad0 	.word	0x0800cad0
 8002530:	20000310 	.word	0x20000310

08002534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002538:	b672      	cpsid	i
}
 800253a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800253c:	bf00      	nop
 800253e:	e7fd      	b.n	800253c <Error_Handler+0x8>

08002540 <CS_Select>:
static uint16_t s_lcd_w = ST7735_LCD_WIDTH;
static uint16_t s_lcd_h = ST7735_LCD_HEIGHT;
static uint16_t s_x_offset = ST7735_X_OFFSET;
static uint16_t s_y_offset = ST7735_Y_OFFSET;

static inline void CS_Select(void)   { HAL_GPIO_WritePin(ST7735_CS_GPIO_Port,  ST7735_CS_Pin,  GPIO_PIN_RESET); }
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
 8002544:	2200      	movs	r2, #0
 8002546:	2140      	movs	r1, #64	@ 0x40
 8002548:	4802      	ldr	r0, [pc, #8]	@ (8002554 <CS_Select+0x14>)
 800254a:	f001 fdd3 	bl	80040f4 <HAL_GPIO_WritePin>
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	48000400 	.word	0x48000400

08002558 <CS_Unselect>:
static inline void CS_Unselect(void) { HAL_GPIO_WritePin(ST7735_CS_GPIO_Port,  ST7735_CS_Pin,  GPIO_PIN_SET);   }
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
 800255c:	2201      	movs	r2, #1
 800255e:	2140      	movs	r1, #64	@ 0x40
 8002560:	4802      	ldr	r0, [pc, #8]	@ (800256c <CS_Unselect+0x14>)
 8002562:	f001 fdc7 	bl	80040f4 <HAL_GPIO_WritePin>
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	48000400 	.word	0x48000400

08002570 <DC_Cmd>:
static inline void DC_Cmd(void)      { HAL_GPIO_WritePin(ST7735_DC_GPIO_Port,  ST7735_DC_Pin,  GPIO_PIN_RESET); }
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
 8002574:	2200      	movs	r2, #0
 8002576:	2180      	movs	r1, #128	@ 0x80
 8002578:	4802      	ldr	r0, [pc, #8]	@ (8002584 <DC_Cmd+0x14>)
 800257a:	f001 fdbb 	bl	80040f4 <HAL_GPIO_WritePin>
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	48000400 	.word	0x48000400

08002588 <DC_Data>:
static inline void DC_Data(void)     { HAL_GPIO_WritePin(ST7735_DC_GPIO_Port,  ST7735_DC_Pin,  GPIO_PIN_SET);   }
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
 800258c:	2201      	movs	r2, #1
 800258e:	2180      	movs	r1, #128	@ 0x80
 8002590:	4802      	ldr	r0, [pc, #8]	@ (800259c <DC_Data+0x14>)
 8002592:	f001 fdaf 	bl	80040f4 <HAL_GPIO_WritePin>
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	48000400 	.word	0x48000400

080025a0 <spi_set_datasize>:

// Switch SPI data size on-the-fly (8b for commands/params, 16b for pixels)
static void spi_set_datasize(uint32_t datasize)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  if (s_hspi->Init.DataSize == datasize) return;
 80025a8:	4b0e      	ldr	r3, [pc, #56]	@ (80025e4 <spi_set_datasize+0x44>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d013      	beq.n	80025dc <spi_set_datasize+0x3c>
  __HAL_SPI_DISABLE(s_hspi);
 80025b4:	4b0b      	ldr	r3, [pc, #44]	@ (80025e4 <spi_set_datasize+0x44>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	4b09      	ldr	r3, [pc, #36]	@ (80025e4 <spi_set_datasize+0x44>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025c6:	601a      	str	r2, [r3, #0]
  s_hspi->Init.DataSize = datasize;
 80025c8:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <spi_set_datasize+0x44>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	60da      	str	r2, [r3, #12]
  HAL_SPI_Init(s_hspi); // reconfigures CR2 DS bits
 80025d0:	4b04      	ldr	r3, [pc, #16]	@ (80025e4 <spi_set_datasize+0x44>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f003 f8c5 	bl	8005764 <HAL_SPI_Init>
 80025da:	e000      	b.n	80025de <spi_set_datasize+0x3e>
  if (s_hspi->Init.DataSize == datasize) return;
 80025dc:	bf00      	nop
}
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	2000049c 	.word	0x2000049c

080025e8 <tx8>:

// --- Low-level helpers (8-bit command/param TX) ---
static HAL_StatusTypeDef tx8(const uint8_t* data, uint16_t len) {
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	807b      	strh	r3, [r7, #2]
  spi_set_datasize(SPI_DATASIZE_8BIT);
 80025f4:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
 80025f8:	f7ff ffd2 	bl	80025a0 <spi_set_datasize>
  return HAL_SPI_Transmit(s_hspi, (uint8_t*)data, len, HAL_MAX_DELAY);
 80025fc:	4b06      	ldr	r3, [pc, #24]	@ (8002618 <tx8+0x30>)
 80025fe:	6818      	ldr	r0, [r3, #0]
 8002600:	887a      	ldrh	r2, [r7, #2]
 8002602:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	f003 f94f 	bl	80058aa <HAL_SPI_Transmit>
 800260c:	4603      	mov	r3, r0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	2000049c 	.word	0x2000049c

0800261c <hw_reset>:

static void hw_reset(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  CS_Select();
  DC_Cmd(); uint8_t cmd = ST7735_SWRESET; tx8(&cmd,1);
  CS_Unselect();
  HAL_Delay(150);
#else
  HAL_GPIO_WritePin(ST7735_RST_GPIO_Port, ST7735_RST_Pin, GPIO_PIN_RESET);
 8002620:	2200      	movs	r2, #0
 8002622:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002626:	4808      	ldr	r0, [pc, #32]	@ (8002648 <hw_reset+0x2c>)
 8002628:	f001 fd64 	bl	80040f4 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 800262c:	2014      	movs	r0, #20
 800262e:	f001 f8dd 	bl	80037ec <HAL_Delay>
  HAL_GPIO_WritePin(ST7735_RST_GPIO_Port, ST7735_RST_Pin, GPIO_PIN_SET);
 8002632:	2201      	movs	r2, #1
 8002634:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002638:	4803      	ldr	r0, [pc, #12]	@ (8002648 <hw_reset+0x2c>)
 800263a:	f001 fd5b 	bl	80040f4 <HAL_GPIO_WritePin>
  HAL_Delay(150);
 800263e:	2096      	movs	r0, #150	@ 0x96
 8002640:	f001 f8d4 	bl	80037ec <HAL_Delay>
#endif
}
 8002644:	bf00      	nop
 8002646:	bd80      	pop	{r7, pc}
 8002648:	48000400 	.word	0x48000400

0800264c <cmd_param>:

static void cmd_param(uint8_t cmd, const uint8_t* params, uint16_t len)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	6039      	str	r1, [r7, #0]
 8002656:	71fb      	strb	r3, [r7, #7]
 8002658:	4613      	mov	r3, r2
 800265a:	80bb      	strh	r3, [r7, #4]
#if ST7735_KEEP_CS_ASSERTED
  CS_Select();
 800265c:	f7ff ff70 	bl	8002540 <CS_Select>
  DC_Cmd(); tx8(&cmd,1);
 8002660:	f7ff ff86 	bl	8002570 <DC_Cmd>
 8002664:	1dfb      	adds	r3, r7, #7
 8002666:	2101      	movs	r1, #1
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ffbd 	bl	80025e8 <tx8>
  if (len) { DC_Data(); tx8(params, len); }
 800266e:	88bb      	ldrh	r3, [r7, #4]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d006      	beq.n	8002682 <cmd_param+0x36>
 8002674:	f7ff ff88 	bl	8002588 <DC_Data>
 8002678:	88bb      	ldrh	r3, [r7, #4]
 800267a:	4619      	mov	r1, r3
 800267c:	6838      	ldr	r0, [r7, #0]
 800267e:	f7ff ffb3 	bl	80025e8 <tx8>
  CS_Unselect();
 8002682:	f7ff ff69 	bl	8002558 <CS_Unselect>
#else
  CS_Select(); DC_Cmd(); tx8(&cmd,1); CS_Unselect();
  if (len) { CS_Select(); DC_Data(); tx8(params, len); CS_Unselect(); }
#endif
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <set_addr_window16>:

static void set_addr_window16(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8002690:	b590      	push	{r4, r7, lr}
 8002692:	b087      	sub	sp, #28
 8002694:	af00      	add	r7, sp, #0
 8002696:	4604      	mov	r4, r0
 8002698:	4608      	mov	r0, r1
 800269a:	4611      	mov	r1, r2
 800269c:	461a      	mov	r2, r3
 800269e:	4623      	mov	r3, r4
 80026a0:	80fb      	strh	r3, [r7, #6]
 80026a2:	4603      	mov	r3, r0
 80026a4:	80bb      	strh	r3, [r7, #4]
 80026a6:	460b      	mov	r3, r1
 80026a8:	807b      	strh	r3, [r7, #2]
 80026aa:	4613      	mov	r3, r2
 80026ac:	803b      	strh	r3, [r7, #0]
  x0 += s_x_offset; x1 += s_x_offset;
 80026ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002758 <set_addr_window16+0xc8>)
 80026b0:	881a      	ldrh	r2, [r3, #0]
 80026b2:	88fb      	ldrh	r3, [r7, #6]
 80026b4:	4413      	add	r3, r2
 80026b6:	80fb      	strh	r3, [r7, #6]
 80026b8:	4b27      	ldr	r3, [pc, #156]	@ (8002758 <set_addr_window16+0xc8>)
 80026ba:	881a      	ldrh	r2, [r3, #0]
 80026bc:	887b      	ldrh	r3, [r7, #2]
 80026be:	4413      	add	r3, r2
 80026c0:	807b      	strh	r3, [r7, #2]
  y0 += s_y_offset; y1 += s_y_offset;
 80026c2:	4b26      	ldr	r3, [pc, #152]	@ (800275c <set_addr_window16+0xcc>)
 80026c4:	881a      	ldrh	r2, [r3, #0]
 80026c6:	88bb      	ldrh	r3, [r7, #4]
 80026c8:	4413      	add	r3, r2
 80026ca:	80bb      	strh	r3, [r7, #4]
 80026cc:	4b23      	ldr	r3, [pc, #140]	@ (800275c <set_addr_window16+0xcc>)
 80026ce:	881a      	ldrh	r2, [r3, #0]
 80026d0:	883b      	ldrh	r3, [r7, #0]
 80026d2:	4413      	add	r3, r2
 80026d4:	803b      	strh	r3, [r7, #0]

  uint8_t col[4] = { (uint8_t)(x0>>8), (uint8_t)(x0&0xFF), (uint8_t)(x1>>8), (uint8_t)(x1&0xFF) };
 80026d6:	88fb      	ldrh	r3, [r7, #6]
 80026d8:	0a1b      	lsrs	r3, r3, #8
 80026da:	b29b      	uxth	r3, r3
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	753b      	strb	r3, [r7, #20]
 80026e0:	88fb      	ldrh	r3, [r7, #6]
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	757b      	strb	r3, [r7, #21]
 80026e6:	887b      	ldrh	r3, [r7, #2]
 80026e8:	0a1b      	lsrs	r3, r3, #8
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	75bb      	strb	r3, [r7, #22]
 80026f0:	887b      	ldrh	r3, [r7, #2]
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	75fb      	strb	r3, [r7, #23]
  uint8_t row[4] = { (uint8_t)(y0>>8), (uint8_t)(y0&0xFF), (uint8_t)(y1>>8), (uint8_t)(y1&0xFF) };
 80026f6:	88bb      	ldrh	r3, [r7, #4]
 80026f8:	0a1b      	lsrs	r3, r3, #8
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	743b      	strb	r3, [r7, #16]
 8002700:	88bb      	ldrh	r3, [r7, #4]
 8002702:	b2db      	uxtb	r3, r3
 8002704:	747b      	strb	r3, [r7, #17]
 8002706:	883b      	ldrh	r3, [r7, #0]
 8002708:	0a1b      	lsrs	r3, r3, #8
 800270a:	b29b      	uxth	r3, r3
 800270c:	b2db      	uxtb	r3, r3
 800270e:	74bb      	strb	r3, [r7, #18]
 8002710:	883b      	ldrh	r3, [r7, #0]
 8002712:	b2db      	uxtb	r3, r3
 8002714:	74fb      	strb	r3, [r7, #19]
  cmd_param(ST7735_CASET, col, 4);
 8002716:	f107 0314 	add.w	r3, r7, #20
 800271a:	2204      	movs	r2, #4
 800271c:	4619      	mov	r1, r3
 800271e:	202a      	movs	r0, #42	@ 0x2a
 8002720:	f7ff ff94 	bl	800264c <cmd_param>
  cmd_param(ST7735_RASET, row, 4);
 8002724:	f107 0310 	add.w	r3, r7, #16
 8002728:	2204      	movs	r2, #4
 800272a:	4619      	mov	r1, r3
 800272c:	202b      	movs	r0, #43	@ 0x2b
 800272e:	f7ff ff8d 	bl	800264c <cmd_param>

#if ST7735_KEEP_CS_ASSERTED
  CS_Select();
 8002732:	f7ff ff05 	bl	8002540 <CS_Select>
  DC_Cmd(); uint8_t cmd = ST7735_RAMWR; tx8(&cmd,1);
 8002736:	f7ff ff1b 	bl	8002570 <DC_Cmd>
 800273a:	232c      	movs	r3, #44	@ 0x2c
 800273c:	73fb      	strb	r3, [r7, #15]
 800273e:	f107 030f 	add.w	r3, r7, #15
 8002742:	2101      	movs	r1, #1
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff ff4f 	bl	80025e8 <tx8>
  DC_Data(); // next: 16-bit stream
 800274a:	f7ff ff1d 	bl	8002588 <DC_Data>
#else
  uint8_t cmd = ST7735_RAMWR;
  cmd_param(cmd, NULL, 0);
#endif
}
 800274e:	bf00      	nop
 8002750:	371c      	adds	r7, #28
 8002752:	46bd      	mov	sp, r7
 8002754:	bd90      	pop	{r4, r7, pc}
 8002756:	bf00      	nop
 8002758:	200004a0 	.word	0x200004a0
 800275c:	200004a2 	.word	0x200004a2

08002760 <ST7735_Init>:

// --- Public API ---
void ST7735_Init(SPI_HandleTypeDef* hspi)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08c      	sub	sp, #48	@ 0x30
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  s_hspi = hspi;
 8002768:	4a59      	ldr	r2, [pc, #356]	@ (80028d0 <ST7735_Init+0x170>)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6013      	str	r3, [r2, #0]

#ifdef ST7735_BL_GPIO_Port
  HAL_GPIO_WritePin(ST7735_BL_GPIO_Port, ST7735_BL_Pin, GPIO_PIN_RESET);
 800276e:	2200      	movs	r2, #0
 8002770:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002774:	4857      	ldr	r0, [pc, #348]	@ (80028d4 <ST7735_Init+0x174>)
 8002776:	f001 fcbd 	bl	80040f4 <HAL_GPIO_WritePin>
#endif

  hw_reset();
 800277a:	f7ff ff4f 	bl	800261c <hw_reset>

  cmd_param(ST7735_SLPOUT, NULL, 0);
 800277e:	2200      	movs	r2, #0
 8002780:	2100      	movs	r1, #0
 8002782:	2011      	movs	r0, #17
 8002784:	f7ff ff62 	bl	800264c <cmd_param>
  HAL_Delay(120);
 8002788:	2078      	movs	r0, #120	@ 0x78
 800278a:	f001 f82f 	bl	80037ec <HAL_Delay>

  uint8_t colmod = ST7735_COLMOD_16BIT;
 800278e:	2305      	movs	r3, #5
 8002790:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  cmd_param(ST7735_COLMOD, &colmod, 1);
 8002794:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 8002798:	2201      	movs	r2, #1
 800279a:	4619      	mov	r1, r3
 800279c:	203a      	movs	r0, #58	@ 0x3a
 800279e:	f7ff ff55 	bl	800264c <cmd_param>
  HAL_Delay(10);
 80027a2:	200a      	movs	r0, #10
 80027a4:	f001 f822 	bl	80037ec <HAL_Delay>
  uint8_t frmctr3[] = {0x01, 0x2C, 0x2D, 0x01, 0x2C, 0x2D};
  cmd_param(ST7735_FRMCTR1, frmctr1, sizeof(frmctr1));
  cmd_param(ST7735_FRMCTR2, frmctr2, sizeof(frmctr2));
  cmd_param(ST7735_FRMCTR3, frmctr3, sizeof(frmctr3));*/

  uint8_t frm1[] = {0x00, 0x06, 0x03};
 80027a8:	4a4b      	ldr	r2, [pc, #300]	@ (80028d8 <ST7735_Init+0x178>)
 80027aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027ae:	6812      	ldr	r2, [r2, #0]
 80027b0:	4611      	mov	r1, r2
 80027b2:	8019      	strh	r1, [r3, #0]
 80027b4:	3302      	adds	r3, #2
 80027b6:	0c12      	lsrs	r2, r2, #16
 80027b8:	701a      	strb	r2, [r3, #0]
  uint8_t frm2[] = {0x00, 0x06, 0x03};
 80027ba:	4a47      	ldr	r2, [pc, #284]	@ (80028d8 <ST7735_Init+0x178>)
 80027bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027c0:	6812      	ldr	r2, [r2, #0]
 80027c2:	4611      	mov	r1, r2
 80027c4:	8019      	strh	r1, [r3, #0]
 80027c6:	3302      	adds	r3, #2
 80027c8:	0c12      	lsrs	r2, r2, #16
 80027ca:	701a      	strb	r2, [r3, #0]
  uint8_t frm3[] = {0x00, 0x06, 0x03, 0x00, 0x06, 0x03};
 80027cc:	4a43      	ldr	r2, [pc, #268]	@ (80028dc <ST7735_Init+0x17c>)
 80027ce:	f107 0320 	add.w	r3, r7, #32
 80027d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027d6:	6018      	str	r0, [r3, #0]
 80027d8:	3304      	adds	r3, #4
 80027da:	8019      	strh	r1, [r3, #0]
  cmd_param(ST7735_FRMCTR1, frm1, sizeof(frm1));
 80027dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027e0:	2203      	movs	r2, #3
 80027e2:	4619      	mov	r1, r3
 80027e4:	20b1      	movs	r0, #177	@ 0xb1
 80027e6:	f7ff ff31 	bl	800264c <cmd_param>
  cmd_param(ST7735_FRMCTR2, frm2, sizeof(frm2));
 80027ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027ee:	2203      	movs	r2, #3
 80027f0:	4619      	mov	r1, r3
 80027f2:	20b2      	movs	r0, #178	@ 0xb2
 80027f4:	f7ff ff2a 	bl	800264c <cmd_param>
  cmd_param(ST7735_FRMCTR3, frm3, sizeof(frm3));
 80027f8:	f107 0320 	add.w	r3, r7, #32
 80027fc:	2206      	movs	r2, #6
 80027fe:	4619      	mov	r1, r3
 8002800:	20b3      	movs	r0, #179	@ 0xb3
 8002802:	f7ff ff23 	bl	800264c <cmd_param>


  uint8_t invctr = 0x07;
 8002806:	2307      	movs	r3, #7
 8002808:	77fb      	strb	r3, [r7, #31]
  cmd_param(ST7735_INVCTR, &invctr, 1);
 800280a:	f107 031f 	add.w	r3, r7, #31
 800280e:	2201      	movs	r2, #1
 8002810:	4619      	mov	r1, r3
 8002812:	20b4      	movs	r0, #180	@ 0xb4
 8002814:	f7ff ff1a 	bl	800264c <cmd_param>

  uint8_t pwctr1[] = {0xA2, 0x02, 0x84};
 8002818:	4a31      	ldr	r2, [pc, #196]	@ (80028e0 <ST7735_Init+0x180>)
 800281a:	f107 031c 	add.w	r3, r7, #28
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	4611      	mov	r1, r2
 8002822:	8019      	strh	r1, [r3, #0]
 8002824:	3302      	adds	r3, #2
 8002826:	0c12      	lsrs	r2, r2, #16
 8002828:	701a      	strb	r2, [r3, #0]
  uint8_t pwctr2 = 0xC5;
 800282a:	23c5      	movs	r3, #197	@ 0xc5
 800282c:	76fb      	strb	r3, [r7, #27]
  uint8_t pwctr3[] = {0x0A, 0x00};
 800282e:	230a      	movs	r3, #10
 8002830:	833b      	strh	r3, [r7, #24]
  uint8_t pwctr4[] = {0x8A, 0x2A};
 8002832:	f642 238a 	movw	r3, #10890	@ 0x2a8a
 8002836:	82bb      	strh	r3, [r7, #20]
  uint8_t pwctr5[] = {0x8A, 0xEE};
 8002838:	f64e 638a 	movw	r3, #61066	@ 0xee8a
 800283c:	823b      	strh	r3, [r7, #16]
  cmd_param(ST7735_PWCTR1, pwctr1, sizeof(pwctr1));
 800283e:	f107 031c 	add.w	r3, r7, #28
 8002842:	2203      	movs	r2, #3
 8002844:	4619      	mov	r1, r3
 8002846:	20c0      	movs	r0, #192	@ 0xc0
 8002848:	f7ff ff00 	bl	800264c <cmd_param>
  cmd_param(ST7735_PWCTR2, &pwctr2, 1);
 800284c:	f107 031b 	add.w	r3, r7, #27
 8002850:	2201      	movs	r2, #1
 8002852:	4619      	mov	r1, r3
 8002854:	20c1      	movs	r0, #193	@ 0xc1
 8002856:	f7ff fef9 	bl	800264c <cmd_param>
  cmd_param(ST7735_PWCTR3, pwctr3, sizeof(pwctr3));
 800285a:	f107 0318 	add.w	r3, r7, #24
 800285e:	2202      	movs	r2, #2
 8002860:	4619      	mov	r1, r3
 8002862:	20c2      	movs	r0, #194	@ 0xc2
 8002864:	f7ff fef2 	bl	800264c <cmd_param>
  cmd_param(ST7735_PWCTR4, pwctr4, sizeof(pwctr4));
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	2202      	movs	r2, #2
 800286e:	4619      	mov	r1, r3
 8002870:	20c3      	movs	r0, #195	@ 0xc3
 8002872:	f7ff feeb 	bl	800264c <cmd_param>
  cmd_param(ST7735_PWCTR5, pwctr5, sizeof(pwctr5));
 8002876:	f107 0310 	add.w	r3, r7, #16
 800287a:	2202      	movs	r2, #2
 800287c:	4619      	mov	r1, r3
 800287e:	20c4      	movs	r0, #196	@ 0xc4
 8002880:	f7ff fee4 	bl	800264c <cmd_param>

  uint8_t vmctr1 = 0x0E;
 8002884:	230e      	movs	r3, #14
 8002886:	73fb      	strb	r3, [r7, #15]
  cmd_param(ST7735_VMCTR1, &vmctr1, 1);
 8002888:	f107 030f 	add.w	r3, r7, #15
 800288c:	2201      	movs	r2, #1
 800288e:	4619      	mov	r1, r3
 8002890:	20c5      	movs	r0, #197	@ 0xc5
 8002892:	f7ff fedb 	bl	800264c <cmd_param>

#if ST7735_USE_BGR
  uint8_t mad = ST7735_MADCTL_BGR;
#else
  uint8_t mad = ST7735_MADCTL_RGB;
 8002896:	2300      	movs	r3, #0
 8002898:	73bb      	strb	r3, [r7, #14]
#endif
  cmd_param(ST7735_MADCTL, &mad, 1);
 800289a:	f107 030e 	add.w	r3, r7, #14
 800289e:	2201      	movs	r2, #1
 80028a0:	4619      	mov	r1, r3
 80028a2:	2036      	movs	r0, #54	@ 0x36
 80028a4:	f7ff fed2 	bl	800264c <cmd_param>

  cmd_param(ST7735_INVOFF, NULL, 0);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2100      	movs	r1, #0
 80028ac:	2020      	movs	r0, #32
 80028ae:	f7ff fecd 	bl	800264c <cmd_param>
  HAL_Delay(10);
 80028b2:	200a      	movs	r0, #10
 80028b4:	f000 ff9a 	bl	80037ec <HAL_Delay>

  cmd_param(ST7735_DISPON, NULL, 0);
 80028b8:	2200      	movs	r2, #0
 80028ba:	2100      	movs	r1, #0
 80028bc:	2029      	movs	r0, #41	@ 0x29
 80028be:	f7ff fec5 	bl	800264c <cmd_param>
  HAL_Delay(100);
 80028c2:	2064      	movs	r0, #100	@ 0x64
 80028c4:	f000 ff92 	bl	80037ec <HAL_Delay>
}
 80028c8:	bf00      	nop
 80028ca:	3730      	adds	r7, #48	@ 0x30
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	2000049c 	.word	0x2000049c
 80028d4:	48000400 	.word	0x48000400
 80028d8:	0800cad4 	.word	0x0800cad4
 80028dc:	0800cad8 	.word	0x0800cad8
 80028e0:	0800cae0 	.word	0x0800cae0

080028e4 <ST7735_SetInversion>:

void ST7735_SetInversion(bool enable)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	71fb      	strb	r3, [r7, #7]
  if (enable) cmd_param(ST7735_INVON, NULL, 0);
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d005      	beq.n	8002900 <ST7735_SetInversion+0x1c>
 80028f4:	2200      	movs	r2, #0
 80028f6:	2100      	movs	r1, #0
 80028f8:	2021      	movs	r0, #33	@ 0x21
 80028fa:	f7ff fea7 	bl	800264c <cmd_param>
 80028fe:	e004      	b.n	800290a <ST7735_SetInversion+0x26>
  else        cmd_param(ST7735_INVOFF, NULL, 0);
 8002900:	2200      	movs	r2, #0
 8002902:	2100      	movs	r1, #0
 8002904:	2020      	movs	r0, #32
 8002906:	f7ff fea1 	bl	800264c <cmd_param>
  HAL_Delay(10);
 800290a:	200a      	movs	r0, #10
 800290c:	f000 ff6e 	bl	80037ec <HAL_Delay>
}
 8002910:	bf00      	nop
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <ST7735_SetRotation>:

void ST7735_SetRotation(ST7735_Rotation_t r)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
#if ST7735_USE_BGR
  const uint8_t base = ST7735_MADCTL_BGR;
#else
  const uint8_t base = ST7735_MADCTL_RGB;
 8002922:	2300      	movs	r3, #0
 8002924:	73fb      	strb	r3, [r7, #15]
#endif
  uint8_t mad = base;
 8002926:	7bfb      	ldrb	r3, [r7, #15]
 8002928:	73bb      	strb	r3, [r7, #14]
  switch (r)
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	2b03      	cmp	r3, #3
 800292e:	d838      	bhi.n	80029a2 <ST7735_SetRotation+0x8a>
 8002930:	a201      	add	r2, pc, #4	@ (adr r2, 8002938 <ST7735_SetRotation+0x20>)
 8002932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002936:	bf00      	nop
 8002938:	08002949 	.word	0x08002949
 800293c:	08002961 	.word	0x08002961
 8002940:	08002979 	.word	0x08002979
 8002944:	0800298b 	.word	0x0800298b
  {
    case ST7735_ROTATION_0:   mad = base | ST7735_MADCTL_MX | ST7735_MADCTL_MY; s_lcd_w = ST7735_LCD_WIDTH;  s_lcd_h = ST7735_LCD_HEIGHT; break;
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 800294e:	b2db      	uxtb	r3, r3
 8002950:	73bb      	strb	r3, [r7, #14]
 8002952:	4b19      	ldr	r3, [pc, #100]	@ (80029b8 <ST7735_SetRotation+0xa0>)
 8002954:	2280      	movs	r2, #128	@ 0x80
 8002956:	801a      	strh	r2, [r3, #0]
 8002958:	4b18      	ldr	r3, [pc, #96]	@ (80029bc <ST7735_SetRotation+0xa4>)
 800295a:	22a0      	movs	r2, #160	@ 0xa0
 800295c:	801a      	strh	r2, [r3, #0]
 800295e:	e020      	b.n	80029a2 <ST7735_SetRotation+0x8a>
    case ST7735_ROTATION_90:  mad = base | ST7735_MADCTL_MY | ST7735_MADCTL_MV; s_lcd_w = ST7735_LCD_HEIGHT; s_lcd_h = ST7735_LCD_WIDTH;  break;
 8002960:	7bfb      	ldrb	r3, [r7, #15]
 8002962:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 8002966:	b2db      	uxtb	r3, r3
 8002968:	73bb      	strb	r3, [r7, #14]
 800296a:	4b13      	ldr	r3, [pc, #76]	@ (80029b8 <ST7735_SetRotation+0xa0>)
 800296c:	22a0      	movs	r2, #160	@ 0xa0
 800296e:	801a      	strh	r2, [r3, #0]
 8002970:	4b12      	ldr	r3, [pc, #72]	@ (80029bc <ST7735_SetRotation+0xa4>)
 8002972:	2280      	movs	r2, #128	@ 0x80
 8002974:	801a      	strh	r2, [r3, #0]
 8002976:	e014      	b.n	80029a2 <ST7735_SetRotation+0x8a>
    case ST7735_ROTATION_180: mad = base;                                       s_lcd_w = ST7735_LCD_WIDTH;  s_lcd_h = ST7735_LCD_HEIGHT; break;
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	73bb      	strb	r3, [r7, #14]
 800297c:	4b0e      	ldr	r3, [pc, #56]	@ (80029b8 <ST7735_SetRotation+0xa0>)
 800297e:	2280      	movs	r2, #128	@ 0x80
 8002980:	801a      	strh	r2, [r3, #0]
 8002982:	4b0e      	ldr	r3, [pc, #56]	@ (80029bc <ST7735_SetRotation+0xa4>)
 8002984:	22a0      	movs	r2, #160	@ 0xa0
 8002986:	801a      	strh	r2, [r3, #0]
 8002988:	e00b      	b.n	80029a2 <ST7735_SetRotation+0x8a>
    case ST7735_ROTATION_270: mad = base | ST7735_MADCTL_MX | ST7735_MADCTL_MV; s_lcd_w = ST7735_LCD_HEIGHT; s_lcd_h = ST7735_LCD_WIDTH;  break;
 800298a:	7bfb      	ldrb	r3, [r7, #15]
 800298c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002990:	b2db      	uxtb	r3, r3
 8002992:	73bb      	strb	r3, [r7, #14]
 8002994:	4b08      	ldr	r3, [pc, #32]	@ (80029b8 <ST7735_SetRotation+0xa0>)
 8002996:	22a0      	movs	r2, #160	@ 0xa0
 8002998:	801a      	strh	r2, [r3, #0]
 800299a:	4b08      	ldr	r3, [pc, #32]	@ (80029bc <ST7735_SetRotation+0xa4>)
 800299c:	2280      	movs	r2, #128	@ 0x80
 800299e:	801a      	strh	r2, [r3, #0]
 80029a0:	bf00      	nop
  }
  cmd_param(ST7735_MADCTL, &mad, 1);
 80029a2:	f107 030e 	add.w	r3, r7, #14
 80029a6:	2201      	movs	r2, #1
 80029a8:	4619      	mov	r1, r3
 80029aa:	2036      	movs	r0, #54	@ 0x36
 80029ac:	f7ff fe4e 	bl	800264c <cmd_param>
}
 80029b0:	bf00      	nop
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20000048 	.word	0x20000048
 80029bc:	2000004a 	.word	0x2000004a

080029c0 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80029c0:	b590      	push	{r4, r7, lr}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4604      	mov	r4, r0
 80029c8:	4608      	mov	r0, r1
 80029ca:	4611      	mov	r1, r2
 80029cc:	461a      	mov	r2, r3
 80029ce:	4623      	mov	r3, r4
 80029d0:	80fb      	strh	r3, [r7, #6]
 80029d2:	4603      	mov	r3, r0
 80029d4:	80bb      	strh	r3, [r7, #4]
 80029d6:	460b      	mov	r3, r1
 80029d8:	807b      	strh	r3, [r7, #2]
 80029da:	4613      	mov	r3, r2
 80029dc:	803b      	strh	r3, [r7, #0]
  if (x1 < x0 || y1 < y0) return;
 80029de:	887a      	ldrh	r2, [r7, #2]
 80029e0:	88fb      	ldrh	r3, [r7, #6]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d31c      	bcc.n	8002a20 <ST7735_SetAddressWindow+0x60>
 80029e6:	883a      	ldrh	r2, [r7, #0]
 80029e8:	88bb      	ldrh	r3, [r7, #4]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d318      	bcc.n	8002a20 <ST7735_SetAddressWindow+0x60>
  if (x1 >= s_lcd_w) x1 = s_lcd_w - 1;
 80029ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002a28 <ST7735_SetAddressWindow+0x68>)
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	887a      	ldrh	r2, [r7, #2]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d303      	bcc.n	8002a00 <ST7735_SetAddressWindow+0x40>
 80029f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <ST7735_SetAddressWindow+0x68>)
 80029fa:	881b      	ldrh	r3, [r3, #0]
 80029fc:	3b01      	subs	r3, #1
 80029fe:	807b      	strh	r3, [r7, #2]
  if (y1 >= s_lcd_h) y1 = s_lcd_h - 1;
 8002a00:	4b0a      	ldr	r3, [pc, #40]	@ (8002a2c <ST7735_SetAddressWindow+0x6c>)
 8002a02:	881b      	ldrh	r3, [r3, #0]
 8002a04:	883a      	ldrh	r2, [r7, #0]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d303      	bcc.n	8002a12 <ST7735_SetAddressWindow+0x52>
 8002a0a:	4b08      	ldr	r3, [pc, #32]	@ (8002a2c <ST7735_SetAddressWindow+0x6c>)
 8002a0c:	881b      	ldrh	r3, [r3, #0]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	803b      	strh	r3, [r7, #0]
  set_addr_window16(x0, y0, x1, y1);
 8002a12:	883b      	ldrh	r3, [r7, #0]
 8002a14:	887a      	ldrh	r2, [r7, #2]
 8002a16:	88b9      	ldrh	r1, [r7, #4]
 8002a18:	88f8      	ldrh	r0, [r7, #6]
 8002a1a:	f7ff fe39 	bl	8002690 <set_addr_window16>
 8002a1e:	e000      	b.n	8002a22 <ST7735_SetAddressWindow+0x62>
  if (x1 < x0 || y1 < y0) return;
 8002a20:	bf00      	nop
}
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd90      	pop	{r4, r7, pc}
 8002a28:	20000048 	.word	0x20000048
 8002a2c:	2000004a 	.word	0x2000004a

08002a30 <ST7735_WritePixels>:

void ST7735_WritePixels(const uint16_t* pixels, size_t count)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  // switch to 16-bit for pixel stream
  spi_set_datasize(SPI_DATASIZE_16BIT);
 8002a3a:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002a3e:	f7ff fdaf 	bl	80025a0 <spi_set_datasize>
#if ST7735_KEEP_CS_ASSERTED
  HAL_SPI_Transmit(s_hspi, (uint8_t*)pixels, (uint16_t)count, HAL_MAX_DELAY);
 8002a42:	4b06      	ldr	r3, [pc, #24]	@ (8002a5c <ST7735_WritePixels+0x2c>)
 8002a44:	6818      	ldr	r0, [r3, #0]
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002a4e:	6879      	ldr	r1, [r7, #4]
 8002a50:	f002 ff2b 	bl	80058aa <HAL_SPI_Transmit>
#else
  CS_Select(); DC_Data();
  HAL_SPI_Transmit(s_hspi, (uint8_t*)pixels, (uint16_t)count, HAL_MAX_DELAY);
  CS_Unselect();
#endif
}
 8002a54:	bf00      	nop
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	2000049c 	.word	0x2000049c

08002a60 <ST7735_FillScreen>:
    if (e2 <= dx) { err += dx; y0 += sy; }
  }
}

void ST7735_FillScreen(uint16_t rgb565)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af02      	add	r7, sp, #8
 8002a66:	4603      	mov	r3, r0
 8002a68:	80fb      	strh	r3, [r7, #6]
  ST7735_FillRect(0, 0, s_lcd_w, s_lcd_h, rgb565);
 8002a6a:	4b07      	ldr	r3, [pc, #28]	@ (8002a88 <ST7735_FillScreen+0x28>)
 8002a6c:	881a      	ldrh	r2, [r3, #0]
 8002a6e:	4b07      	ldr	r3, [pc, #28]	@ (8002a8c <ST7735_FillScreen+0x2c>)
 8002a70:	8819      	ldrh	r1, [r3, #0]
 8002a72:	88fb      	ldrh	r3, [r7, #6]
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	460b      	mov	r3, r1
 8002a78:	2100      	movs	r1, #0
 8002a7a:	2000      	movs	r0, #0
 8002a7c:	f000 f808 	bl	8002a90 <ST7735_FillRect>
}
 8002a80:	bf00      	nop
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	20000048 	.word	0x20000048
 8002a8c:	2000004a 	.word	0x2000004a

08002a90 <ST7735_FillRect>:

void ST7735_FillRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t rgb565)
{
 8002a90:	b590      	push	{r4, r7, lr}
 8002a92:	b0a7      	sub	sp, #156	@ 0x9c
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4604      	mov	r4, r0
 8002a98:	4608      	mov	r0, r1
 8002a9a:	4611      	mov	r1, r2
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	4623      	mov	r3, r4
 8002aa0:	80fb      	strh	r3, [r7, #6]
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	80bb      	strh	r3, [r7, #4]
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	807b      	strh	r3, [r7, #2]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	803b      	strh	r3, [r7, #0]
  if (x >= s_lcd_w || y >= s_lcd_h) return;
 8002aae:	4b38      	ldr	r3, [pc, #224]	@ (8002b90 <ST7735_FillRect+0x100>)
 8002ab0:	881b      	ldrh	r3, [r3, #0]
 8002ab2:	88fa      	ldrh	r2, [r7, #6]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d266      	bcs.n	8002b86 <ST7735_FillRect+0xf6>
 8002ab8:	4b36      	ldr	r3, [pc, #216]	@ (8002b94 <ST7735_FillRect+0x104>)
 8002aba:	881b      	ldrh	r3, [r3, #0]
 8002abc:	88ba      	ldrh	r2, [r7, #4]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d261      	bcs.n	8002b86 <ST7735_FillRect+0xf6>
  if ((x + w) > s_lcd_w) w = s_lcd_w - x;
 8002ac2:	88fa      	ldrh	r2, [r7, #6]
 8002ac4:	887b      	ldrh	r3, [r7, #2]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	4a31      	ldr	r2, [pc, #196]	@ (8002b90 <ST7735_FillRect+0x100>)
 8002aca:	8812      	ldrh	r2, [r2, #0]
 8002acc:	4293      	cmp	r3, r2
 8002ace:	dd04      	ble.n	8002ada <ST7735_FillRect+0x4a>
 8002ad0:	4b2f      	ldr	r3, [pc, #188]	@ (8002b90 <ST7735_FillRect+0x100>)
 8002ad2:	881a      	ldrh	r2, [r3, #0]
 8002ad4:	88fb      	ldrh	r3, [r7, #6]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	807b      	strh	r3, [r7, #2]
  if ((y + h) > s_lcd_h) h = s_lcd_h - y;
 8002ada:	88ba      	ldrh	r2, [r7, #4]
 8002adc:	883b      	ldrh	r3, [r7, #0]
 8002ade:	4413      	add	r3, r2
 8002ae0:	4a2c      	ldr	r2, [pc, #176]	@ (8002b94 <ST7735_FillRect+0x104>)
 8002ae2:	8812      	ldrh	r2, [r2, #0]
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	dd04      	ble.n	8002af2 <ST7735_FillRect+0x62>
 8002ae8:	4b2a      	ldr	r3, [pc, #168]	@ (8002b94 <ST7735_FillRect+0x104>)
 8002aea:	881a      	ldrh	r2, [r3, #0]
 8002aec:	88bb      	ldrh	r3, [r7, #4]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	803b      	strh	r3, [r7, #0]

  ST7735_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8002af2:	88fa      	ldrh	r2, [r7, #6]
 8002af4:	887b      	ldrh	r3, [r7, #2]
 8002af6:	4413      	add	r3, r2
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	3b01      	subs	r3, #1
 8002afc:	b29c      	uxth	r4, r3
 8002afe:	88ba      	ldrh	r2, [r7, #4]
 8002b00:	883b      	ldrh	r3, [r7, #0]
 8002b02:	4413      	add	r3, r2
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	3b01      	subs	r3, #1
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	88b9      	ldrh	r1, [r7, #4]
 8002b0c:	88f8      	ldrh	r0, [r7, #6]
 8002b0e:	4622      	mov	r2, r4
 8002b10:	f7ff ff56 	bl	80029c0 <ST7735_SetAddressWindow>

  uint16_t lineBuf[64];
  for (size_t i = 0; i < sizeof(lineBuf)/sizeof(lineBuf[0]); ++i)
 8002b14:	2300      	movs	r3, #0
 8002b16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002b1a:	e00d      	b.n	8002b38 <ST7735_FillRect+0xa8>
    lineBuf[i] = rgb565;
 8002b1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	3398      	adds	r3, #152	@ 0x98
 8002b24:	443b      	add	r3, r7
 8002b26:	f8b7 20a8 	ldrh.w	r2, [r7, #168]	@ 0xa8
 8002b2a:	f823 2c8c 	strh.w	r2, [r3, #-140]
  for (size_t i = 0; i < sizeof(lineBuf)/sizeof(lineBuf[0]); ++i)
 8002b2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b32:	3301      	adds	r3, #1
 8002b34:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002b38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b3e:	d9ed      	bls.n	8002b1c <ST7735_FillRect+0x8c>

  size_t total = (size_t)w * h;
 8002b40:	887b      	ldrh	r3, [r7, #2]
 8002b42:	883a      	ldrh	r2, [r7, #0]
 8002b44:	fb02 f303 	mul.w	r3, r2, r3
 8002b48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  while (total)
 8002b4c:	e014      	b.n	8002b78 <ST7735_FillRect+0xe8>
  {
    size_t chunk = MIN(total, (size_t)(sizeof(lineBuf)/sizeof(lineBuf[0])));
 8002b4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b52:	2b40      	cmp	r3, #64	@ 0x40
 8002b54:	bf28      	it	cs
 8002b56:	2340      	movcs	r3, #64	@ 0x40
 8002b58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    ST7735_WritePixels(lineBuf, chunk);
 8002b5c:	f107 030c 	add.w	r3, r7, #12
 8002b60:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff ff63 	bl	8002a30 <ST7735_WritePixels>
    total -= chunk;
 8002b6a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002b6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  while (total)
 8002b78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1e6      	bne.n	8002b4e <ST7735_FillRect+0xbe>
  }

#if ST7735_KEEP_CS_ASSERTED
  CS_Unselect();
 8002b80:	f7ff fcea 	bl	8002558 <CS_Unselect>
 8002b84:	e000      	b.n	8002b88 <ST7735_FillRect+0xf8>
  if (x >= s_lcd_w || y >= s_lcd_h) return;
 8002b86:	bf00      	nop
#endif
}
 8002b88:	379c      	adds	r7, #156	@ 0x9c
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd90      	pop	{r4, r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20000048 	.word	0x20000048
 8002b94:	2000004a 	.word	0x2000004a

08002b98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002bdc <HAL_MspInit+0x44>)
 8002ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba2:	4a0e      	ldr	r2, [pc, #56]	@ (8002bdc <HAL_MspInit+0x44>)
 8002ba4:	f043 0301 	orr.w	r3, r3, #1
 8002ba8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002baa:	4b0c      	ldr	r3, [pc, #48]	@ (8002bdc <HAL_MspInit+0x44>)
 8002bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bb6:	4b09      	ldr	r3, [pc, #36]	@ (8002bdc <HAL_MspInit+0x44>)
 8002bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bba:	4a08      	ldr	r2, [pc, #32]	@ (8002bdc <HAL_MspInit+0x44>)
 8002bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bc2:	4b06      	ldr	r3, [pc, #24]	@ (8002bdc <HAL_MspInit+0x44>)
 8002bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bca:	603b      	str	r3, [r7, #0]
 8002bcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bce:	bf00      	nop
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40021000 	.word	0x40021000

08002be0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08a      	sub	sp, #40	@ 0x28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be8:	f107 0314 	add.w	r3, r7, #20
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	609a      	str	r2, [r3, #8]
 8002bf4:	60da      	str	r2, [r3, #12]
 8002bf6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a17      	ldr	r2, [pc, #92]	@ (8002c5c <HAL_SPI_MspInit+0x7c>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d128      	bne.n	8002c54 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c02:	4b17      	ldr	r3, [pc, #92]	@ (8002c60 <HAL_SPI_MspInit+0x80>)
 8002c04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c06:	4a16      	ldr	r2, [pc, #88]	@ (8002c60 <HAL_SPI_MspInit+0x80>)
 8002c08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c0e:	4b14      	ldr	r3, [pc, #80]	@ (8002c60 <HAL_SPI_MspInit+0x80>)
 8002c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c16:	613b      	str	r3, [r7, #16]
 8002c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1a:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <HAL_SPI_MspInit+0x80>)
 8002c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c1e:	4a10      	ldr	r2, [pc, #64]	@ (8002c60 <HAL_SPI_MspInit+0x80>)
 8002c20:	f043 0301 	orr.w	r3, r3, #1
 8002c24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c26:	4b0e      	ldr	r3, [pc, #56]	@ (8002c60 <HAL_SPI_MspInit+0x80>)
 8002c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	60fb      	str	r3, [r7, #12]
 8002c30:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002c32:	23a0      	movs	r3, #160	@ 0xa0
 8002c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c36:	2302      	movs	r3, #2
 8002c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c42:	2305      	movs	r3, #5
 8002c44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c46:	f107 0314 	add.w	r3, r7, #20
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c50:	f000 ffb2 	bl	8003bb8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002c54:	bf00      	nop
 8002c56:	3728      	adds	r7, #40	@ 0x28
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40013000 	.word	0x40013000
 8002c60:	40021000 	.word	0x40021000

08002c64 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a0a      	ldr	r2, [pc, #40]	@ (8002c9c <HAL_TIM_PWM_MspInit+0x38>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d10b      	bne.n	8002c8e <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c7a:	4a09      	ldr	r2, [pc, #36]	@ (8002ca0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002c7c:	f043 0304 	orr.w	r3, r3, #4
 8002c80:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c82:	4b07      	ldr	r3, [pc, #28]	@ (8002ca0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c86:	f003 0304 	and.w	r3, r3, #4
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002c8e:	bf00      	nop
 8002c90:	3714      	adds	r7, #20
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	40000800 	.word	0x40000800
 8002ca0:	40021000 	.word	0x40021000

08002ca4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b088      	sub	sp, #32
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cac:	f107 030c 	add.w	r3, r7, #12
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	605a      	str	r2, [r3, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
 8002cb8:	60da      	str	r2, [r3, #12]
 8002cba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a11      	ldr	r2, [pc, #68]	@ (8002d08 <HAL_TIM_MspPostInit+0x64>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d11c      	bne.n	8002d00 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc6:	4b11      	ldr	r3, [pc, #68]	@ (8002d0c <HAL_TIM_MspPostInit+0x68>)
 8002cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cca:	4a10      	ldr	r2, [pc, #64]	@ (8002d0c <HAL_TIM_MspPostInit+0x68>)
 8002ccc:	f043 0302 	orr.w	r3, r3, #2
 8002cd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8002d0c <HAL_TIM_MspPostInit+0x68>)
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	60bb      	str	r3, [r7, #8]
 8002cdc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002cde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ce2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cec:	2300      	movs	r3, #0
 8002cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf4:	f107 030c 	add.w	r3, r7, #12
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	4805      	ldr	r0, [pc, #20]	@ (8002d10 <HAL_TIM_MspPostInit+0x6c>)
 8002cfc:	f000 ff5c 	bl	8003bb8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002d00:	bf00      	nop
 8002d02:	3720      	adds	r7, #32
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	40000800 	.word	0x40000800
 8002d0c:	40021000 	.word	0x40021000
 8002d10:	48000400 	.word	0x48000400

08002d14 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b0ac      	sub	sp, #176	@ 0xb0
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d20:	2200      	movs	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	605a      	str	r2, [r3, #4]
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	60da      	str	r2, [r3, #12]
 8002d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d2c:	f107 0314 	add.w	r3, r7, #20
 8002d30:	2288      	movs	r2, #136	@ 0x88
 8002d32:	2100      	movs	r1, #0
 8002d34:	4618      	mov	r0, r3
 8002d36:	f006 f906 	bl	8008f46 <memset>
  if(huart->Instance==USART2)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a25      	ldr	r2, [pc, #148]	@ (8002dd4 <HAL_UART_MspInit+0xc0>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d143      	bne.n	8002dcc <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002d44:	2302      	movs	r3, #2
 8002d46:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d4c:	f107 0314 	add.w	r3, r7, #20
 8002d50:	4618      	mov	r0, r3
 8002d52:	f002 f84b 	bl	8004dec <HAL_RCCEx_PeriphCLKConfig>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002d5c:	f7ff fbea 	bl	8002534 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d60:	4b1d      	ldr	r3, [pc, #116]	@ (8002dd8 <HAL_UART_MspInit+0xc4>)
 8002d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d64:	4a1c      	ldr	r2, [pc, #112]	@ (8002dd8 <HAL_UART_MspInit+0xc4>)
 8002d66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002dd8 <HAL_UART_MspInit+0xc4>)
 8002d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d74:	613b      	str	r3, [r7, #16]
 8002d76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d78:	4b17      	ldr	r3, [pc, #92]	@ (8002dd8 <HAL_UART_MspInit+0xc4>)
 8002d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d7c:	4a16      	ldr	r2, [pc, #88]	@ (8002dd8 <HAL_UART_MspInit+0xc4>)
 8002d7e:	f043 0301 	orr.w	r3, r3, #1
 8002d82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d84:	4b14      	ldr	r3, [pc, #80]	@ (8002dd8 <HAL_UART_MspInit+0xc4>)
 8002d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002d90:	230c      	movs	r3, #12
 8002d92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d96:	2302      	movs	r3, #2
 8002d98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002da2:	2303      	movs	r3, #3
 8002da4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002da8:	2307      	movs	r3, #7
 8002daa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dae:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002db2:	4619      	mov	r1, r3
 8002db4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002db8:	f000 fefe 	bl	8003bb8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	2026      	movs	r0, #38	@ 0x26
 8002dc2:	f000 fe36 	bl	8003a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002dc6:	2026      	movs	r0, #38	@ 0x26
 8002dc8:	f000 fe4f 	bl	8003a6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002dcc:	bf00      	nop
 8002dce:	37b0      	adds	r7, #176	@ 0xb0
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	40004400 	.word	0x40004400
 8002dd8:	40021000 	.word	0x40021000

08002ddc <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a0a      	ldr	r2, [pc, #40]	@ (8002e14 <HAL_UART_MspDeInit+0x38>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d10d      	bne.n	8002e0a <HAL_UART_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN USART2_MspDeInit 0 */

    /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8002dee:	4b0a      	ldr	r3, [pc, #40]	@ (8002e18 <HAL_UART_MspDeInit+0x3c>)
 8002df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df2:	4a09      	ldr	r2, [pc, #36]	@ (8002e18 <HAL_UART_MspDeInit+0x3c>)
 8002df4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002df8:	6593      	str	r3, [r2, #88]	@ 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8002dfa:	210c      	movs	r1, #12
 8002dfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e00:	f001 f884 	bl	8003f0c <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002e04:	2026      	movs	r0, #38	@ 0x26
 8002e06:	f000 fe3e 	bl	8003a86 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8002e0a:	bf00      	nop
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	40004400 	.word	0x40004400
 8002e18:	40021000 	.word	0x40021000

08002e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e20:	bf00      	nop
 8002e22:	e7fd      	b.n	8002e20 <NMI_Handler+0x4>

08002e24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e28:	bf00      	nop
 8002e2a:	e7fd      	b.n	8002e28 <HardFault_Handler+0x4>

08002e2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e30:	bf00      	nop
 8002e32:	e7fd      	b.n	8002e30 <MemManage_Handler+0x4>

08002e34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e38:	bf00      	nop
 8002e3a:	e7fd      	b.n	8002e38 <BusFault_Handler+0x4>

08002e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e40:	bf00      	nop
 8002e42:	e7fd      	b.n	8002e40 <UsageFault_Handler+0x4>

08002e44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e48:	bf00      	nop
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e52:	b480      	push	{r7}
 8002e54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e56:	bf00      	nop
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e64:	bf00      	nop
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr

08002e6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e72:	f000 fc9b 	bl	80037ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
	...

08002e7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b08a      	sub	sp, #40	@ 0x28
 8002e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    uint32_t isr = USART2->ISR;
 8002e82:	4ba0      	ldr	r3, [pc, #640]	@ (8003104 <USART2_IRQHandler+0x288>)
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	627b      	str	r3, [r7, #36]	@ 0x24
    if (isr & USART_ISR_RXNE) {
 8002e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8a:	f003 0320 	and.w	r3, r3, #32
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f000 819c 	beq.w	80031cc <USART2_IRQHandler+0x350>
        char inByte = USART2->RDR;
 8002e94:	4b9b      	ldr	r3, [pc, #620]	@ (8003104 <USART2_IRQHandler+0x288>)
 8002e96:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (esc_sequence_state == 2) { // ESC [ received, expect A or B
 8002ea0:	4b99      	ldr	r3, [pc, #612]	@ (8003108 <USART2_IRQHandler+0x28c>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	f040 80a2 	bne.w	8002fee <USART2_IRQHandler+0x172>
            esc_sequence_state = 0; // Reset state
 8002eaa:	4b97      	ldr	r3, [pc, #604]	@ (8003108 <USART2_IRQHandler+0x28c>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]
            if (inByte == 'A') { // Up arrow
 8002eb0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002eb4:	2b41      	cmp	r3, #65	@ 0x41
 8002eb6:	d138      	bne.n	8002f2a <USART2_IRQHandler+0xae>
                if (historyCount > 0 && historyIndex > 0) {
 8002eb8:	4b94      	ldr	r3, [pc, #592]	@ (800310c <USART2_IRQHandler+0x290>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	f340 8185 	ble.w	80031cc <USART2_IRQHandler+0x350>
 8002ec2:	4b93      	ldr	r3, [pc, #588]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f340 8180 	ble.w	80031cc <USART2_IRQHandler+0x350>
                    historyIndex--;
 8002ecc:	4b90      	ldr	r3, [pc, #576]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	4a8f      	ldr	r2, [pc, #572]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002ed4:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8002ed6:	4b8f      	ldr	r3, [pc, #572]	@ (8003114 <USART2_IRQHandler+0x298>)
 8002ed8:	61fb      	str	r3, [r7, #28]
 8002eda:	2300      	movs	r3, #0
 8002edc:	f887 3020 	strb.w	r3, [r7, #32]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 8002ee0:	f107 011c 	add.w	r1, r7, #28
 8002ee4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ee8:	2204      	movs	r2, #4
 8002eea:	488b      	ldr	r0, [pc, #556]	@ (8003118 <USART2_IRQHandler+0x29c>)
 8002eec:	f003 fedf 	bl	8006cae <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8002ef0:	f7ff fafa 	bl	80024e8 <print_prompt>

                    strncpy(inBuffer, commandHistory[historyIndex], MAX_COMMAND_LENGTH);
 8002ef4:	4b86      	ldr	r3, [pc, #536]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	02db      	lsls	r3, r3, #11
 8002efa:	4a88      	ldr	r2, [pc, #544]	@ (800311c <USART2_IRQHandler+0x2a0>)
 8002efc:	4413      	add	r3, r2
 8002efe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f02:	4619      	mov	r1, r3
 8002f04:	4886      	ldr	r0, [pc, #536]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 8002f06:	f006 f838 	bl	8008f7a <strncpy>
                    inPointer = strlen(inBuffer);
 8002f0a:	4885      	ldr	r0, [pc, #532]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 8002f0c:	f7fd f9c0 	bl	8000290 <strlen>
 8002f10:	4603      	mov	r3, r0
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	4b83      	ldr	r3, [pc, #524]	@ (8003124 <USART2_IRQHandler+0x2a8>)
 8002f16:	801a      	strh	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)inBuffer, inPointer, 1000);
 8002f18:	4b82      	ldr	r3, [pc, #520]	@ (8003124 <USART2_IRQHandler+0x2a8>)
 8002f1a:	881a      	ldrh	r2, [r3, #0]
 8002f1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f20:	497f      	ldr	r1, [pc, #508]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 8002f22:	487d      	ldr	r0, [pc, #500]	@ (8003118 <USART2_IRQHandler+0x29c>)
 8002f24:	f003 fec3 	bl	8006cae <HAL_UART_Transmit>
 8002f28:	e150      	b.n	80031cc <USART2_IRQHandler+0x350>
                }
            } else if (inByte == 'B') { // Down arrow
 8002f2a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002f2e:	2b42      	cmp	r3, #66	@ 0x42
 8002f30:	f040 814c 	bne.w	80031cc <USART2_IRQHandler+0x350>
                if (historyCount > 0 && historyIndex < historyCount -1) {
 8002f34:	4b75      	ldr	r3, [pc, #468]	@ (800310c <USART2_IRQHandler+0x290>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	dd34      	ble.n	8002fa6 <USART2_IRQHandler+0x12a>
 8002f3c:	4b73      	ldr	r3, [pc, #460]	@ (800310c <USART2_IRQHandler+0x290>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	1e5a      	subs	r2, r3, #1
 8002f42:	4b73      	ldr	r3, [pc, #460]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	dd2d      	ble.n	8002fa6 <USART2_IRQHandler+0x12a>
                    historyIndex++;
 8002f4a:	4b71      	ldr	r3, [pc, #452]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	4a6f      	ldr	r2, [pc, #444]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002f52:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8002f54:	4b6f      	ldr	r3, [pc, #444]	@ (8003114 <USART2_IRQHandler+0x298>)
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	2300      	movs	r3, #0
 8002f5a:	763b      	strb	r3, [r7, #24]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 8002f5c:	f107 0114 	add.w	r1, r7, #20
 8002f60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f64:	2204      	movs	r2, #4
 8002f66:	486c      	ldr	r0, [pc, #432]	@ (8003118 <USART2_IRQHandler+0x29c>)
 8002f68:	f003 fea1 	bl	8006cae <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8002f6c:	f7ff fabc 	bl	80024e8 <print_prompt>

                    strncpy(inBuffer, commandHistory[historyIndex], MAX_COMMAND_LENGTH);
 8002f70:	4b67      	ldr	r3, [pc, #412]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	02db      	lsls	r3, r3, #11
 8002f76:	4a69      	ldr	r2, [pc, #420]	@ (800311c <USART2_IRQHandler+0x2a0>)
 8002f78:	4413      	add	r3, r2
 8002f7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4867      	ldr	r0, [pc, #412]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 8002f82:	f005 fffa 	bl	8008f7a <strncpy>
                    inPointer = strlen(inBuffer);
 8002f86:	4866      	ldr	r0, [pc, #408]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 8002f88:	f7fd f982 	bl	8000290 <strlen>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	4b64      	ldr	r3, [pc, #400]	@ (8003124 <USART2_IRQHandler+0x2a8>)
 8002f92:	801a      	strh	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)inBuffer, inPointer, 1000);
 8002f94:	4b63      	ldr	r3, [pc, #396]	@ (8003124 <USART2_IRQHandler+0x2a8>)
 8002f96:	881a      	ldrh	r2, [r3, #0]
 8002f98:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f9c:	4960      	ldr	r1, [pc, #384]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 8002f9e:	485e      	ldr	r0, [pc, #376]	@ (8003118 <USART2_IRQHandler+0x29c>)
 8002fa0:	f003 fe85 	bl	8006cae <HAL_UART_Transmit>
                if (historyCount > 0 && historyIndex < historyCount -1) {
 8002fa4:	e112      	b.n	80031cc <USART2_IRQHandler+0x350>
                } else if (historyIndex == historyCount -1) { // If at the last command, clear input
 8002fa6:	4b59      	ldr	r3, [pc, #356]	@ (800310c <USART2_IRQHandler+0x290>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	1e5a      	subs	r2, r3, #1
 8002fac:	4b58      	ldr	r3, [pc, #352]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	f040 810b 	bne.w	80031cc <USART2_IRQHandler+0x350>
                    historyIndex = historyCount; // Move past the last command in history
 8002fb6:	4b55      	ldr	r3, [pc, #340]	@ (800310c <USART2_IRQHandler+0x290>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a55      	ldr	r2, [pc, #340]	@ (8003110 <USART2_IRQHandler+0x294>)
 8002fbc:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8002fbe:	4b55      	ldr	r3, [pc, #340]	@ (8003114 <USART2_IRQHandler+0x298>)
 8002fc0:	60fb      	str	r3, [r7, #12]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	743b      	strb	r3, [r7, #16]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 8002fc6:	f107 010c 	add.w	r1, r7, #12
 8002fca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fce:	2204      	movs	r2, #4
 8002fd0:	4851      	ldr	r0, [pc, #324]	@ (8003118 <USART2_IRQHandler+0x29c>)
 8002fd2:	f003 fe6c 	bl	8006cae <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8002fd6:	f7ff fa87 	bl	80024e8 <print_prompt>

                    memset(inBuffer, 0, sizeof(inBuffer));
 8002fda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002fde:	2100      	movs	r1, #0
 8002fe0:	484f      	ldr	r0, [pc, #316]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 8002fe2:	f005 ffb0 	bl	8008f46 <memset>
                    inPointer = 0;
 8002fe6:	4b4f      	ldr	r3, [pc, #316]	@ (8003124 <USART2_IRQHandler+0x2a8>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	801a      	strh	r2, [r3, #0]
 8002fec:	e0ee      	b.n	80031cc <USART2_IRQHandler+0x350>
                }
            }
        } else if (esc_sequence_state == 1) { // ESC received, expect [
 8002fee:	4b46      	ldr	r3, [pc, #280]	@ (8003108 <USART2_IRQHandler+0x28c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d10b      	bne.n	800300e <USART2_IRQHandler+0x192>
            if (inByte == '[') {
 8002ff6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002ffa:	2b5b      	cmp	r3, #91	@ 0x5b
 8002ffc:	d103      	bne.n	8003006 <USART2_IRQHandler+0x18a>
                esc_sequence_state = 2;
 8002ffe:	4b42      	ldr	r3, [pc, #264]	@ (8003108 <USART2_IRQHandler+0x28c>)
 8003000:	2202      	movs	r2, #2
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	e0e2      	b.n	80031cc <USART2_IRQHandler+0x350>
            } else {
                esc_sequence_state = 0; // Not an escape sequence we care about
 8003006:	4b40      	ldr	r3, [pc, #256]	@ (8003108 <USART2_IRQHandler+0x28c>)
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	e0de      	b.n	80031cc <USART2_IRQHandler+0x350>
            }
        } else if (inByte == 27) { // ESC character
 800300e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003012:	2b1b      	cmp	r3, #27
 8003014:	d103      	bne.n	800301e <USART2_IRQHandler+0x1a2>
            esc_sequence_state = 1;
 8003016:	4b3c      	ldr	r3, [pc, #240]	@ (8003108 <USART2_IRQHandler+0x28c>)
 8003018:	2201      	movs	r2, #1
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	e0d6      	b.n	80031cc <USART2_IRQHandler+0x350>
        } else if (inByte == '\r' || inByte == '\n') {
 800301e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003022:	2b0d      	cmp	r3, #13
 8003024:	d004      	beq.n	8003030 <USART2_IRQHandler+0x1b4>
 8003026:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800302a:	2b0a      	cmp	r3, #10
 800302c:	f040 8082 	bne.w	8003134 <USART2_IRQHandler+0x2b8>
            // Echo newline
            char newline[] = "\r\n";
 8003030:	4a3d      	ldr	r2, [pc, #244]	@ (8003128 <USART2_IRQHandler+0x2ac>)
 8003032:	f107 0308 	add.w	r3, r7, #8
 8003036:	6812      	ldr	r2, [r2, #0]
 8003038:	4611      	mov	r1, r2
 800303a:	8019      	strh	r1, [r3, #0]
 800303c:	3302      	adds	r3, #2
 800303e:	0c12      	lsrs	r2, r2, #16
 8003040:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit(&huart2, (uint8_t*)newline, sizeof(newline) - 1, 1000);
 8003042:	f107 0108 	add.w	r1, r7, #8
 8003046:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800304a:	2202      	movs	r2, #2
 800304c:	4832      	ldr	r0, [pc, #200]	@ (8003118 <USART2_IRQHandler+0x29c>)
 800304e:	f003 fe2e 	bl	8006cae <HAL_UART_Transmit>

            // Save command to history if not empty and different from last command
            if (inPointer > 0 && (historyCount == 0 || strcmp(inBuffer, commandHistory[(historyCount - 1 + HISTORY_SIZE) % HISTORY_SIZE]) != 0)) {
 8003052:	4b34      	ldr	r3, [pc, #208]	@ (8003124 <USART2_IRQHandler+0x2a8>)
 8003054:	881b      	ldrh	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d040      	beq.n	80030dc <USART2_IRQHandler+0x260>
 800305a:	4b2c      	ldr	r3, [pc, #176]	@ (800310c <USART2_IRQHandler+0x290>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d018      	beq.n	8003094 <USART2_IRQHandler+0x218>
 8003062:	4b2a      	ldr	r3, [pc, #168]	@ (800310c <USART2_IRQHandler+0x290>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f103 0109 	add.w	r1, r3, #9
 800306a:	4b30      	ldr	r3, [pc, #192]	@ (800312c <USART2_IRQHandler+0x2b0>)
 800306c:	fb83 2301 	smull	r2, r3, r3, r1
 8003070:	109a      	asrs	r2, r3, #2
 8003072:	17cb      	asrs	r3, r1, #31
 8003074:	1ad2      	subs	r2, r2, r3
 8003076:	4613      	mov	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	4413      	add	r3, r2
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	1aca      	subs	r2, r1, r3
 8003080:	02d3      	lsls	r3, r2, #11
 8003082:	4a26      	ldr	r2, [pc, #152]	@ (800311c <USART2_IRQHandler+0x2a0>)
 8003084:	4413      	add	r3, r2
 8003086:	4619      	mov	r1, r3
 8003088:	4825      	ldr	r0, [pc, #148]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 800308a:	f7fd f8a1 	bl	80001d0 <strcmp>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d023      	beq.n	80030dc <USART2_IRQHandler+0x260>
                strncpy(commandHistory[historyCount], inBuffer, MAX_COMMAND_LENGTH - 1);
 8003094:	4b1d      	ldr	r3, [pc, #116]	@ (800310c <USART2_IRQHandler+0x290>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	02db      	lsls	r3, r3, #11
 800309a:	4a20      	ldr	r2, [pc, #128]	@ (800311c <USART2_IRQHandler+0x2a0>)
 800309c:	4413      	add	r3, r2
 800309e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80030a2:	491f      	ldr	r1, [pc, #124]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 80030a4:	4618      	mov	r0, r3
 80030a6:	f005 ff68 	bl	8008f7a <strncpy>
                commandHistory[historyCount][MAX_COMMAND_LENGTH - 1] = 0; // Ensure null termination
 80030aa:	4b18      	ldr	r3, [pc, #96]	@ (800310c <USART2_IRQHandler+0x290>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a1b      	ldr	r2, [pc, #108]	@ (800311c <USART2_IRQHandler+0x2a0>)
 80030b0:	02db      	lsls	r3, r3, #11
 80030b2:	4413      	add	r3, r2
 80030b4:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]
                historyCount = (historyCount + 1) % HISTORY_SIZE;
 80030bc:	4b13      	ldr	r3, [pc, #76]	@ (800310c <USART2_IRQHandler+0x290>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	1c59      	adds	r1, r3, #1
 80030c2:	4b1a      	ldr	r3, [pc, #104]	@ (800312c <USART2_IRQHandler+0x2b0>)
 80030c4:	fb83 2301 	smull	r2, r3, r3, r1
 80030c8:	109a      	asrs	r2, r3, #2
 80030ca:	17cb      	asrs	r3, r1, #31
 80030cc:	1ad2      	subs	r2, r2, r3
 80030ce:	4613      	mov	r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	4413      	add	r3, r2
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	1aca      	subs	r2, r1, r3
 80030d8:	4b0c      	ldr	r3, [pc, #48]	@ (800310c <USART2_IRQHandler+0x290>)
 80030da:	601a      	str	r2, [r3, #0]
            }
            historyIndex = historyCount; // Reset history index to the latest command
 80030dc:	4b0b      	ldr	r3, [pc, #44]	@ (800310c <USART2_IRQHandler+0x290>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003110 <USART2_IRQHandler+0x294>)
 80030e2:	6013      	str	r3, [r2, #0]

            // Terminate the string and signal that data is ready
            inBuffer[inPointer] = 0;
 80030e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003124 <USART2_IRQHandler+0x2a8>)
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003120 <USART2_IRQHandler+0x2a4>)
 80030ec:	2100      	movs	r1, #0
 80030ee:	5499      	strb	r1, [r3, r2]
            dataRxd = true;
 80030f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003130 <USART2_IRQHandler+0x2b4>)
 80030f2:	2201      	movs	r2, #1
 80030f4:	701a      	strb	r2, [r3, #0]
            inPointer = 0;
 80030f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003124 <USART2_IRQHandler+0x2a8>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	801a      	strh	r2, [r3, #0]
            esc_sequence_state = 0; // Reset state
 80030fc:	4b02      	ldr	r3, [pc, #8]	@ (8003108 <USART2_IRQHandler+0x28c>)
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
        } else if (inByte == '\r' || inByte == '\n') {
 8003102:	e063      	b.n	80031cc <USART2_IRQHandler+0x350>
 8003104:	40004400 	.word	0x40004400
 8003108:	20005cb4 	.word	0x20005cb4
 800310c:	20005cac 	.word	0x20005cac
 8003110:	20005cb0 	.word	0x20005cb0
 8003114:	4b5b1b0d 	.word	0x4b5b1b0d
 8003118:	20000310 	.word	0x20000310
 800311c:	20000cac 	.word	0x20000cac
 8003120:	200004a8 	.word	0x200004a8
 8003124:	200004a4 	.word	0x200004a4
 8003128:	0800cae4 	.word	0x0800cae4
 800312c:	66666667 	.word	0x66666667
 8003130:	20000ca8 	.word	0x20000ca8
            } else if (inByte == '\b' || inByte == 127) {
 8003134:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003138:	2b08      	cmp	r3, #8
 800313a:	d003      	beq.n	8003144 <USART2_IRQHandler+0x2c8>
 800313c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003140:	2b7f      	cmp	r3, #127	@ 0x7f
 8003142:	d11c      	bne.n	800317e <USART2_IRQHandler+0x302>
                // Handle backspace
                if (inPointer > 0) {
 8003144:	4b25      	ldr	r3, [pc, #148]	@ (80031dc <USART2_IRQHandler+0x360>)
 8003146:	881b      	ldrh	r3, [r3, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d014      	beq.n	8003176 <USART2_IRQHandler+0x2fa>
                    inPointer--;
 800314c:	4b23      	ldr	r3, [pc, #140]	@ (80031dc <USART2_IRQHandler+0x360>)
 800314e:	881b      	ldrh	r3, [r3, #0]
 8003150:	3b01      	subs	r3, #1
 8003152:	b29a      	uxth	r2, r3
 8003154:	4b21      	ldr	r3, [pc, #132]	@ (80031dc <USART2_IRQHandler+0x360>)
 8003156:	801a      	strh	r2, [r3, #0]
                    inBuffer[inPointer] = '\0'; // Null-terminate the string at the new end
 8003158:	4b20      	ldr	r3, [pc, #128]	@ (80031dc <USART2_IRQHandler+0x360>)
 800315a:	881b      	ldrh	r3, [r3, #0]
 800315c:	461a      	mov	r2, r3
 800315e:	4b20      	ldr	r3, [pc, #128]	@ (80031e0 <USART2_IRQHandler+0x364>)
 8003160:	2100      	movs	r1, #0
 8003162:	5499      	strb	r1, [r3, r2]
                    // Erase character from terminal: backspace, space, backspace
                    char backspace_seq[] = "\b \b";
 8003164:	4b1f      	ldr	r3, [pc, #124]	@ (80031e4 <USART2_IRQHandler+0x368>)
 8003166:	607b      	str	r3, [r7, #4]
                    HAL_UART_Transmit(&huart2, (uint8_t*)backspace_seq, sizeof(backspace_seq) - 1, 1000);
 8003168:	1d39      	adds	r1, r7, #4
 800316a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800316e:	2203      	movs	r2, #3
 8003170:	481d      	ldr	r0, [pc, #116]	@ (80031e8 <USART2_IRQHandler+0x36c>)
 8003172:	f003 fd9c 	bl	8006cae <HAL_UART_Transmit>
                }
                esc_sequence_state = 0; // Reset state
 8003176:	4b1d      	ldr	r3, [pc, #116]	@ (80031ec <USART2_IRQHandler+0x370>)
 8003178:	2200      	movs	r2, #0
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	e026      	b.n	80031cc <USART2_IRQHandler+0x350>
            } else if (inByte == '\t') {
 800317e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003182:	2b09      	cmp	r3, #9
 8003184:	d106      	bne.n	8003194 <USART2_IRQHandler+0x318>
                tabCompletion = true;
 8003186:	4b1a      	ldr	r3, [pc, #104]	@ (80031f0 <USART2_IRQHandler+0x374>)
 8003188:	2201      	movs	r2, #1
 800318a:	701a      	strb	r2, [r3, #0]
                esc_sequence_state = 0; // Reset state
 800318c:	4b17      	ldr	r3, [pc, #92]	@ (80031ec <USART2_IRQHandler+0x370>)
 800318e:	2200      	movs	r2, #0
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	e01b      	b.n	80031cc <USART2_IRQHandler+0x350>
            } else {
                // Echo other characters and add to buffer
                if (inPointer < sizeof(inBuffer) - 1) {
 8003194:	4b11      	ldr	r3, [pc, #68]	@ (80031dc <USART2_IRQHandler+0x360>)
 8003196:	881b      	ldrh	r3, [r3, #0]
 8003198:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 800319c:	4293      	cmp	r3, r2
 800319e:	d812      	bhi.n	80031c6 <USART2_IRQHandler+0x34a>
                    HAL_UART_Transmit(&huart2, (uint8_t*)&inByte, 1, 1000);
 80031a0:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 80031a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031a8:	2201      	movs	r2, #1
 80031aa:	480f      	ldr	r0, [pc, #60]	@ (80031e8 <USART2_IRQHandler+0x36c>)
 80031ac:	f003 fd7f 	bl	8006cae <HAL_UART_Transmit>
                    inBuffer[inPointer++] = inByte;
 80031b0:	4b0a      	ldr	r3, [pc, #40]	@ (80031dc <USART2_IRQHandler+0x360>)
 80031b2:	881b      	ldrh	r3, [r3, #0]
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	b291      	uxth	r1, r2
 80031b8:	4a08      	ldr	r2, [pc, #32]	@ (80031dc <USART2_IRQHandler+0x360>)
 80031ba:	8011      	strh	r1, [r2, #0]
 80031bc:	461a      	mov	r2, r3
 80031be:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 80031c2:	4b07      	ldr	r3, [pc, #28]	@ (80031e0 <USART2_IRQHandler+0x364>)
 80031c4:	5499      	strb	r1, [r3, r2]
                }
                esc_sequence_state = 0; // Reset state
 80031c6:	4b09      	ldr	r3, [pc, #36]	@ (80031ec <USART2_IRQHandler+0x370>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
            }
    }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80031cc:	4806      	ldr	r0, [pc, #24]	@ (80031e8 <USART2_IRQHandler+0x36c>)
 80031ce:	f003 fdf7 	bl	8006dc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80031d2:	bf00      	nop
 80031d4:	3728      	adds	r7, #40	@ 0x28
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	200004a4 	.word	0x200004a4
 80031e0:	200004a8 	.word	0x200004a8
 80031e4:	00082008 	.word	0x00082008
 80031e8:	20000310 	.word	0x20000310
 80031ec:	20005cb4 	.word	0x20005cb4
 80031f0:	20000ca9 	.word	0x20000ca9

080031f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  return 1;
 80031f8:	2301      	movs	r3, #1
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <_kill>:

int _kill(int pid, int sig)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800320e:	f005 ff93 	bl	8009138 <__errno>
 8003212:	4603      	mov	r3, r0
 8003214:	2216      	movs	r2, #22
 8003216:	601a      	str	r2, [r3, #0]
  return -1;
 8003218:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800321c:	4618      	mov	r0, r3
 800321e:	3708      	adds	r7, #8
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <_exit>:

void _exit (int status)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800322c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7ff ffe7 	bl	8003204 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003236:	bf00      	nop
 8003238:	e7fd      	b.n	8003236 <_exit+0x12>

0800323a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b086      	sub	sp, #24
 800323e:	af00      	add	r7, sp, #0
 8003240:	60f8      	str	r0, [r7, #12]
 8003242:	60b9      	str	r1, [r7, #8]
 8003244:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003246:	2300      	movs	r3, #0
 8003248:	617b      	str	r3, [r7, #20]
 800324a:	e00a      	b.n	8003262 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800324c:	f3af 8000 	nop.w
 8003250:	4601      	mov	r1, r0
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	1c5a      	adds	r2, r3, #1
 8003256:	60ba      	str	r2, [r7, #8]
 8003258:	b2ca      	uxtb	r2, r1
 800325a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	3301      	adds	r3, #1
 8003260:	617b      	str	r3, [r7, #20]
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	429a      	cmp	r2, r3
 8003268:	dbf0      	blt.n	800324c <_read+0x12>
  }

  return len;
 800326a:	687b      	ldr	r3, [r7, #4]
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003280:	2300      	movs	r3, #0
 8003282:	617b      	str	r3, [r7, #20]
 8003284:	e009      	b.n	800329a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	1c5a      	adds	r2, r3, #1
 800328a:	60ba      	str	r2, [r7, #8]
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	3301      	adds	r3, #1
 8003298:	617b      	str	r3, [r7, #20]
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	429a      	cmp	r2, r3
 80032a0:	dbf1      	blt.n	8003286 <_write+0x12>
  }
  return len;
 80032a2:	687b      	ldr	r3, [r7, #4]
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3718      	adds	r7, #24
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <_close>:

int _close(int file)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032d4:	605a      	str	r2, [r3, #4]
  return 0;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <_isatty>:

int _isatty(int file)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80032ec:	2301      	movs	r3, #1
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032fa:	b480      	push	{r7}
 80032fc:	b085      	sub	sp, #20
 80032fe:	af00      	add	r7, sp, #0
 8003300:	60f8      	str	r0, [r7, #12]
 8003302:	60b9      	str	r1, [r7, #8]
 8003304:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3714      	adds	r7, #20
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800331c:	4a14      	ldr	r2, [pc, #80]	@ (8003370 <_sbrk+0x5c>)
 800331e:	4b15      	ldr	r3, [pc, #84]	@ (8003374 <_sbrk+0x60>)
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003328:	4b13      	ldr	r3, [pc, #76]	@ (8003378 <_sbrk+0x64>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d102      	bne.n	8003336 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003330:	4b11      	ldr	r3, [pc, #68]	@ (8003378 <_sbrk+0x64>)
 8003332:	4a12      	ldr	r2, [pc, #72]	@ (800337c <_sbrk+0x68>)
 8003334:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003336:	4b10      	ldr	r3, [pc, #64]	@ (8003378 <_sbrk+0x64>)
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4413      	add	r3, r2
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	429a      	cmp	r2, r3
 8003342:	d207      	bcs.n	8003354 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003344:	f005 fef8 	bl	8009138 <__errno>
 8003348:	4603      	mov	r3, r0
 800334a:	220c      	movs	r2, #12
 800334c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800334e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003352:	e009      	b.n	8003368 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003354:	4b08      	ldr	r3, [pc, #32]	@ (8003378 <_sbrk+0x64>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800335a:	4b07      	ldr	r3, [pc, #28]	@ (8003378 <_sbrk+0x64>)
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4413      	add	r3, r2
 8003362:	4a05      	ldr	r2, [pc, #20]	@ (8003378 <_sbrk+0x64>)
 8003364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003366:	68fb      	ldr	r3, [r7, #12]
}
 8003368:	4618      	mov	r0, r3
 800336a:	3718      	adds	r7, #24
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	20018000 	.word	0x20018000
 8003374:	00000400 	.word	0x00000400
 8003378:	20005cb8 	.word	0x20005cb8
 800337c:	20005e10 	.word	0x20005e10

08003380 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003384:	4b06      	ldr	r3, [pc, #24]	@ (80033a0 <SystemInit+0x20>)
 8003386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338a:	4a05      	ldr	r2, [pc, #20]	@ (80033a0 <SystemInit+0x20>)
 800338c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003390:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003394:	bf00      	nop
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	e000ed00 	.word	0xe000ed00

080033a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80033a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033dc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033a8:	f7ff ffea 	bl	8003380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033ac:	480c      	ldr	r0, [pc, #48]	@ (80033e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80033ae:	490d      	ldr	r1, [pc, #52]	@ (80033e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80033b0:	4a0d      	ldr	r2, [pc, #52]	@ (80033e8 <LoopForever+0xe>)
  movs r3, #0
 80033b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033b4:	e002      	b.n	80033bc <LoopCopyDataInit>

080033b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033ba:	3304      	adds	r3, #4

080033bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033c0:	d3f9      	bcc.n	80033b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033c2:	4a0a      	ldr	r2, [pc, #40]	@ (80033ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80033c4:	4c0a      	ldr	r4, [pc, #40]	@ (80033f0 <LoopForever+0x16>)
  movs r3, #0
 80033c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033c8:	e001      	b.n	80033ce <LoopFillZerobss>

080033ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033cc:	3204      	adds	r2, #4

080033ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033d0:	d3fb      	bcc.n	80033ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033d2:	f005 feb7 	bl	8009144 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80033d6:	f7fe fb55 	bl	8001a84 <main>

080033da <LoopForever>:

LoopForever:
    b LoopForever
 80033da:	e7fe      	b.n	80033da <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80033dc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80033e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033e4:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 80033e8:	0800d1ac 	.word	0x0800d1ac
  ldr r2, =_sbss
 80033ec:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80033f0:	20005e0c 	.word	0x20005e0c

080033f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80033f4:	e7fe      	b.n	80033f4 <ADC1_2_IRQHandler>

080033f6 <is_printable>:
#include "gfx_text.h"

//   primitives  driver :
void ST7735_DrawPixel(int16_t x, int16_t y, uint16_t color);

static inline int is_printable(char c) {
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	4603      	mov	r3, r0
 80033fe:	71fb      	strb	r3, [r7, #7]
    return (c >= 0x20 && c <= 0x7F);
 8003400:	79fb      	ldrb	r3, [r7, #7]
 8003402:	2b1f      	cmp	r3, #31
 8003404:	d905      	bls.n	8003412 <is_printable+0x1c>
 8003406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340a:	2b00      	cmp	r3, #0
 800340c:	db01      	blt.n	8003412 <is_printable+0x1c>
 800340e:	2301      	movs	r3, #1
 8003410:	e000      	b.n	8003414 <is_printable+0x1e>
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <GFX_DrawChar>:

void GFX_DrawChar(int16_t x, int16_t y, char c,
                  uint16_t color, uint16_t bg, uint8_t scale,
                  const Font5x7_t *font)
{
 8003420:	b590      	push	{r4, r7, lr}
 8003422:	b089      	sub	sp, #36	@ 0x24
 8003424:	af00      	add	r7, sp, #0
 8003426:	4604      	mov	r4, r0
 8003428:	4608      	mov	r0, r1
 800342a:	4611      	mov	r1, r2
 800342c:	461a      	mov	r2, r3
 800342e:	4623      	mov	r3, r4
 8003430:	80fb      	strh	r3, [r7, #6]
 8003432:	4603      	mov	r3, r0
 8003434:	80bb      	strh	r3, [r7, #4]
 8003436:	460b      	mov	r3, r1
 8003438:	70fb      	strb	r3, [r7, #3]
 800343a:	4613      	mov	r3, r2
 800343c:	803b      	strh	r3, [r7, #0]
    if (!is_printable(c)) c = '?';
 800343e:	78fb      	ldrb	r3, [r7, #3]
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff ffd8 	bl	80033f6 <is_printable>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d101      	bne.n	8003450 <GFX_DrawChar+0x30>
 800344c:	233f      	movs	r3, #63	@ 0x3f
 800344e:	70fb      	strb	r3, [r7, #3]
    const uint8_t *glyph = font->data + (c - 0x20) * font->width;
 8003450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	78fa      	ldrb	r2, [r7, #3]
 8003456:	3a20      	subs	r2, #32
 8003458:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800345a:	7809      	ldrb	r1, [r1, #0]
 800345c:	fb01 f202 	mul.w	r2, r1, r2
 8003460:	4413      	add	r3, r2
 8003462:	613b      	str	r3, [r7, #16]

    //  background   (bg != transparent)
    const uint8_t w = font->width, h = font->height;
 8003464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	73fb      	strb	r3, [r7, #15]
 800346a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800346c:	785b      	ldrb	r3, [r3, #1]
 800346e:	73bb      	strb	r3, [r7, #14]

    for (uint8_t col = 0; col < w; col++) {
 8003470:	2300      	movs	r3, #0
 8003472:	77fb      	strb	r3, [r7, #31]
 8003474:	e09c      	b.n	80035b0 <GFX_DrawChar+0x190>
        uint8_t bits = glyph[col];
 8003476:	7ffb      	ldrb	r3, [r7, #31]
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	4413      	add	r3, r2
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = 0; row < h; row++) {
 8003480:	2300      	movs	r3, #0
 8003482:	777b      	strb	r3, [r7, #29]
 8003484:	e08c      	b.n	80035a0 <GFX_DrawChar+0x180>
            uint16_t pix = (bits & 0x01) ? color : bg;
 8003486:	7fbb      	ldrb	r3, [r7, #30]
 8003488:	f003 0301 	and.w	r3, r3, #1
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <GFX_DrawChar+0x74>
 8003490:	883b      	ldrh	r3, [r7, #0]
 8003492:	e000      	b.n	8003496 <GFX_DrawChar+0x76>
 8003494:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003496:	81bb      	strh	r3, [r7, #12]
            if (bg != 0xFFFFu) { //  0xFFFF  "transparent" flag
 8003498:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800349a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800349e:	4293      	cmp	r3, r2
 80034a0:	d03a      	beq.n	8003518 <GFX_DrawChar+0xf8>
                //  background
                for (uint8_t dx = 0; dx < scale; dx++)
 80034a2:	2300      	movs	r3, #0
 80034a4:	773b      	strb	r3, [r7, #28]
 80034a6:	e031      	b.n	800350c <GFX_DrawChar+0xec>
                    for (uint8_t dy = 0; dy < scale; dy++)
 80034a8:	2300      	movs	r3, #0
 80034aa:	76fb      	strb	r3, [r7, #27]
 80034ac:	e026      	b.n	80034fc <GFX_DrawChar+0xdc>
                        ST7735_DrawPixel(x + col*scale + dx, y + row*scale + dy, pix);
 80034ae:	7ffb      	ldrb	r3, [r7, #31]
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	fb12 f303 	smulbb	r3, r2, r3
 80034bc:	b29a      	uxth	r2, r3
 80034be:	88fb      	ldrh	r3, [r7, #6]
 80034c0:	4413      	add	r3, r2
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	7f3b      	ldrb	r3, [r7, #28]
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	4413      	add	r3, r2
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	b218      	sxth	r0, r3
 80034ce:	7f7b      	ldrb	r3, [r7, #29]
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	fb12 f303 	smulbb	r3, r2, r3
 80034dc:	b29a      	uxth	r2, r3
 80034de:	88bb      	ldrh	r3, [r7, #4]
 80034e0:	4413      	add	r3, r2
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	7efb      	ldrb	r3, [r7, #27]
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	4413      	add	r3, r2
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	b21b      	sxth	r3, r3
 80034ee:	89ba      	ldrh	r2, [r7, #12]
 80034f0:	4619      	mov	r1, r3
 80034f2:	f000 f8ee 	bl	80036d2 <ST7735_DrawPixel>
                    for (uint8_t dy = 0; dy < scale; dy++)
 80034f6:	7efb      	ldrb	r3, [r7, #27]
 80034f8:	3301      	adds	r3, #1
 80034fa:	76fb      	strb	r3, [r7, #27]
 80034fc:	7efa      	ldrb	r2, [r7, #27]
 80034fe:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003502:	429a      	cmp	r2, r3
 8003504:	d3d3      	bcc.n	80034ae <GFX_DrawChar+0x8e>
                for (uint8_t dx = 0; dx < scale; dx++)
 8003506:	7f3b      	ldrb	r3, [r7, #28]
 8003508:	3301      	adds	r3, #1
 800350a:	773b      	strb	r3, [r7, #28]
 800350c:	7f3a      	ldrb	r2, [r7, #28]
 800350e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003512:	429a      	cmp	r2, r3
 8003514:	d3c8      	bcc.n	80034a8 <GFX_DrawChar+0x88>
 8003516:	e03d      	b.n	8003594 <GFX_DrawChar+0x174>
            } else {
                //  background:   foreground pixels
                if (pix == color) {
 8003518:	89ba      	ldrh	r2, [r7, #12]
 800351a:	883b      	ldrh	r3, [r7, #0]
 800351c:	429a      	cmp	r2, r3
 800351e:	d139      	bne.n	8003594 <GFX_DrawChar+0x174>
                    for (uint8_t dx = 0; dx < scale; dx++)
 8003520:	2300      	movs	r3, #0
 8003522:	76bb      	strb	r3, [r7, #26]
 8003524:	e031      	b.n	800358a <GFX_DrawChar+0x16a>
                        for (uint8_t dy = 0; dy < scale; dy++)
 8003526:	2300      	movs	r3, #0
 8003528:	767b      	strb	r3, [r7, #25]
 800352a:	e026      	b.n	800357a <GFX_DrawChar+0x15a>
                            ST7735_DrawPixel(x + col*scale + dx, y + row*scale + dy, color);
 800352c:	7ffb      	ldrb	r3, [r7, #31]
 800352e:	b29a      	uxth	r2, r3
 8003530:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003534:	b29b      	uxth	r3, r3
 8003536:	fb12 f303 	smulbb	r3, r2, r3
 800353a:	b29a      	uxth	r2, r3
 800353c:	88fb      	ldrh	r3, [r7, #6]
 800353e:	4413      	add	r3, r2
 8003540:	b29a      	uxth	r2, r3
 8003542:	7ebb      	ldrb	r3, [r7, #26]
 8003544:	b29b      	uxth	r3, r3
 8003546:	4413      	add	r3, r2
 8003548:	b29b      	uxth	r3, r3
 800354a:	b218      	sxth	r0, r3
 800354c:	7f7b      	ldrb	r3, [r7, #29]
 800354e:	b29a      	uxth	r2, r3
 8003550:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003554:	b29b      	uxth	r3, r3
 8003556:	fb12 f303 	smulbb	r3, r2, r3
 800355a:	b29a      	uxth	r2, r3
 800355c:	88bb      	ldrh	r3, [r7, #4]
 800355e:	4413      	add	r3, r2
 8003560:	b29a      	uxth	r2, r3
 8003562:	7e7b      	ldrb	r3, [r7, #25]
 8003564:	b29b      	uxth	r3, r3
 8003566:	4413      	add	r3, r2
 8003568:	b29b      	uxth	r3, r3
 800356a:	b21b      	sxth	r3, r3
 800356c:	883a      	ldrh	r2, [r7, #0]
 800356e:	4619      	mov	r1, r3
 8003570:	f000 f8af 	bl	80036d2 <ST7735_DrawPixel>
                        for (uint8_t dy = 0; dy < scale; dy++)
 8003574:	7e7b      	ldrb	r3, [r7, #25]
 8003576:	3301      	adds	r3, #1
 8003578:	767b      	strb	r3, [r7, #25]
 800357a:	7e7a      	ldrb	r2, [r7, #25]
 800357c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003580:	429a      	cmp	r2, r3
 8003582:	d3d3      	bcc.n	800352c <GFX_DrawChar+0x10c>
                    for (uint8_t dx = 0; dx < scale; dx++)
 8003584:	7ebb      	ldrb	r3, [r7, #26]
 8003586:	3301      	adds	r3, #1
 8003588:	76bb      	strb	r3, [r7, #26]
 800358a:	7eba      	ldrb	r2, [r7, #26]
 800358c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003590:	429a      	cmp	r2, r3
 8003592:	d3c8      	bcc.n	8003526 <GFX_DrawChar+0x106>
                }
            }
            bits >>= 1;
 8003594:	7fbb      	ldrb	r3, [r7, #30]
 8003596:	085b      	lsrs	r3, r3, #1
 8003598:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = 0; row < h; row++) {
 800359a:	7f7b      	ldrb	r3, [r7, #29]
 800359c:	3301      	adds	r3, #1
 800359e:	777b      	strb	r3, [r7, #29]
 80035a0:	7f7a      	ldrb	r2, [r7, #29]
 80035a2:	7bbb      	ldrb	r3, [r7, #14]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	f4ff af6e 	bcc.w	8003486 <GFX_DrawChar+0x66>
    for (uint8_t col = 0; col < w; col++) {
 80035aa:	7ffb      	ldrb	r3, [r7, #31]
 80035ac:	3301      	adds	r3, #1
 80035ae:	77fb      	strb	r3, [r7, #31]
 80035b0:	7ffa      	ldrb	r2, [r7, #31]
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	f4ff af5e 	bcc.w	8003476 <GFX_DrawChar+0x56>
        }
    }

    // 1    
    if (bg != 0xFFFFu) {
 80035ba:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80035bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d032      	beq.n	800362a <GFX_DrawChar+0x20a>
        for (uint8_t row = 0; row < h*scale; row++)
 80035c4:	2300      	movs	r3, #0
 80035c6:	763b      	strb	r3, [r7, #24]
 80035c8:	e027      	b.n	800361a <GFX_DrawChar+0x1fa>
            for (uint8_t dx = 0; dx < scale; dx++)
 80035ca:	2300      	movs	r3, #0
 80035cc:	75fb      	strb	r3, [r7, #23]
 80035ce:	e01c      	b.n	800360a <GFX_DrawChar+0x1ea>
                ST7735_DrawPixel(x + w*scale + dx, y + row, bg);
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80035d8:	b29b      	uxth	r3, r3
 80035da:	fb12 f303 	smulbb	r3, r2, r3
 80035de:	b29a      	uxth	r2, r3
 80035e0:	88fb      	ldrh	r3, [r7, #6]
 80035e2:	4413      	add	r3, r2
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	7dfb      	ldrb	r3, [r7, #23]
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	4413      	add	r3, r2
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	b218      	sxth	r0, r3
 80035f0:	7e3b      	ldrb	r3, [r7, #24]
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	88bb      	ldrh	r3, [r7, #4]
 80035f6:	4413      	add	r3, r2
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	b21b      	sxth	r3, r3
 80035fc:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80035fe:	4619      	mov	r1, r3
 8003600:	f000 f867 	bl	80036d2 <ST7735_DrawPixel>
            for (uint8_t dx = 0; dx < scale; dx++)
 8003604:	7dfb      	ldrb	r3, [r7, #23]
 8003606:	3301      	adds	r3, #1
 8003608:	75fb      	strb	r3, [r7, #23]
 800360a:	7dfa      	ldrb	r2, [r7, #23]
 800360c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003610:	429a      	cmp	r2, r3
 8003612:	d3dd      	bcc.n	80035d0 <GFX_DrawChar+0x1b0>
        for (uint8_t row = 0; row < h*scale; row++)
 8003614:	7e3b      	ldrb	r3, [r7, #24]
 8003616:	3301      	adds	r3, #1
 8003618:	763b      	strb	r3, [r7, #24]
 800361a:	7e3a      	ldrb	r2, [r7, #24]
 800361c:	7bbb      	ldrb	r3, [r7, #14]
 800361e:	f897 1034 	ldrb.w	r1, [r7, #52]	@ 0x34
 8003622:	fb01 f303 	mul.w	r3, r1, r3
 8003626:	429a      	cmp	r2, r3
 8003628:	dbcf      	blt.n	80035ca <GFX_DrawChar+0x1aa>
    }
}
 800362a:	bf00      	nop
 800362c:	3724      	adds	r7, #36	@ 0x24
 800362e:	46bd      	mov	sp, r7
 8003630:	bd90      	pop	{r4, r7, pc}

08003632 <GFX_DrawString>:

void GFX_DrawString(int16_t x, int16_t y, const char *s,
                    uint16_t color, uint16_t bg, uint8_t scale,
                    const Font5x7_t *font)
{
 8003632:	b590      	push	{r4, r7, lr}
 8003634:	b08b      	sub	sp, #44	@ 0x2c
 8003636:	af04      	add	r7, sp, #16
 8003638:	60ba      	str	r2, [r7, #8]
 800363a:	461a      	mov	r2, r3
 800363c:	4603      	mov	r3, r0
 800363e:	81fb      	strh	r3, [r7, #14]
 8003640:	460b      	mov	r3, r1
 8003642:	81bb      	strh	r3, [r7, #12]
 8003644:	4613      	mov	r3, r2
 8003646:	80fb      	strh	r3, [r7, #6]
    int16_t cx = x;
 8003648:	89fb      	ldrh	r3, [r7, #14]
 800364a:	82fb      	strh	r3, [r7, #22]
    for (const char *p = s; *p; ++p) {
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	613b      	str	r3, [r7, #16]
 8003650:	e036      	b.n	80036c0 <GFX_DrawString+0x8e>
        if (*p == '\n') {
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b0a      	cmp	r3, #10
 8003658:	d110      	bne.n	800367c <GFX_DrawString+0x4a>
            y += (font->height + 1) * scale;
 800365a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800365c:	785b      	ldrb	r3, [r3, #1]
 800365e:	3301      	adds	r3, #1
 8003660:	b29a      	uxth	r2, r3
 8003662:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003666:	b29b      	uxth	r3, r3
 8003668:	fb12 f303 	smulbb	r3, r2, r3
 800366c:	b29a      	uxth	r2, r3
 800366e:	89bb      	ldrh	r3, [r7, #12]
 8003670:	4413      	add	r3, r2
 8003672:	b29b      	uxth	r3, r3
 8003674:	81bb      	strh	r3, [r7, #12]
            cx = x;
 8003676:	89fb      	ldrh	r3, [r7, #14]
 8003678:	82fb      	strh	r3, [r7, #22]
            continue;
 800367a:	e01e      	b.n	80036ba <GFX_DrawString+0x88>
        }
        GFX_DrawChar(cx, y, *p, color, bg, scale, font);
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	781a      	ldrb	r2, [r3, #0]
 8003680:	88fc      	ldrh	r4, [r7, #6]
 8003682:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8003686:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 800368a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800368c:	9302      	str	r3, [sp, #8]
 800368e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003692:	9301      	str	r3, [sp, #4]
 8003694:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	4623      	mov	r3, r4
 800369a:	f7ff fec1 	bl	8003420 <GFX_DrawChar>
        cx += (font->width + 1) * scale; // +1    
 800369e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	3301      	adds	r3, #1
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	fb12 f303 	smulbb	r3, r2, r3
 80036b0:	b29a      	uxth	r2, r3
 80036b2:	8afb      	ldrh	r3, [r7, #22]
 80036b4:	4413      	add	r3, r2
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	82fb      	strh	r3, [r7, #22]
    for (const char *p = s; *p; ++p) {
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	3301      	adds	r3, #1
 80036be:	613b      	str	r3, [r7, #16]
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1c4      	bne.n	8003652 <GFX_DrawString+0x20>
    }
}
 80036c8:	bf00      	nop
 80036ca:	bf00      	nop
 80036cc:	371c      	adds	r7, #28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd90      	pop	{r4, r7, pc}

080036d2 <ST7735_DrawPixel>:
//#define ST7735_SWAP_BYTES 1

static inline uint16_t swap16(uint16_t v) { return (v << 8) | (v >> 8); }

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b082      	sub	sp, #8
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	4603      	mov	r3, r0
 80036da:	80fb      	strh	r3, [r7, #6]
 80036dc:	460b      	mov	r3, r1
 80036de:	80bb      	strh	r3, [r7, #4]
 80036e0:	4613      	mov	r3, r2
 80036e2:	807b      	strh	r3, [r7, #2]
    //  clip   
    // if (x < 0 || y < 0 || x >= ST7735_WIDTH() || y >= ST7735_HEIGHT()) return;

    ST7735_SetAddressWindow(x, y, x, y);
 80036e4:	88bb      	ldrh	r3, [r7, #4]
 80036e6:	88fa      	ldrh	r2, [r7, #6]
 80036e8:	88b9      	ldrh	r1, [r7, #4]
 80036ea:	88f8      	ldrh	r0, [r7, #6]
 80036ec:	f7ff f968 	bl	80029c0 <ST7735_SetAddressWindow>

    #ifdef ST7735_SWAP_BYTES
    uint16_t c = swap16(color);
    ST7735_WritePixels(&c, 1);
    #else
    ST7735_WritePixels(&color, 1);
 80036f0:	1cbb      	adds	r3, r7, #2
 80036f2:	2101      	movs	r1, #1
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7ff f99b 	bl	8002a30 <ST7735_WritePixels>
    #endif
}
 80036fa:	bf00      	nop
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b082      	sub	sp, #8
 8003706:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003708:	2300      	movs	r3, #0
 800370a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800370c:	2003      	movs	r0, #3
 800370e:	f000 f985 	bl	8003a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003712:	200f      	movs	r0, #15
 8003714:	f000 f80e 	bl	8003734 <HAL_InitTick>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d002      	beq.n	8003724 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	71fb      	strb	r3, [r7, #7]
 8003722:	e001      	b.n	8003728 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003724:	f7ff fa38 	bl	8002b98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003728:	79fb      	ldrb	r3, [r7, #7]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
	...

08003734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800373c:	2300      	movs	r3, #0
 800373e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003740:	4b17      	ldr	r3, [pc, #92]	@ (80037a0 <HAL_InitTick+0x6c>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d023      	beq.n	8003790 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003748:	4b16      	ldr	r3, [pc, #88]	@ (80037a4 <HAL_InitTick+0x70>)
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	4b14      	ldr	r3, [pc, #80]	@ (80037a0 <HAL_InitTick+0x6c>)
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	4619      	mov	r1, r3
 8003752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003756:	fbb3 f3f1 	udiv	r3, r3, r1
 800375a:	fbb2 f3f3 	udiv	r3, r2, r3
 800375e:	4618      	mov	r0, r3
 8003760:	f000 f99f 	bl	8003aa2 <HAL_SYSTICK_Config>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10f      	bne.n	800378a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2b0f      	cmp	r3, #15
 800376e:	d809      	bhi.n	8003784 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003770:	2200      	movs	r2, #0
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003778:	f000 f95b 	bl	8003a32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800377c:	4a0a      	ldr	r2, [pc, #40]	@ (80037a8 <HAL_InitTick+0x74>)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	e007      	b.n	8003794 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	73fb      	strb	r3, [r7, #15]
 8003788:	e004      	b.n	8003794 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	73fb      	strb	r3, [r7, #15]
 800378e:	e001      	b.n	8003794 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003794:	7bfb      	ldrb	r3, [r7, #15]
}
 8003796:	4618      	mov	r0, r3
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	20000054 	.word	0x20000054
 80037a4:	2000004c 	.word	0x2000004c
 80037a8:	20000050 	.word	0x20000050

080037ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80037b0:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <HAL_IncTick+0x20>)
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	461a      	mov	r2, r3
 80037b6:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <HAL_IncTick+0x24>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4413      	add	r3, r2
 80037bc:	4a04      	ldr	r2, [pc, #16]	@ (80037d0 <HAL_IncTick+0x24>)
 80037be:	6013      	str	r3, [r2, #0]
}
 80037c0:	bf00      	nop
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	20000054 	.word	0x20000054
 80037d0:	20005cbc 	.word	0x20005cbc

080037d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  return uwTick;
 80037d8:	4b03      	ldr	r3, [pc, #12]	@ (80037e8 <HAL_GetTick+0x14>)
 80037da:	681b      	ldr	r3, [r3, #0]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	20005cbc 	.word	0x20005cbc

080037ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037f4:	f7ff ffee 	bl	80037d4 <HAL_GetTick>
 80037f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003804:	d005      	beq.n	8003812 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003806:	4b0a      	ldr	r3, [pc, #40]	@ (8003830 <HAL_Delay+0x44>)
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	461a      	mov	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4413      	add	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003812:	bf00      	nop
 8003814:	f7ff ffde 	bl	80037d4 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	429a      	cmp	r2, r3
 8003822:	d8f7      	bhi.n	8003814 <HAL_Delay+0x28>
  {
  }
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20000054 	.word	0x20000054

08003834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f003 0307 	and.w	r3, r3, #7
 8003842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003844:	4b0c      	ldr	r3, [pc, #48]	@ (8003878 <__NVIC_SetPriorityGrouping+0x44>)
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003850:	4013      	ands	r3, r2
 8003852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800385c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003860:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003866:	4a04      	ldr	r2, [pc, #16]	@ (8003878 <__NVIC_SetPriorityGrouping+0x44>)
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	60d3      	str	r3, [r2, #12]
}
 800386c:	bf00      	nop
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	e000ed00 	.word	0xe000ed00

0800387c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003880:	4b04      	ldr	r3, [pc, #16]	@ (8003894 <__NVIC_GetPriorityGrouping+0x18>)
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	0a1b      	lsrs	r3, r3, #8
 8003886:	f003 0307 	and.w	r3, r3, #7
}
 800388a:	4618      	mov	r0, r3
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr
 8003894:	e000ed00 	.word	0xe000ed00

08003898 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	db0b      	blt.n	80038c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038aa:	79fb      	ldrb	r3, [r7, #7]
 80038ac:	f003 021f 	and.w	r2, r3, #31
 80038b0:	4907      	ldr	r1, [pc, #28]	@ (80038d0 <__NVIC_EnableIRQ+0x38>)
 80038b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b6:	095b      	lsrs	r3, r3, #5
 80038b8:	2001      	movs	r0, #1
 80038ba:	fa00 f202 	lsl.w	r2, r0, r2
 80038be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038c2:	bf00      	nop
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	e000e100 	.word	0xe000e100

080038d4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	4603      	mov	r3, r0
 80038dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	db12      	blt.n	800390c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038e6:	79fb      	ldrb	r3, [r7, #7]
 80038e8:	f003 021f 	and.w	r2, r3, #31
 80038ec:	490a      	ldr	r1, [pc, #40]	@ (8003918 <__NVIC_DisableIRQ+0x44>)
 80038ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038f2:	095b      	lsrs	r3, r3, #5
 80038f4:	2001      	movs	r0, #1
 80038f6:	fa00 f202 	lsl.w	r2, r0, r2
 80038fa:	3320      	adds	r3, #32
 80038fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003900:	f3bf 8f4f 	dsb	sy
}
 8003904:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003906:	f3bf 8f6f 	isb	sy
}
 800390a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	e000e100 	.word	0xe000e100

0800391c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	6039      	str	r1, [r7, #0]
 8003926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392c:	2b00      	cmp	r3, #0
 800392e:	db0a      	blt.n	8003946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	b2da      	uxtb	r2, r3
 8003934:	490c      	ldr	r1, [pc, #48]	@ (8003968 <__NVIC_SetPriority+0x4c>)
 8003936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393a:	0112      	lsls	r2, r2, #4
 800393c:	b2d2      	uxtb	r2, r2
 800393e:	440b      	add	r3, r1
 8003940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003944:	e00a      	b.n	800395c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	b2da      	uxtb	r2, r3
 800394a:	4908      	ldr	r1, [pc, #32]	@ (800396c <__NVIC_SetPriority+0x50>)
 800394c:	79fb      	ldrb	r3, [r7, #7]
 800394e:	f003 030f 	and.w	r3, r3, #15
 8003952:	3b04      	subs	r3, #4
 8003954:	0112      	lsls	r2, r2, #4
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	440b      	add	r3, r1
 800395a:	761a      	strb	r2, [r3, #24]
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	e000e100 	.word	0xe000e100
 800396c:	e000ed00 	.word	0xe000ed00

08003970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003970:	b480      	push	{r7}
 8003972:	b089      	sub	sp, #36	@ 0x24
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f003 0307 	and.w	r3, r3, #7
 8003982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f1c3 0307 	rsb	r3, r3, #7
 800398a:	2b04      	cmp	r3, #4
 800398c:	bf28      	it	cs
 800398e:	2304      	movcs	r3, #4
 8003990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	3304      	adds	r3, #4
 8003996:	2b06      	cmp	r3, #6
 8003998:	d902      	bls.n	80039a0 <NVIC_EncodePriority+0x30>
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	3b03      	subs	r3, #3
 800399e:	e000      	b.n	80039a2 <NVIC_EncodePriority+0x32>
 80039a0:	2300      	movs	r3, #0
 80039a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	43da      	mvns	r2, r3
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	401a      	ands	r2, r3
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	fa01 f303 	lsl.w	r3, r1, r3
 80039c2:	43d9      	mvns	r1, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c8:	4313      	orrs	r3, r2
         );
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3724      	adds	r7, #36	@ 0x24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
	...

080039d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039e8:	d301      	bcc.n	80039ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039ea:	2301      	movs	r3, #1
 80039ec:	e00f      	b.n	8003a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003a18 <SysTick_Config+0x40>)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3b01      	subs	r3, #1
 80039f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039f6:	210f      	movs	r1, #15
 80039f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80039fc:	f7ff ff8e 	bl	800391c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a00:	4b05      	ldr	r3, [pc, #20]	@ (8003a18 <SysTick_Config+0x40>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a06:	4b04      	ldr	r3, [pc, #16]	@ (8003a18 <SysTick_Config+0x40>)
 8003a08:	2207      	movs	r2, #7
 8003a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	e000e010 	.word	0xe000e010

08003a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f7ff ff05 	bl	8003834 <__NVIC_SetPriorityGrouping>
}
 8003a2a:	bf00      	nop
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b086      	sub	sp, #24
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	4603      	mov	r3, r0
 8003a3a:	60b9      	str	r1, [r7, #8]
 8003a3c:	607a      	str	r2, [r7, #4]
 8003a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a40:	2300      	movs	r3, #0
 8003a42:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a44:	f7ff ff1a 	bl	800387c <__NVIC_GetPriorityGrouping>
 8003a48:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	68b9      	ldr	r1, [r7, #8]
 8003a4e:	6978      	ldr	r0, [r7, #20]
 8003a50:	f7ff ff8e 	bl	8003970 <NVIC_EncodePriority>
 8003a54:	4602      	mov	r2, r0
 8003a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a5a:	4611      	mov	r1, r2
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff ff5d 	bl	800391c <__NVIC_SetPriority>
}
 8003a62:	bf00      	nop
 8003a64:	3718      	adds	r7, #24
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b082      	sub	sp, #8
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	4603      	mov	r3, r0
 8003a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff ff0d 	bl	8003898 <__NVIC_EnableIRQ>
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b082      	sub	sp, #8
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff ff1d 	bl	80038d4 <__NVIC_DisableIRQ>
}
 8003a9a:	bf00      	nop
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b082      	sub	sp, #8
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f7ff ff94 	bl	80039d8 <SysTick_Config>
 8003ab0:	4603      	mov	r3, r0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b085      	sub	sp, #20
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d008      	beq.n	8003ae4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2204      	movs	r2, #4
 8003ad6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e022      	b.n	8003b2a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 020e 	bic.w	r2, r2, #14
 8003af2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0201 	bic.w	r2, r2, #1
 8003b02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b08:	f003 021c 	and.w	r2, r3, #28
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b10:	2101      	movs	r1, #1
 8003b12:	fa01 f202 	lsl.w	r2, r1, r2
 8003b16:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3714      	adds	r7, #20
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr

08003b36 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b084      	sub	sp, #16
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d005      	beq.n	8003b5a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2204      	movs	r2, #4
 8003b52:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	73fb      	strb	r3, [r7, #15]
 8003b58:	e029      	b.n	8003bae <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 020e 	bic.w	r2, r2, #14
 8003b68:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0201 	bic.w	r2, r2, #1
 8003b78:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7e:	f003 021c 	and.w	r2, r3, #28
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b86:	2101      	movs	r1, #1
 8003b88:	fa01 f202 	lsl.w	r2, r1, r2
 8003b8c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2201      	movs	r2, #1
 8003b92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d003      	beq.n	8003bae <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	4798      	blx	r3
    }
  }
  return status;
 8003bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3710      	adds	r7, #16
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b087      	sub	sp, #28
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bc6:	e17f      	b.n	8003ec8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	2101      	movs	r1, #1
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f000 8171 	beq.w	8003ec2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d005      	beq.n	8003bf8 <HAL_GPIO_Init+0x40>
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 0303 	and.w	r3, r3, #3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d130      	bne.n	8003c5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	2203      	movs	r2, #3
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	43db      	mvns	r3, r3
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	68da      	ldr	r2, [r3, #12]
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c2e:	2201      	movs	r2, #1
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	43db      	mvns	r3, r3
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	091b      	lsrs	r3, r3, #4
 8003c44:	f003 0201 	and.w	r2, r3, #1
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	693a      	ldr	r2, [r7, #16]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f003 0303 	and.w	r3, r3, #3
 8003c62:	2b03      	cmp	r3, #3
 8003c64:	d118      	bne.n	8003c98 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	43db      	mvns	r3, r3
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	08db      	lsrs	r3, r3, #3
 8003c82:	f003 0201 	and.w	r2, r3, #1
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8c:	693a      	ldr	r2, [r7, #16]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	693a      	ldr	r2, [r7, #16]
 8003c96:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f003 0303 	and.w	r3, r3, #3
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	d017      	beq.n	8003cd4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	2203      	movs	r2, #3
 8003cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb4:	43db      	mvns	r3, r3
 8003cb6:	693a      	ldr	r2, [r7, #16]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	005b      	lsls	r3, r3, #1
 8003cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f003 0303 	and.w	r3, r3, #3
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d123      	bne.n	8003d28 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	08da      	lsrs	r2, r3, #3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	3208      	adds	r2, #8
 8003ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f003 0307 	and.w	r3, r3, #7
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	220f      	movs	r2, #15
 8003cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfc:	43db      	mvns	r3, r3
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	4013      	ands	r3, r2
 8003d02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	691a      	ldr	r2, [r3, #16]
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f003 0307 	and.w	r3, r3, #7
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	08da      	lsrs	r2, r3, #3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	3208      	adds	r2, #8
 8003d22:	6939      	ldr	r1, [r7, #16]
 8003d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	2203      	movs	r2, #3
 8003d34:	fa02 f303 	lsl.w	r3, r2, r3
 8003d38:	43db      	mvns	r3, r3
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 0203 	and.w	r2, r3, #3
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	005b      	lsls	r3, r3, #1
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 80ac 	beq.w	8003ec2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d6a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ee8 <HAL_GPIO_Init+0x330>)
 8003d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d6e:	4a5e      	ldr	r2, [pc, #376]	@ (8003ee8 <HAL_GPIO_Init+0x330>)
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d76:	4b5c      	ldr	r3, [pc, #368]	@ (8003ee8 <HAL_GPIO_Init+0x330>)
 8003d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	60bb      	str	r3, [r7, #8]
 8003d80:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003d82:	4a5a      	ldr	r2, [pc, #360]	@ (8003eec <HAL_GPIO_Init+0x334>)
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	089b      	lsrs	r3, r3, #2
 8003d88:	3302      	adds	r3, #2
 8003d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	f003 0303 	and.w	r3, r3, #3
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	220f      	movs	r2, #15
 8003d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4013      	ands	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003dac:	d025      	beq.n	8003dfa <HAL_GPIO_Init+0x242>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a4f      	ldr	r2, [pc, #316]	@ (8003ef0 <HAL_GPIO_Init+0x338>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d01f      	beq.n	8003df6 <HAL_GPIO_Init+0x23e>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a4e      	ldr	r2, [pc, #312]	@ (8003ef4 <HAL_GPIO_Init+0x33c>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d019      	beq.n	8003df2 <HAL_GPIO_Init+0x23a>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a4d      	ldr	r2, [pc, #308]	@ (8003ef8 <HAL_GPIO_Init+0x340>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d013      	beq.n	8003dee <HAL_GPIO_Init+0x236>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a4c      	ldr	r2, [pc, #304]	@ (8003efc <HAL_GPIO_Init+0x344>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d00d      	beq.n	8003dea <HAL_GPIO_Init+0x232>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a4b      	ldr	r2, [pc, #300]	@ (8003f00 <HAL_GPIO_Init+0x348>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d007      	beq.n	8003de6 <HAL_GPIO_Init+0x22e>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a4a      	ldr	r2, [pc, #296]	@ (8003f04 <HAL_GPIO_Init+0x34c>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d101      	bne.n	8003de2 <HAL_GPIO_Init+0x22a>
 8003dde:	2306      	movs	r3, #6
 8003de0:	e00c      	b.n	8003dfc <HAL_GPIO_Init+0x244>
 8003de2:	2307      	movs	r3, #7
 8003de4:	e00a      	b.n	8003dfc <HAL_GPIO_Init+0x244>
 8003de6:	2305      	movs	r3, #5
 8003de8:	e008      	b.n	8003dfc <HAL_GPIO_Init+0x244>
 8003dea:	2304      	movs	r3, #4
 8003dec:	e006      	b.n	8003dfc <HAL_GPIO_Init+0x244>
 8003dee:	2303      	movs	r3, #3
 8003df0:	e004      	b.n	8003dfc <HAL_GPIO_Init+0x244>
 8003df2:	2302      	movs	r3, #2
 8003df4:	e002      	b.n	8003dfc <HAL_GPIO_Init+0x244>
 8003df6:	2301      	movs	r3, #1
 8003df8:	e000      	b.n	8003dfc <HAL_GPIO_Init+0x244>
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	f002 0203 	and.w	r2, r2, #3
 8003e02:	0092      	lsls	r2, r2, #2
 8003e04:	4093      	lsls	r3, r2
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e0c:	4937      	ldr	r1, [pc, #220]	@ (8003eec <HAL_GPIO_Init+0x334>)
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	089b      	lsrs	r3, r3, #2
 8003e12:	3302      	adds	r3, #2
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f08 <HAL_GPIO_Init+0x350>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	43db      	mvns	r3, r3
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	4013      	ands	r3, r2
 8003e28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d003      	beq.n	8003e3e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e3e:	4a32      	ldr	r2, [pc, #200]	@ (8003f08 <HAL_GPIO_Init+0x350>)
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e44:	4b30      	ldr	r3, [pc, #192]	@ (8003f08 <HAL_GPIO_Init+0x350>)
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	43db      	mvns	r3, r3
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4013      	ands	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d003      	beq.n	8003e68 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e68:	4a27      	ldr	r2, [pc, #156]	@ (8003f08 <HAL_GPIO_Init+0x350>)
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003e6e:	4b26      	ldr	r3, [pc, #152]	@ (8003f08 <HAL_GPIO_Init+0x350>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	43db      	mvns	r3, r3
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003e92:	4a1d      	ldr	r2, [pc, #116]	@ (8003f08 <HAL_GPIO_Init+0x350>)
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003e98:	4b1b      	ldr	r3, [pc, #108]	@ (8003f08 <HAL_GPIO_Init+0x350>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	43db      	mvns	r3, r3
 8003ea2:	693a      	ldr	r2, [r7, #16]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ebc:	4a12      	ldr	r2, [pc, #72]	@ (8003f08 <HAL_GPIO_Init+0x350>)
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f47f ae78 	bne.w	8003bc8 <HAL_GPIO_Init+0x10>
  }
}
 8003ed8:	bf00      	nop
 8003eda:	bf00      	nop
 8003edc:	371c      	adds	r7, #28
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	40010000 	.word	0x40010000
 8003ef0:	48000400 	.word	0x48000400
 8003ef4:	48000800 	.word	0x48000800
 8003ef8:	48000c00 	.word	0x48000c00
 8003efc:	48001000 	.word	0x48001000
 8003f00:	48001400 	.word	0x48001400
 8003f04:	48001800 	.word	0x48001800
 8003f08:	40010400 	.word	0x40010400

08003f0c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b087      	sub	sp, #28
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f16:	2300      	movs	r3, #0
 8003f18:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003f1a:	e0cd      	b.n	80040b8 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	683a      	ldr	r2, [r7, #0]
 8003f26:	4013      	ands	r3, r2
 8003f28:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 80c0 	beq.w	80040b2 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003f32:	4a68      	ldr	r2, [pc, #416]	@ (80040d4 <HAL_GPIO_DeInit+0x1c8>)
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	089b      	lsrs	r3, r3, #2
 8003f38:	3302      	adds	r3, #2
 8003f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f3e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	220f      	movs	r2, #15
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	4013      	ands	r3, r2
 8003f52:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f5a:	d025      	beq.n	8003fa8 <HAL_GPIO_DeInit+0x9c>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a5e      	ldr	r2, [pc, #376]	@ (80040d8 <HAL_GPIO_DeInit+0x1cc>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d01f      	beq.n	8003fa4 <HAL_GPIO_DeInit+0x98>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a5d      	ldr	r2, [pc, #372]	@ (80040dc <HAL_GPIO_DeInit+0x1d0>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d019      	beq.n	8003fa0 <HAL_GPIO_DeInit+0x94>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a5c      	ldr	r2, [pc, #368]	@ (80040e0 <HAL_GPIO_DeInit+0x1d4>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d013      	beq.n	8003f9c <HAL_GPIO_DeInit+0x90>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a5b      	ldr	r2, [pc, #364]	@ (80040e4 <HAL_GPIO_DeInit+0x1d8>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d00d      	beq.n	8003f98 <HAL_GPIO_DeInit+0x8c>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a5a      	ldr	r2, [pc, #360]	@ (80040e8 <HAL_GPIO_DeInit+0x1dc>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d007      	beq.n	8003f94 <HAL_GPIO_DeInit+0x88>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a59      	ldr	r2, [pc, #356]	@ (80040ec <HAL_GPIO_DeInit+0x1e0>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d101      	bne.n	8003f90 <HAL_GPIO_DeInit+0x84>
 8003f8c:	2306      	movs	r3, #6
 8003f8e:	e00c      	b.n	8003faa <HAL_GPIO_DeInit+0x9e>
 8003f90:	2307      	movs	r3, #7
 8003f92:	e00a      	b.n	8003faa <HAL_GPIO_DeInit+0x9e>
 8003f94:	2305      	movs	r3, #5
 8003f96:	e008      	b.n	8003faa <HAL_GPIO_DeInit+0x9e>
 8003f98:	2304      	movs	r3, #4
 8003f9a:	e006      	b.n	8003faa <HAL_GPIO_DeInit+0x9e>
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e004      	b.n	8003faa <HAL_GPIO_DeInit+0x9e>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	e002      	b.n	8003faa <HAL_GPIO_DeInit+0x9e>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e000      	b.n	8003faa <HAL_GPIO_DeInit+0x9e>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	f002 0203 	and.w	r2, r2, #3
 8003fb0:	0092      	lsls	r2, r2, #2
 8003fb2:	4093      	lsls	r3, r2
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d132      	bne.n	8004020 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003fba:	4b4d      	ldr	r3, [pc, #308]	@ (80040f0 <HAL_GPIO_DeInit+0x1e4>)
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	43db      	mvns	r3, r3
 8003fc2:	494b      	ldr	r1, [pc, #300]	@ (80040f0 <HAL_GPIO_DeInit+0x1e4>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003fc8:	4b49      	ldr	r3, [pc, #292]	@ (80040f0 <HAL_GPIO_DeInit+0x1e4>)
 8003fca:	685a      	ldr	r2, [r3, #4]
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	43db      	mvns	r3, r3
 8003fd0:	4947      	ldr	r1, [pc, #284]	@ (80040f0 <HAL_GPIO_DeInit+0x1e4>)
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003fd6:	4b46      	ldr	r3, [pc, #280]	@ (80040f0 <HAL_GPIO_DeInit+0x1e4>)
 8003fd8:	68da      	ldr	r2, [r3, #12]
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	4944      	ldr	r1, [pc, #272]	@ (80040f0 <HAL_GPIO_DeInit+0x1e4>)
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003fe4:	4b42      	ldr	r3, [pc, #264]	@ (80040f0 <HAL_GPIO_DeInit+0x1e4>)
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	43db      	mvns	r3, r3
 8003fec:	4940      	ldr	r1, [pc, #256]	@ (80040f0 <HAL_GPIO_DeInit+0x1e4>)
 8003fee:	4013      	ands	r3, r2
 8003ff0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f003 0303 	and.w	r3, r3, #3
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	220f      	movs	r2, #15
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004002:	4a34      	ldr	r2, [pc, #208]	@ (80040d4 <HAL_GPIO_DeInit+0x1c8>)
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	089b      	lsrs	r3, r3, #2
 8004008:	3302      	adds	r3, #2
 800400a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	43da      	mvns	r2, r3
 8004012:	4830      	ldr	r0, [pc, #192]	@ (80040d4 <HAL_GPIO_DeInit+0x1c8>)
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	089b      	lsrs	r3, r3, #2
 8004018:	400a      	ands	r2, r1
 800401a:	3302      	adds	r3, #2
 800401c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	005b      	lsls	r3, r3, #1
 8004028:	2103      	movs	r1, #3
 800402a:	fa01 f303 	lsl.w	r3, r1, r3
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	08da      	lsrs	r2, r3, #3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	3208      	adds	r2, #8
 800403c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f003 0307 	and.w	r3, r3, #7
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	220f      	movs	r2, #15
 800404a:	fa02 f303 	lsl.w	r3, r2, r3
 800404e:	43db      	mvns	r3, r3
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	08d2      	lsrs	r2, r2, #3
 8004054:	4019      	ands	r1, r3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	3208      	adds	r2, #8
 800405a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	689a      	ldr	r2, [r3, #8]
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	2103      	movs	r1, #3
 8004068:	fa01 f303 	lsl.w	r3, r1, r3
 800406c:	43db      	mvns	r3, r3
 800406e:	401a      	ands	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	2101      	movs	r1, #1
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	fa01 f303 	lsl.w	r3, r1, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	401a      	ands	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68da      	ldr	r2, [r3, #12]
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	2103      	movs	r1, #3
 8004092:	fa01 f303 	lsl.w	r3, r1, r3
 8004096:	43db      	mvns	r3, r3
 8004098:	401a      	ands	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040a2:	2101      	movs	r1, #1
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	fa01 f303 	lsl.w	r3, r1, r3
 80040aa:	43db      	mvns	r3, r3
 80040ac:	401a      	ands	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	3301      	adds	r3, #1
 80040b6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	fa22 f303 	lsr.w	r3, r2, r3
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	f47f af2b 	bne.w	8003f1c <HAL_GPIO_DeInit+0x10>
  }
}
 80040c6:	bf00      	nop
 80040c8:	bf00      	nop
 80040ca:	371c      	adds	r7, #28
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr
 80040d4:	40010000 	.word	0x40010000
 80040d8:	48000400 	.word	0x48000400
 80040dc:	48000800 	.word	0x48000800
 80040e0:	48000c00 	.word	0x48000c00
 80040e4:	48001000 	.word	0x48001000
 80040e8:	48001400 	.word	0x48001400
 80040ec:	48001800 	.word	0x48001800
 80040f0:	40010400 	.word	0x40010400

080040f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	460b      	mov	r3, r1
 80040fe:	807b      	strh	r3, [r7, #2]
 8004100:	4613      	mov	r3, r2
 8004102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004104:	787b      	ldrb	r3, [r7, #1]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800410a:	887a      	ldrh	r2, [r7, #2]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004110:	e002      	b.n	8004118 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004112:	887a      	ldrh	r2, [r7, #2]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004118:	bf00      	nop
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004128:	4b04      	ldr	r3, [pc, #16]	@ (800413c <HAL_PWREx_GetVoltageRange+0x18>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004130:	4618      	mov	r0, r3
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40007000 	.word	0x40007000

08004140 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800414e:	d130      	bne.n	80041b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004150:	4b23      	ldr	r3, [pc, #140]	@ (80041e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800415c:	d038      	beq.n	80041d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800415e:	4b20      	ldr	r3, [pc, #128]	@ (80041e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004166:	4a1e      	ldr	r2, [pc, #120]	@ (80041e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004168:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800416c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800416e:	4b1d      	ldr	r3, [pc, #116]	@ (80041e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2232      	movs	r2, #50	@ 0x32
 8004174:	fb02 f303 	mul.w	r3, r2, r3
 8004178:	4a1b      	ldr	r2, [pc, #108]	@ (80041e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800417a:	fba2 2303 	umull	r2, r3, r2, r3
 800417e:	0c9b      	lsrs	r3, r3, #18
 8004180:	3301      	adds	r3, #1
 8004182:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004184:	e002      	b.n	800418c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	3b01      	subs	r3, #1
 800418a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800418c:	4b14      	ldr	r3, [pc, #80]	@ (80041e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004194:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004198:	d102      	bne.n	80041a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1f2      	bne.n	8004186 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041a0:	4b0f      	ldr	r3, [pc, #60]	@ (80041e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ac:	d110      	bne.n	80041d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e00f      	b.n	80041d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80041b2:	4b0b      	ldr	r3, [pc, #44]	@ (80041e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041be:	d007      	beq.n	80041d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80041c0:	4b07      	ldr	r3, [pc, #28]	@ (80041e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041c8:	4a05      	ldr	r2, [pc, #20]	@ (80041e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	40007000 	.word	0x40007000
 80041e4:	2000004c 	.word	0x2000004c
 80041e8:	431bde83 	.word	0x431bde83

080041ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b088      	sub	sp, #32
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e3ca      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041fe:	4b97      	ldr	r3, [pc, #604]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f003 030c 	and.w	r3, r3, #12
 8004206:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004208:	4b94      	ldr	r3, [pc, #592]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f003 0303 	and.w	r3, r3, #3
 8004210:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0310 	and.w	r3, r3, #16
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 80e4 	beq.w	80043e8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d007      	beq.n	8004236 <HAL_RCC_OscConfig+0x4a>
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	2b0c      	cmp	r3, #12
 800422a:	f040 808b 	bne.w	8004344 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	2b01      	cmp	r3, #1
 8004232:	f040 8087 	bne.w	8004344 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004236:	4b89      	ldr	r3, [pc, #548]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d005      	beq.n	800424e <HAL_RCC_OscConfig+0x62>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e3a2      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a1a      	ldr	r2, [r3, #32]
 8004252:	4b82      	ldr	r3, [pc, #520]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0308 	and.w	r3, r3, #8
 800425a:	2b00      	cmp	r3, #0
 800425c:	d004      	beq.n	8004268 <HAL_RCC_OscConfig+0x7c>
 800425e:	4b7f      	ldr	r3, [pc, #508]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004266:	e005      	b.n	8004274 <HAL_RCC_OscConfig+0x88>
 8004268:	4b7c      	ldr	r3, [pc, #496]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800426a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800426e:	091b      	lsrs	r3, r3, #4
 8004270:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004274:	4293      	cmp	r3, r2
 8004276:	d223      	bcs.n	80042c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	4618      	mov	r0, r3
 800427e:	f000 fd55 	bl	8004d2c <RCC_SetFlashLatencyFromMSIRange>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e383      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800428c:	4b73      	ldr	r3, [pc, #460]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a72      	ldr	r2, [pc, #456]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004292:	f043 0308 	orr.w	r3, r3, #8
 8004296:	6013      	str	r3, [r2, #0]
 8004298:	4b70      	ldr	r3, [pc, #448]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	496d      	ldr	r1, [pc, #436]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042aa:	4b6c      	ldr	r3, [pc, #432]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	69db      	ldr	r3, [r3, #28]
 80042b6:	021b      	lsls	r3, r3, #8
 80042b8:	4968      	ldr	r1, [pc, #416]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	604b      	str	r3, [r1, #4]
 80042be:	e025      	b.n	800430c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042c0:	4b66      	ldr	r3, [pc, #408]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a65      	ldr	r2, [pc, #404]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80042c6:	f043 0308 	orr.w	r3, r3, #8
 80042ca:	6013      	str	r3, [r2, #0]
 80042cc:	4b63      	ldr	r3, [pc, #396]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	4960      	ldr	r1, [pc, #384]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042de:	4b5f      	ldr	r3, [pc, #380]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	69db      	ldr	r3, [r3, #28]
 80042ea:	021b      	lsls	r3, r3, #8
 80042ec:	495b      	ldr	r1, [pc, #364]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d109      	bne.n	800430c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a1b      	ldr	r3, [r3, #32]
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 fd15 	bl	8004d2c <RCC_SetFlashLatencyFromMSIRange>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e343      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800430c:	f000 fc4a 	bl	8004ba4 <HAL_RCC_GetSysClockFreq>
 8004310:	4602      	mov	r2, r0
 8004312:	4b52      	ldr	r3, [pc, #328]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	091b      	lsrs	r3, r3, #4
 8004318:	f003 030f 	and.w	r3, r3, #15
 800431c:	4950      	ldr	r1, [pc, #320]	@ (8004460 <HAL_RCC_OscConfig+0x274>)
 800431e:	5ccb      	ldrb	r3, [r1, r3]
 8004320:	f003 031f 	and.w	r3, r3, #31
 8004324:	fa22 f303 	lsr.w	r3, r2, r3
 8004328:	4a4e      	ldr	r2, [pc, #312]	@ (8004464 <HAL_RCC_OscConfig+0x278>)
 800432a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800432c:	4b4e      	ldr	r3, [pc, #312]	@ (8004468 <HAL_RCC_OscConfig+0x27c>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4618      	mov	r0, r3
 8004332:	f7ff f9ff 	bl	8003734 <HAL_InitTick>
 8004336:	4603      	mov	r3, r0
 8004338:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800433a:	7bfb      	ldrb	r3, [r7, #15]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d052      	beq.n	80043e6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004340:	7bfb      	ldrb	r3, [r7, #15]
 8004342:	e327      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d032      	beq.n	80043b2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800434c:	4b43      	ldr	r3, [pc, #268]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a42      	ldr	r2, [pc, #264]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004352:	f043 0301 	orr.w	r3, r3, #1
 8004356:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004358:	f7ff fa3c 	bl	80037d4 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004360:	f7ff fa38 	bl	80037d4 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e310      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004372:	4b3a      	ldr	r3, [pc, #232]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f0      	beq.n	8004360 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800437e:	4b37      	ldr	r3, [pc, #220]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a36      	ldr	r2, [pc, #216]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004384:	f043 0308 	orr.w	r3, r3, #8
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	4b34      	ldr	r3, [pc, #208]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	4931      	ldr	r1, [pc, #196]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004398:	4313      	orrs	r3, r2
 800439a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800439c:	4b2f      	ldr	r3, [pc, #188]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	69db      	ldr	r3, [r3, #28]
 80043a8:	021b      	lsls	r3, r3, #8
 80043aa:	492c      	ldr	r1, [pc, #176]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	604b      	str	r3, [r1, #4]
 80043b0:	e01a      	b.n	80043e8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80043b2:	4b2a      	ldr	r3, [pc, #168]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a29      	ldr	r2, [pc, #164]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80043b8:	f023 0301 	bic.w	r3, r3, #1
 80043bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80043be:	f7ff fa09 	bl	80037d4 <HAL_GetTick>
 80043c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043c4:	e008      	b.n	80043d8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80043c6:	f7ff fa05 	bl	80037d4 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d901      	bls.n	80043d8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e2dd      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043d8:	4b20      	ldr	r3, [pc, #128]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1f0      	bne.n	80043c6 <HAL_RCC_OscConfig+0x1da>
 80043e4:	e000      	b.n	80043e8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d074      	beq.n	80044de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	2b08      	cmp	r3, #8
 80043f8:	d005      	beq.n	8004406 <HAL_RCC_OscConfig+0x21a>
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2b0c      	cmp	r3, #12
 80043fe:	d10e      	bne.n	800441e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	2b03      	cmp	r3, #3
 8004404:	d10b      	bne.n	800441e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004406:	4b15      	ldr	r3, [pc, #84]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d064      	beq.n	80044dc <HAL_RCC_OscConfig+0x2f0>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d160      	bne.n	80044dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e2ba      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004426:	d106      	bne.n	8004436 <HAL_RCC_OscConfig+0x24a>
 8004428:	4b0c      	ldr	r3, [pc, #48]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a0b      	ldr	r2, [pc, #44]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800442e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004432:	6013      	str	r3, [r2, #0]
 8004434:	e026      	b.n	8004484 <HAL_RCC_OscConfig+0x298>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800443e:	d115      	bne.n	800446c <HAL_RCC_OscConfig+0x280>
 8004440:	4b06      	ldr	r3, [pc, #24]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a05      	ldr	r2, [pc, #20]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004446:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800444a:	6013      	str	r3, [r2, #0]
 800444c:	4b03      	ldr	r3, [pc, #12]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a02      	ldr	r2, [pc, #8]	@ (800445c <HAL_RCC_OscConfig+0x270>)
 8004452:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004456:	6013      	str	r3, [r2, #0]
 8004458:	e014      	b.n	8004484 <HAL_RCC_OscConfig+0x298>
 800445a:	bf00      	nop
 800445c:	40021000 	.word	0x40021000
 8004460:	0800cae8 	.word	0x0800cae8
 8004464:	2000004c 	.word	0x2000004c
 8004468:	20000050 	.word	0x20000050
 800446c:	4ba0      	ldr	r3, [pc, #640]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a9f      	ldr	r2, [pc, #636]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004476:	6013      	str	r3, [r2, #0]
 8004478:	4b9d      	ldr	r3, [pc, #628]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a9c      	ldr	r2, [pc, #624]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 800447e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d013      	beq.n	80044b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448c:	f7ff f9a2 	bl	80037d4 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004494:	f7ff f99e 	bl	80037d4 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b64      	cmp	r3, #100	@ 0x64
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e276      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044a6:	4b92      	ldr	r3, [pc, #584]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d0f0      	beq.n	8004494 <HAL_RCC_OscConfig+0x2a8>
 80044b2:	e014      	b.n	80044de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b4:	f7ff f98e 	bl	80037d4 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044bc:	f7ff f98a 	bl	80037d4 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b64      	cmp	r3, #100	@ 0x64
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e262      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044ce:	4b88      	ldr	r3, [pc, #544]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0x2d0>
 80044da:	e000      	b.n	80044de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d060      	beq.n	80045ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	2b04      	cmp	r3, #4
 80044ee:	d005      	beq.n	80044fc <HAL_RCC_OscConfig+0x310>
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	2b0c      	cmp	r3, #12
 80044f4:	d119      	bne.n	800452a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d116      	bne.n	800452a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044fc:	4b7c      	ldr	r3, [pc, #496]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004504:	2b00      	cmp	r3, #0
 8004506:	d005      	beq.n	8004514 <HAL_RCC_OscConfig+0x328>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e23f      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004514:	4b76      	ldr	r3, [pc, #472]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	061b      	lsls	r3, r3, #24
 8004522:	4973      	ldr	r1, [pc, #460]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004524:	4313      	orrs	r3, r2
 8004526:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004528:	e040      	b.n	80045ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d023      	beq.n	800457a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004532:	4b6f      	ldr	r3, [pc, #444]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a6e      	ldr	r2, [pc, #440]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800453c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453e:	f7ff f949 	bl	80037d4 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004546:	f7ff f945 	bl	80037d4 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e21d      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004558:	4b65      	ldr	r3, [pc, #404]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0f0      	beq.n	8004546 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004564:	4b62      	ldr	r3, [pc, #392]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	061b      	lsls	r3, r3, #24
 8004572:	495f      	ldr	r1, [pc, #380]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004574:	4313      	orrs	r3, r2
 8004576:	604b      	str	r3, [r1, #4]
 8004578:	e018      	b.n	80045ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800457a:	4b5d      	ldr	r3, [pc, #372]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a5c      	ldr	r2, [pc, #368]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004584:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004586:	f7ff f925 	bl	80037d4 <HAL_GetTick>
 800458a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800458c:	e008      	b.n	80045a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800458e:	f7ff f921 	bl	80037d4 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d901      	bls.n	80045a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e1f9      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045a0:	4b53      	ldr	r3, [pc, #332]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1f0      	bne.n	800458e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0308 	and.w	r3, r3, #8
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d03c      	beq.n	8004632 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	695b      	ldr	r3, [r3, #20]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d01c      	beq.n	80045fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045c0:	4b4b      	ldr	r3, [pc, #300]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80045c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045c6:	4a4a      	ldr	r2, [pc, #296]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80045c8:	f043 0301 	orr.w	r3, r3, #1
 80045cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d0:	f7ff f900 	bl	80037d4 <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045d8:	f7ff f8fc 	bl	80037d4 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e1d4      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045ea:	4b41      	ldr	r3, [pc, #260]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80045ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d0ef      	beq.n	80045d8 <HAL_RCC_OscConfig+0x3ec>
 80045f8:	e01b      	b.n	8004632 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045fa:	4b3d      	ldr	r3, [pc, #244]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80045fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004600:	4a3b      	ldr	r2, [pc, #236]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004602:	f023 0301 	bic.w	r3, r3, #1
 8004606:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800460a:	f7ff f8e3 	bl	80037d4 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004610:	e008      	b.n	8004624 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004612:	f7ff f8df 	bl	80037d4 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d901      	bls.n	8004624 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e1b7      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004624:	4b32      	ldr	r3, [pc, #200]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004626:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1ef      	bne.n	8004612 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0304 	and.w	r3, r3, #4
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 80a6 	beq.w	800478c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004640:	2300      	movs	r3, #0
 8004642:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004644:	4b2a      	ldr	r3, [pc, #168]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004648:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10d      	bne.n	800466c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004650:	4b27      	ldr	r3, [pc, #156]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004654:	4a26      	ldr	r2, [pc, #152]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 8004656:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800465a:	6593      	str	r3, [r2, #88]	@ 0x58
 800465c:	4b24      	ldr	r3, [pc, #144]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 800465e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004660:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004664:	60bb      	str	r3, [r7, #8]
 8004666:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004668:	2301      	movs	r3, #1
 800466a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800466c:	4b21      	ldr	r3, [pc, #132]	@ (80046f4 <HAL_RCC_OscConfig+0x508>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004674:	2b00      	cmp	r3, #0
 8004676:	d118      	bne.n	80046aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004678:	4b1e      	ldr	r3, [pc, #120]	@ (80046f4 <HAL_RCC_OscConfig+0x508>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a1d      	ldr	r2, [pc, #116]	@ (80046f4 <HAL_RCC_OscConfig+0x508>)
 800467e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004682:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004684:	f7ff f8a6 	bl	80037d4 <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800468c:	f7ff f8a2 	bl	80037d4 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e17a      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800469e:	4b15      	ldr	r3, [pc, #84]	@ (80046f4 <HAL_RCC_OscConfig+0x508>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d0f0      	beq.n	800468c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d108      	bne.n	80046c4 <HAL_RCC_OscConfig+0x4d8>
 80046b2:	4b0f      	ldr	r3, [pc, #60]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80046b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046b8:	4a0d      	ldr	r2, [pc, #52]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046c2:	e029      	b.n	8004718 <HAL_RCC_OscConfig+0x52c>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	2b05      	cmp	r3, #5
 80046ca:	d115      	bne.n	80046f8 <HAL_RCC_OscConfig+0x50c>
 80046cc:	4b08      	ldr	r3, [pc, #32]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80046ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046d2:	4a07      	ldr	r2, [pc, #28]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80046d4:	f043 0304 	orr.w	r3, r3, #4
 80046d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046dc:	4b04      	ldr	r3, [pc, #16]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80046de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e2:	4a03      	ldr	r2, [pc, #12]	@ (80046f0 <HAL_RCC_OscConfig+0x504>)
 80046e4:	f043 0301 	orr.w	r3, r3, #1
 80046e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046ec:	e014      	b.n	8004718 <HAL_RCC_OscConfig+0x52c>
 80046ee:	bf00      	nop
 80046f0:	40021000 	.word	0x40021000
 80046f4:	40007000 	.word	0x40007000
 80046f8:	4b9c      	ldr	r3, [pc, #624]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 80046fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fe:	4a9b      	ldr	r2, [pc, #620]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004700:	f023 0301 	bic.w	r3, r3, #1
 8004704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004708:	4b98      	ldr	r3, [pc, #608]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 800470a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470e:	4a97      	ldr	r2, [pc, #604]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004710:	f023 0304 	bic.w	r3, r3, #4
 8004714:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d016      	beq.n	800474e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004720:	f7ff f858 	bl	80037d4 <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004726:	e00a      	b.n	800473e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004728:	f7ff f854 	bl	80037d4 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004736:	4293      	cmp	r3, r2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e12a      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800473e:	4b8b      	ldr	r3, [pc, #556]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0ed      	beq.n	8004728 <HAL_RCC_OscConfig+0x53c>
 800474c:	e015      	b.n	800477a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474e:	f7ff f841 	bl	80037d4 <HAL_GetTick>
 8004752:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004754:	e00a      	b.n	800476c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004756:	f7ff f83d 	bl	80037d4 <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004764:	4293      	cmp	r3, r2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e113      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800476c:	4b7f      	ldr	r3, [pc, #508]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 800476e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1ed      	bne.n	8004756 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800477a:	7ffb      	ldrb	r3, [r7, #31]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d105      	bne.n	800478c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004780:	4b7a      	ldr	r3, [pc, #488]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004784:	4a79      	ldr	r2, [pc, #484]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004786:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800478a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004790:	2b00      	cmp	r3, #0
 8004792:	f000 80fe 	beq.w	8004992 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479a:	2b02      	cmp	r3, #2
 800479c:	f040 80d0 	bne.w	8004940 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80047a0:	4b72      	ldr	r3, [pc, #456]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f003 0203 	and.w	r2, r3, #3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d130      	bne.n	8004816 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047be:	3b01      	subs	r3, #1
 80047c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d127      	bne.n	8004816 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d11f      	bne.n	8004816 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80047e0:	2a07      	cmp	r2, #7
 80047e2:	bf14      	ite	ne
 80047e4:	2201      	movne	r2, #1
 80047e6:	2200      	moveq	r2, #0
 80047e8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d113      	bne.n	8004816 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047f8:	085b      	lsrs	r3, r3, #1
 80047fa:	3b01      	subs	r3, #1
 80047fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80047fe:	429a      	cmp	r2, r3
 8004800:	d109      	bne.n	8004816 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480c:	085b      	lsrs	r3, r3, #1
 800480e:	3b01      	subs	r3, #1
 8004810:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004812:	429a      	cmp	r2, r3
 8004814:	d06e      	beq.n	80048f4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	2b0c      	cmp	r3, #12
 800481a:	d069      	beq.n	80048f0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800481c:	4b53      	ldr	r3, [pc, #332]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d105      	bne.n	8004834 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004828:	4b50      	ldr	r3, [pc, #320]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e0ad      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004838:	4b4c      	ldr	r3, [pc, #304]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a4b      	ldr	r2, [pc, #300]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 800483e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004842:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004844:	f7fe ffc6 	bl	80037d4 <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800484c:	f7fe ffc2 	bl	80037d4 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b02      	cmp	r3, #2
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e09a      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800485e:	4b43      	ldr	r3, [pc, #268]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1f0      	bne.n	800484c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800486a:	4b40      	ldr	r3, [pc, #256]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 800486c:	68da      	ldr	r2, [r3, #12]
 800486e:	4b40      	ldr	r3, [pc, #256]	@ (8004970 <HAL_RCC_OscConfig+0x784>)
 8004870:	4013      	ands	r3, r2
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800487a:	3a01      	subs	r2, #1
 800487c:	0112      	lsls	r2, r2, #4
 800487e:	4311      	orrs	r1, r2
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004884:	0212      	lsls	r2, r2, #8
 8004886:	4311      	orrs	r1, r2
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800488c:	0852      	lsrs	r2, r2, #1
 800488e:	3a01      	subs	r2, #1
 8004890:	0552      	lsls	r2, r2, #21
 8004892:	4311      	orrs	r1, r2
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004898:	0852      	lsrs	r2, r2, #1
 800489a:	3a01      	subs	r2, #1
 800489c:	0652      	lsls	r2, r2, #25
 800489e:	4311      	orrs	r1, r2
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80048a4:	0912      	lsrs	r2, r2, #4
 80048a6:	0452      	lsls	r2, r2, #17
 80048a8:	430a      	orrs	r2, r1
 80048aa:	4930      	ldr	r1, [pc, #192]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80048b0:	4b2e      	ldr	r3, [pc, #184]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a2d      	ldr	r2, [pc, #180]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 80048b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048ba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048bc:	4b2b      	ldr	r3, [pc, #172]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	4a2a      	ldr	r2, [pc, #168]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 80048c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048c6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048c8:	f7fe ff84 	bl	80037d4 <HAL_GetTick>
 80048cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048ce:	e008      	b.n	80048e2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d0:	f7fe ff80 	bl	80037d4 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d901      	bls.n	80048e2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e058      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048e2:	4b22      	ldr	r3, [pc, #136]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d0f0      	beq.n	80048d0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048ee:	e050      	b.n	8004992 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e04f      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048f4:	4b1d      	ldr	r3, [pc, #116]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d148      	bne.n	8004992 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004900:	4b1a      	ldr	r3, [pc, #104]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a19      	ldr	r2, [pc, #100]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800490a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800490c:	4b17      	ldr	r3, [pc, #92]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	4a16      	ldr	r2, [pc, #88]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004912:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004916:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004918:	f7fe ff5c 	bl	80037d4 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004920:	f7fe ff58 	bl	80037d4 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b02      	cmp	r3, #2
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e030      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004932:	4b0e      	ldr	r3, [pc, #56]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d0f0      	beq.n	8004920 <HAL_RCC_OscConfig+0x734>
 800493e:	e028      	b.n	8004992 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	2b0c      	cmp	r3, #12
 8004944:	d023      	beq.n	800498e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004946:	4b09      	ldr	r3, [pc, #36]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a08      	ldr	r2, [pc, #32]	@ (800496c <HAL_RCC_OscConfig+0x780>)
 800494c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004952:	f7fe ff3f 	bl	80037d4 <HAL_GetTick>
 8004956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004958:	e00c      	b.n	8004974 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800495a:	f7fe ff3b 	bl	80037d4 <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	2b02      	cmp	r3, #2
 8004966:	d905      	bls.n	8004974 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	e013      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
 800496c:	40021000 	.word	0x40021000
 8004970:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004974:	4b09      	ldr	r3, [pc, #36]	@ (800499c <HAL_RCC_OscConfig+0x7b0>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d1ec      	bne.n	800495a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004980:	4b06      	ldr	r3, [pc, #24]	@ (800499c <HAL_RCC_OscConfig+0x7b0>)
 8004982:	68da      	ldr	r2, [r3, #12]
 8004984:	4905      	ldr	r1, [pc, #20]	@ (800499c <HAL_RCC_OscConfig+0x7b0>)
 8004986:	4b06      	ldr	r3, [pc, #24]	@ (80049a0 <HAL_RCC_OscConfig+0x7b4>)
 8004988:	4013      	ands	r3, r2
 800498a:	60cb      	str	r3, [r1, #12]
 800498c:	e001      	b.n	8004992 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e000      	b.n	8004994 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	3720      	adds	r7, #32
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40021000 	.word	0x40021000
 80049a0:	feeefffc 	.word	0xfeeefffc

080049a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d101      	bne.n	80049b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e0e7      	b.n	8004b88 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049b8:	4b75      	ldr	r3, [pc, #468]	@ (8004b90 <HAL_RCC_ClockConfig+0x1ec>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0307 	and.w	r3, r3, #7
 80049c0:	683a      	ldr	r2, [r7, #0]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d910      	bls.n	80049e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049c6:	4b72      	ldr	r3, [pc, #456]	@ (8004b90 <HAL_RCC_ClockConfig+0x1ec>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f023 0207 	bic.w	r2, r3, #7
 80049ce:	4970      	ldr	r1, [pc, #448]	@ (8004b90 <HAL_RCC_ClockConfig+0x1ec>)
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049d6:	4b6e      	ldr	r3, [pc, #440]	@ (8004b90 <HAL_RCC_ClockConfig+0x1ec>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0307 	and.w	r3, r3, #7
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d001      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e0cf      	b.n	8004b88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d010      	beq.n	8004a16 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	4b66      	ldr	r3, [pc, #408]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d908      	bls.n	8004a16 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a04:	4b63      	ldr	r3, [pc, #396]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	4960      	ldr	r1, [pc, #384]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d04c      	beq.n	8004abc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2b03      	cmp	r3, #3
 8004a28:	d107      	bne.n	8004a3a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a2a:	4b5a      	ldr	r3, [pc, #360]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d121      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e0a6      	b.n	8004b88 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d107      	bne.n	8004a52 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a42:	4b54      	ldr	r3, [pc, #336]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d115      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e09a      	b.n	8004b88 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d107      	bne.n	8004a6a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a5a:	4b4e      	ldr	r3, [pc, #312]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d109      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e08e      	b.n	8004b88 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a6a:	4b4a      	ldr	r3, [pc, #296]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e086      	b.n	8004b88 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a7a:	4b46      	ldr	r3, [pc, #280]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f023 0203 	bic.w	r2, r3, #3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	4943      	ldr	r1, [pc, #268]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a8c:	f7fe fea2 	bl	80037d4 <HAL_GetTick>
 8004a90:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a92:	e00a      	b.n	8004aaa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a94:	f7fe fe9e 	bl	80037d4 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e06e      	b.n	8004b88 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aaa:	4b3a      	ldr	r3, [pc, #232]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f003 020c 	and.w	r2, r3, #12
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d1eb      	bne.n	8004a94 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0302 	and.w	r3, r3, #2
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d010      	beq.n	8004aea <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	4b31      	ldr	r3, [pc, #196]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d208      	bcs.n	8004aea <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ad8:	4b2e      	ldr	r3, [pc, #184]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	492b      	ldr	r1, [pc, #172]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004aea:	4b29      	ldr	r3, [pc, #164]	@ (8004b90 <HAL_RCC_ClockConfig+0x1ec>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0307 	and.w	r3, r3, #7
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d210      	bcs.n	8004b1a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af8:	4b25      	ldr	r3, [pc, #148]	@ (8004b90 <HAL_RCC_ClockConfig+0x1ec>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f023 0207 	bic.w	r2, r3, #7
 8004b00:	4923      	ldr	r1, [pc, #140]	@ (8004b90 <HAL_RCC_ClockConfig+0x1ec>)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b08:	4b21      	ldr	r3, [pc, #132]	@ (8004b90 <HAL_RCC_ClockConfig+0x1ec>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0307 	and.w	r3, r3, #7
 8004b10:	683a      	ldr	r2, [r7, #0]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d001      	beq.n	8004b1a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e036      	b.n	8004b88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d008      	beq.n	8004b38 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b26:	4b1b      	ldr	r3, [pc, #108]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	4918      	ldr	r1, [pc, #96]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004b34:	4313      	orrs	r3, r2
 8004b36:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0308 	and.w	r3, r3, #8
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d009      	beq.n	8004b58 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b44:	4b13      	ldr	r3, [pc, #76]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	691b      	ldr	r3, [r3, #16]
 8004b50:	00db      	lsls	r3, r3, #3
 8004b52:	4910      	ldr	r1, [pc, #64]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b58:	f000 f824 	bl	8004ba4 <HAL_RCC_GetSysClockFreq>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b94 <HAL_RCC_ClockConfig+0x1f0>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	091b      	lsrs	r3, r3, #4
 8004b64:	f003 030f 	and.w	r3, r3, #15
 8004b68:	490b      	ldr	r1, [pc, #44]	@ (8004b98 <HAL_RCC_ClockConfig+0x1f4>)
 8004b6a:	5ccb      	ldrb	r3, [r1, r3]
 8004b6c:	f003 031f 	and.w	r3, r3, #31
 8004b70:	fa22 f303 	lsr.w	r3, r2, r3
 8004b74:	4a09      	ldr	r2, [pc, #36]	@ (8004b9c <HAL_RCC_ClockConfig+0x1f8>)
 8004b76:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b78:	4b09      	ldr	r3, [pc, #36]	@ (8004ba0 <HAL_RCC_ClockConfig+0x1fc>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7fe fdd9 	bl	8003734 <HAL_InitTick>
 8004b82:	4603      	mov	r3, r0
 8004b84:	72fb      	strb	r3, [r7, #11]

  return status;
 8004b86:	7afb      	ldrb	r3, [r7, #11]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	40022000 	.word	0x40022000
 8004b94:	40021000 	.word	0x40021000
 8004b98:	0800cae8 	.word	0x0800cae8
 8004b9c:	2000004c 	.word	0x2000004c
 8004ba0:	20000050 	.word	0x20000050

08004ba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b089      	sub	sp, #36	@ 0x24
 8004ba8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004baa:	2300      	movs	r3, #0
 8004bac:	61fb      	str	r3, [r7, #28]
 8004bae:	2300      	movs	r3, #0
 8004bb0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bb2:	4b3e      	ldr	r3, [pc, #248]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x108>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 030c 	and.w	r3, r3, #12
 8004bba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bbc:	4b3b      	ldr	r3, [pc, #236]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x108>)
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f003 0303 	and.w	r3, r3, #3
 8004bc4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d005      	beq.n	8004bd8 <HAL_RCC_GetSysClockFreq+0x34>
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	2b0c      	cmp	r3, #12
 8004bd0:	d121      	bne.n	8004c16 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d11e      	bne.n	8004c16 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004bd8:	4b34      	ldr	r3, [pc, #208]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x108>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0308 	and.w	r3, r3, #8
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d107      	bne.n	8004bf4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004be4:	4b31      	ldr	r3, [pc, #196]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x108>)
 8004be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bea:	0a1b      	lsrs	r3, r3, #8
 8004bec:	f003 030f 	and.w	r3, r3, #15
 8004bf0:	61fb      	str	r3, [r7, #28]
 8004bf2:	e005      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004bf4:	4b2d      	ldr	r3, [pc, #180]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x108>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	091b      	lsrs	r3, r3, #4
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004c00:	4a2b      	ldr	r2, [pc, #172]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c08:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d10d      	bne.n	8004c2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c14:	e00a      	b.n	8004c2c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	2b04      	cmp	r3, #4
 8004c1a:	d102      	bne.n	8004c22 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c1c:	4b25      	ldr	r3, [pc, #148]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004c1e:	61bb      	str	r3, [r7, #24]
 8004c20:	e004      	b.n	8004c2c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	2b08      	cmp	r3, #8
 8004c26:	d101      	bne.n	8004c2c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c28:	4b23      	ldr	r3, [pc, #140]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c2a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	2b0c      	cmp	r3, #12
 8004c30:	d134      	bne.n	8004c9c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c32:	4b1e      	ldr	r3, [pc, #120]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x108>)
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	f003 0303 	and.w	r3, r3, #3
 8004c3a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d003      	beq.n	8004c4a <HAL_RCC_GetSysClockFreq+0xa6>
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	2b03      	cmp	r3, #3
 8004c46:	d003      	beq.n	8004c50 <HAL_RCC_GetSysClockFreq+0xac>
 8004c48:	e005      	b.n	8004c56 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004c4c:	617b      	str	r3, [r7, #20]
      break;
 8004c4e:	e005      	b.n	8004c5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004c50:	4b19      	ldr	r3, [pc, #100]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c52:	617b      	str	r3, [r7, #20]
      break;
 8004c54:	e002      	b.n	8004c5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	617b      	str	r3, [r7, #20]
      break;
 8004c5a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c5c:	4b13      	ldr	r3, [pc, #76]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x108>)
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	091b      	lsrs	r3, r3, #4
 8004c62:	f003 0307 	and.w	r3, r3, #7
 8004c66:	3301      	adds	r3, #1
 8004c68:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004c6a:	4b10      	ldr	r3, [pc, #64]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x108>)
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	0a1b      	lsrs	r3, r3, #8
 8004c70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	fb03 f202 	mul.w	r2, r3, r2
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c80:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c82:	4b0a      	ldr	r3, [pc, #40]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x108>)
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	0e5b      	lsrs	r3, r3, #25
 8004c88:	f003 0303 	and.w	r3, r3, #3
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	005b      	lsls	r3, r3, #1
 8004c90:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004c9c:	69bb      	ldr	r3, [r7, #24]
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3724      	adds	r7, #36	@ 0x24
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	40021000 	.word	0x40021000
 8004cb0:	0800cb00 	.word	0x0800cb00
 8004cb4:	00f42400 	.word	0x00f42400
 8004cb8:	007a1200 	.word	0x007a1200

08004cbc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cc0:	4b03      	ldr	r3, [pc, #12]	@ (8004cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	2000004c 	.word	0x2000004c

08004cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004cd8:	f7ff fff0 	bl	8004cbc <HAL_RCC_GetHCLKFreq>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	4b06      	ldr	r3, [pc, #24]	@ (8004cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	0a1b      	lsrs	r3, r3, #8
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	4904      	ldr	r1, [pc, #16]	@ (8004cfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8004cea:	5ccb      	ldrb	r3, [r1, r3]
 8004cec:	f003 031f 	and.w	r3, r3, #31
 8004cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	40021000 	.word	0x40021000
 8004cfc:	0800caf8 	.word	0x0800caf8

08004d00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004d04:	f7ff ffda 	bl	8004cbc <HAL_RCC_GetHCLKFreq>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	4b06      	ldr	r3, [pc, #24]	@ (8004d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	0adb      	lsrs	r3, r3, #11
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	4904      	ldr	r1, [pc, #16]	@ (8004d28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d16:	5ccb      	ldrb	r3, [r1, r3]
 8004d18:	f003 031f 	and.w	r3, r3, #31
 8004d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	40021000 	.word	0x40021000
 8004d28:	0800caf8 	.word	0x0800caf8

08004d2c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004d34:	2300      	movs	r3, #0
 8004d36:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004d38:	4b2a      	ldr	r3, [pc, #168]	@ (8004de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004d44:	f7ff f9ee 	bl	8004124 <HAL_PWREx_GetVoltageRange>
 8004d48:	6178      	str	r0, [r7, #20]
 8004d4a:	e014      	b.n	8004d76 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d4c:	4b25      	ldr	r3, [pc, #148]	@ (8004de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d50:	4a24      	ldr	r2, [pc, #144]	@ (8004de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d56:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d58:	4b22      	ldr	r3, [pc, #136]	@ (8004de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d60:	60fb      	str	r3, [r7, #12]
 8004d62:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004d64:	f7ff f9de 	bl	8004124 <HAL_PWREx_GetVoltageRange>
 8004d68:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8004de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d6e:	4a1d      	ldr	r2, [pc, #116]	@ (8004de4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d74:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d7c:	d10b      	bne.n	8004d96 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2b80      	cmp	r3, #128	@ 0x80
 8004d82:	d919      	bls.n	8004db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2ba0      	cmp	r3, #160	@ 0xa0
 8004d88:	d902      	bls.n	8004d90 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d8a:	2302      	movs	r3, #2
 8004d8c:	613b      	str	r3, [r7, #16]
 8004d8e:	e013      	b.n	8004db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d90:	2301      	movs	r3, #1
 8004d92:	613b      	str	r3, [r7, #16]
 8004d94:	e010      	b.n	8004db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2b80      	cmp	r3, #128	@ 0x80
 8004d9a:	d902      	bls.n	8004da2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	613b      	str	r3, [r7, #16]
 8004da0:	e00a      	b.n	8004db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2b80      	cmp	r3, #128	@ 0x80
 8004da6:	d102      	bne.n	8004dae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004da8:	2302      	movs	r3, #2
 8004daa:	613b      	str	r3, [r7, #16]
 8004dac:	e004      	b.n	8004db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2b70      	cmp	r3, #112	@ 0x70
 8004db2:	d101      	bne.n	8004db8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004db4:	2301      	movs	r3, #1
 8004db6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004db8:	4b0b      	ldr	r3, [pc, #44]	@ (8004de8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f023 0207 	bic.w	r2, r3, #7
 8004dc0:	4909      	ldr	r1, [pc, #36]	@ (8004de8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004dc8:	4b07      	ldr	r3, [pc, #28]	@ (8004de8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d001      	beq.n	8004dda <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e000      	b.n	8004ddc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3718      	adds	r7, #24
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40021000 	.word	0x40021000
 8004de8:	40022000 	.word	0x40022000

08004dec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004df4:	2300      	movs	r3, #0
 8004df6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004df8:	2300      	movs	r3, #0
 8004dfa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d041      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e0c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004e10:	d02a      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004e12:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004e16:	d824      	bhi.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004e18:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e1c:	d008      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004e1e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e22:	d81e      	bhi.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d00a      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004e28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e2c:	d010      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004e2e:	e018      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e30:	4b86      	ldr	r3, [pc, #536]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	4a85      	ldr	r2, [pc, #532]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e3a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e3c:	e015      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	3304      	adds	r3, #4
 8004e42:	2100      	movs	r1, #0
 8004e44:	4618      	mov	r0, r3
 8004e46:	f000 fabb 	bl	80053c0 <RCCEx_PLLSAI1_Config>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e4e:	e00c      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3320      	adds	r3, #32
 8004e54:	2100      	movs	r1, #0
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 fba6 	bl	80055a8 <RCCEx_PLLSAI2_Config>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e60:	e003      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	74fb      	strb	r3, [r7, #19]
      break;
 8004e66:	e000      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004e68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e6a:	7cfb      	ldrb	r3, [r7, #19]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10b      	bne.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e70:	4b76      	ldr	r3, [pc, #472]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e76:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e7e:	4973      	ldr	r1, [pc, #460]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004e86:	e001      	b.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e88:	7cfb      	ldrb	r3, [r7, #19]
 8004e8a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d041      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e9c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ea0:	d02a      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004ea2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ea6:	d824      	bhi.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004ea8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004eac:	d008      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004eae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004eb2:	d81e      	bhi.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d00a      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ebc:	d010      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004ebe:	e018      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ec0:	4b62      	ldr	r3, [pc, #392]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	4a61      	ldr	r2, [pc, #388]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ec6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eca:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ecc:	e015      	b.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	3304      	adds	r3, #4
 8004ed2:	2100      	movs	r1, #0
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f000 fa73 	bl	80053c0 <RCCEx_PLLSAI1_Config>
 8004eda:	4603      	mov	r3, r0
 8004edc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ede:	e00c      	b.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	3320      	adds	r3, #32
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 fb5e 	bl	80055a8 <RCCEx_PLLSAI2_Config>
 8004eec:	4603      	mov	r3, r0
 8004eee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ef0:	e003      	b.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	74fb      	strb	r3, [r7, #19]
      break;
 8004ef6:	e000      	b.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004ef8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004efa:	7cfb      	ldrb	r3, [r7, #19]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d10b      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f00:	4b52      	ldr	r3, [pc, #328]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f06:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f0e:	494f      	ldr	r1, [pc, #316]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004f16:	e001      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f18:	7cfb      	ldrb	r3, [r7, #19]
 8004f1a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f000 80a0 	beq.w	800506a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004f2e:	4b47      	ldr	r3, [pc, #284]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d101      	bne.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e000      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00d      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f44:	4b41      	ldr	r3, [pc, #260]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f48:	4a40      	ldr	r2, [pc, #256]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f50:	4b3e      	ldr	r3, [pc, #248]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f58:	60bb      	str	r3, [r7, #8]
 8004f5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f60:	4b3b      	ldr	r3, [pc, #236]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a3a      	ldr	r2, [pc, #232]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004f66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f6c:	f7fe fc32 	bl	80037d4 <HAL_GetTick>
 8004f70:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f72:	e009      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f74:	f7fe fc2e 	bl	80037d4 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d902      	bls.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	74fb      	strb	r3, [r7, #19]
        break;
 8004f86:	e005      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f88:	4b31      	ldr	r3, [pc, #196]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d0ef      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004f94:	7cfb      	ldrb	r3, [r7, #19]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d15c      	bne.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f9a:	4b2c      	ldr	r3, [pc, #176]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fa4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d01f      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d019      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004fb8:	4b24      	ldr	r3, [pc, #144]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004fc4:	4b21      	ldr	r3, [pc, #132]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fca:	4a20      	ldr	r2, [pc, #128]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fda:	4a1c      	ldr	r2, [pc, #112]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004fe4:	4a19      	ldr	r2, [pc, #100]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d016      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff6:	f7fe fbed 	bl	80037d4 <HAL_GetTick>
 8004ffa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ffc:	e00b      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ffe:	f7fe fbe9 	bl	80037d4 <HAL_GetTick>
 8005002:	4602      	mov	r2, r0
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	f241 3288 	movw	r2, #5000	@ 0x1388
 800500c:	4293      	cmp	r3, r2
 800500e:	d902      	bls.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	74fb      	strb	r3, [r7, #19]
            break;
 8005014:	e006      	b.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005016:	4b0d      	ldr	r3, [pc, #52]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d0ec      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005024:	7cfb      	ldrb	r3, [r7, #19]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10c      	bne.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800502a:	4b08      	ldr	r3, [pc, #32]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800502c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005030:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800503a:	4904      	ldr	r1, [pc, #16]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800503c:	4313      	orrs	r3, r2
 800503e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005042:	e009      	b.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005044:	7cfb      	ldrb	r3, [r7, #19]
 8005046:	74bb      	strb	r3, [r7, #18]
 8005048:	e006      	b.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800504a:	bf00      	nop
 800504c:	40021000 	.word	0x40021000
 8005050:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005054:	7cfb      	ldrb	r3, [r7, #19]
 8005056:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005058:	7c7b      	ldrb	r3, [r7, #17]
 800505a:	2b01      	cmp	r3, #1
 800505c:	d105      	bne.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800505e:	4b9e      	ldr	r3, [pc, #632]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005062:	4a9d      	ldr	r2, [pc, #628]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005064:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005068:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0301 	and.w	r3, r3, #1
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005076:	4b98      	ldr	r3, [pc, #608]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800507c:	f023 0203 	bic.w	r2, r3, #3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005084:	4994      	ldr	r1, [pc, #592]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005086:	4313      	orrs	r3, r2
 8005088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0302 	and.w	r3, r3, #2
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00a      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005098:	4b8f      	ldr	r3, [pc, #572]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800509a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509e:	f023 020c 	bic.w	r2, r3, #12
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a6:	498c      	ldr	r1, [pc, #560]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0304 	and.w	r3, r3, #4
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d00a      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050ba:	4b87      	ldr	r3, [pc, #540]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c8:	4983      	ldr	r1, [pc, #524]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0308 	and.w	r3, r3, #8
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050dc:	4b7e      	ldr	r3, [pc, #504]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ea:	497b      	ldr	r1, [pc, #492]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0310 	and.w	r3, r3, #16
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00a      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050fe:	4b76      	ldr	r3, [pc, #472]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005104:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800510c:	4972      	ldr	r1, [pc, #456]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510e:	4313      	orrs	r3, r2
 8005110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0320 	and.w	r3, r3, #32
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00a      	beq.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005120:	4b6d      	ldr	r3, [pc, #436]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005126:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800512e:	496a      	ldr	r1, [pc, #424]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005130:	4313      	orrs	r3, r2
 8005132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005142:	4b65      	ldr	r3, [pc, #404]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005148:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005150:	4961      	ldr	r1, [pc, #388]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005152:	4313      	orrs	r3, r2
 8005154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00a      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005164:	4b5c      	ldr	r3, [pc, #368]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005172:	4959      	ldr	r1, [pc, #356]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005174:	4313      	orrs	r3, r2
 8005176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00a      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005186:	4b54      	ldr	r3, [pc, #336]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800518c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005194:	4950      	ldr	r1, [pc, #320]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005196:	4313      	orrs	r3, r2
 8005198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00a      	beq.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80051a8:	4b4b      	ldr	r3, [pc, #300]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ae:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051b6:	4948      	ldr	r1, [pc, #288]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00a      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80051ca:	4b43      	ldr	r3, [pc, #268]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d8:	493f      	ldr	r1, [pc, #252]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d028      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051ec:	4b3a      	ldr	r3, [pc, #232]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051fa:	4937      	ldr	r1, [pc, #220]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005206:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800520a:	d106      	bne.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800520c:	4b32      	ldr	r3, [pc, #200]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	4a31      	ldr	r2, [pc, #196]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005212:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005216:	60d3      	str	r3, [r2, #12]
 8005218:	e011      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800521e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005222:	d10c      	bne.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	3304      	adds	r3, #4
 8005228:	2101      	movs	r1, #1
 800522a:	4618      	mov	r0, r3
 800522c:	f000 f8c8 	bl	80053c0 <RCCEx_PLLSAI1_Config>
 8005230:	4603      	mov	r3, r0
 8005232:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005234:	7cfb      	ldrb	r3, [r7, #19]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d001      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800523a:	7cfb      	ldrb	r3, [r7, #19]
 800523c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d028      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800524a:	4b23      	ldr	r3, [pc, #140]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800524c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005250:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005258:	491f      	ldr	r1, [pc, #124]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800525a:	4313      	orrs	r3, r2
 800525c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005264:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005268:	d106      	bne.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800526a:	4b1b      	ldr	r3, [pc, #108]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	4a1a      	ldr	r2, [pc, #104]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005270:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005274:	60d3      	str	r3, [r2, #12]
 8005276:	e011      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800527c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005280:	d10c      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3304      	adds	r3, #4
 8005286:	2101      	movs	r1, #1
 8005288:	4618      	mov	r0, r3
 800528a:	f000 f899 	bl	80053c0 <RCCEx_PLLSAI1_Config>
 800528e:	4603      	mov	r3, r0
 8005290:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005292:	7cfb      	ldrb	r3, [r7, #19]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d001      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005298:	7cfb      	ldrb	r3, [r7, #19]
 800529a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d02b      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052a8:	4b0b      	ldr	r3, [pc, #44]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052b6:	4908      	ldr	r1, [pc, #32]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052c6:	d109      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052c8:	4b03      	ldr	r3, [pc, #12]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	4a02      	ldr	r2, [pc, #8]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052d2:	60d3      	str	r3, [r2, #12]
 80052d4:	e014      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80052d6:	bf00      	nop
 80052d8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052e4:	d10c      	bne.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	3304      	adds	r3, #4
 80052ea:	2101      	movs	r1, #1
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 f867 	bl	80053c0 <RCCEx_PLLSAI1_Config>
 80052f2:	4603      	mov	r3, r0
 80052f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052f6:	7cfb      	ldrb	r3, [r7, #19]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80052fc:	7cfb      	ldrb	r3, [r7, #19]
 80052fe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005308:	2b00      	cmp	r3, #0
 800530a:	d02f      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800530c:	4b2b      	ldr	r3, [pc, #172]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800530e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005312:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800531a:	4928      	ldr	r1, [pc, #160]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005326:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800532a:	d10d      	bne.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	3304      	adds	r3, #4
 8005330:	2102      	movs	r1, #2
 8005332:	4618      	mov	r0, r3
 8005334:	f000 f844 	bl	80053c0 <RCCEx_PLLSAI1_Config>
 8005338:	4603      	mov	r3, r0
 800533a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800533c:	7cfb      	ldrb	r3, [r7, #19]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d014      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005342:	7cfb      	ldrb	r3, [r7, #19]
 8005344:	74bb      	strb	r3, [r7, #18]
 8005346:	e011      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800534c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005350:	d10c      	bne.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	3320      	adds	r3, #32
 8005356:	2102      	movs	r1, #2
 8005358:	4618      	mov	r0, r3
 800535a:	f000 f925 	bl	80055a8 <RCCEx_PLLSAI2_Config>
 800535e:	4603      	mov	r3, r0
 8005360:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005362:	7cfb      	ldrb	r3, [r7, #19]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005368:	7cfb      	ldrb	r3, [r7, #19]
 800536a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00a      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005378:	4b10      	ldr	r3, [pc, #64]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800537a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800537e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005386:	490d      	ldr	r1, [pc, #52]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005388:	4313      	orrs	r3, r2
 800538a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00b      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800539a:	4b08      	ldr	r3, [pc, #32]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800539c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053aa:	4904      	ldr	r1, [pc, #16]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80053b2:	7cbb      	ldrb	r3, [r7, #18]
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3718      	adds	r7, #24
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}
 80053bc:	40021000 	.word	0x40021000

080053c0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80053ca:	2300      	movs	r3, #0
 80053cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053ce:	4b75      	ldr	r3, [pc, #468]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	f003 0303 	and.w	r3, r3, #3
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d018      	beq.n	800540c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80053da:	4b72      	ldr	r3, [pc, #456]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	f003 0203 	and.w	r2, r3, #3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d10d      	bne.n	8005406 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
       ||
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d009      	beq.n	8005406 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80053f2:	4b6c      	ldr	r3, [pc, #432]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	091b      	lsrs	r3, r3, #4
 80053f8:	f003 0307 	and.w	r3, r3, #7
 80053fc:	1c5a      	adds	r2, r3, #1
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
       ||
 8005402:	429a      	cmp	r2, r3
 8005404:	d047      	beq.n	8005496 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	73fb      	strb	r3, [r7, #15]
 800540a:	e044      	b.n	8005496 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b03      	cmp	r3, #3
 8005412:	d018      	beq.n	8005446 <RCCEx_PLLSAI1_Config+0x86>
 8005414:	2b03      	cmp	r3, #3
 8005416:	d825      	bhi.n	8005464 <RCCEx_PLLSAI1_Config+0xa4>
 8005418:	2b01      	cmp	r3, #1
 800541a:	d002      	beq.n	8005422 <RCCEx_PLLSAI1_Config+0x62>
 800541c:	2b02      	cmp	r3, #2
 800541e:	d009      	beq.n	8005434 <RCCEx_PLLSAI1_Config+0x74>
 8005420:	e020      	b.n	8005464 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005422:	4b60      	ldr	r3, [pc, #384]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d11d      	bne.n	800546a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005432:	e01a      	b.n	800546a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005434:	4b5b      	ldr	r3, [pc, #364]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800543c:	2b00      	cmp	r3, #0
 800543e:	d116      	bne.n	800546e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005444:	e013      	b.n	800546e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005446:	4b57      	ldr	r3, [pc, #348]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10f      	bne.n	8005472 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005452:	4b54      	ldr	r3, [pc, #336]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d109      	bne.n	8005472 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005462:	e006      	b.n	8005472 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	73fb      	strb	r3, [r7, #15]
      break;
 8005468:	e004      	b.n	8005474 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800546a:	bf00      	nop
 800546c:	e002      	b.n	8005474 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800546e:	bf00      	nop
 8005470:	e000      	b.n	8005474 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005472:	bf00      	nop
    }

    if(status == HAL_OK)
 8005474:	7bfb      	ldrb	r3, [r7, #15]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d10d      	bne.n	8005496 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800547a:	4b4a      	ldr	r3, [pc, #296]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6819      	ldr	r1, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	3b01      	subs	r3, #1
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	430b      	orrs	r3, r1
 8005490:	4944      	ldr	r1, [pc, #272]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005492:	4313      	orrs	r3, r2
 8005494:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005496:	7bfb      	ldrb	r3, [r7, #15]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d17d      	bne.n	8005598 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800549c:	4b41      	ldr	r3, [pc, #260]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a40      	ldr	r2, [pc, #256]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80054a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054a8:	f7fe f994 	bl	80037d4 <HAL_GetTick>
 80054ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054ae:	e009      	b.n	80054c4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054b0:	f7fe f990 	bl	80037d4 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d902      	bls.n	80054c4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	73fb      	strb	r3, [r7, #15]
        break;
 80054c2:	e005      	b.n	80054d0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054c4:	4b37      	ldr	r3, [pc, #220]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d1ef      	bne.n	80054b0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80054d0:	7bfb      	ldrb	r3, [r7, #15]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d160      	bne.n	8005598 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d111      	bne.n	8005500 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054dc:	4b31      	ldr	r3, [pc, #196]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054de:	691b      	ldr	r3, [r3, #16]
 80054e0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80054e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	6892      	ldr	r2, [r2, #8]
 80054ec:	0211      	lsls	r1, r2, #8
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	68d2      	ldr	r2, [r2, #12]
 80054f2:	0912      	lsrs	r2, r2, #4
 80054f4:	0452      	lsls	r2, r2, #17
 80054f6:	430a      	orrs	r2, r1
 80054f8:	492a      	ldr	r1, [pc, #168]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	610b      	str	r3, [r1, #16]
 80054fe:	e027      	b.n	8005550 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d112      	bne.n	800552c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005506:	4b27      	ldr	r3, [pc, #156]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800550e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	6892      	ldr	r2, [r2, #8]
 8005516:	0211      	lsls	r1, r2, #8
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	6912      	ldr	r2, [r2, #16]
 800551c:	0852      	lsrs	r2, r2, #1
 800551e:	3a01      	subs	r2, #1
 8005520:	0552      	lsls	r2, r2, #21
 8005522:	430a      	orrs	r2, r1
 8005524:	491f      	ldr	r1, [pc, #124]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005526:	4313      	orrs	r3, r2
 8005528:	610b      	str	r3, [r1, #16]
 800552a:	e011      	b.n	8005550 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800552c:	4b1d      	ldr	r3, [pc, #116]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005534:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	6892      	ldr	r2, [r2, #8]
 800553c:	0211      	lsls	r1, r2, #8
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	6952      	ldr	r2, [r2, #20]
 8005542:	0852      	lsrs	r2, r2, #1
 8005544:	3a01      	subs	r2, #1
 8005546:	0652      	lsls	r2, r2, #25
 8005548:	430a      	orrs	r2, r1
 800554a:	4916      	ldr	r1, [pc, #88]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800554c:	4313      	orrs	r3, r2
 800554e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005550:	4b14      	ldr	r3, [pc, #80]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a13      	ldr	r2, [pc, #76]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005556:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800555a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555c:	f7fe f93a 	bl	80037d4 <HAL_GetTick>
 8005560:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005562:	e009      	b.n	8005578 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005564:	f7fe f936 	bl	80037d4 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d902      	bls.n	8005578 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	73fb      	strb	r3, [r7, #15]
          break;
 8005576:	e005      	b.n	8005584 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005578:	4b0a      	ldr	r3, [pc, #40]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d0ef      	beq.n	8005564 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005584:	7bfb      	ldrb	r3, [r7, #15]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d106      	bne.n	8005598 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800558a:	4b06      	ldr	r3, [pc, #24]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800558c:	691a      	ldr	r2, [r3, #16]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	4904      	ldr	r1, [pc, #16]	@ (80055a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005594:	4313      	orrs	r3, r2
 8005596:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005598:	7bfb      	ldrb	r3, [r7, #15]
}
 800559a:	4618      	mov	r0, r3
 800559c:	3710      	adds	r7, #16
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	40021000 	.word	0x40021000

080055a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80055b6:	4b6a      	ldr	r3, [pc, #424]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	f003 0303 	and.w	r3, r3, #3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d018      	beq.n	80055f4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80055c2:	4b67      	ldr	r3, [pc, #412]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	f003 0203 	and.w	r2, r3, #3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d10d      	bne.n	80055ee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
       ||
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d009      	beq.n	80055ee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80055da:	4b61      	ldr	r3, [pc, #388]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	091b      	lsrs	r3, r3, #4
 80055e0:	f003 0307 	and.w	r3, r3, #7
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	685b      	ldr	r3, [r3, #4]
       ||
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d047      	beq.n	800567e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	73fb      	strb	r3, [r7, #15]
 80055f2:	e044      	b.n	800567e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2b03      	cmp	r3, #3
 80055fa:	d018      	beq.n	800562e <RCCEx_PLLSAI2_Config+0x86>
 80055fc:	2b03      	cmp	r3, #3
 80055fe:	d825      	bhi.n	800564c <RCCEx_PLLSAI2_Config+0xa4>
 8005600:	2b01      	cmp	r3, #1
 8005602:	d002      	beq.n	800560a <RCCEx_PLLSAI2_Config+0x62>
 8005604:	2b02      	cmp	r3, #2
 8005606:	d009      	beq.n	800561c <RCCEx_PLLSAI2_Config+0x74>
 8005608:	e020      	b.n	800564c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800560a:	4b55      	ldr	r3, [pc, #340]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d11d      	bne.n	8005652 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800561a:	e01a      	b.n	8005652 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800561c:	4b50      	ldr	r3, [pc, #320]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005624:	2b00      	cmp	r3, #0
 8005626:	d116      	bne.n	8005656 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800562c:	e013      	b.n	8005656 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800562e:	4b4c      	ldr	r3, [pc, #304]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d10f      	bne.n	800565a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800563a:	4b49      	ldr	r3, [pc, #292]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d109      	bne.n	800565a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800564a:	e006      	b.n	800565a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	73fb      	strb	r3, [r7, #15]
      break;
 8005650:	e004      	b.n	800565c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005652:	bf00      	nop
 8005654:	e002      	b.n	800565c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005656:	bf00      	nop
 8005658:	e000      	b.n	800565c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800565a:	bf00      	nop
    }

    if(status == HAL_OK)
 800565c:	7bfb      	ldrb	r3, [r7, #15]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d10d      	bne.n	800567e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005662:	4b3f      	ldr	r3, [pc, #252]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6819      	ldr	r1, [r3, #0]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	3b01      	subs	r3, #1
 8005674:	011b      	lsls	r3, r3, #4
 8005676:	430b      	orrs	r3, r1
 8005678:	4939      	ldr	r1, [pc, #228]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800567a:	4313      	orrs	r3, r2
 800567c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800567e:	7bfb      	ldrb	r3, [r7, #15]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d167      	bne.n	8005754 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005684:	4b36      	ldr	r3, [pc, #216]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a35      	ldr	r2, [pc, #212]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800568a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800568e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005690:	f7fe f8a0 	bl	80037d4 <HAL_GetTick>
 8005694:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005696:	e009      	b.n	80056ac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005698:	f7fe f89c 	bl	80037d4 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d902      	bls.n	80056ac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	73fb      	strb	r3, [r7, #15]
        break;
 80056aa:	e005      	b.n	80056b8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80056ac:	4b2c      	ldr	r3, [pc, #176]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1ef      	bne.n	8005698 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80056b8:	7bfb      	ldrb	r3, [r7, #15]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d14a      	bne.n	8005754 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d111      	bne.n	80056e8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80056c4:	4b26      	ldr	r3, [pc, #152]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056c6:	695b      	ldr	r3, [r3, #20]
 80056c8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80056cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	6892      	ldr	r2, [r2, #8]
 80056d4:	0211      	lsls	r1, r2, #8
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	68d2      	ldr	r2, [r2, #12]
 80056da:	0912      	lsrs	r2, r2, #4
 80056dc:	0452      	lsls	r2, r2, #17
 80056de:	430a      	orrs	r2, r1
 80056e0:	491f      	ldr	r1, [pc, #124]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	614b      	str	r3, [r1, #20]
 80056e6:	e011      	b.n	800570c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80056e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80056f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6892      	ldr	r2, [r2, #8]
 80056f8:	0211      	lsls	r1, r2, #8
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	6912      	ldr	r2, [r2, #16]
 80056fe:	0852      	lsrs	r2, r2, #1
 8005700:	3a01      	subs	r2, #1
 8005702:	0652      	lsls	r2, r2, #25
 8005704:	430a      	orrs	r2, r1
 8005706:	4916      	ldr	r1, [pc, #88]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005708:	4313      	orrs	r3, r2
 800570a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800570c:	4b14      	ldr	r3, [pc, #80]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a13      	ldr	r2, [pc, #76]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005712:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005716:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005718:	f7fe f85c 	bl	80037d4 <HAL_GetTick>
 800571c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800571e:	e009      	b.n	8005734 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005720:	f7fe f858 	bl	80037d4 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	2b02      	cmp	r3, #2
 800572c:	d902      	bls.n	8005734 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	73fb      	strb	r3, [r7, #15]
          break;
 8005732:	e005      	b.n	8005740 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005734:	4b0a      	ldr	r3, [pc, #40]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d0ef      	beq.n	8005720 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005740:	7bfb      	ldrb	r3, [r7, #15]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d106      	bne.n	8005754 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005746:	4b06      	ldr	r3, [pc, #24]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005748:	695a      	ldr	r2, [r3, #20]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	4904      	ldr	r1, [pc, #16]	@ (8005760 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005750:	4313      	orrs	r3, r2
 8005752:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005754:	7bfb      	ldrb	r3, [r7, #15]
}
 8005756:	4618      	mov	r0, r3
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	40021000 	.word	0x40021000

08005764 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e095      	b.n	80058a2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577a:	2b00      	cmp	r3, #0
 800577c:	d108      	bne.n	8005790 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005786:	d009      	beq.n	800579c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	61da      	str	r2, [r3, #28]
 800578e:	e005      	b.n	800579c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7fd fa12 	bl	8002be0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2202      	movs	r2, #2
 80057c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057dc:	d902      	bls.n	80057e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80057de:	2300      	movs	r3, #0
 80057e0:	60fb      	str	r3, [r7, #12]
 80057e2:	e002      	b.n	80057ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80057e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80057f2:	d007      	beq.n	8005804 <HAL_SPI_Init+0xa0>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057fc:	d002      	beq.n	8005804 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005814:	431a      	orrs	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	431a      	orrs	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	695b      	ldr	r3, [r3, #20]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	431a      	orrs	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	699b      	ldr	r3, [r3, #24]
 800582e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005832:	431a      	orrs	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	69db      	ldr	r3, [r3, #28]
 8005838:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800583c:	431a      	orrs	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005846:	ea42 0103 	orr.w	r1, r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800584e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	0c1b      	lsrs	r3, r3, #16
 8005860:	f003 0204 	and.w	r2, r3, #4
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005868:	f003 0310 	and.w	r3, r3, #16
 800586c:	431a      	orrs	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005872:	f003 0308 	and.w	r3, r3, #8
 8005876:	431a      	orrs	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005880:	ea42 0103 	orr.w	r1, r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}

080058aa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b088      	sub	sp, #32
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	60f8      	str	r0, [r7, #12]
 80058b2:	60b9      	str	r1, [r7, #8]
 80058b4:	603b      	str	r3, [r7, #0]
 80058b6:	4613      	mov	r3, r2
 80058b8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058ba:	f7fd ff8b 	bl	80037d4 <HAL_GetTick>
 80058be:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80058c0:	88fb      	ldrh	r3, [r7, #6]
 80058c2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d001      	beq.n	80058d4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80058d0:	2302      	movs	r3, #2
 80058d2:	e15c      	b.n	8005b8e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d002      	beq.n	80058e0 <HAL_SPI_Transmit+0x36>
 80058da:	88fb      	ldrh	r3, [r7, #6]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d101      	bne.n	80058e4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e154      	b.n	8005b8e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d101      	bne.n	80058f2 <HAL_SPI_Transmit+0x48>
 80058ee:	2302      	movs	r3, #2
 80058f0:	e14d      	b.n	8005b8e <HAL_SPI_Transmit+0x2e4>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2203      	movs	r2, #3
 80058fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	68ba      	ldr	r2, [r7, #8]
 800590c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	88fa      	ldrh	r2, [r7, #6]
 8005912:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	88fa      	ldrh	r2, [r7, #6]
 8005918:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005944:	d10f      	bne.n	8005966 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005954:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005964:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005970:	2b40      	cmp	r3, #64	@ 0x40
 8005972:	d007      	beq.n	8005984 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005982:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800598c:	d952      	bls.n	8005a34 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d002      	beq.n	800599c <HAL_SPI_Transmit+0xf2>
 8005996:	8b7b      	ldrh	r3, [r7, #26]
 8005998:	2b01      	cmp	r3, #1
 800599a:	d145      	bne.n	8005a28 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a0:	881a      	ldrh	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ac:	1c9a      	adds	r2, r3, #2
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	3b01      	subs	r3, #1
 80059ba:	b29a      	uxth	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80059c0:	e032      	b.n	8005a28 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d112      	bne.n	80059f6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d4:	881a      	ldrh	r2, [r3, #0]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e0:	1c9a      	adds	r2, r3, #2
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	3b01      	subs	r3, #1
 80059ee:	b29a      	uxth	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059f4:	e018      	b.n	8005a28 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059f6:	f7fd feed 	bl	80037d4 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d803      	bhi.n	8005a0e <HAL_SPI_Transmit+0x164>
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a0c:	d102      	bne.n	8005a14 <HAL_SPI_Transmit+0x16a>
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d109      	bne.n	8005a28 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e0b2      	b.n	8005b8e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1c7      	bne.n	80059c2 <HAL_SPI_Transmit+0x118>
 8005a32:	e083      	b.n	8005b3c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d002      	beq.n	8005a42 <HAL_SPI_Transmit+0x198>
 8005a3c:	8b7b      	ldrh	r3, [r7, #26]
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d177      	bne.n	8005b32 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d912      	bls.n	8005a72 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a50:	881a      	ldrh	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5c:	1c9a      	adds	r2, r3, #2
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	3b02      	subs	r3, #2
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a70:	e05f      	b.n	8005b32 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	330c      	adds	r3, #12
 8005a7c:	7812      	ldrb	r2, [r2, #0]
 8005a7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a84:	1c5a      	adds	r2, r3, #1
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	3b01      	subs	r3, #1
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005a98:	e04b      	b.n	8005b32 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f003 0302 	and.w	r3, r3, #2
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d12b      	bne.n	8005b00 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d912      	bls.n	8005ad8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab6:	881a      	ldrh	r2, [r3, #0]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac2:	1c9a      	adds	r2, r3, #2
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	3b02      	subs	r3, #2
 8005ad0:	b29a      	uxth	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ad6:	e02c      	b.n	8005b32 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	330c      	adds	r3, #12
 8005ae2:	7812      	ldrb	r2, [r2, #0]
 8005ae4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aea:	1c5a      	adds	r2, r3, #1
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	3b01      	subs	r3, #1
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005afe:	e018      	b.n	8005b32 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b00:	f7fd fe68 	bl	80037d4 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d803      	bhi.n	8005b18 <HAL_SPI_Transmit+0x26e>
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b16:	d102      	bne.n	8005b1e <HAL_SPI_Transmit+0x274>
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d109      	bne.n	8005b32 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e02d      	b.n	8005b8e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1ae      	bne.n	8005a9a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b3c:	69fa      	ldr	r2, [r7, #28]
 8005b3e:	6839      	ldr	r1, [r7, #0]
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f000 f947 	bl	8005dd4 <SPI_EndRxTxTransaction>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d002      	beq.n	8005b52 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2220      	movs	r2, #32
 8005b50:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d10a      	bne.n	8005b70 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	617b      	str	r3, [r7, #20]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	617b      	str	r3, [r7, #20]
 8005b6e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d001      	beq.n	8005b8c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e000      	b.n	8005b8e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
  }
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3720      	adds	r7, #32
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b088      	sub	sp, #32
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	603b      	str	r3, [r7, #0]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ba8:	f7fd fe14 	bl	80037d4 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb0:	1a9b      	subs	r3, r3, r2
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005bb8:	f7fd fe0c 	bl	80037d4 <HAL_GetTick>
 8005bbc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bbe:	4b39      	ldr	r3, [pc, #228]	@ (8005ca4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	015b      	lsls	r3, r3, #5
 8005bc4:	0d1b      	lsrs	r3, r3, #20
 8005bc6:	69fa      	ldr	r2, [r7, #28]
 8005bc8:	fb02 f303 	mul.w	r3, r2, r3
 8005bcc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bce:	e054      	b.n	8005c7a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005bd6:	d050      	beq.n	8005c7a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005bd8:	f7fd fdfc 	bl	80037d4 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	69fa      	ldr	r2, [r7, #28]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d902      	bls.n	8005bee <SPI_WaitFlagStateUntilTimeout+0x56>
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d13d      	bne.n	8005c6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005bfc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c06:	d111      	bne.n	8005c2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c10:	d004      	beq.n	8005c1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c1a:	d107      	bne.n	8005c2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c34:	d10f      	bne.n	8005c56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c44:	601a      	str	r2, [r3, #0]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e017      	b.n	8005c9a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d101      	bne.n	8005c74 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	3b01      	subs	r3, #1
 8005c78:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	689a      	ldr	r2, [r3, #8]
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	4013      	ands	r3, r2
 8005c84:	68ba      	ldr	r2, [r7, #8]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	bf0c      	ite	eq
 8005c8a:	2301      	moveq	r3, #1
 8005c8c:	2300      	movne	r3, #0
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	461a      	mov	r2, r3
 8005c92:	79fb      	ldrb	r3, [r7, #7]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d19b      	bne.n	8005bd0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3720      	adds	r7, #32
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	2000004c 	.word	0x2000004c

08005ca8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08a      	sub	sp, #40	@ 0x28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005cba:	f7fd fd8b 	bl	80037d4 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc2:	1a9b      	subs	r3, r3, r2
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005cca:	f7fd fd83 	bl	80037d4 <HAL_GetTick>
 8005cce:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	330c      	adds	r3, #12
 8005cd6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005cd8:	4b3d      	ldr	r3, [pc, #244]	@ (8005dd0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4413      	add	r3, r2
 8005ce2:	00da      	lsls	r2, r3, #3
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	0d1b      	lsrs	r3, r3, #20
 8005ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cea:	fb02 f303 	mul.w	r3, r2, r3
 8005cee:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005cf0:	e060      	b.n	8005db4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005cf8:	d107      	bne.n	8005d0a <SPI_WaitFifoStateUntilTimeout+0x62>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d104      	bne.n	8005d0a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005d08:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d10:	d050      	beq.n	8005db4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d12:	f7fd fd5f 	bl	80037d4 <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	6a3b      	ldr	r3, [r7, #32]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d902      	bls.n	8005d28 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d13d      	bne.n	8005da4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d36:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d40:	d111      	bne.n	8005d66 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d4a:	d004      	beq.n	8005d56 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d54:	d107      	bne.n	8005d66 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d64:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d6e:	d10f      	bne.n	8005d90 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d8e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	e010      	b.n	8005dc6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d101      	bne.n	8005dae <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005daa:	2300      	movs	r3, #0
 8005dac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	3b01      	subs	r3, #1
 8005db2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	689a      	ldr	r2, [r3, #8]
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d196      	bne.n	8005cf2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3728      	adds	r7, #40	@ 0x28
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	2000004c 	.word	0x2000004c

08005dd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af02      	add	r7, sp, #8
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f7ff ff5b 	bl	8005ca8 <SPI_WaitFifoStateUntilTimeout>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d007      	beq.n	8005e08 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dfc:	f043 0220 	orr.w	r2, r3, #32
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e027      	b.n	8005e58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	9300      	str	r3, [sp, #0]
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	2180      	movs	r1, #128	@ 0x80
 8005e12:	68f8      	ldr	r0, [r7, #12]
 8005e14:	f7ff fec0 	bl	8005b98 <SPI_WaitFlagStateUntilTimeout>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d007      	beq.n	8005e2e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e22:	f043 0220 	orr.w	r2, r3, #32
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e014      	b.n	8005e58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	9300      	str	r3, [sp, #0]
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f7ff ff34 	bl	8005ca8 <SPI_WaitFifoStateUntilTimeout>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d007      	beq.n	8005e56 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e4a:	f043 0220 	orr.w	r2, r3, #32
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e000      	b.n	8005e58 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005e56:	2300      	movs	r3, #0
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e049      	b.n	8005f06 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d106      	bne.n	8005e8c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f7fc feec 	bl	8002c64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	3304      	adds	r3, #4
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	4610      	mov	r0, r2
 8005ea0:	f000 fa50 	bl	8006344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3708      	adds	r7, #8
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
	...

08005f10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d109      	bne.n	8005f34 <HAL_TIM_PWM_Start+0x24>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	bf14      	ite	ne
 8005f2c:	2301      	movne	r3, #1
 8005f2e:	2300      	moveq	r3, #0
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	e03c      	b.n	8005fae <HAL_TIM_PWM_Start+0x9e>
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	2b04      	cmp	r3, #4
 8005f38:	d109      	bne.n	8005f4e <HAL_TIM_PWM_Start+0x3e>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	bf14      	ite	ne
 8005f46:	2301      	movne	r3, #1
 8005f48:	2300      	moveq	r3, #0
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	e02f      	b.n	8005fae <HAL_TIM_PWM_Start+0x9e>
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b08      	cmp	r3, #8
 8005f52:	d109      	bne.n	8005f68 <HAL_TIM_PWM_Start+0x58>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	bf14      	ite	ne
 8005f60:	2301      	movne	r3, #1
 8005f62:	2300      	moveq	r3, #0
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	e022      	b.n	8005fae <HAL_TIM_PWM_Start+0x9e>
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	2b0c      	cmp	r3, #12
 8005f6c:	d109      	bne.n	8005f82 <HAL_TIM_PWM_Start+0x72>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	bf14      	ite	ne
 8005f7a:	2301      	movne	r3, #1
 8005f7c:	2300      	moveq	r3, #0
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	e015      	b.n	8005fae <HAL_TIM_PWM_Start+0x9e>
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	2b10      	cmp	r3, #16
 8005f86:	d109      	bne.n	8005f9c <HAL_TIM_PWM_Start+0x8c>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	bf14      	ite	ne
 8005f94:	2301      	movne	r3, #1
 8005f96:	2300      	moveq	r3, #0
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	e008      	b.n	8005fae <HAL_TIM_PWM_Start+0x9e>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	bf14      	ite	ne
 8005fa8:	2301      	movne	r3, #1
 8005faa:	2300      	moveq	r3, #0
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d001      	beq.n	8005fb6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e09c      	b.n	80060f0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d104      	bne.n	8005fc6 <HAL_TIM_PWM_Start+0xb6>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2202      	movs	r2, #2
 8005fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fc4:	e023      	b.n	800600e <HAL_TIM_PWM_Start+0xfe>
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	2b04      	cmp	r3, #4
 8005fca:	d104      	bne.n	8005fd6 <HAL_TIM_PWM_Start+0xc6>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2202      	movs	r2, #2
 8005fd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fd4:	e01b      	b.n	800600e <HAL_TIM_PWM_Start+0xfe>
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	2b08      	cmp	r3, #8
 8005fda:	d104      	bne.n	8005fe6 <HAL_TIM_PWM_Start+0xd6>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2202      	movs	r2, #2
 8005fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fe4:	e013      	b.n	800600e <HAL_TIM_PWM_Start+0xfe>
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	2b0c      	cmp	r3, #12
 8005fea:	d104      	bne.n	8005ff6 <HAL_TIM_PWM_Start+0xe6>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2202      	movs	r2, #2
 8005ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ff4:	e00b      	b.n	800600e <HAL_TIM_PWM_Start+0xfe>
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	2b10      	cmp	r3, #16
 8005ffa:	d104      	bne.n	8006006 <HAL_TIM_PWM_Start+0xf6>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2202      	movs	r2, #2
 8006000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006004:	e003      	b.n	800600e <HAL_TIM_PWM_Start+0xfe>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2202      	movs	r2, #2
 800600a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2201      	movs	r2, #1
 8006014:	6839      	ldr	r1, [r7, #0]
 8006016:	4618      	mov	r0, r3
 8006018:	f000 fd10 	bl	8006a3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a35      	ldr	r2, [pc, #212]	@ (80060f8 <HAL_TIM_PWM_Start+0x1e8>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d013      	beq.n	800604e <HAL_TIM_PWM_Start+0x13e>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a34      	ldr	r2, [pc, #208]	@ (80060fc <HAL_TIM_PWM_Start+0x1ec>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00e      	beq.n	800604e <HAL_TIM_PWM_Start+0x13e>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a32      	ldr	r2, [pc, #200]	@ (8006100 <HAL_TIM_PWM_Start+0x1f0>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d009      	beq.n	800604e <HAL_TIM_PWM_Start+0x13e>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a31      	ldr	r2, [pc, #196]	@ (8006104 <HAL_TIM_PWM_Start+0x1f4>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d004      	beq.n	800604e <HAL_TIM_PWM_Start+0x13e>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a2f      	ldr	r2, [pc, #188]	@ (8006108 <HAL_TIM_PWM_Start+0x1f8>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d101      	bne.n	8006052 <HAL_TIM_PWM_Start+0x142>
 800604e:	2301      	movs	r3, #1
 8006050:	e000      	b.n	8006054 <HAL_TIM_PWM_Start+0x144>
 8006052:	2300      	movs	r3, #0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d007      	beq.n	8006068 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006066:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a22      	ldr	r2, [pc, #136]	@ (80060f8 <HAL_TIM_PWM_Start+0x1e8>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d01d      	beq.n	80060ae <HAL_TIM_PWM_Start+0x19e>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800607a:	d018      	beq.n	80060ae <HAL_TIM_PWM_Start+0x19e>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a22      	ldr	r2, [pc, #136]	@ (800610c <HAL_TIM_PWM_Start+0x1fc>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d013      	beq.n	80060ae <HAL_TIM_PWM_Start+0x19e>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a21      	ldr	r2, [pc, #132]	@ (8006110 <HAL_TIM_PWM_Start+0x200>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d00e      	beq.n	80060ae <HAL_TIM_PWM_Start+0x19e>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1f      	ldr	r2, [pc, #124]	@ (8006114 <HAL_TIM_PWM_Start+0x204>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d009      	beq.n	80060ae <HAL_TIM_PWM_Start+0x19e>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a17      	ldr	r2, [pc, #92]	@ (80060fc <HAL_TIM_PWM_Start+0x1ec>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d004      	beq.n	80060ae <HAL_TIM_PWM_Start+0x19e>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a15      	ldr	r2, [pc, #84]	@ (8006100 <HAL_TIM_PWM_Start+0x1f0>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d115      	bne.n	80060da <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	689a      	ldr	r2, [r3, #8]
 80060b4:	4b18      	ldr	r3, [pc, #96]	@ (8006118 <HAL_TIM_PWM_Start+0x208>)
 80060b6:	4013      	ands	r3, r2
 80060b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2b06      	cmp	r3, #6
 80060be:	d015      	beq.n	80060ec <HAL_TIM_PWM_Start+0x1dc>
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060c6:	d011      	beq.n	80060ec <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0201 	orr.w	r2, r2, #1
 80060d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d8:	e008      	b.n	80060ec <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f042 0201 	orr.w	r2, r2, #1
 80060e8:	601a      	str	r2, [r3, #0]
 80060ea:	e000      	b.n	80060ee <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3710      	adds	r7, #16
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	40012c00 	.word	0x40012c00
 80060fc:	40013400 	.word	0x40013400
 8006100:	40014000 	.word	0x40014000
 8006104:	40014400 	.word	0x40014400
 8006108:	40014800 	.word	0x40014800
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40000c00 	.word	0x40000c00
 8006118:	00010007 	.word	0x00010007

0800611c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b086      	sub	sp, #24
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006128:	2300      	movs	r3, #0
 800612a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006132:	2b01      	cmp	r3, #1
 8006134:	d101      	bne.n	800613a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006136:	2302      	movs	r3, #2
 8006138:	e0ff      	b.n	800633a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2b14      	cmp	r3, #20
 8006146:	f200 80f0 	bhi.w	800632a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800614a:	a201      	add	r2, pc, #4	@ (adr r2, 8006150 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800614c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006150:	080061a5 	.word	0x080061a5
 8006154:	0800632b 	.word	0x0800632b
 8006158:	0800632b 	.word	0x0800632b
 800615c:	0800632b 	.word	0x0800632b
 8006160:	080061e5 	.word	0x080061e5
 8006164:	0800632b 	.word	0x0800632b
 8006168:	0800632b 	.word	0x0800632b
 800616c:	0800632b 	.word	0x0800632b
 8006170:	08006227 	.word	0x08006227
 8006174:	0800632b 	.word	0x0800632b
 8006178:	0800632b 	.word	0x0800632b
 800617c:	0800632b 	.word	0x0800632b
 8006180:	08006267 	.word	0x08006267
 8006184:	0800632b 	.word	0x0800632b
 8006188:	0800632b 	.word	0x0800632b
 800618c:	0800632b 	.word	0x0800632b
 8006190:	080062a9 	.word	0x080062a9
 8006194:	0800632b 	.word	0x0800632b
 8006198:	0800632b 	.word	0x0800632b
 800619c:	0800632b 	.word	0x0800632b
 80061a0:	080062e9 	.word	0x080062e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68b9      	ldr	r1, [r7, #8]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 f970 	bl	8006490 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	699a      	ldr	r2, [r3, #24]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f042 0208 	orr.w	r2, r2, #8
 80061be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	699a      	ldr	r2, [r3, #24]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f022 0204 	bic.w	r2, r2, #4
 80061ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6999      	ldr	r1, [r3, #24]
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	691a      	ldr	r2, [r3, #16]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	430a      	orrs	r2, r1
 80061e0:	619a      	str	r2, [r3, #24]
      break;
 80061e2:	e0a5      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68b9      	ldr	r1, [r7, #8]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f000 f9e0 	bl	80065b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	699a      	ldr	r2, [r3, #24]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	699a      	ldr	r2, [r3, #24]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800620e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6999      	ldr	r1, [r3, #24]
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	021a      	lsls	r2, r3, #8
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	430a      	orrs	r2, r1
 8006222:	619a      	str	r2, [r3, #24]
      break;
 8006224:	e084      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68b9      	ldr	r1, [r7, #8]
 800622c:	4618      	mov	r0, r3
 800622e:	f000 fa49 	bl	80066c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	69da      	ldr	r2, [r3, #28]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f042 0208 	orr.w	r2, r2, #8
 8006240:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69da      	ldr	r2, [r3, #28]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f022 0204 	bic.w	r2, r2, #4
 8006250:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	69d9      	ldr	r1, [r3, #28]
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	691a      	ldr	r2, [r3, #16]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	430a      	orrs	r2, r1
 8006262:	61da      	str	r2, [r3, #28]
      break;
 8006264:	e064      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68b9      	ldr	r1, [r7, #8]
 800626c:	4618      	mov	r0, r3
 800626e:	f000 fab1 	bl	80067d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	69da      	ldr	r2, [r3, #28]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006280:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	69da      	ldr	r2, [r3, #28]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006290:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69d9      	ldr	r1, [r3, #28]
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	021a      	lsls	r2, r3, #8
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	430a      	orrs	r2, r1
 80062a4:	61da      	str	r2, [r3, #28]
      break;
 80062a6:	e043      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68b9      	ldr	r1, [r7, #8]
 80062ae:	4618      	mov	r0, r3
 80062b0:	f000 fafa 	bl	80068a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f042 0208 	orr.w	r2, r2, #8
 80062c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f022 0204 	bic.w	r2, r2, #4
 80062d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	691a      	ldr	r2, [r3, #16]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80062e6:	e023      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68b9      	ldr	r1, [r7, #8]
 80062ee:	4618      	mov	r0, r3
 80062f0:	f000 fb3e 	bl	8006970 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006302:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006312:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	021a      	lsls	r2, r3, #8
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	430a      	orrs	r2, r1
 8006326:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006328:	e002      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	75fb      	strb	r3, [r7, #23]
      break;
 800632e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006338:	7dfb      	ldrb	r3, [r7, #23]
}
 800633a:	4618      	mov	r0, r3
 800633c:	3718      	adds	r7, #24
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop

08006344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006344:	b480      	push	{r7}
 8006346:	b085      	sub	sp, #20
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a46      	ldr	r2, [pc, #280]	@ (8006470 <TIM_Base_SetConfig+0x12c>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d013      	beq.n	8006384 <TIM_Base_SetConfig+0x40>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006362:	d00f      	beq.n	8006384 <TIM_Base_SetConfig+0x40>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a43      	ldr	r2, [pc, #268]	@ (8006474 <TIM_Base_SetConfig+0x130>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d00b      	beq.n	8006384 <TIM_Base_SetConfig+0x40>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4a42      	ldr	r2, [pc, #264]	@ (8006478 <TIM_Base_SetConfig+0x134>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d007      	beq.n	8006384 <TIM_Base_SetConfig+0x40>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4a41      	ldr	r2, [pc, #260]	@ (800647c <TIM_Base_SetConfig+0x138>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d003      	beq.n	8006384 <TIM_Base_SetConfig+0x40>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a40      	ldr	r2, [pc, #256]	@ (8006480 <TIM_Base_SetConfig+0x13c>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d108      	bne.n	8006396 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800638a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	4313      	orrs	r3, r2
 8006394:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a35      	ldr	r2, [pc, #212]	@ (8006470 <TIM_Base_SetConfig+0x12c>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d01f      	beq.n	80063de <TIM_Base_SetConfig+0x9a>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063a4:	d01b      	beq.n	80063de <TIM_Base_SetConfig+0x9a>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a32      	ldr	r2, [pc, #200]	@ (8006474 <TIM_Base_SetConfig+0x130>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d017      	beq.n	80063de <TIM_Base_SetConfig+0x9a>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a31      	ldr	r2, [pc, #196]	@ (8006478 <TIM_Base_SetConfig+0x134>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d013      	beq.n	80063de <TIM_Base_SetConfig+0x9a>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a30      	ldr	r2, [pc, #192]	@ (800647c <TIM_Base_SetConfig+0x138>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d00f      	beq.n	80063de <TIM_Base_SetConfig+0x9a>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a2f      	ldr	r2, [pc, #188]	@ (8006480 <TIM_Base_SetConfig+0x13c>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d00b      	beq.n	80063de <TIM_Base_SetConfig+0x9a>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a2e      	ldr	r2, [pc, #184]	@ (8006484 <TIM_Base_SetConfig+0x140>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d007      	beq.n	80063de <TIM_Base_SetConfig+0x9a>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006488 <TIM_Base_SetConfig+0x144>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d003      	beq.n	80063de <TIM_Base_SetConfig+0x9a>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a2c      	ldr	r2, [pc, #176]	@ (800648c <TIM_Base_SetConfig+0x148>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d108      	bne.n	80063f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	689a      	ldr	r2, [r3, #8]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a16      	ldr	r2, [pc, #88]	@ (8006470 <TIM_Base_SetConfig+0x12c>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d00f      	beq.n	800643c <TIM_Base_SetConfig+0xf8>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a18      	ldr	r2, [pc, #96]	@ (8006480 <TIM_Base_SetConfig+0x13c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d00b      	beq.n	800643c <TIM_Base_SetConfig+0xf8>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a17      	ldr	r2, [pc, #92]	@ (8006484 <TIM_Base_SetConfig+0x140>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d007      	beq.n	800643c <TIM_Base_SetConfig+0xf8>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a16      	ldr	r2, [pc, #88]	@ (8006488 <TIM_Base_SetConfig+0x144>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d003      	beq.n	800643c <TIM_Base_SetConfig+0xf8>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a15      	ldr	r2, [pc, #84]	@ (800648c <TIM_Base_SetConfig+0x148>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d103      	bne.n	8006444 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	691a      	ldr	r2, [r3, #16]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	f003 0301 	and.w	r3, r3, #1
 8006452:	2b01      	cmp	r3, #1
 8006454:	d105      	bne.n	8006462 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	f023 0201 	bic.w	r2, r3, #1
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	611a      	str	r2, [r3, #16]
  }
}
 8006462:	bf00      	nop
 8006464:	3714      	adds	r7, #20
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	40012c00 	.word	0x40012c00
 8006474:	40000400 	.word	0x40000400
 8006478:	40000800 	.word	0x40000800
 800647c:	40000c00 	.word	0x40000c00
 8006480:	40013400 	.word	0x40013400
 8006484:	40014000 	.word	0x40014000
 8006488:	40014400 	.word	0x40014400
 800648c:	40014800 	.word	0x40014800

08006490 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006490:	b480      	push	{r7}
 8006492:	b087      	sub	sp, #28
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6a1b      	ldr	r3, [r3, #32]
 80064a4:	f023 0201 	bic.w	r2, r3, #1
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	699b      	ldr	r3, [r3, #24]
 80064b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f023 0303 	bic.w	r3, r3, #3
 80064ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	f023 0302 	bic.w	r3, r3, #2
 80064dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	4a2c      	ldr	r2, [pc, #176]	@ (800659c <TIM_OC1_SetConfig+0x10c>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d00f      	beq.n	8006510 <TIM_OC1_SetConfig+0x80>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a2b      	ldr	r2, [pc, #172]	@ (80065a0 <TIM_OC1_SetConfig+0x110>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d00b      	beq.n	8006510 <TIM_OC1_SetConfig+0x80>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a2a      	ldr	r2, [pc, #168]	@ (80065a4 <TIM_OC1_SetConfig+0x114>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d007      	beq.n	8006510 <TIM_OC1_SetConfig+0x80>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a29      	ldr	r2, [pc, #164]	@ (80065a8 <TIM_OC1_SetConfig+0x118>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d003      	beq.n	8006510 <TIM_OC1_SetConfig+0x80>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a28      	ldr	r2, [pc, #160]	@ (80065ac <TIM_OC1_SetConfig+0x11c>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d10c      	bne.n	800652a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	f023 0308 	bic.w	r3, r3, #8
 8006516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	4313      	orrs	r3, r2
 8006520:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	f023 0304 	bic.w	r3, r3, #4
 8006528:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a1b      	ldr	r2, [pc, #108]	@ (800659c <TIM_OC1_SetConfig+0x10c>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d00f      	beq.n	8006552 <TIM_OC1_SetConfig+0xc2>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a1a      	ldr	r2, [pc, #104]	@ (80065a0 <TIM_OC1_SetConfig+0x110>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d00b      	beq.n	8006552 <TIM_OC1_SetConfig+0xc2>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a19      	ldr	r2, [pc, #100]	@ (80065a4 <TIM_OC1_SetConfig+0x114>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d007      	beq.n	8006552 <TIM_OC1_SetConfig+0xc2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a18      	ldr	r2, [pc, #96]	@ (80065a8 <TIM_OC1_SetConfig+0x118>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d003      	beq.n	8006552 <TIM_OC1_SetConfig+0xc2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a17      	ldr	r2, [pc, #92]	@ (80065ac <TIM_OC1_SetConfig+0x11c>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d111      	bne.n	8006576 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006558:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006560:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	695b      	ldr	r3, [r3, #20]
 8006566:	693a      	ldr	r2, [r7, #16]
 8006568:	4313      	orrs	r3, r2
 800656a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	699b      	ldr	r3, [r3, #24]
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	4313      	orrs	r3, r2
 8006574:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	693a      	ldr	r2, [r7, #16]
 800657a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	621a      	str	r2, [r3, #32]
}
 8006590:	bf00      	nop
 8006592:	371c      	adds	r7, #28
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr
 800659c:	40012c00 	.word	0x40012c00
 80065a0:	40013400 	.word	0x40013400
 80065a4:	40014000 	.word	0x40014000
 80065a8:	40014400 	.word	0x40014400
 80065ac:	40014800 	.word	0x40014800

080065b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b087      	sub	sp, #28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6a1b      	ldr	r3, [r3, #32]
 80065c4:	f023 0210 	bic.w	r2, r3, #16
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	699b      	ldr	r3, [r3, #24]
 80065d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	021b      	lsls	r3, r3, #8
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	f023 0320 	bic.w	r3, r3, #32
 80065fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	011b      	lsls	r3, r3, #4
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	4313      	orrs	r3, r2
 800660a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a28      	ldr	r2, [pc, #160]	@ (80066b0 <TIM_OC2_SetConfig+0x100>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d003      	beq.n	800661c <TIM_OC2_SetConfig+0x6c>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a27      	ldr	r2, [pc, #156]	@ (80066b4 <TIM_OC2_SetConfig+0x104>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d10d      	bne.n	8006638 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	011b      	lsls	r3, r3, #4
 800662a:	697a      	ldr	r2, [r7, #20]
 800662c:	4313      	orrs	r3, r2
 800662e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006636:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a1d      	ldr	r2, [pc, #116]	@ (80066b0 <TIM_OC2_SetConfig+0x100>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d00f      	beq.n	8006660 <TIM_OC2_SetConfig+0xb0>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a1c      	ldr	r2, [pc, #112]	@ (80066b4 <TIM_OC2_SetConfig+0x104>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d00b      	beq.n	8006660 <TIM_OC2_SetConfig+0xb0>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a1b      	ldr	r2, [pc, #108]	@ (80066b8 <TIM_OC2_SetConfig+0x108>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d007      	beq.n	8006660 <TIM_OC2_SetConfig+0xb0>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a1a      	ldr	r2, [pc, #104]	@ (80066bc <TIM_OC2_SetConfig+0x10c>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d003      	beq.n	8006660 <TIM_OC2_SetConfig+0xb0>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a19      	ldr	r2, [pc, #100]	@ (80066c0 <TIM_OC2_SetConfig+0x110>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d113      	bne.n	8006688 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006666:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800666e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	693a      	ldr	r2, [r7, #16]
 8006678:	4313      	orrs	r3, r2
 800667a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	699b      	ldr	r3, [r3, #24]
 8006680:	009b      	lsls	r3, r3, #2
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	4313      	orrs	r3, r2
 8006686:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	685a      	ldr	r2, [r3, #4]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	621a      	str	r2, [r3, #32]
}
 80066a2:	bf00      	nop
 80066a4:	371c      	adds	r7, #28
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	40012c00 	.word	0x40012c00
 80066b4:	40013400 	.word	0x40013400
 80066b8:	40014000 	.word	0x40014000
 80066bc:	40014400 	.word	0x40014400
 80066c0:	40014800 	.word	0x40014800

080066c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b087      	sub	sp, #28
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a1b      	ldr	r3, [r3, #32]
 80066d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a1b      	ldr	r3, [r3, #32]
 80066d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f023 0303 	bic.w	r3, r3, #3
 80066fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68fa      	ldr	r2, [r7, #12]
 8006706:	4313      	orrs	r3, r2
 8006708:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006710:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	021b      	lsls	r3, r3, #8
 8006718:	697a      	ldr	r2, [r7, #20]
 800671a:	4313      	orrs	r3, r2
 800671c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a27      	ldr	r2, [pc, #156]	@ (80067c0 <TIM_OC3_SetConfig+0xfc>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d003      	beq.n	800672e <TIM_OC3_SetConfig+0x6a>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a26      	ldr	r2, [pc, #152]	@ (80067c4 <TIM_OC3_SetConfig+0x100>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d10d      	bne.n	800674a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006734:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	021b      	lsls	r3, r3, #8
 800673c:	697a      	ldr	r2, [r7, #20]
 800673e:	4313      	orrs	r3, r2
 8006740:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006748:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a1c      	ldr	r2, [pc, #112]	@ (80067c0 <TIM_OC3_SetConfig+0xfc>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d00f      	beq.n	8006772 <TIM_OC3_SetConfig+0xae>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a1b      	ldr	r2, [pc, #108]	@ (80067c4 <TIM_OC3_SetConfig+0x100>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d00b      	beq.n	8006772 <TIM_OC3_SetConfig+0xae>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a1a      	ldr	r2, [pc, #104]	@ (80067c8 <TIM_OC3_SetConfig+0x104>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d007      	beq.n	8006772 <TIM_OC3_SetConfig+0xae>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a19      	ldr	r2, [pc, #100]	@ (80067cc <TIM_OC3_SetConfig+0x108>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d003      	beq.n	8006772 <TIM_OC3_SetConfig+0xae>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a18      	ldr	r2, [pc, #96]	@ (80067d0 <TIM_OC3_SetConfig+0x10c>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d113      	bne.n	800679a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006778:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006780:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	011b      	lsls	r3, r3, #4
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	4313      	orrs	r3, r2
 800678c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	011b      	lsls	r3, r3, #4
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	4313      	orrs	r3, r2
 8006798:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	693a      	ldr	r2, [r7, #16]
 800679e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685a      	ldr	r2, [r3, #4]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	697a      	ldr	r2, [r7, #20]
 80067b2:	621a      	str	r2, [r3, #32]
}
 80067b4:	bf00      	nop
 80067b6:	371c      	adds	r7, #28
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr
 80067c0:	40012c00 	.word	0x40012c00
 80067c4:	40013400 	.word	0x40013400
 80067c8:	40014000 	.word	0x40014000
 80067cc:	40014400 	.word	0x40014400
 80067d0:	40014800 	.word	0x40014800

080067d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b087      	sub	sp, #28
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6a1b      	ldr	r3, [r3, #32]
 80067e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a1b      	ldr	r3, [r3, #32]
 80067e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	69db      	ldr	r3, [r3, #28]
 80067fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006802:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800680e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	021b      	lsls	r3, r3, #8
 8006816:	68fa      	ldr	r2, [r7, #12]
 8006818:	4313      	orrs	r3, r2
 800681a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006822:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	031b      	lsls	r3, r3, #12
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	4313      	orrs	r3, r2
 800682e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a18      	ldr	r2, [pc, #96]	@ (8006894 <TIM_OC4_SetConfig+0xc0>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d00f      	beq.n	8006858 <TIM_OC4_SetConfig+0x84>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a17      	ldr	r2, [pc, #92]	@ (8006898 <TIM_OC4_SetConfig+0xc4>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d00b      	beq.n	8006858 <TIM_OC4_SetConfig+0x84>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a16      	ldr	r2, [pc, #88]	@ (800689c <TIM_OC4_SetConfig+0xc8>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d007      	beq.n	8006858 <TIM_OC4_SetConfig+0x84>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a15      	ldr	r2, [pc, #84]	@ (80068a0 <TIM_OC4_SetConfig+0xcc>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d003      	beq.n	8006858 <TIM_OC4_SetConfig+0x84>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a14      	ldr	r2, [pc, #80]	@ (80068a4 <TIM_OC4_SetConfig+0xd0>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d109      	bne.n	800686c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800685e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	695b      	ldr	r3, [r3, #20]
 8006864:	019b      	lsls	r3, r3, #6
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	4313      	orrs	r3, r2
 800686a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	697a      	ldr	r2, [r7, #20]
 8006870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	685a      	ldr	r2, [r3, #4]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	693a      	ldr	r2, [r7, #16]
 8006884:	621a      	str	r2, [r3, #32]
}
 8006886:	bf00      	nop
 8006888:	371c      	adds	r7, #28
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	40012c00 	.word	0x40012c00
 8006898:	40013400 	.word	0x40013400
 800689c:	40014000 	.word	0x40014000
 80068a0:	40014400 	.word	0x40014400
 80068a4:	40014800 	.word	0x40014800

080068a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b087      	sub	sp, #28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a1b      	ldr	r3, [r3, #32]
 80068b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a1b      	ldr	r3, [r3, #32]
 80068bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80068ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	041b      	lsls	r3, r3, #16
 80068f4:	693a      	ldr	r2, [r7, #16]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a17      	ldr	r2, [pc, #92]	@ (800695c <TIM_OC5_SetConfig+0xb4>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d00f      	beq.n	8006922 <TIM_OC5_SetConfig+0x7a>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a16      	ldr	r2, [pc, #88]	@ (8006960 <TIM_OC5_SetConfig+0xb8>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d00b      	beq.n	8006922 <TIM_OC5_SetConfig+0x7a>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a15      	ldr	r2, [pc, #84]	@ (8006964 <TIM_OC5_SetConfig+0xbc>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d007      	beq.n	8006922 <TIM_OC5_SetConfig+0x7a>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a14      	ldr	r2, [pc, #80]	@ (8006968 <TIM_OC5_SetConfig+0xc0>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d003      	beq.n	8006922 <TIM_OC5_SetConfig+0x7a>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a13      	ldr	r2, [pc, #76]	@ (800696c <TIM_OC5_SetConfig+0xc4>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d109      	bne.n	8006936 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006928:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	021b      	lsls	r3, r3, #8
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	4313      	orrs	r3, r2
 8006934:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	68fa      	ldr	r2, [r7, #12]
 8006940:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	685a      	ldr	r2, [r3, #4]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	693a      	ldr	r2, [r7, #16]
 800694e:	621a      	str	r2, [r3, #32]
}
 8006950:	bf00      	nop
 8006952:	371c      	adds	r7, #28
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	40012c00 	.word	0x40012c00
 8006960:	40013400 	.word	0x40013400
 8006964:	40014000 	.word	0x40014000
 8006968:	40014400 	.word	0x40014400
 800696c:	40014800 	.word	0x40014800

08006970 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006970:	b480      	push	{r7}
 8006972:	b087      	sub	sp, #28
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6a1b      	ldr	r3, [r3, #32]
 800697e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800699e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	021b      	lsls	r3, r3, #8
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80069b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	051b      	lsls	r3, r3, #20
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a18      	ldr	r2, [pc, #96]	@ (8006a28 <TIM_OC6_SetConfig+0xb8>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d00f      	beq.n	80069ec <TIM_OC6_SetConfig+0x7c>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a17      	ldr	r2, [pc, #92]	@ (8006a2c <TIM_OC6_SetConfig+0xbc>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d00b      	beq.n	80069ec <TIM_OC6_SetConfig+0x7c>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a16      	ldr	r2, [pc, #88]	@ (8006a30 <TIM_OC6_SetConfig+0xc0>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d007      	beq.n	80069ec <TIM_OC6_SetConfig+0x7c>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a15      	ldr	r2, [pc, #84]	@ (8006a34 <TIM_OC6_SetConfig+0xc4>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d003      	beq.n	80069ec <TIM_OC6_SetConfig+0x7c>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a14      	ldr	r2, [pc, #80]	@ (8006a38 <TIM_OC6_SetConfig+0xc8>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d109      	bne.n	8006a00 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80069f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	695b      	ldr	r3, [r3, #20]
 80069f8:	029b      	lsls	r3, r3, #10
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	68fa      	ldr	r2, [r7, #12]
 8006a0a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	685a      	ldr	r2, [r3, #4]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	621a      	str	r2, [r3, #32]
}
 8006a1a:	bf00      	nop
 8006a1c:	371c      	adds	r7, #28
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr
 8006a26:	bf00      	nop
 8006a28:	40012c00 	.word	0x40012c00
 8006a2c:	40013400 	.word	0x40013400
 8006a30:	40014000 	.word	0x40014000
 8006a34:	40014400 	.word	0x40014400
 8006a38:	40014800 	.word	0x40014800

08006a3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b087      	sub	sp, #28
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f003 031f 	and.w	r3, r3, #31
 8006a4e:	2201      	movs	r2, #1
 8006a50:	fa02 f303 	lsl.w	r3, r2, r3
 8006a54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6a1a      	ldr	r2, [r3, #32]
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	43db      	mvns	r3, r3
 8006a5e:	401a      	ands	r2, r3
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6a1a      	ldr	r2, [r3, #32]
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	f003 031f 	and.w	r3, r3, #31
 8006a6e:	6879      	ldr	r1, [r7, #4]
 8006a70:	fa01 f303 	lsl.w	r3, r1, r3
 8006a74:	431a      	orrs	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	621a      	str	r2, [r3, #32]
}
 8006a7a:	bf00      	nop
 8006a7c:	371c      	adds	r7, #28
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
	...

08006a88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d101      	bne.n	8006aa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a9c:	2302      	movs	r3, #2
 8006a9e:	e068      	b.n	8006b72 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2202      	movs	r2, #2
 8006aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a2e      	ldr	r2, [pc, #184]	@ (8006b80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d004      	beq.n	8006ad4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a2d      	ldr	r2, [pc, #180]	@ (8006b84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d108      	bne.n	8006ae6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ada:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	4313      	orrs	r3, r2
 8006af6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a1e      	ldr	r2, [pc, #120]	@ (8006b80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d01d      	beq.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b12:	d018      	beq.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a1b      	ldr	r2, [pc, #108]	@ (8006b88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d013      	beq.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a1a      	ldr	r2, [pc, #104]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d00e      	beq.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a18      	ldr	r2, [pc, #96]	@ (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d009      	beq.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a13      	ldr	r2, [pc, #76]	@ (8006b84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d004      	beq.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a14      	ldr	r2, [pc, #80]	@ (8006b94 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d10c      	bne.n	8006b60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68ba      	ldr	r2, [r7, #8]
 8006b5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3714      	adds	r7, #20
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	40012c00 	.word	0x40012c00
 8006b84:	40013400 	.word	0x40013400
 8006b88:	40000400 	.word	0x40000400
 8006b8c:	40000800 	.word	0x40000800
 8006b90:	40000c00 	.word	0x40000c00
 8006b94:	40014000 	.word	0x40014000

08006b98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b082      	sub	sp, #8
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d101      	bne.n	8006baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e040      	b.n	8006c2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d106      	bne.n	8006bc0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f7fc f8aa 	bl	8002d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2224      	movs	r2, #36	@ 0x24
 8006bc4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f022 0201 	bic.w	r2, r2, #1
 8006bd4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d002      	beq.n	8006be4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 fecc 	bl	800797c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 fc11 	bl	800740c <UART_SetConfig>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d101      	bne.n	8006bf4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e01b      	b.n	8006c2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	685a      	ldr	r2, [r3, #4]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	689a      	ldr	r2, [r3, #8]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f042 0201 	orr.w	r2, r2, #1
 8006c22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 ff4b 	bl	8007ac0 <UART_CheckIdleState>
 8006c2a:	4603      	mov	r3, r0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3708      	adds	r7, #8
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d101      	bne.n	8006c46 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e02f      	b.n	8006ca6 <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2224      	movs	r2, #36	@ 0x24
 8006c4a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f022 0201 	bic.w	r2, r2, #1
 8006c5a:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2200      	movs	r2, #0
 8006c62:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2200      	movs	r2, #0
 8006c72:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f7fc f8b1 	bl	8002ddc <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_RESET;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3708      	adds	r7, #8
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cae:	b580      	push	{r7, lr}
 8006cb0:	b08a      	sub	sp, #40	@ 0x28
 8006cb2:	af02      	add	r7, sp, #8
 8006cb4:	60f8      	str	r0, [r7, #12]
 8006cb6:	60b9      	str	r1, [r7, #8]
 8006cb8:	603b      	str	r3, [r7, #0]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cc2:	2b20      	cmp	r3, #32
 8006cc4:	d177      	bne.n	8006db6 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d002      	beq.n	8006cd2 <HAL_UART_Transmit+0x24>
 8006ccc:	88fb      	ldrh	r3, [r7, #6]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e070      	b.n	8006db8 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2221      	movs	r2, #33	@ 0x21
 8006ce2:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ce4:	f7fc fd76 	bl	80037d4 <HAL_GetTick>
 8006ce8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	88fa      	ldrh	r2, [r7, #6]
 8006cee:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	88fa      	ldrh	r2, [r7, #6]
 8006cf6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d02:	d108      	bne.n	8006d16 <HAL_UART_Transmit+0x68>
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d104      	bne.n	8006d16 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	61bb      	str	r3, [r7, #24]
 8006d14:	e003      	b.n	8006d1e <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d1e:	e02f      	b.n	8006d80 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	2200      	movs	r2, #0
 8006d28:	2180      	movs	r1, #128	@ 0x80
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f000 ff70 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d004      	beq.n	8006d40 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2220      	movs	r2, #32
 8006d3a:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e03b      	b.n	8006db8 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d10b      	bne.n	8006d5e <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	881a      	ldrh	r2, [r3, #0]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d52:	b292      	uxth	r2, r2
 8006d54:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	3302      	adds	r3, #2
 8006d5a:	61bb      	str	r3, [r7, #24]
 8006d5c:	e007      	b.n	8006d6e <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	781a      	ldrb	r2, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	3b01      	subs	r3, #1
 8006d78:	b29a      	uxth	r2, r3
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d1c9      	bne.n	8006d20 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	9300      	str	r3, [sp, #0]
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	2200      	movs	r2, #0
 8006d94:	2140      	movs	r1, #64	@ 0x40
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f000 ff3a 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d004      	beq.n	8006dac <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2220      	movs	r2, #32
 8006da6:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	e005      	b.n	8006db8 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2220      	movs	r2, #32
 8006db0:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006db2:	2300      	movs	r3, #0
 8006db4:	e000      	b.n	8006db8 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006db6:	2302      	movs	r3, #2
  }
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3720      	adds	r7, #32
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b0ba      	sub	sp, #232	@ 0xe8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	69db      	ldr	r3, [r3, #28]
 8006dce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006de6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006dea:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006dee:	4013      	ands	r3, r2
 8006df0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006df4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d115      	bne.n	8006e28 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006dfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e00:	f003 0320 	and.w	r3, r3, #32
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d00f      	beq.n	8006e28 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e0c:	f003 0320 	and.w	r3, r3, #32
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d009      	beq.n	8006e28 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 82ca 	beq.w	80073b2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	4798      	blx	r3
      }
      return;
 8006e26:	e2c4      	b.n	80073b2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006e28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f000 8117 	beq.w	8007060 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006e32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d106      	bne.n	8006e4c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006e3e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006e42:	4b85      	ldr	r3, [pc, #532]	@ (8007058 <HAL_UART_IRQHandler+0x298>)
 8006e44:	4013      	ands	r3, r2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	f000 810a 	beq.w	8007060 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e50:	f003 0301 	and.w	r3, r3, #1
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d011      	beq.n	8006e7c <HAL_UART_IRQHandler+0xbc>
 8006e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d00b      	beq.n	8006e7c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e72:	f043 0201 	orr.w	r2, r3, #1
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e80:	f003 0302 	and.w	r3, r3, #2
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d011      	beq.n	8006eac <HAL_UART_IRQHandler+0xec>
 8006e88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e8c:	f003 0301 	and.w	r3, r3, #1
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00b      	beq.n	8006eac <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2202      	movs	r2, #2
 8006e9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ea2:	f043 0204 	orr.w	r2, r3, #4
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d011      	beq.n	8006edc <HAL_UART_IRQHandler+0x11c>
 8006eb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ebc:	f003 0301 	and.w	r3, r3, #1
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d00b      	beq.n	8006edc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2204      	movs	r2, #4
 8006eca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ed2:	f043 0202 	orr.w	r2, r3, #2
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006edc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ee0:	f003 0308 	and.w	r3, r3, #8
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d017      	beq.n	8006f18 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eec:	f003 0320 	and.w	r3, r3, #32
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d105      	bne.n	8006f00 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006ef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ef8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00b      	beq.n	8006f18 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2208      	movs	r2, #8
 8006f06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f0e:	f043 0208 	orr.w	r2, r3, #8
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d012      	beq.n	8006f4a <HAL_UART_IRQHandler+0x18a>
 8006f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d00c      	beq.n	8006f4a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f40:	f043 0220 	orr.w	r2, r3, #32
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f000 8230 	beq.w	80073b6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f5a:	f003 0320 	and.w	r3, r3, #32
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00d      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d007      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f92:	2b40      	cmp	r3, #64	@ 0x40
 8006f94:	d005      	beq.n	8006fa2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d04f      	beq.n	8007042 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fea1 	bl	8007cea <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb2:	2b40      	cmp	r3, #64	@ 0x40
 8006fb4:	d141      	bne.n	800703a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	3308      	adds	r3, #8
 8006fbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006fc4:	e853 3f00 	ldrex	r3, [r3]
 8006fc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006fcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3308      	adds	r3, #8
 8006fde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006fe2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006fe6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006fee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006ff2:	e841 2300 	strex	r3, r2, [r1]
 8006ff6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006ffa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1d9      	bne.n	8006fb6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007006:	2b00      	cmp	r3, #0
 8007008:	d013      	beq.n	8007032 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800700e:	4a13      	ldr	r2, [pc, #76]	@ (800705c <HAL_UART_IRQHandler+0x29c>)
 8007010:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007016:	4618      	mov	r0, r3
 8007018:	f7fc fd8d 	bl	8003b36 <HAL_DMA_Abort_IT>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d017      	beq.n	8007052 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800702c:	4610      	mov	r0, r2
 800702e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007030:	e00f      	b.n	8007052 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f9d4 	bl	80073e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007038:	e00b      	b.n	8007052 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 f9d0 	bl	80073e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007040:	e007      	b.n	8007052 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f9cc 	bl	80073e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007050:	e1b1      	b.n	80073b6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007052:	bf00      	nop
    return;
 8007054:	e1af      	b.n	80073b6 <HAL_UART_IRQHandler+0x5f6>
 8007056:	bf00      	nop
 8007058:	04000120 	.word	0x04000120
 800705c:	08007db3 	.word	0x08007db3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007064:	2b01      	cmp	r3, #1
 8007066:	f040 816a 	bne.w	800733e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800706a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800706e:	f003 0310 	and.w	r3, r3, #16
 8007072:	2b00      	cmp	r3, #0
 8007074:	f000 8163 	beq.w	800733e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800707c:	f003 0310 	and.w	r3, r3, #16
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 815c 	beq.w	800733e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2210      	movs	r2, #16
 800708c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007098:	2b40      	cmp	r3, #64	@ 0x40
 800709a:	f040 80d4 	bne.w	8007246 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070aa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f000 80ad 	beq.w	800720e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80070ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070be:	429a      	cmp	r2, r3
 80070c0:	f080 80a5 	bcs.w	800720e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0320 	and.w	r3, r3, #32
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f040 8086 	bne.w	80071ec <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070ec:	e853 3f00 	ldrex	r3, [r3]
 80070f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80070f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	461a      	mov	r2, r3
 8007106:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800710a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800710e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007112:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007116:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800711a:	e841 2300 	strex	r3, r2, [r1]
 800711e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007122:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1da      	bne.n	80070e0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3308      	adds	r3, #8
 8007130:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007132:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800713a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800713c:	f023 0301 	bic.w	r3, r3, #1
 8007140:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3308      	adds	r3, #8
 800714a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800714e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007152:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007154:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007156:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007160:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e1      	bne.n	800712a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	3308      	adds	r3, #8
 800716c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007176:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007178:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800717c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	3308      	adds	r3, #8
 8007186:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800718a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800718c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007190:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007192:	e841 2300 	strex	r3, r2, [r1]
 8007196:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007198:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1e3      	bne.n	8007166 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2220      	movs	r2, #32
 80071a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071b4:	e853 3f00 	ldrex	r3, [r3]
 80071b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80071ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071bc:	f023 0310 	bic.w	r3, r3, #16
 80071c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	461a      	mov	r2, r3
 80071ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80071d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071d6:	e841 2300 	strex	r3, r2, [r1]
 80071da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80071dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1e4      	bne.n	80071ac <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7fc fc67 	bl	8003aba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2202      	movs	r2, #2
 80071f0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80071fe:	b29b      	uxth	r3, r3
 8007200:	1ad3      	subs	r3, r2, r3
 8007202:	b29b      	uxth	r3, r3
 8007204:	4619      	mov	r1, r3
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 f8f4 	bl	80073f4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800720c:	e0d5      	b.n	80073ba <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007214:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007218:	429a      	cmp	r2, r3
 800721a:	f040 80ce 	bne.w	80073ba <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0320 	and.w	r3, r3, #32
 800722a:	2b20      	cmp	r3, #32
 800722c:	f040 80c5 	bne.w	80073ba <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2202      	movs	r2, #2
 8007234:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800723c:	4619      	mov	r1, r3
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 f8d8 	bl	80073f4 <HAL_UARTEx_RxEventCallback>
      return;
 8007244:	e0b9      	b.n	80073ba <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007252:	b29b      	uxth	r3, r3
 8007254:	1ad3      	subs	r3, r2, r3
 8007256:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007260:	b29b      	uxth	r3, r3
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 80ab 	beq.w	80073be <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007268:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 80a6 	beq.w	80073be <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800727a:	e853 3f00 	ldrex	r3, [r3]
 800727e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007282:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007286:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	461a      	mov	r2, r3
 8007290:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007294:	647b      	str	r3, [r7, #68]	@ 0x44
 8007296:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007298:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800729a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800729c:	e841 2300 	strex	r3, r2, [r1]
 80072a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d1e4      	bne.n	8007272 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	3308      	adds	r3, #8
 80072ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b2:	e853 3f00 	ldrex	r3, [r3]
 80072b6:	623b      	str	r3, [r7, #32]
   return(result);
 80072b8:	6a3b      	ldr	r3, [r7, #32]
 80072ba:	f023 0301 	bic.w	r3, r3, #1
 80072be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	3308      	adds	r3, #8
 80072c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80072cc:	633a      	str	r2, [r7, #48]	@ 0x30
 80072ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072d4:	e841 2300 	strex	r3, r2, [r1]
 80072d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1e3      	bne.n	80072a8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2220      	movs	r2, #32
 80072e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	e853 3f00 	ldrex	r3, [r3]
 8007300:	60fb      	str	r3, [r7, #12]
   return(result);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f023 0310 	bic.w	r3, r3, #16
 8007308:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	461a      	mov	r2, r3
 8007312:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007316:	61fb      	str	r3, [r7, #28]
 8007318:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731a:	69b9      	ldr	r1, [r7, #24]
 800731c:	69fa      	ldr	r2, [r7, #28]
 800731e:	e841 2300 	strex	r3, r2, [r1]
 8007322:	617b      	str	r3, [r7, #20]
   return(result);
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1e4      	bne.n	80072f4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2202      	movs	r2, #2
 800732e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007330:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007334:	4619      	mov	r1, r3
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f85c 	bl	80073f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800733c:	e03f      	b.n	80073be <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800733e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007342:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00e      	beq.n	8007368 <HAL_UART_IRQHandler+0x5a8>
 800734a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800734e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d008      	beq.n	8007368 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800735e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 fd66 	bl	8007e32 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007366:	e02d      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007368:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800736c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00e      	beq.n	8007392 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800737c:	2b00      	cmp	r3, #0
 800737e:	d008      	beq.n	8007392 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007384:	2b00      	cmp	r3, #0
 8007386:	d01c      	beq.n	80073c2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	4798      	blx	r3
    }
    return;
 8007390:	e017      	b.n	80073c2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800739a:	2b00      	cmp	r3, #0
 800739c:	d012      	beq.n	80073c4 <HAL_UART_IRQHandler+0x604>
 800739e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00c      	beq.n	80073c4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fd17 	bl	8007dde <UART_EndTransmit_IT>
    return;
 80073b0:	e008      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
      return;
 80073b2:	bf00      	nop
 80073b4:	e006      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
    return;
 80073b6:	bf00      	nop
 80073b8:	e004      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
      return;
 80073ba:	bf00      	nop
 80073bc:	e002      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
      return;
 80073be:	bf00      	nop
 80073c0:	e000      	b.n	80073c4 <HAL_UART_IRQHandler+0x604>
    return;
 80073c2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80073c4:	37e8      	adds	r7, #232	@ 0xe8
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop

080073cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	460b      	mov	r3, r1
 80073fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007400:	bf00      	nop
 8007402:	370c      	adds	r7, #12
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800740c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007410:	b08a      	sub	sp, #40	@ 0x28
 8007412:	af00      	add	r7, sp, #0
 8007414:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007416:	2300      	movs	r3, #0
 8007418:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	689a      	ldr	r2, [r3, #8]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	431a      	orrs	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	431a      	orrs	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	69db      	ldr	r3, [r3, #28]
 8007430:	4313      	orrs	r3, r2
 8007432:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	4ba4      	ldr	r3, [pc, #656]	@ (80076cc <UART_SetConfig+0x2c0>)
 800743c:	4013      	ands	r3, r2
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	6812      	ldr	r2, [r2, #0]
 8007442:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007444:	430b      	orrs	r3, r1
 8007446:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	68da      	ldr	r2, [r3, #12]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	430a      	orrs	r2, r1
 800745c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a99      	ldr	r2, [pc, #612]	@ (80076d0 <UART_SetConfig+0x2c4>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d004      	beq.n	8007478 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007474:	4313      	orrs	r3, r2
 8007476:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007488:	430a      	orrs	r2, r1
 800748a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a90      	ldr	r2, [pc, #576]	@ (80076d4 <UART_SetConfig+0x2c8>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d126      	bne.n	80074e4 <UART_SetConfig+0xd8>
 8007496:	4b90      	ldr	r3, [pc, #576]	@ (80076d8 <UART_SetConfig+0x2cc>)
 8007498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800749c:	f003 0303 	and.w	r3, r3, #3
 80074a0:	2b03      	cmp	r3, #3
 80074a2:	d81b      	bhi.n	80074dc <UART_SetConfig+0xd0>
 80074a4:	a201      	add	r2, pc, #4	@ (adr r2, 80074ac <UART_SetConfig+0xa0>)
 80074a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074aa:	bf00      	nop
 80074ac:	080074bd 	.word	0x080074bd
 80074b0:	080074cd 	.word	0x080074cd
 80074b4:	080074c5 	.word	0x080074c5
 80074b8:	080074d5 	.word	0x080074d5
 80074bc:	2301      	movs	r3, #1
 80074be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074c2:	e116      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074c4:	2302      	movs	r3, #2
 80074c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ca:	e112      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074cc:	2304      	movs	r3, #4
 80074ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074d2:	e10e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074d4:	2308      	movs	r3, #8
 80074d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074da:	e10a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074dc:	2310      	movs	r3, #16
 80074de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074e2:	e106      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a7c      	ldr	r2, [pc, #496]	@ (80076dc <UART_SetConfig+0x2d0>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d138      	bne.n	8007560 <UART_SetConfig+0x154>
 80074ee:	4b7a      	ldr	r3, [pc, #488]	@ (80076d8 <UART_SetConfig+0x2cc>)
 80074f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074f4:	f003 030c 	and.w	r3, r3, #12
 80074f8:	2b0c      	cmp	r3, #12
 80074fa:	d82d      	bhi.n	8007558 <UART_SetConfig+0x14c>
 80074fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007504 <UART_SetConfig+0xf8>)
 80074fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007502:	bf00      	nop
 8007504:	08007539 	.word	0x08007539
 8007508:	08007559 	.word	0x08007559
 800750c:	08007559 	.word	0x08007559
 8007510:	08007559 	.word	0x08007559
 8007514:	08007549 	.word	0x08007549
 8007518:	08007559 	.word	0x08007559
 800751c:	08007559 	.word	0x08007559
 8007520:	08007559 	.word	0x08007559
 8007524:	08007541 	.word	0x08007541
 8007528:	08007559 	.word	0x08007559
 800752c:	08007559 	.word	0x08007559
 8007530:	08007559 	.word	0x08007559
 8007534:	08007551 	.word	0x08007551
 8007538:	2300      	movs	r3, #0
 800753a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800753e:	e0d8      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007540:	2302      	movs	r3, #2
 8007542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007546:	e0d4      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007548:	2304      	movs	r3, #4
 800754a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800754e:	e0d0      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007550:	2308      	movs	r3, #8
 8007552:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007556:	e0cc      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007558:	2310      	movs	r3, #16
 800755a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800755e:	e0c8      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a5e      	ldr	r2, [pc, #376]	@ (80076e0 <UART_SetConfig+0x2d4>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d125      	bne.n	80075b6 <UART_SetConfig+0x1aa>
 800756a:	4b5b      	ldr	r3, [pc, #364]	@ (80076d8 <UART_SetConfig+0x2cc>)
 800756c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007570:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007574:	2b30      	cmp	r3, #48	@ 0x30
 8007576:	d016      	beq.n	80075a6 <UART_SetConfig+0x19a>
 8007578:	2b30      	cmp	r3, #48	@ 0x30
 800757a:	d818      	bhi.n	80075ae <UART_SetConfig+0x1a2>
 800757c:	2b20      	cmp	r3, #32
 800757e:	d00a      	beq.n	8007596 <UART_SetConfig+0x18a>
 8007580:	2b20      	cmp	r3, #32
 8007582:	d814      	bhi.n	80075ae <UART_SetConfig+0x1a2>
 8007584:	2b00      	cmp	r3, #0
 8007586:	d002      	beq.n	800758e <UART_SetConfig+0x182>
 8007588:	2b10      	cmp	r3, #16
 800758a:	d008      	beq.n	800759e <UART_SetConfig+0x192>
 800758c:	e00f      	b.n	80075ae <UART_SetConfig+0x1a2>
 800758e:	2300      	movs	r3, #0
 8007590:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007594:	e0ad      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007596:	2302      	movs	r3, #2
 8007598:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800759c:	e0a9      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800759e:	2304      	movs	r3, #4
 80075a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075a4:	e0a5      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075a6:	2308      	movs	r3, #8
 80075a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ac:	e0a1      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075ae:	2310      	movs	r3, #16
 80075b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075b4:	e09d      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a4a      	ldr	r2, [pc, #296]	@ (80076e4 <UART_SetConfig+0x2d8>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d125      	bne.n	800760c <UART_SetConfig+0x200>
 80075c0:	4b45      	ldr	r3, [pc, #276]	@ (80076d8 <UART_SetConfig+0x2cc>)
 80075c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80075ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80075cc:	d016      	beq.n	80075fc <UART_SetConfig+0x1f0>
 80075ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80075d0:	d818      	bhi.n	8007604 <UART_SetConfig+0x1f8>
 80075d2:	2b80      	cmp	r3, #128	@ 0x80
 80075d4:	d00a      	beq.n	80075ec <UART_SetConfig+0x1e0>
 80075d6:	2b80      	cmp	r3, #128	@ 0x80
 80075d8:	d814      	bhi.n	8007604 <UART_SetConfig+0x1f8>
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d002      	beq.n	80075e4 <UART_SetConfig+0x1d8>
 80075de:	2b40      	cmp	r3, #64	@ 0x40
 80075e0:	d008      	beq.n	80075f4 <UART_SetConfig+0x1e8>
 80075e2:	e00f      	b.n	8007604 <UART_SetConfig+0x1f8>
 80075e4:	2300      	movs	r3, #0
 80075e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ea:	e082      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075ec:	2302      	movs	r3, #2
 80075ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075f2:	e07e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075f4:	2304      	movs	r3, #4
 80075f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075fa:	e07a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075fc:	2308      	movs	r3, #8
 80075fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007602:	e076      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007604:	2310      	movs	r3, #16
 8007606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800760a:	e072      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a35      	ldr	r2, [pc, #212]	@ (80076e8 <UART_SetConfig+0x2dc>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d12a      	bne.n	800766c <UART_SetConfig+0x260>
 8007616:	4b30      	ldr	r3, [pc, #192]	@ (80076d8 <UART_SetConfig+0x2cc>)
 8007618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007620:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007624:	d01a      	beq.n	800765c <UART_SetConfig+0x250>
 8007626:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800762a:	d81b      	bhi.n	8007664 <UART_SetConfig+0x258>
 800762c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007630:	d00c      	beq.n	800764c <UART_SetConfig+0x240>
 8007632:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007636:	d815      	bhi.n	8007664 <UART_SetConfig+0x258>
 8007638:	2b00      	cmp	r3, #0
 800763a:	d003      	beq.n	8007644 <UART_SetConfig+0x238>
 800763c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007640:	d008      	beq.n	8007654 <UART_SetConfig+0x248>
 8007642:	e00f      	b.n	8007664 <UART_SetConfig+0x258>
 8007644:	2300      	movs	r3, #0
 8007646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800764a:	e052      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800764c:	2302      	movs	r3, #2
 800764e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007652:	e04e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007654:	2304      	movs	r3, #4
 8007656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800765a:	e04a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800765c:	2308      	movs	r3, #8
 800765e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007662:	e046      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007664:	2310      	movs	r3, #16
 8007666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800766a:	e042      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a17      	ldr	r2, [pc, #92]	@ (80076d0 <UART_SetConfig+0x2c4>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d13a      	bne.n	80076ec <UART_SetConfig+0x2e0>
 8007676:	4b18      	ldr	r3, [pc, #96]	@ (80076d8 <UART_SetConfig+0x2cc>)
 8007678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800767c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007680:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007684:	d01a      	beq.n	80076bc <UART_SetConfig+0x2b0>
 8007686:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800768a:	d81b      	bhi.n	80076c4 <UART_SetConfig+0x2b8>
 800768c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007690:	d00c      	beq.n	80076ac <UART_SetConfig+0x2a0>
 8007692:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007696:	d815      	bhi.n	80076c4 <UART_SetConfig+0x2b8>
 8007698:	2b00      	cmp	r3, #0
 800769a:	d003      	beq.n	80076a4 <UART_SetConfig+0x298>
 800769c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076a0:	d008      	beq.n	80076b4 <UART_SetConfig+0x2a8>
 80076a2:	e00f      	b.n	80076c4 <UART_SetConfig+0x2b8>
 80076a4:	2300      	movs	r3, #0
 80076a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076aa:	e022      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076ac:	2302      	movs	r3, #2
 80076ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076b2:	e01e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076b4:	2304      	movs	r3, #4
 80076b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ba:	e01a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076bc:	2308      	movs	r3, #8
 80076be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076c2:	e016      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076c4:	2310      	movs	r3, #16
 80076c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ca:	e012      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076cc:	efff69f3 	.word	0xefff69f3
 80076d0:	40008000 	.word	0x40008000
 80076d4:	40013800 	.word	0x40013800
 80076d8:	40021000 	.word	0x40021000
 80076dc:	40004400 	.word	0x40004400
 80076e0:	40004800 	.word	0x40004800
 80076e4:	40004c00 	.word	0x40004c00
 80076e8:	40005000 	.word	0x40005000
 80076ec:	2310      	movs	r3, #16
 80076ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a9f      	ldr	r2, [pc, #636]	@ (8007974 <UART_SetConfig+0x568>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d17a      	bne.n	80077f2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007700:	2b08      	cmp	r3, #8
 8007702:	d824      	bhi.n	800774e <UART_SetConfig+0x342>
 8007704:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <UART_SetConfig+0x300>)
 8007706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770a:	bf00      	nop
 800770c:	08007731 	.word	0x08007731
 8007710:	0800774f 	.word	0x0800774f
 8007714:	08007739 	.word	0x08007739
 8007718:	0800774f 	.word	0x0800774f
 800771c:	0800773f 	.word	0x0800773f
 8007720:	0800774f 	.word	0x0800774f
 8007724:	0800774f 	.word	0x0800774f
 8007728:	0800774f 	.word	0x0800774f
 800772c:	08007747 	.word	0x08007747
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007730:	f7fd fad0 	bl	8004cd4 <HAL_RCC_GetPCLK1Freq>
 8007734:	61f8      	str	r0, [r7, #28]
        break;
 8007736:	e010      	b.n	800775a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007738:	4b8f      	ldr	r3, [pc, #572]	@ (8007978 <UART_SetConfig+0x56c>)
 800773a:	61fb      	str	r3, [r7, #28]
        break;
 800773c:	e00d      	b.n	800775a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800773e:	f7fd fa31 	bl	8004ba4 <HAL_RCC_GetSysClockFreq>
 8007742:	61f8      	str	r0, [r7, #28]
        break;
 8007744:	e009      	b.n	800775a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007746:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800774a:	61fb      	str	r3, [r7, #28]
        break;
 800774c:	e005      	b.n	800775a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800774e:	2300      	movs	r3, #0
 8007750:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007758:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	2b00      	cmp	r3, #0
 800775e:	f000 80fb 	beq.w	8007958 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	685a      	ldr	r2, [r3, #4]
 8007766:	4613      	mov	r3, r2
 8007768:	005b      	lsls	r3, r3, #1
 800776a:	4413      	add	r3, r2
 800776c:	69fa      	ldr	r2, [r7, #28]
 800776e:	429a      	cmp	r2, r3
 8007770:	d305      	bcc.n	800777e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007778:	69fa      	ldr	r2, [r7, #28]
 800777a:	429a      	cmp	r2, r3
 800777c:	d903      	bls.n	8007786 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007784:	e0e8      	b.n	8007958 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	2200      	movs	r2, #0
 800778a:	461c      	mov	r4, r3
 800778c:	4615      	mov	r5, r2
 800778e:	f04f 0200 	mov.w	r2, #0
 8007792:	f04f 0300 	mov.w	r3, #0
 8007796:	022b      	lsls	r3, r5, #8
 8007798:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800779c:	0222      	lsls	r2, r4, #8
 800779e:	68f9      	ldr	r1, [r7, #12]
 80077a0:	6849      	ldr	r1, [r1, #4]
 80077a2:	0849      	lsrs	r1, r1, #1
 80077a4:	2000      	movs	r0, #0
 80077a6:	4688      	mov	r8, r1
 80077a8:	4681      	mov	r9, r0
 80077aa:	eb12 0a08 	adds.w	sl, r2, r8
 80077ae:	eb43 0b09 	adc.w	fp, r3, r9
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	603b      	str	r3, [r7, #0]
 80077ba:	607a      	str	r2, [r7, #4]
 80077bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077c0:	4650      	mov	r0, sl
 80077c2:	4659      	mov	r1, fp
 80077c4:	f7f9 fa70 	bl	8000ca8 <__aeabi_uldivmod>
 80077c8:	4602      	mov	r2, r0
 80077ca:	460b      	mov	r3, r1
 80077cc:	4613      	mov	r3, r2
 80077ce:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077d6:	d308      	bcc.n	80077ea <UART_SetConfig+0x3de>
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077de:	d204      	bcs.n	80077ea <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	69ba      	ldr	r2, [r7, #24]
 80077e6:	60da      	str	r2, [r3, #12]
 80077e8:	e0b6      	b.n	8007958 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80077f0:	e0b2      	b.n	8007958 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	69db      	ldr	r3, [r3, #28]
 80077f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077fa:	d15e      	bne.n	80078ba <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80077fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007800:	2b08      	cmp	r3, #8
 8007802:	d828      	bhi.n	8007856 <UART_SetConfig+0x44a>
 8007804:	a201      	add	r2, pc, #4	@ (adr r2, 800780c <UART_SetConfig+0x400>)
 8007806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780a:	bf00      	nop
 800780c:	08007831 	.word	0x08007831
 8007810:	08007839 	.word	0x08007839
 8007814:	08007841 	.word	0x08007841
 8007818:	08007857 	.word	0x08007857
 800781c:	08007847 	.word	0x08007847
 8007820:	08007857 	.word	0x08007857
 8007824:	08007857 	.word	0x08007857
 8007828:	08007857 	.word	0x08007857
 800782c:	0800784f 	.word	0x0800784f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007830:	f7fd fa50 	bl	8004cd4 <HAL_RCC_GetPCLK1Freq>
 8007834:	61f8      	str	r0, [r7, #28]
        break;
 8007836:	e014      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007838:	f7fd fa62 	bl	8004d00 <HAL_RCC_GetPCLK2Freq>
 800783c:	61f8      	str	r0, [r7, #28]
        break;
 800783e:	e010      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007840:	4b4d      	ldr	r3, [pc, #308]	@ (8007978 <UART_SetConfig+0x56c>)
 8007842:	61fb      	str	r3, [r7, #28]
        break;
 8007844:	e00d      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007846:	f7fd f9ad 	bl	8004ba4 <HAL_RCC_GetSysClockFreq>
 800784a:	61f8      	str	r0, [r7, #28]
        break;
 800784c:	e009      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800784e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007852:	61fb      	str	r3, [r7, #28]
        break;
 8007854:	e005      	b.n	8007862 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007856:	2300      	movs	r3, #0
 8007858:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007860:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d077      	beq.n	8007958 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	005a      	lsls	r2, r3, #1
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	085b      	lsrs	r3, r3, #1
 8007872:	441a      	add	r2, r3
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	fbb2 f3f3 	udiv	r3, r2, r3
 800787c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	2b0f      	cmp	r3, #15
 8007882:	d916      	bls.n	80078b2 <UART_SetConfig+0x4a6>
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800788a:	d212      	bcs.n	80078b2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	b29b      	uxth	r3, r3
 8007890:	f023 030f 	bic.w	r3, r3, #15
 8007894:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	085b      	lsrs	r3, r3, #1
 800789a:	b29b      	uxth	r3, r3
 800789c:	f003 0307 	and.w	r3, r3, #7
 80078a0:	b29a      	uxth	r2, r3
 80078a2:	8afb      	ldrh	r3, [r7, #22]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	8afa      	ldrh	r2, [r7, #22]
 80078ae:	60da      	str	r2, [r3, #12]
 80078b0:	e052      	b.n	8007958 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80078b8:	e04e      	b.n	8007958 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80078be:	2b08      	cmp	r3, #8
 80078c0:	d827      	bhi.n	8007912 <UART_SetConfig+0x506>
 80078c2:	a201      	add	r2, pc, #4	@ (adr r2, 80078c8 <UART_SetConfig+0x4bc>)
 80078c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c8:	080078ed 	.word	0x080078ed
 80078cc:	080078f5 	.word	0x080078f5
 80078d0:	080078fd 	.word	0x080078fd
 80078d4:	08007913 	.word	0x08007913
 80078d8:	08007903 	.word	0x08007903
 80078dc:	08007913 	.word	0x08007913
 80078e0:	08007913 	.word	0x08007913
 80078e4:	08007913 	.word	0x08007913
 80078e8:	0800790b 	.word	0x0800790b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078ec:	f7fd f9f2 	bl	8004cd4 <HAL_RCC_GetPCLK1Freq>
 80078f0:	61f8      	str	r0, [r7, #28]
        break;
 80078f2:	e014      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078f4:	f7fd fa04 	bl	8004d00 <HAL_RCC_GetPCLK2Freq>
 80078f8:	61f8      	str	r0, [r7, #28]
        break;
 80078fa:	e010      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078fc:	4b1e      	ldr	r3, [pc, #120]	@ (8007978 <UART_SetConfig+0x56c>)
 80078fe:	61fb      	str	r3, [r7, #28]
        break;
 8007900:	e00d      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007902:	f7fd f94f 	bl	8004ba4 <HAL_RCC_GetSysClockFreq>
 8007906:	61f8      	str	r0, [r7, #28]
        break;
 8007908:	e009      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800790a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800790e:	61fb      	str	r3, [r7, #28]
        break;
 8007910:	e005      	b.n	800791e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007912:	2300      	movs	r3, #0
 8007914:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800791c:	bf00      	nop
    }

    if (pclk != 0U)
 800791e:	69fb      	ldr	r3, [r7, #28]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d019      	beq.n	8007958 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	085a      	lsrs	r2, r3, #1
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	441a      	add	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	fbb2 f3f3 	udiv	r3, r2, r3
 8007936:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	2b0f      	cmp	r3, #15
 800793c:	d909      	bls.n	8007952 <UART_SetConfig+0x546>
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007944:	d205      	bcs.n	8007952 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	b29a      	uxth	r2, r3
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	60da      	str	r2, [r3, #12]
 8007950:	e002      	b.n	8007958 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007964:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007968:	4618      	mov	r0, r3
 800796a:	3728      	adds	r7, #40	@ 0x28
 800796c:	46bd      	mov	sp, r7
 800796e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007972:	bf00      	nop
 8007974:	40008000 	.word	0x40008000
 8007978:	00f42400 	.word	0x00f42400

0800797c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007988:	f003 0308 	and.w	r3, r3, #8
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00a      	beq.n	80079a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	430a      	orrs	r2, r1
 80079a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079aa:	f003 0301 	and.w	r3, r3, #1
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d00a      	beq.n	80079c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	430a      	orrs	r2, r1
 80079c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079cc:	f003 0302 	and.w	r3, r3, #2
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d00a      	beq.n	80079ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	430a      	orrs	r2, r1
 80079e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ee:	f003 0304 	and.w	r3, r3, #4
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00a      	beq.n	8007a0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a10:	f003 0310 	and.w	r3, r3, #16
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00a      	beq.n	8007a2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a32:	f003 0320 	and.w	r3, r3, #32
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00a      	beq.n	8007a50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	430a      	orrs	r2, r1
 8007a4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d01a      	beq.n	8007a92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	430a      	orrs	r2, r1
 8007a70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a7a:	d10a      	bne.n	8007a92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00a      	beq.n	8007ab4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	430a      	orrs	r2, r1
 8007ab2:	605a      	str	r2, [r3, #4]
  }
}
 8007ab4:	bf00      	nop
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b098      	sub	sp, #96	@ 0x60
 8007ac4:	af02      	add	r7, sp, #8
 8007ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ad0:	f7fb fe80 	bl	80037d4 <HAL_GetTick>
 8007ad4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 0308 	and.w	r3, r3, #8
 8007ae0:	2b08      	cmp	r3, #8
 8007ae2:	d12e      	bne.n	8007b42 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ae4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ae8:	9300      	str	r3, [sp, #0]
 8007aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007aec:	2200      	movs	r2, #0
 8007aee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f88c 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8007af8:	4603      	mov	r3, r0
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d021      	beq.n	8007b42 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b06:	e853 3f00 	ldrex	r3, [r3]
 8007b0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b12:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	461a      	mov	r2, r3
 8007b1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b24:	e841 2300 	strex	r3, r2, [r1]
 8007b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1e6      	bne.n	8007afe <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2220      	movs	r2, #32
 8007b34:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e062      	b.n	8007c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0304 	and.w	r3, r3, #4
 8007b4c:	2b04      	cmp	r3, #4
 8007b4e:	d149      	bne.n	8007be4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 f856 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8007b64:	4603      	mov	r3, r0
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d03c      	beq.n	8007be4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	623b      	str	r3, [r7, #32]
   return(result);
 8007b78:	6a3b      	ldr	r3, [r7, #32]
 8007b7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	461a      	mov	r2, r3
 8007b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b88:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e6      	bne.n	8007b6a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3308      	adds	r3, #8
 8007ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	e853 3f00 	ldrex	r3, [r3]
 8007baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f023 0301 	bic.w	r3, r3, #1
 8007bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3308      	adds	r3, #8
 8007bba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bbc:	61fa      	str	r2, [r7, #28]
 8007bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc0:	69b9      	ldr	r1, [r7, #24]
 8007bc2:	69fa      	ldr	r2, [r7, #28]
 8007bc4:	e841 2300 	strex	r3, r2, [r1]
 8007bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1e5      	bne.n	8007b9c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e011      	b.n	8007c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2220      	movs	r2, #32
 8007be8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2220      	movs	r2, #32
 8007bee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3758      	adds	r7, #88	@ 0x58
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	603b      	str	r3, [r7, #0]
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c20:	e04f      	b.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c28:	d04b      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c2a:	f7fb fdd3 	bl	80037d4 <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	69ba      	ldr	r2, [r7, #24]
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d302      	bcc.n	8007c40 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c40:	2303      	movs	r3, #3
 8007c42:	e04e      	b.n	8007ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0304 	and.w	r3, r3, #4
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d037      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	2b80      	cmp	r3, #128	@ 0x80
 8007c56:	d034      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	2b40      	cmp	r3, #64	@ 0x40
 8007c5c:	d031      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	69db      	ldr	r3, [r3, #28]
 8007c64:	f003 0308 	and.w	r3, r3, #8
 8007c68:	2b08      	cmp	r3, #8
 8007c6a:	d110      	bne.n	8007c8e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2208      	movs	r2, #8
 8007c72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 f838 	bl	8007cea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2208      	movs	r2, #8
 8007c7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e029      	b.n	8007ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c9c:	d111      	bne.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ca6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ca8:	68f8      	ldr	r0, [r7, #12]
 8007caa:	f000 f81e 	bl	8007cea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2220      	movs	r2, #32
 8007cb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e00f      	b.n	8007ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	69da      	ldr	r2, [r3, #28]
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	4013      	ands	r3, r2
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	bf0c      	ite	eq
 8007cd2:	2301      	moveq	r3, #1
 8007cd4:	2300      	movne	r3, #0
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	461a      	mov	r2, r3
 8007cda:	79fb      	ldrb	r3, [r7, #7]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d0a0      	beq.n	8007c22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007cea:	b480      	push	{r7}
 8007cec:	b095      	sub	sp, #84	@ 0x54
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cfa:	e853 3f00 	ldrex	r3, [r3]
 8007cfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d10:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d18:	e841 2300 	strex	r3, r2, [r1]
 8007d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d1e6      	bne.n	8007cf2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	3308      	adds	r3, #8
 8007d2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2c:	6a3b      	ldr	r3, [r7, #32]
 8007d2e:	e853 3f00 	ldrex	r3, [r3]
 8007d32:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d34:	69fb      	ldr	r3, [r7, #28]
 8007d36:	f023 0301 	bic.w	r3, r3, #1
 8007d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3308      	adds	r3, #8
 8007d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d4c:	e841 2300 	strex	r3, r2, [r1]
 8007d50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1e5      	bne.n	8007d24 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d118      	bne.n	8007d92 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	e853 3f00 	ldrex	r3, [r3]
 8007d6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	f023 0310 	bic.w	r3, r3, #16
 8007d74:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d7e:	61bb      	str	r3, [r7, #24]
 8007d80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d82:	6979      	ldr	r1, [r7, #20]
 8007d84:	69ba      	ldr	r2, [r7, #24]
 8007d86:	e841 2300 	strex	r3, r2, [r1]
 8007d8a:	613b      	str	r3, [r7, #16]
   return(result);
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d1e6      	bne.n	8007d60 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2220      	movs	r2, #32
 8007d96:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007da6:	bf00      	nop
 8007da8:	3754      	adds	r7, #84	@ 0x54
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b084      	sub	sp, #16
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dbe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007dd0:	68f8      	ldr	r0, [r7, #12]
 8007dd2:	f7ff fb05 	bl	80073e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007dd6:	bf00      	nop
 8007dd8:	3710      	adds	r7, #16
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}

08007dde <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007dde:	b580      	push	{r7, lr}
 8007de0:	b088      	sub	sp, #32
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	e853 3f00 	ldrex	r3, [r3]
 8007df2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dfa:	61fb      	str	r3, [r7, #28]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	461a      	mov	r2, r3
 8007e02:	69fb      	ldr	r3, [r7, #28]
 8007e04:	61bb      	str	r3, [r7, #24]
 8007e06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e08:	6979      	ldr	r1, [r7, #20]
 8007e0a:	69ba      	ldr	r2, [r7, #24]
 8007e0c:	e841 2300 	strex	r3, r2, [r1]
 8007e10:	613b      	str	r3, [r7, #16]
   return(result);
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1e6      	bne.n	8007de6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2220      	movs	r2, #32
 8007e1c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f7ff fad1 	bl	80073cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e2a:	bf00      	nop
 8007e2c:	3720      	adds	r7, #32
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007e32:	b480      	push	{r7}
 8007e34:	b083      	sub	sp, #12
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007e3a:	bf00      	nop
 8007e3c:	370c      	adds	r7, #12
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr
	...

08007e48 <malloc>:
 8007e48:	4b02      	ldr	r3, [pc, #8]	@ (8007e54 <malloc+0xc>)
 8007e4a:	4601      	mov	r1, r0
 8007e4c:	6818      	ldr	r0, [r3, #0]
 8007e4e:	f000 b82d 	b.w	8007eac <_malloc_r>
 8007e52:	bf00      	nop
 8007e54:	20000064 	.word	0x20000064

08007e58 <free>:
 8007e58:	4b02      	ldr	r3, [pc, #8]	@ (8007e64 <free+0xc>)
 8007e5a:	4601      	mov	r1, r0
 8007e5c:	6818      	ldr	r0, [r3, #0]
 8007e5e:	f002 b823 	b.w	8009ea8 <_free_r>
 8007e62:	bf00      	nop
 8007e64:	20000064 	.word	0x20000064

08007e68 <sbrk_aligned>:
 8007e68:	b570      	push	{r4, r5, r6, lr}
 8007e6a:	4e0f      	ldr	r6, [pc, #60]	@ (8007ea8 <sbrk_aligned+0x40>)
 8007e6c:	460c      	mov	r4, r1
 8007e6e:	6831      	ldr	r1, [r6, #0]
 8007e70:	4605      	mov	r5, r0
 8007e72:	b911      	cbnz	r1, 8007e7a <sbrk_aligned+0x12>
 8007e74:	f001 f93e 	bl	80090f4 <_sbrk_r>
 8007e78:	6030      	str	r0, [r6, #0]
 8007e7a:	4621      	mov	r1, r4
 8007e7c:	4628      	mov	r0, r5
 8007e7e:	f001 f939 	bl	80090f4 <_sbrk_r>
 8007e82:	1c43      	adds	r3, r0, #1
 8007e84:	d103      	bne.n	8007e8e <sbrk_aligned+0x26>
 8007e86:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	bd70      	pop	{r4, r5, r6, pc}
 8007e8e:	1cc4      	adds	r4, r0, #3
 8007e90:	f024 0403 	bic.w	r4, r4, #3
 8007e94:	42a0      	cmp	r0, r4
 8007e96:	d0f8      	beq.n	8007e8a <sbrk_aligned+0x22>
 8007e98:	1a21      	subs	r1, r4, r0
 8007e9a:	4628      	mov	r0, r5
 8007e9c:	f001 f92a 	bl	80090f4 <_sbrk_r>
 8007ea0:	3001      	adds	r0, #1
 8007ea2:	d1f2      	bne.n	8007e8a <sbrk_aligned+0x22>
 8007ea4:	e7ef      	b.n	8007e86 <sbrk_aligned+0x1e>
 8007ea6:	bf00      	nop
 8007ea8:	20005cc0 	.word	0x20005cc0

08007eac <_malloc_r>:
 8007eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007eb0:	1ccd      	adds	r5, r1, #3
 8007eb2:	f025 0503 	bic.w	r5, r5, #3
 8007eb6:	3508      	adds	r5, #8
 8007eb8:	2d0c      	cmp	r5, #12
 8007eba:	bf38      	it	cc
 8007ebc:	250c      	movcc	r5, #12
 8007ebe:	2d00      	cmp	r5, #0
 8007ec0:	4606      	mov	r6, r0
 8007ec2:	db01      	blt.n	8007ec8 <_malloc_r+0x1c>
 8007ec4:	42a9      	cmp	r1, r5
 8007ec6:	d904      	bls.n	8007ed2 <_malloc_r+0x26>
 8007ec8:	230c      	movs	r3, #12
 8007eca:	6033      	str	r3, [r6, #0]
 8007ecc:	2000      	movs	r0, #0
 8007ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ed2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007fa8 <_malloc_r+0xfc>
 8007ed6:	f000 f869 	bl	8007fac <__malloc_lock>
 8007eda:	f8d8 3000 	ldr.w	r3, [r8]
 8007ede:	461c      	mov	r4, r3
 8007ee0:	bb44      	cbnz	r4, 8007f34 <_malloc_r+0x88>
 8007ee2:	4629      	mov	r1, r5
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	f7ff ffbf 	bl	8007e68 <sbrk_aligned>
 8007eea:	1c43      	adds	r3, r0, #1
 8007eec:	4604      	mov	r4, r0
 8007eee:	d158      	bne.n	8007fa2 <_malloc_r+0xf6>
 8007ef0:	f8d8 4000 	ldr.w	r4, [r8]
 8007ef4:	4627      	mov	r7, r4
 8007ef6:	2f00      	cmp	r7, #0
 8007ef8:	d143      	bne.n	8007f82 <_malloc_r+0xd6>
 8007efa:	2c00      	cmp	r4, #0
 8007efc:	d04b      	beq.n	8007f96 <_malloc_r+0xea>
 8007efe:	6823      	ldr	r3, [r4, #0]
 8007f00:	4639      	mov	r1, r7
 8007f02:	4630      	mov	r0, r6
 8007f04:	eb04 0903 	add.w	r9, r4, r3
 8007f08:	f001 f8f4 	bl	80090f4 <_sbrk_r>
 8007f0c:	4581      	cmp	r9, r0
 8007f0e:	d142      	bne.n	8007f96 <_malloc_r+0xea>
 8007f10:	6821      	ldr	r1, [r4, #0]
 8007f12:	1a6d      	subs	r5, r5, r1
 8007f14:	4629      	mov	r1, r5
 8007f16:	4630      	mov	r0, r6
 8007f18:	f7ff ffa6 	bl	8007e68 <sbrk_aligned>
 8007f1c:	3001      	adds	r0, #1
 8007f1e:	d03a      	beq.n	8007f96 <_malloc_r+0xea>
 8007f20:	6823      	ldr	r3, [r4, #0]
 8007f22:	442b      	add	r3, r5
 8007f24:	6023      	str	r3, [r4, #0]
 8007f26:	f8d8 3000 	ldr.w	r3, [r8]
 8007f2a:	685a      	ldr	r2, [r3, #4]
 8007f2c:	bb62      	cbnz	r2, 8007f88 <_malloc_r+0xdc>
 8007f2e:	f8c8 7000 	str.w	r7, [r8]
 8007f32:	e00f      	b.n	8007f54 <_malloc_r+0xa8>
 8007f34:	6822      	ldr	r2, [r4, #0]
 8007f36:	1b52      	subs	r2, r2, r5
 8007f38:	d420      	bmi.n	8007f7c <_malloc_r+0xd0>
 8007f3a:	2a0b      	cmp	r2, #11
 8007f3c:	d917      	bls.n	8007f6e <_malloc_r+0xc2>
 8007f3e:	1961      	adds	r1, r4, r5
 8007f40:	42a3      	cmp	r3, r4
 8007f42:	6025      	str	r5, [r4, #0]
 8007f44:	bf18      	it	ne
 8007f46:	6059      	strne	r1, [r3, #4]
 8007f48:	6863      	ldr	r3, [r4, #4]
 8007f4a:	bf08      	it	eq
 8007f4c:	f8c8 1000 	streq.w	r1, [r8]
 8007f50:	5162      	str	r2, [r4, r5]
 8007f52:	604b      	str	r3, [r1, #4]
 8007f54:	4630      	mov	r0, r6
 8007f56:	f000 f82f 	bl	8007fb8 <__malloc_unlock>
 8007f5a:	f104 000b 	add.w	r0, r4, #11
 8007f5e:	1d23      	adds	r3, r4, #4
 8007f60:	f020 0007 	bic.w	r0, r0, #7
 8007f64:	1ac2      	subs	r2, r0, r3
 8007f66:	bf1c      	itt	ne
 8007f68:	1a1b      	subne	r3, r3, r0
 8007f6a:	50a3      	strne	r3, [r4, r2]
 8007f6c:	e7af      	b.n	8007ece <_malloc_r+0x22>
 8007f6e:	6862      	ldr	r2, [r4, #4]
 8007f70:	42a3      	cmp	r3, r4
 8007f72:	bf0c      	ite	eq
 8007f74:	f8c8 2000 	streq.w	r2, [r8]
 8007f78:	605a      	strne	r2, [r3, #4]
 8007f7a:	e7eb      	b.n	8007f54 <_malloc_r+0xa8>
 8007f7c:	4623      	mov	r3, r4
 8007f7e:	6864      	ldr	r4, [r4, #4]
 8007f80:	e7ae      	b.n	8007ee0 <_malloc_r+0x34>
 8007f82:	463c      	mov	r4, r7
 8007f84:	687f      	ldr	r7, [r7, #4]
 8007f86:	e7b6      	b.n	8007ef6 <_malloc_r+0x4a>
 8007f88:	461a      	mov	r2, r3
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	42a3      	cmp	r3, r4
 8007f8e:	d1fb      	bne.n	8007f88 <_malloc_r+0xdc>
 8007f90:	2300      	movs	r3, #0
 8007f92:	6053      	str	r3, [r2, #4]
 8007f94:	e7de      	b.n	8007f54 <_malloc_r+0xa8>
 8007f96:	230c      	movs	r3, #12
 8007f98:	6033      	str	r3, [r6, #0]
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f000 f80c 	bl	8007fb8 <__malloc_unlock>
 8007fa0:	e794      	b.n	8007ecc <_malloc_r+0x20>
 8007fa2:	6005      	str	r5, [r0, #0]
 8007fa4:	e7d6      	b.n	8007f54 <_malloc_r+0xa8>
 8007fa6:	bf00      	nop
 8007fa8:	20005cc4 	.word	0x20005cc4

08007fac <__malloc_lock>:
 8007fac:	4801      	ldr	r0, [pc, #4]	@ (8007fb4 <__malloc_lock+0x8>)
 8007fae:	f001 b8ee 	b.w	800918e <__retarget_lock_acquire_recursive>
 8007fb2:	bf00      	nop
 8007fb4:	20005e08 	.word	0x20005e08

08007fb8 <__malloc_unlock>:
 8007fb8:	4801      	ldr	r0, [pc, #4]	@ (8007fc0 <__malloc_unlock+0x8>)
 8007fba:	f001 b8e9 	b.w	8009190 <__retarget_lock_release_recursive>
 8007fbe:	bf00      	nop
 8007fc0:	20005e08 	.word	0x20005e08

08007fc4 <__cvt>:
 8007fc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fc8:	ec57 6b10 	vmov	r6, r7, d0
 8007fcc:	2f00      	cmp	r7, #0
 8007fce:	460c      	mov	r4, r1
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	463b      	mov	r3, r7
 8007fd4:	bfbb      	ittet	lt
 8007fd6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007fda:	461f      	movlt	r7, r3
 8007fdc:	2300      	movge	r3, #0
 8007fde:	232d      	movlt	r3, #45	@ 0x2d
 8007fe0:	700b      	strb	r3, [r1, #0]
 8007fe2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fe4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007fe8:	4691      	mov	r9, r2
 8007fea:	f023 0820 	bic.w	r8, r3, #32
 8007fee:	bfbc      	itt	lt
 8007ff0:	4632      	movlt	r2, r6
 8007ff2:	4616      	movlt	r6, r2
 8007ff4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ff8:	d005      	beq.n	8008006 <__cvt+0x42>
 8007ffa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007ffe:	d100      	bne.n	8008002 <__cvt+0x3e>
 8008000:	3401      	adds	r4, #1
 8008002:	2102      	movs	r1, #2
 8008004:	e000      	b.n	8008008 <__cvt+0x44>
 8008006:	2103      	movs	r1, #3
 8008008:	ab03      	add	r3, sp, #12
 800800a:	9301      	str	r3, [sp, #4]
 800800c:	ab02      	add	r3, sp, #8
 800800e:	9300      	str	r3, [sp, #0]
 8008010:	ec47 6b10 	vmov	d0, r6, r7
 8008014:	4653      	mov	r3, sl
 8008016:	4622      	mov	r2, r4
 8008018:	f001 f976 	bl	8009308 <_dtoa_r>
 800801c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008020:	4605      	mov	r5, r0
 8008022:	d119      	bne.n	8008058 <__cvt+0x94>
 8008024:	f019 0f01 	tst.w	r9, #1
 8008028:	d00e      	beq.n	8008048 <__cvt+0x84>
 800802a:	eb00 0904 	add.w	r9, r0, r4
 800802e:	2200      	movs	r2, #0
 8008030:	2300      	movs	r3, #0
 8008032:	4630      	mov	r0, r6
 8008034:	4639      	mov	r1, r7
 8008036:	f7f8 fd57 	bl	8000ae8 <__aeabi_dcmpeq>
 800803a:	b108      	cbz	r0, 8008040 <__cvt+0x7c>
 800803c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008040:	2230      	movs	r2, #48	@ 0x30
 8008042:	9b03      	ldr	r3, [sp, #12]
 8008044:	454b      	cmp	r3, r9
 8008046:	d31e      	bcc.n	8008086 <__cvt+0xc2>
 8008048:	9b03      	ldr	r3, [sp, #12]
 800804a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800804c:	1b5b      	subs	r3, r3, r5
 800804e:	4628      	mov	r0, r5
 8008050:	6013      	str	r3, [r2, #0]
 8008052:	b004      	add	sp, #16
 8008054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008058:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800805c:	eb00 0904 	add.w	r9, r0, r4
 8008060:	d1e5      	bne.n	800802e <__cvt+0x6a>
 8008062:	7803      	ldrb	r3, [r0, #0]
 8008064:	2b30      	cmp	r3, #48	@ 0x30
 8008066:	d10a      	bne.n	800807e <__cvt+0xba>
 8008068:	2200      	movs	r2, #0
 800806a:	2300      	movs	r3, #0
 800806c:	4630      	mov	r0, r6
 800806e:	4639      	mov	r1, r7
 8008070:	f7f8 fd3a 	bl	8000ae8 <__aeabi_dcmpeq>
 8008074:	b918      	cbnz	r0, 800807e <__cvt+0xba>
 8008076:	f1c4 0401 	rsb	r4, r4, #1
 800807a:	f8ca 4000 	str.w	r4, [sl]
 800807e:	f8da 3000 	ldr.w	r3, [sl]
 8008082:	4499      	add	r9, r3
 8008084:	e7d3      	b.n	800802e <__cvt+0x6a>
 8008086:	1c59      	adds	r1, r3, #1
 8008088:	9103      	str	r1, [sp, #12]
 800808a:	701a      	strb	r2, [r3, #0]
 800808c:	e7d9      	b.n	8008042 <__cvt+0x7e>

0800808e <__exponent>:
 800808e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008090:	2900      	cmp	r1, #0
 8008092:	bfba      	itte	lt
 8008094:	4249      	neglt	r1, r1
 8008096:	232d      	movlt	r3, #45	@ 0x2d
 8008098:	232b      	movge	r3, #43	@ 0x2b
 800809a:	2909      	cmp	r1, #9
 800809c:	7002      	strb	r2, [r0, #0]
 800809e:	7043      	strb	r3, [r0, #1]
 80080a0:	dd29      	ble.n	80080f6 <__exponent+0x68>
 80080a2:	f10d 0307 	add.w	r3, sp, #7
 80080a6:	461d      	mov	r5, r3
 80080a8:	270a      	movs	r7, #10
 80080aa:	461a      	mov	r2, r3
 80080ac:	fbb1 f6f7 	udiv	r6, r1, r7
 80080b0:	fb07 1416 	mls	r4, r7, r6, r1
 80080b4:	3430      	adds	r4, #48	@ 0x30
 80080b6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80080ba:	460c      	mov	r4, r1
 80080bc:	2c63      	cmp	r4, #99	@ 0x63
 80080be:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80080c2:	4631      	mov	r1, r6
 80080c4:	dcf1      	bgt.n	80080aa <__exponent+0x1c>
 80080c6:	3130      	adds	r1, #48	@ 0x30
 80080c8:	1e94      	subs	r4, r2, #2
 80080ca:	f803 1c01 	strb.w	r1, [r3, #-1]
 80080ce:	1c41      	adds	r1, r0, #1
 80080d0:	4623      	mov	r3, r4
 80080d2:	42ab      	cmp	r3, r5
 80080d4:	d30a      	bcc.n	80080ec <__exponent+0x5e>
 80080d6:	f10d 0309 	add.w	r3, sp, #9
 80080da:	1a9b      	subs	r3, r3, r2
 80080dc:	42ac      	cmp	r4, r5
 80080de:	bf88      	it	hi
 80080e0:	2300      	movhi	r3, #0
 80080e2:	3302      	adds	r3, #2
 80080e4:	4403      	add	r3, r0
 80080e6:	1a18      	subs	r0, r3, r0
 80080e8:	b003      	add	sp, #12
 80080ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080ec:	f813 6b01 	ldrb.w	r6, [r3], #1
 80080f0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80080f4:	e7ed      	b.n	80080d2 <__exponent+0x44>
 80080f6:	2330      	movs	r3, #48	@ 0x30
 80080f8:	3130      	adds	r1, #48	@ 0x30
 80080fa:	7083      	strb	r3, [r0, #2]
 80080fc:	70c1      	strb	r1, [r0, #3]
 80080fe:	1d03      	adds	r3, r0, #4
 8008100:	e7f1      	b.n	80080e6 <__exponent+0x58>
	...

08008104 <_printf_float>:
 8008104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008108:	b08d      	sub	sp, #52	@ 0x34
 800810a:	460c      	mov	r4, r1
 800810c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008110:	4616      	mov	r6, r2
 8008112:	461f      	mov	r7, r3
 8008114:	4605      	mov	r5, r0
 8008116:	f000 ffb5 	bl	8009084 <_localeconv_r>
 800811a:	6803      	ldr	r3, [r0, #0]
 800811c:	9304      	str	r3, [sp, #16]
 800811e:	4618      	mov	r0, r3
 8008120:	f7f8 f8b6 	bl	8000290 <strlen>
 8008124:	2300      	movs	r3, #0
 8008126:	930a      	str	r3, [sp, #40]	@ 0x28
 8008128:	f8d8 3000 	ldr.w	r3, [r8]
 800812c:	9005      	str	r0, [sp, #20]
 800812e:	3307      	adds	r3, #7
 8008130:	f023 0307 	bic.w	r3, r3, #7
 8008134:	f103 0208 	add.w	r2, r3, #8
 8008138:	f894 a018 	ldrb.w	sl, [r4, #24]
 800813c:	f8d4 b000 	ldr.w	fp, [r4]
 8008140:	f8c8 2000 	str.w	r2, [r8]
 8008144:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008148:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800814c:	9307      	str	r3, [sp, #28]
 800814e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008152:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008156:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800815a:	4b9c      	ldr	r3, [pc, #624]	@ (80083cc <_printf_float+0x2c8>)
 800815c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008160:	f7f8 fcf4 	bl	8000b4c <__aeabi_dcmpun>
 8008164:	bb70      	cbnz	r0, 80081c4 <_printf_float+0xc0>
 8008166:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800816a:	4b98      	ldr	r3, [pc, #608]	@ (80083cc <_printf_float+0x2c8>)
 800816c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008170:	f7f8 fcce 	bl	8000b10 <__aeabi_dcmple>
 8008174:	bb30      	cbnz	r0, 80081c4 <_printf_float+0xc0>
 8008176:	2200      	movs	r2, #0
 8008178:	2300      	movs	r3, #0
 800817a:	4640      	mov	r0, r8
 800817c:	4649      	mov	r1, r9
 800817e:	f7f8 fcbd 	bl	8000afc <__aeabi_dcmplt>
 8008182:	b110      	cbz	r0, 800818a <_printf_float+0x86>
 8008184:	232d      	movs	r3, #45	@ 0x2d
 8008186:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800818a:	4a91      	ldr	r2, [pc, #580]	@ (80083d0 <_printf_float+0x2cc>)
 800818c:	4b91      	ldr	r3, [pc, #580]	@ (80083d4 <_printf_float+0x2d0>)
 800818e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008192:	bf8c      	ite	hi
 8008194:	4690      	movhi	r8, r2
 8008196:	4698      	movls	r8, r3
 8008198:	2303      	movs	r3, #3
 800819a:	6123      	str	r3, [r4, #16]
 800819c:	f02b 0304 	bic.w	r3, fp, #4
 80081a0:	6023      	str	r3, [r4, #0]
 80081a2:	f04f 0900 	mov.w	r9, #0
 80081a6:	9700      	str	r7, [sp, #0]
 80081a8:	4633      	mov	r3, r6
 80081aa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80081ac:	4621      	mov	r1, r4
 80081ae:	4628      	mov	r0, r5
 80081b0:	f000 f9d2 	bl	8008558 <_printf_common>
 80081b4:	3001      	adds	r0, #1
 80081b6:	f040 808d 	bne.w	80082d4 <_printf_float+0x1d0>
 80081ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081be:	b00d      	add	sp, #52	@ 0x34
 80081c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081c4:	4642      	mov	r2, r8
 80081c6:	464b      	mov	r3, r9
 80081c8:	4640      	mov	r0, r8
 80081ca:	4649      	mov	r1, r9
 80081cc:	f7f8 fcbe 	bl	8000b4c <__aeabi_dcmpun>
 80081d0:	b140      	cbz	r0, 80081e4 <_printf_float+0xe0>
 80081d2:	464b      	mov	r3, r9
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	bfbc      	itt	lt
 80081d8:	232d      	movlt	r3, #45	@ 0x2d
 80081da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80081de:	4a7e      	ldr	r2, [pc, #504]	@ (80083d8 <_printf_float+0x2d4>)
 80081e0:	4b7e      	ldr	r3, [pc, #504]	@ (80083dc <_printf_float+0x2d8>)
 80081e2:	e7d4      	b.n	800818e <_printf_float+0x8a>
 80081e4:	6863      	ldr	r3, [r4, #4]
 80081e6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80081ea:	9206      	str	r2, [sp, #24]
 80081ec:	1c5a      	adds	r2, r3, #1
 80081ee:	d13b      	bne.n	8008268 <_printf_float+0x164>
 80081f0:	2306      	movs	r3, #6
 80081f2:	6063      	str	r3, [r4, #4]
 80081f4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80081f8:	2300      	movs	r3, #0
 80081fa:	6022      	str	r2, [r4, #0]
 80081fc:	9303      	str	r3, [sp, #12]
 80081fe:	ab0a      	add	r3, sp, #40	@ 0x28
 8008200:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008204:	ab09      	add	r3, sp, #36	@ 0x24
 8008206:	9300      	str	r3, [sp, #0]
 8008208:	6861      	ldr	r1, [r4, #4]
 800820a:	ec49 8b10 	vmov	d0, r8, r9
 800820e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008212:	4628      	mov	r0, r5
 8008214:	f7ff fed6 	bl	8007fc4 <__cvt>
 8008218:	9b06      	ldr	r3, [sp, #24]
 800821a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800821c:	2b47      	cmp	r3, #71	@ 0x47
 800821e:	4680      	mov	r8, r0
 8008220:	d129      	bne.n	8008276 <_printf_float+0x172>
 8008222:	1cc8      	adds	r0, r1, #3
 8008224:	db02      	blt.n	800822c <_printf_float+0x128>
 8008226:	6863      	ldr	r3, [r4, #4]
 8008228:	4299      	cmp	r1, r3
 800822a:	dd41      	ble.n	80082b0 <_printf_float+0x1ac>
 800822c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008230:	fa5f fa8a 	uxtb.w	sl, sl
 8008234:	3901      	subs	r1, #1
 8008236:	4652      	mov	r2, sl
 8008238:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800823c:	9109      	str	r1, [sp, #36]	@ 0x24
 800823e:	f7ff ff26 	bl	800808e <__exponent>
 8008242:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008244:	1813      	adds	r3, r2, r0
 8008246:	2a01      	cmp	r2, #1
 8008248:	4681      	mov	r9, r0
 800824a:	6123      	str	r3, [r4, #16]
 800824c:	dc02      	bgt.n	8008254 <_printf_float+0x150>
 800824e:	6822      	ldr	r2, [r4, #0]
 8008250:	07d2      	lsls	r2, r2, #31
 8008252:	d501      	bpl.n	8008258 <_printf_float+0x154>
 8008254:	3301      	adds	r3, #1
 8008256:	6123      	str	r3, [r4, #16]
 8008258:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800825c:	2b00      	cmp	r3, #0
 800825e:	d0a2      	beq.n	80081a6 <_printf_float+0xa2>
 8008260:	232d      	movs	r3, #45	@ 0x2d
 8008262:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008266:	e79e      	b.n	80081a6 <_printf_float+0xa2>
 8008268:	9a06      	ldr	r2, [sp, #24]
 800826a:	2a47      	cmp	r2, #71	@ 0x47
 800826c:	d1c2      	bne.n	80081f4 <_printf_float+0xf0>
 800826e:	2b00      	cmp	r3, #0
 8008270:	d1c0      	bne.n	80081f4 <_printf_float+0xf0>
 8008272:	2301      	movs	r3, #1
 8008274:	e7bd      	b.n	80081f2 <_printf_float+0xee>
 8008276:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800827a:	d9db      	bls.n	8008234 <_printf_float+0x130>
 800827c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008280:	d118      	bne.n	80082b4 <_printf_float+0x1b0>
 8008282:	2900      	cmp	r1, #0
 8008284:	6863      	ldr	r3, [r4, #4]
 8008286:	dd0b      	ble.n	80082a0 <_printf_float+0x19c>
 8008288:	6121      	str	r1, [r4, #16]
 800828a:	b913      	cbnz	r3, 8008292 <_printf_float+0x18e>
 800828c:	6822      	ldr	r2, [r4, #0]
 800828e:	07d0      	lsls	r0, r2, #31
 8008290:	d502      	bpl.n	8008298 <_printf_float+0x194>
 8008292:	3301      	adds	r3, #1
 8008294:	440b      	add	r3, r1
 8008296:	6123      	str	r3, [r4, #16]
 8008298:	65a1      	str	r1, [r4, #88]	@ 0x58
 800829a:	f04f 0900 	mov.w	r9, #0
 800829e:	e7db      	b.n	8008258 <_printf_float+0x154>
 80082a0:	b913      	cbnz	r3, 80082a8 <_printf_float+0x1a4>
 80082a2:	6822      	ldr	r2, [r4, #0]
 80082a4:	07d2      	lsls	r2, r2, #31
 80082a6:	d501      	bpl.n	80082ac <_printf_float+0x1a8>
 80082a8:	3302      	adds	r3, #2
 80082aa:	e7f4      	b.n	8008296 <_printf_float+0x192>
 80082ac:	2301      	movs	r3, #1
 80082ae:	e7f2      	b.n	8008296 <_printf_float+0x192>
 80082b0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80082b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082b6:	4299      	cmp	r1, r3
 80082b8:	db05      	blt.n	80082c6 <_printf_float+0x1c2>
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	6121      	str	r1, [r4, #16]
 80082be:	07d8      	lsls	r0, r3, #31
 80082c0:	d5ea      	bpl.n	8008298 <_printf_float+0x194>
 80082c2:	1c4b      	adds	r3, r1, #1
 80082c4:	e7e7      	b.n	8008296 <_printf_float+0x192>
 80082c6:	2900      	cmp	r1, #0
 80082c8:	bfd4      	ite	le
 80082ca:	f1c1 0202 	rsble	r2, r1, #2
 80082ce:	2201      	movgt	r2, #1
 80082d0:	4413      	add	r3, r2
 80082d2:	e7e0      	b.n	8008296 <_printf_float+0x192>
 80082d4:	6823      	ldr	r3, [r4, #0]
 80082d6:	055a      	lsls	r2, r3, #21
 80082d8:	d407      	bmi.n	80082ea <_printf_float+0x1e6>
 80082da:	6923      	ldr	r3, [r4, #16]
 80082dc:	4642      	mov	r2, r8
 80082de:	4631      	mov	r1, r6
 80082e0:	4628      	mov	r0, r5
 80082e2:	47b8      	blx	r7
 80082e4:	3001      	adds	r0, #1
 80082e6:	d12b      	bne.n	8008340 <_printf_float+0x23c>
 80082e8:	e767      	b.n	80081ba <_printf_float+0xb6>
 80082ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80082ee:	f240 80dd 	bls.w	80084ac <_printf_float+0x3a8>
 80082f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80082f6:	2200      	movs	r2, #0
 80082f8:	2300      	movs	r3, #0
 80082fa:	f7f8 fbf5 	bl	8000ae8 <__aeabi_dcmpeq>
 80082fe:	2800      	cmp	r0, #0
 8008300:	d033      	beq.n	800836a <_printf_float+0x266>
 8008302:	4a37      	ldr	r2, [pc, #220]	@ (80083e0 <_printf_float+0x2dc>)
 8008304:	2301      	movs	r3, #1
 8008306:	4631      	mov	r1, r6
 8008308:	4628      	mov	r0, r5
 800830a:	47b8      	blx	r7
 800830c:	3001      	adds	r0, #1
 800830e:	f43f af54 	beq.w	80081ba <_printf_float+0xb6>
 8008312:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008316:	4543      	cmp	r3, r8
 8008318:	db02      	blt.n	8008320 <_printf_float+0x21c>
 800831a:	6823      	ldr	r3, [r4, #0]
 800831c:	07d8      	lsls	r0, r3, #31
 800831e:	d50f      	bpl.n	8008340 <_printf_float+0x23c>
 8008320:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008324:	4631      	mov	r1, r6
 8008326:	4628      	mov	r0, r5
 8008328:	47b8      	blx	r7
 800832a:	3001      	adds	r0, #1
 800832c:	f43f af45 	beq.w	80081ba <_printf_float+0xb6>
 8008330:	f04f 0900 	mov.w	r9, #0
 8008334:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008338:	f104 0a1a 	add.w	sl, r4, #26
 800833c:	45c8      	cmp	r8, r9
 800833e:	dc09      	bgt.n	8008354 <_printf_float+0x250>
 8008340:	6823      	ldr	r3, [r4, #0]
 8008342:	079b      	lsls	r3, r3, #30
 8008344:	f100 8103 	bmi.w	800854e <_printf_float+0x44a>
 8008348:	68e0      	ldr	r0, [r4, #12]
 800834a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800834c:	4298      	cmp	r0, r3
 800834e:	bfb8      	it	lt
 8008350:	4618      	movlt	r0, r3
 8008352:	e734      	b.n	80081be <_printf_float+0xba>
 8008354:	2301      	movs	r3, #1
 8008356:	4652      	mov	r2, sl
 8008358:	4631      	mov	r1, r6
 800835a:	4628      	mov	r0, r5
 800835c:	47b8      	blx	r7
 800835e:	3001      	adds	r0, #1
 8008360:	f43f af2b 	beq.w	80081ba <_printf_float+0xb6>
 8008364:	f109 0901 	add.w	r9, r9, #1
 8008368:	e7e8      	b.n	800833c <_printf_float+0x238>
 800836a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800836c:	2b00      	cmp	r3, #0
 800836e:	dc39      	bgt.n	80083e4 <_printf_float+0x2e0>
 8008370:	4a1b      	ldr	r2, [pc, #108]	@ (80083e0 <_printf_float+0x2dc>)
 8008372:	2301      	movs	r3, #1
 8008374:	4631      	mov	r1, r6
 8008376:	4628      	mov	r0, r5
 8008378:	47b8      	blx	r7
 800837a:	3001      	adds	r0, #1
 800837c:	f43f af1d 	beq.w	80081ba <_printf_float+0xb6>
 8008380:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008384:	ea59 0303 	orrs.w	r3, r9, r3
 8008388:	d102      	bne.n	8008390 <_printf_float+0x28c>
 800838a:	6823      	ldr	r3, [r4, #0]
 800838c:	07d9      	lsls	r1, r3, #31
 800838e:	d5d7      	bpl.n	8008340 <_printf_float+0x23c>
 8008390:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008394:	4631      	mov	r1, r6
 8008396:	4628      	mov	r0, r5
 8008398:	47b8      	blx	r7
 800839a:	3001      	adds	r0, #1
 800839c:	f43f af0d 	beq.w	80081ba <_printf_float+0xb6>
 80083a0:	f04f 0a00 	mov.w	sl, #0
 80083a4:	f104 0b1a 	add.w	fp, r4, #26
 80083a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083aa:	425b      	negs	r3, r3
 80083ac:	4553      	cmp	r3, sl
 80083ae:	dc01      	bgt.n	80083b4 <_printf_float+0x2b0>
 80083b0:	464b      	mov	r3, r9
 80083b2:	e793      	b.n	80082dc <_printf_float+0x1d8>
 80083b4:	2301      	movs	r3, #1
 80083b6:	465a      	mov	r2, fp
 80083b8:	4631      	mov	r1, r6
 80083ba:	4628      	mov	r0, r5
 80083bc:	47b8      	blx	r7
 80083be:	3001      	adds	r0, #1
 80083c0:	f43f aefb 	beq.w	80081ba <_printf_float+0xb6>
 80083c4:	f10a 0a01 	add.w	sl, sl, #1
 80083c8:	e7ee      	b.n	80083a8 <_printf_float+0x2a4>
 80083ca:	bf00      	nop
 80083cc:	7fefffff 	.word	0x7fefffff
 80083d0:	0800cd1c 	.word	0x0800cd1c
 80083d4:	0800cd18 	.word	0x0800cd18
 80083d8:	0800cd24 	.word	0x0800cd24
 80083dc:	0800cd20 	.word	0x0800cd20
 80083e0:	0800cd28 	.word	0x0800cd28
 80083e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80083ea:	4553      	cmp	r3, sl
 80083ec:	bfa8      	it	ge
 80083ee:	4653      	movge	r3, sl
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	4699      	mov	r9, r3
 80083f4:	dc36      	bgt.n	8008464 <_printf_float+0x360>
 80083f6:	f04f 0b00 	mov.w	fp, #0
 80083fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083fe:	f104 021a 	add.w	r2, r4, #26
 8008402:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008404:	9306      	str	r3, [sp, #24]
 8008406:	eba3 0309 	sub.w	r3, r3, r9
 800840a:	455b      	cmp	r3, fp
 800840c:	dc31      	bgt.n	8008472 <_printf_float+0x36e>
 800840e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008410:	459a      	cmp	sl, r3
 8008412:	dc3a      	bgt.n	800848a <_printf_float+0x386>
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	07da      	lsls	r2, r3, #31
 8008418:	d437      	bmi.n	800848a <_printf_float+0x386>
 800841a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800841c:	ebaa 0903 	sub.w	r9, sl, r3
 8008420:	9b06      	ldr	r3, [sp, #24]
 8008422:	ebaa 0303 	sub.w	r3, sl, r3
 8008426:	4599      	cmp	r9, r3
 8008428:	bfa8      	it	ge
 800842a:	4699      	movge	r9, r3
 800842c:	f1b9 0f00 	cmp.w	r9, #0
 8008430:	dc33      	bgt.n	800849a <_printf_float+0x396>
 8008432:	f04f 0800 	mov.w	r8, #0
 8008436:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800843a:	f104 0b1a 	add.w	fp, r4, #26
 800843e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008440:	ebaa 0303 	sub.w	r3, sl, r3
 8008444:	eba3 0309 	sub.w	r3, r3, r9
 8008448:	4543      	cmp	r3, r8
 800844a:	f77f af79 	ble.w	8008340 <_printf_float+0x23c>
 800844e:	2301      	movs	r3, #1
 8008450:	465a      	mov	r2, fp
 8008452:	4631      	mov	r1, r6
 8008454:	4628      	mov	r0, r5
 8008456:	47b8      	blx	r7
 8008458:	3001      	adds	r0, #1
 800845a:	f43f aeae 	beq.w	80081ba <_printf_float+0xb6>
 800845e:	f108 0801 	add.w	r8, r8, #1
 8008462:	e7ec      	b.n	800843e <_printf_float+0x33a>
 8008464:	4642      	mov	r2, r8
 8008466:	4631      	mov	r1, r6
 8008468:	4628      	mov	r0, r5
 800846a:	47b8      	blx	r7
 800846c:	3001      	adds	r0, #1
 800846e:	d1c2      	bne.n	80083f6 <_printf_float+0x2f2>
 8008470:	e6a3      	b.n	80081ba <_printf_float+0xb6>
 8008472:	2301      	movs	r3, #1
 8008474:	4631      	mov	r1, r6
 8008476:	4628      	mov	r0, r5
 8008478:	9206      	str	r2, [sp, #24]
 800847a:	47b8      	blx	r7
 800847c:	3001      	adds	r0, #1
 800847e:	f43f ae9c 	beq.w	80081ba <_printf_float+0xb6>
 8008482:	9a06      	ldr	r2, [sp, #24]
 8008484:	f10b 0b01 	add.w	fp, fp, #1
 8008488:	e7bb      	b.n	8008402 <_printf_float+0x2fe>
 800848a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800848e:	4631      	mov	r1, r6
 8008490:	4628      	mov	r0, r5
 8008492:	47b8      	blx	r7
 8008494:	3001      	adds	r0, #1
 8008496:	d1c0      	bne.n	800841a <_printf_float+0x316>
 8008498:	e68f      	b.n	80081ba <_printf_float+0xb6>
 800849a:	9a06      	ldr	r2, [sp, #24]
 800849c:	464b      	mov	r3, r9
 800849e:	4442      	add	r2, r8
 80084a0:	4631      	mov	r1, r6
 80084a2:	4628      	mov	r0, r5
 80084a4:	47b8      	blx	r7
 80084a6:	3001      	adds	r0, #1
 80084a8:	d1c3      	bne.n	8008432 <_printf_float+0x32e>
 80084aa:	e686      	b.n	80081ba <_printf_float+0xb6>
 80084ac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80084b0:	f1ba 0f01 	cmp.w	sl, #1
 80084b4:	dc01      	bgt.n	80084ba <_printf_float+0x3b6>
 80084b6:	07db      	lsls	r3, r3, #31
 80084b8:	d536      	bpl.n	8008528 <_printf_float+0x424>
 80084ba:	2301      	movs	r3, #1
 80084bc:	4642      	mov	r2, r8
 80084be:	4631      	mov	r1, r6
 80084c0:	4628      	mov	r0, r5
 80084c2:	47b8      	blx	r7
 80084c4:	3001      	adds	r0, #1
 80084c6:	f43f ae78 	beq.w	80081ba <_printf_float+0xb6>
 80084ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084ce:	4631      	mov	r1, r6
 80084d0:	4628      	mov	r0, r5
 80084d2:	47b8      	blx	r7
 80084d4:	3001      	adds	r0, #1
 80084d6:	f43f ae70 	beq.w	80081ba <_printf_float+0xb6>
 80084da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80084de:	2200      	movs	r2, #0
 80084e0:	2300      	movs	r3, #0
 80084e2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80084e6:	f7f8 faff 	bl	8000ae8 <__aeabi_dcmpeq>
 80084ea:	b9c0      	cbnz	r0, 800851e <_printf_float+0x41a>
 80084ec:	4653      	mov	r3, sl
 80084ee:	f108 0201 	add.w	r2, r8, #1
 80084f2:	4631      	mov	r1, r6
 80084f4:	4628      	mov	r0, r5
 80084f6:	47b8      	blx	r7
 80084f8:	3001      	adds	r0, #1
 80084fa:	d10c      	bne.n	8008516 <_printf_float+0x412>
 80084fc:	e65d      	b.n	80081ba <_printf_float+0xb6>
 80084fe:	2301      	movs	r3, #1
 8008500:	465a      	mov	r2, fp
 8008502:	4631      	mov	r1, r6
 8008504:	4628      	mov	r0, r5
 8008506:	47b8      	blx	r7
 8008508:	3001      	adds	r0, #1
 800850a:	f43f ae56 	beq.w	80081ba <_printf_float+0xb6>
 800850e:	f108 0801 	add.w	r8, r8, #1
 8008512:	45d0      	cmp	r8, sl
 8008514:	dbf3      	blt.n	80084fe <_printf_float+0x3fa>
 8008516:	464b      	mov	r3, r9
 8008518:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800851c:	e6df      	b.n	80082de <_printf_float+0x1da>
 800851e:	f04f 0800 	mov.w	r8, #0
 8008522:	f104 0b1a 	add.w	fp, r4, #26
 8008526:	e7f4      	b.n	8008512 <_printf_float+0x40e>
 8008528:	2301      	movs	r3, #1
 800852a:	4642      	mov	r2, r8
 800852c:	e7e1      	b.n	80084f2 <_printf_float+0x3ee>
 800852e:	2301      	movs	r3, #1
 8008530:	464a      	mov	r2, r9
 8008532:	4631      	mov	r1, r6
 8008534:	4628      	mov	r0, r5
 8008536:	47b8      	blx	r7
 8008538:	3001      	adds	r0, #1
 800853a:	f43f ae3e 	beq.w	80081ba <_printf_float+0xb6>
 800853e:	f108 0801 	add.w	r8, r8, #1
 8008542:	68e3      	ldr	r3, [r4, #12]
 8008544:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008546:	1a5b      	subs	r3, r3, r1
 8008548:	4543      	cmp	r3, r8
 800854a:	dcf0      	bgt.n	800852e <_printf_float+0x42a>
 800854c:	e6fc      	b.n	8008348 <_printf_float+0x244>
 800854e:	f04f 0800 	mov.w	r8, #0
 8008552:	f104 0919 	add.w	r9, r4, #25
 8008556:	e7f4      	b.n	8008542 <_printf_float+0x43e>

08008558 <_printf_common>:
 8008558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800855c:	4616      	mov	r6, r2
 800855e:	4698      	mov	r8, r3
 8008560:	688a      	ldr	r2, [r1, #8]
 8008562:	690b      	ldr	r3, [r1, #16]
 8008564:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008568:	4293      	cmp	r3, r2
 800856a:	bfb8      	it	lt
 800856c:	4613      	movlt	r3, r2
 800856e:	6033      	str	r3, [r6, #0]
 8008570:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008574:	4607      	mov	r7, r0
 8008576:	460c      	mov	r4, r1
 8008578:	b10a      	cbz	r2, 800857e <_printf_common+0x26>
 800857a:	3301      	adds	r3, #1
 800857c:	6033      	str	r3, [r6, #0]
 800857e:	6823      	ldr	r3, [r4, #0]
 8008580:	0699      	lsls	r1, r3, #26
 8008582:	bf42      	ittt	mi
 8008584:	6833      	ldrmi	r3, [r6, #0]
 8008586:	3302      	addmi	r3, #2
 8008588:	6033      	strmi	r3, [r6, #0]
 800858a:	6825      	ldr	r5, [r4, #0]
 800858c:	f015 0506 	ands.w	r5, r5, #6
 8008590:	d106      	bne.n	80085a0 <_printf_common+0x48>
 8008592:	f104 0a19 	add.w	sl, r4, #25
 8008596:	68e3      	ldr	r3, [r4, #12]
 8008598:	6832      	ldr	r2, [r6, #0]
 800859a:	1a9b      	subs	r3, r3, r2
 800859c:	42ab      	cmp	r3, r5
 800859e:	dc26      	bgt.n	80085ee <_printf_common+0x96>
 80085a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80085a4:	6822      	ldr	r2, [r4, #0]
 80085a6:	3b00      	subs	r3, #0
 80085a8:	bf18      	it	ne
 80085aa:	2301      	movne	r3, #1
 80085ac:	0692      	lsls	r2, r2, #26
 80085ae:	d42b      	bmi.n	8008608 <_printf_common+0xb0>
 80085b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80085b4:	4641      	mov	r1, r8
 80085b6:	4638      	mov	r0, r7
 80085b8:	47c8      	blx	r9
 80085ba:	3001      	adds	r0, #1
 80085bc:	d01e      	beq.n	80085fc <_printf_common+0xa4>
 80085be:	6823      	ldr	r3, [r4, #0]
 80085c0:	6922      	ldr	r2, [r4, #16]
 80085c2:	f003 0306 	and.w	r3, r3, #6
 80085c6:	2b04      	cmp	r3, #4
 80085c8:	bf02      	ittt	eq
 80085ca:	68e5      	ldreq	r5, [r4, #12]
 80085cc:	6833      	ldreq	r3, [r6, #0]
 80085ce:	1aed      	subeq	r5, r5, r3
 80085d0:	68a3      	ldr	r3, [r4, #8]
 80085d2:	bf0c      	ite	eq
 80085d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085d8:	2500      	movne	r5, #0
 80085da:	4293      	cmp	r3, r2
 80085dc:	bfc4      	itt	gt
 80085de:	1a9b      	subgt	r3, r3, r2
 80085e0:	18ed      	addgt	r5, r5, r3
 80085e2:	2600      	movs	r6, #0
 80085e4:	341a      	adds	r4, #26
 80085e6:	42b5      	cmp	r5, r6
 80085e8:	d11a      	bne.n	8008620 <_printf_common+0xc8>
 80085ea:	2000      	movs	r0, #0
 80085ec:	e008      	b.n	8008600 <_printf_common+0xa8>
 80085ee:	2301      	movs	r3, #1
 80085f0:	4652      	mov	r2, sl
 80085f2:	4641      	mov	r1, r8
 80085f4:	4638      	mov	r0, r7
 80085f6:	47c8      	blx	r9
 80085f8:	3001      	adds	r0, #1
 80085fa:	d103      	bne.n	8008604 <_printf_common+0xac>
 80085fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008604:	3501      	adds	r5, #1
 8008606:	e7c6      	b.n	8008596 <_printf_common+0x3e>
 8008608:	18e1      	adds	r1, r4, r3
 800860a:	1c5a      	adds	r2, r3, #1
 800860c:	2030      	movs	r0, #48	@ 0x30
 800860e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008612:	4422      	add	r2, r4
 8008614:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008618:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800861c:	3302      	adds	r3, #2
 800861e:	e7c7      	b.n	80085b0 <_printf_common+0x58>
 8008620:	2301      	movs	r3, #1
 8008622:	4622      	mov	r2, r4
 8008624:	4641      	mov	r1, r8
 8008626:	4638      	mov	r0, r7
 8008628:	47c8      	blx	r9
 800862a:	3001      	adds	r0, #1
 800862c:	d0e6      	beq.n	80085fc <_printf_common+0xa4>
 800862e:	3601      	adds	r6, #1
 8008630:	e7d9      	b.n	80085e6 <_printf_common+0x8e>
	...

08008634 <_printf_i>:
 8008634:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008638:	7e0f      	ldrb	r7, [r1, #24]
 800863a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800863c:	2f78      	cmp	r7, #120	@ 0x78
 800863e:	4691      	mov	r9, r2
 8008640:	4680      	mov	r8, r0
 8008642:	460c      	mov	r4, r1
 8008644:	469a      	mov	sl, r3
 8008646:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800864a:	d807      	bhi.n	800865c <_printf_i+0x28>
 800864c:	2f62      	cmp	r7, #98	@ 0x62
 800864e:	d80a      	bhi.n	8008666 <_printf_i+0x32>
 8008650:	2f00      	cmp	r7, #0
 8008652:	f000 80d1 	beq.w	80087f8 <_printf_i+0x1c4>
 8008656:	2f58      	cmp	r7, #88	@ 0x58
 8008658:	f000 80b8 	beq.w	80087cc <_printf_i+0x198>
 800865c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008660:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008664:	e03a      	b.n	80086dc <_printf_i+0xa8>
 8008666:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800866a:	2b15      	cmp	r3, #21
 800866c:	d8f6      	bhi.n	800865c <_printf_i+0x28>
 800866e:	a101      	add	r1, pc, #4	@ (adr r1, 8008674 <_printf_i+0x40>)
 8008670:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008674:	080086cd 	.word	0x080086cd
 8008678:	080086e1 	.word	0x080086e1
 800867c:	0800865d 	.word	0x0800865d
 8008680:	0800865d 	.word	0x0800865d
 8008684:	0800865d 	.word	0x0800865d
 8008688:	0800865d 	.word	0x0800865d
 800868c:	080086e1 	.word	0x080086e1
 8008690:	0800865d 	.word	0x0800865d
 8008694:	0800865d 	.word	0x0800865d
 8008698:	0800865d 	.word	0x0800865d
 800869c:	0800865d 	.word	0x0800865d
 80086a0:	080087df 	.word	0x080087df
 80086a4:	0800870b 	.word	0x0800870b
 80086a8:	08008799 	.word	0x08008799
 80086ac:	0800865d 	.word	0x0800865d
 80086b0:	0800865d 	.word	0x0800865d
 80086b4:	08008801 	.word	0x08008801
 80086b8:	0800865d 	.word	0x0800865d
 80086bc:	0800870b 	.word	0x0800870b
 80086c0:	0800865d 	.word	0x0800865d
 80086c4:	0800865d 	.word	0x0800865d
 80086c8:	080087a1 	.word	0x080087a1
 80086cc:	6833      	ldr	r3, [r6, #0]
 80086ce:	1d1a      	adds	r2, r3, #4
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	6032      	str	r2, [r6, #0]
 80086d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80086dc:	2301      	movs	r3, #1
 80086de:	e09c      	b.n	800881a <_printf_i+0x1e6>
 80086e0:	6833      	ldr	r3, [r6, #0]
 80086e2:	6820      	ldr	r0, [r4, #0]
 80086e4:	1d19      	adds	r1, r3, #4
 80086e6:	6031      	str	r1, [r6, #0]
 80086e8:	0606      	lsls	r6, r0, #24
 80086ea:	d501      	bpl.n	80086f0 <_printf_i+0xbc>
 80086ec:	681d      	ldr	r5, [r3, #0]
 80086ee:	e003      	b.n	80086f8 <_printf_i+0xc4>
 80086f0:	0645      	lsls	r5, r0, #25
 80086f2:	d5fb      	bpl.n	80086ec <_printf_i+0xb8>
 80086f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086f8:	2d00      	cmp	r5, #0
 80086fa:	da03      	bge.n	8008704 <_printf_i+0xd0>
 80086fc:	232d      	movs	r3, #45	@ 0x2d
 80086fe:	426d      	negs	r5, r5
 8008700:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008704:	4858      	ldr	r0, [pc, #352]	@ (8008868 <_printf_i+0x234>)
 8008706:	230a      	movs	r3, #10
 8008708:	e011      	b.n	800872e <_printf_i+0xfa>
 800870a:	6821      	ldr	r1, [r4, #0]
 800870c:	6833      	ldr	r3, [r6, #0]
 800870e:	0608      	lsls	r0, r1, #24
 8008710:	f853 5b04 	ldr.w	r5, [r3], #4
 8008714:	d402      	bmi.n	800871c <_printf_i+0xe8>
 8008716:	0649      	lsls	r1, r1, #25
 8008718:	bf48      	it	mi
 800871a:	b2ad      	uxthmi	r5, r5
 800871c:	2f6f      	cmp	r7, #111	@ 0x6f
 800871e:	4852      	ldr	r0, [pc, #328]	@ (8008868 <_printf_i+0x234>)
 8008720:	6033      	str	r3, [r6, #0]
 8008722:	bf14      	ite	ne
 8008724:	230a      	movne	r3, #10
 8008726:	2308      	moveq	r3, #8
 8008728:	2100      	movs	r1, #0
 800872a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800872e:	6866      	ldr	r6, [r4, #4]
 8008730:	60a6      	str	r6, [r4, #8]
 8008732:	2e00      	cmp	r6, #0
 8008734:	db05      	blt.n	8008742 <_printf_i+0x10e>
 8008736:	6821      	ldr	r1, [r4, #0]
 8008738:	432e      	orrs	r6, r5
 800873a:	f021 0104 	bic.w	r1, r1, #4
 800873e:	6021      	str	r1, [r4, #0]
 8008740:	d04b      	beq.n	80087da <_printf_i+0x1a6>
 8008742:	4616      	mov	r6, r2
 8008744:	fbb5 f1f3 	udiv	r1, r5, r3
 8008748:	fb03 5711 	mls	r7, r3, r1, r5
 800874c:	5dc7      	ldrb	r7, [r0, r7]
 800874e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008752:	462f      	mov	r7, r5
 8008754:	42bb      	cmp	r3, r7
 8008756:	460d      	mov	r5, r1
 8008758:	d9f4      	bls.n	8008744 <_printf_i+0x110>
 800875a:	2b08      	cmp	r3, #8
 800875c:	d10b      	bne.n	8008776 <_printf_i+0x142>
 800875e:	6823      	ldr	r3, [r4, #0]
 8008760:	07df      	lsls	r7, r3, #31
 8008762:	d508      	bpl.n	8008776 <_printf_i+0x142>
 8008764:	6923      	ldr	r3, [r4, #16]
 8008766:	6861      	ldr	r1, [r4, #4]
 8008768:	4299      	cmp	r1, r3
 800876a:	bfde      	ittt	le
 800876c:	2330      	movle	r3, #48	@ 0x30
 800876e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008772:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008776:	1b92      	subs	r2, r2, r6
 8008778:	6122      	str	r2, [r4, #16]
 800877a:	f8cd a000 	str.w	sl, [sp]
 800877e:	464b      	mov	r3, r9
 8008780:	aa03      	add	r2, sp, #12
 8008782:	4621      	mov	r1, r4
 8008784:	4640      	mov	r0, r8
 8008786:	f7ff fee7 	bl	8008558 <_printf_common>
 800878a:	3001      	adds	r0, #1
 800878c:	d14a      	bne.n	8008824 <_printf_i+0x1f0>
 800878e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008792:	b004      	add	sp, #16
 8008794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008798:	6823      	ldr	r3, [r4, #0]
 800879a:	f043 0320 	orr.w	r3, r3, #32
 800879e:	6023      	str	r3, [r4, #0]
 80087a0:	4832      	ldr	r0, [pc, #200]	@ (800886c <_printf_i+0x238>)
 80087a2:	2778      	movs	r7, #120	@ 0x78
 80087a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80087a8:	6823      	ldr	r3, [r4, #0]
 80087aa:	6831      	ldr	r1, [r6, #0]
 80087ac:	061f      	lsls	r7, r3, #24
 80087ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80087b2:	d402      	bmi.n	80087ba <_printf_i+0x186>
 80087b4:	065f      	lsls	r7, r3, #25
 80087b6:	bf48      	it	mi
 80087b8:	b2ad      	uxthmi	r5, r5
 80087ba:	6031      	str	r1, [r6, #0]
 80087bc:	07d9      	lsls	r1, r3, #31
 80087be:	bf44      	itt	mi
 80087c0:	f043 0320 	orrmi.w	r3, r3, #32
 80087c4:	6023      	strmi	r3, [r4, #0]
 80087c6:	b11d      	cbz	r5, 80087d0 <_printf_i+0x19c>
 80087c8:	2310      	movs	r3, #16
 80087ca:	e7ad      	b.n	8008728 <_printf_i+0xf4>
 80087cc:	4826      	ldr	r0, [pc, #152]	@ (8008868 <_printf_i+0x234>)
 80087ce:	e7e9      	b.n	80087a4 <_printf_i+0x170>
 80087d0:	6823      	ldr	r3, [r4, #0]
 80087d2:	f023 0320 	bic.w	r3, r3, #32
 80087d6:	6023      	str	r3, [r4, #0]
 80087d8:	e7f6      	b.n	80087c8 <_printf_i+0x194>
 80087da:	4616      	mov	r6, r2
 80087dc:	e7bd      	b.n	800875a <_printf_i+0x126>
 80087de:	6833      	ldr	r3, [r6, #0]
 80087e0:	6825      	ldr	r5, [r4, #0]
 80087e2:	6961      	ldr	r1, [r4, #20]
 80087e4:	1d18      	adds	r0, r3, #4
 80087e6:	6030      	str	r0, [r6, #0]
 80087e8:	062e      	lsls	r6, r5, #24
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	d501      	bpl.n	80087f2 <_printf_i+0x1be>
 80087ee:	6019      	str	r1, [r3, #0]
 80087f0:	e002      	b.n	80087f8 <_printf_i+0x1c4>
 80087f2:	0668      	lsls	r0, r5, #25
 80087f4:	d5fb      	bpl.n	80087ee <_printf_i+0x1ba>
 80087f6:	8019      	strh	r1, [r3, #0]
 80087f8:	2300      	movs	r3, #0
 80087fa:	6123      	str	r3, [r4, #16]
 80087fc:	4616      	mov	r6, r2
 80087fe:	e7bc      	b.n	800877a <_printf_i+0x146>
 8008800:	6833      	ldr	r3, [r6, #0]
 8008802:	1d1a      	adds	r2, r3, #4
 8008804:	6032      	str	r2, [r6, #0]
 8008806:	681e      	ldr	r6, [r3, #0]
 8008808:	6862      	ldr	r2, [r4, #4]
 800880a:	2100      	movs	r1, #0
 800880c:	4630      	mov	r0, r6
 800880e:	f7f7 fcef 	bl	80001f0 <memchr>
 8008812:	b108      	cbz	r0, 8008818 <_printf_i+0x1e4>
 8008814:	1b80      	subs	r0, r0, r6
 8008816:	6060      	str	r0, [r4, #4]
 8008818:	6863      	ldr	r3, [r4, #4]
 800881a:	6123      	str	r3, [r4, #16]
 800881c:	2300      	movs	r3, #0
 800881e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008822:	e7aa      	b.n	800877a <_printf_i+0x146>
 8008824:	6923      	ldr	r3, [r4, #16]
 8008826:	4632      	mov	r2, r6
 8008828:	4649      	mov	r1, r9
 800882a:	4640      	mov	r0, r8
 800882c:	47d0      	blx	sl
 800882e:	3001      	adds	r0, #1
 8008830:	d0ad      	beq.n	800878e <_printf_i+0x15a>
 8008832:	6823      	ldr	r3, [r4, #0]
 8008834:	079b      	lsls	r3, r3, #30
 8008836:	d413      	bmi.n	8008860 <_printf_i+0x22c>
 8008838:	68e0      	ldr	r0, [r4, #12]
 800883a:	9b03      	ldr	r3, [sp, #12]
 800883c:	4298      	cmp	r0, r3
 800883e:	bfb8      	it	lt
 8008840:	4618      	movlt	r0, r3
 8008842:	e7a6      	b.n	8008792 <_printf_i+0x15e>
 8008844:	2301      	movs	r3, #1
 8008846:	4632      	mov	r2, r6
 8008848:	4649      	mov	r1, r9
 800884a:	4640      	mov	r0, r8
 800884c:	47d0      	blx	sl
 800884e:	3001      	adds	r0, #1
 8008850:	d09d      	beq.n	800878e <_printf_i+0x15a>
 8008852:	3501      	adds	r5, #1
 8008854:	68e3      	ldr	r3, [r4, #12]
 8008856:	9903      	ldr	r1, [sp, #12]
 8008858:	1a5b      	subs	r3, r3, r1
 800885a:	42ab      	cmp	r3, r5
 800885c:	dcf2      	bgt.n	8008844 <_printf_i+0x210>
 800885e:	e7eb      	b.n	8008838 <_printf_i+0x204>
 8008860:	2500      	movs	r5, #0
 8008862:	f104 0619 	add.w	r6, r4, #25
 8008866:	e7f5      	b.n	8008854 <_printf_i+0x220>
 8008868:	0800cd2a 	.word	0x0800cd2a
 800886c:	0800cd3b 	.word	0x0800cd3b

08008870 <_scanf_float>:
 8008870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008874:	b087      	sub	sp, #28
 8008876:	4691      	mov	r9, r2
 8008878:	9303      	str	r3, [sp, #12]
 800887a:	688b      	ldr	r3, [r1, #8]
 800887c:	1e5a      	subs	r2, r3, #1
 800887e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008882:	bf81      	itttt	hi
 8008884:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008888:	eb03 0b05 	addhi.w	fp, r3, r5
 800888c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008890:	608b      	strhi	r3, [r1, #8]
 8008892:	680b      	ldr	r3, [r1, #0]
 8008894:	460a      	mov	r2, r1
 8008896:	f04f 0500 	mov.w	r5, #0
 800889a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800889e:	f842 3b1c 	str.w	r3, [r2], #28
 80088a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80088a6:	4680      	mov	r8, r0
 80088a8:	460c      	mov	r4, r1
 80088aa:	bf98      	it	ls
 80088ac:	f04f 0b00 	movls.w	fp, #0
 80088b0:	9201      	str	r2, [sp, #4]
 80088b2:	4616      	mov	r6, r2
 80088b4:	46aa      	mov	sl, r5
 80088b6:	462f      	mov	r7, r5
 80088b8:	9502      	str	r5, [sp, #8]
 80088ba:	68a2      	ldr	r2, [r4, #8]
 80088bc:	b15a      	cbz	r2, 80088d6 <_scanf_float+0x66>
 80088be:	f8d9 3000 	ldr.w	r3, [r9]
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	2b4e      	cmp	r3, #78	@ 0x4e
 80088c6:	d863      	bhi.n	8008990 <_scanf_float+0x120>
 80088c8:	2b40      	cmp	r3, #64	@ 0x40
 80088ca:	d83b      	bhi.n	8008944 <_scanf_float+0xd4>
 80088cc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80088d0:	b2c8      	uxtb	r0, r1
 80088d2:	280e      	cmp	r0, #14
 80088d4:	d939      	bls.n	800894a <_scanf_float+0xda>
 80088d6:	b11f      	cbz	r7, 80088e0 <_scanf_float+0x70>
 80088d8:	6823      	ldr	r3, [r4, #0]
 80088da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088de:	6023      	str	r3, [r4, #0]
 80088e0:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80088e4:	f1ba 0f01 	cmp.w	sl, #1
 80088e8:	f200 8114 	bhi.w	8008b14 <_scanf_float+0x2a4>
 80088ec:	9b01      	ldr	r3, [sp, #4]
 80088ee:	429e      	cmp	r6, r3
 80088f0:	f200 8105 	bhi.w	8008afe <_scanf_float+0x28e>
 80088f4:	2001      	movs	r0, #1
 80088f6:	b007      	add	sp, #28
 80088f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088fc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008900:	2a0d      	cmp	r2, #13
 8008902:	d8e8      	bhi.n	80088d6 <_scanf_float+0x66>
 8008904:	a101      	add	r1, pc, #4	@ (adr r1, 800890c <_scanf_float+0x9c>)
 8008906:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800890a:	bf00      	nop
 800890c:	08008a55 	.word	0x08008a55
 8008910:	080088d7 	.word	0x080088d7
 8008914:	080088d7 	.word	0x080088d7
 8008918:	080088d7 	.word	0x080088d7
 800891c:	08008ab1 	.word	0x08008ab1
 8008920:	08008a8b 	.word	0x08008a8b
 8008924:	080088d7 	.word	0x080088d7
 8008928:	080088d7 	.word	0x080088d7
 800892c:	08008a63 	.word	0x08008a63
 8008930:	080088d7 	.word	0x080088d7
 8008934:	080088d7 	.word	0x080088d7
 8008938:	080088d7 	.word	0x080088d7
 800893c:	080088d7 	.word	0x080088d7
 8008940:	08008a1f 	.word	0x08008a1f
 8008944:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008948:	e7da      	b.n	8008900 <_scanf_float+0x90>
 800894a:	290e      	cmp	r1, #14
 800894c:	d8c3      	bhi.n	80088d6 <_scanf_float+0x66>
 800894e:	a001      	add	r0, pc, #4	@ (adr r0, 8008954 <_scanf_float+0xe4>)
 8008950:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008954:	08008a0f 	.word	0x08008a0f
 8008958:	080088d7 	.word	0x080088d7
 800895c:	08008a0f 	.word	0x08008a0f
 8008960:	08008a9f 	.word	0x08008a9f
 8008964:	080088d7 	.word	0x080088d7
 8008968:	080089b1 	.word	0x080089b1
 800896c:	080089f5 	.word	0x080089f5
 8008970:	080089f5 	.word	0x080089f5
 8008974:	080089f5 	.word	0x080089f5
 8008978:	080089f5 	.word	0x080089f5
 800897c:	080089f5 	.word	0x080089f5
 8008980:	080089f5 	.word	0x080089f5
 8008984:	080089f5 	.word	0x080089f5
 8008988:	080089f5 	.word	0x080089f5
 800898c:	080089f5 	.word	0x080089f5
 8008990:	2b6e      	cmp	r3, #110	@ 0x6e
 8008992:	d809      	bhi.n	80089a8 <_scanf_float+0x138>
 8008994:	2b60      	cmp	r3, #96	@ 0x60
 8008996:	d8b1      	bhi.n	80088fc <_scanf_float+0x8c>
 8008998:	2b54      	cmp	r3, #84	@ 0x54
 800899a:	d07b      	beq.n	8008a94 <_scanf_float+0x224>
 800899c:	2b59      	cmp	r3, #89	@ 0x59
 800899e:	d19a      	bne.n	80088d6 <_scanf_float+0x66>
 80089a0:	2d07      	cmp	r5, #7
 80089a2:	d198      	bne.n	80088d6 <_scanf_float+0x66>
 80089a4:	2508      	movs	r5, #8
 80089a6:	e02f      	b.n	8008a08 <_scanf_float+0x198>
 80089a8:	2b74      	cmp	r3, #116	@ 0x74
 80089aa:	d073      	beq.n	8008a94 <_scanf_float+0x224>
 80089ac:	2b79      	cmp	r3, #121	@ 0x79
 80089ae:	e7f6      	b.n	800899e <_scanf_float+0x12e>
 80089b0:	6821      	ldr	r1, [r4, #0]
 80089b2:	05c8      	lsls	r0, r1, #23
 80089b4:	d51e      	bpl.n	80089f4 <_scanf_float+0x184>
 80089b6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80089ba:	6021      	str	r1, [r4, #0]
 80089bc:	3701      	adds	r7, #1
 80089be:	f1bb 0f00 	cmp.w	fp, #0
 80089c2:	d003      	beq.n	80089cc <_scanf_float+0x15c>
 80089c4:	3201      	adds	r2, #1
 80089c6:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80089ca:	60a2      	str	r2, [r4, #8]
 80089cc:	68a3      	ldr	r3, [r4, #8]
 80089ce:	3b01      	subs	r3, #1
 80089d0:	60a3      	str	r3, [r4, #8]
 80089d2:	6923      	ldr	r3, [r4, #16]
 80089d4:	3301      	adds	r3, #1
 80089d6:	6123      	str	r3, [r4, #16]
 80089d8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80089dc:	3b01      	subs	r3, #1
 80089de:	2b00      	cmp	r3, #0
 80089e0:	f8c9 3004 	str.w	r3, [r9, #4]
 80089e4:	f340 8082 	ble.w	8008aec <_scanf_float+0x27c>
 80089e8:	f8d9 3000 	ldr.w	r3, [r9]
 80089ec:	3301      	adds	r3, #1
 80089ee:	f8c9 3000 	str.w	r3, [r9]
 80089f2:	e762      	b.n	80088ba <_scanf_float+0x4a>
 80089f4:	eb1a 0105 	adds.w	r1, sl, r5
 80089f8:	f47f af6d 	bne.w	80088d6 <_scanf_float+0x66>
 80089fc:	6822      	ldr	r2, [r4, #0]
 80089fe:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008a02:	6022      	str	r2, [r4, #0]
 8008a04:	460d      	mov	r5, r1
 8008a06:	468a      	mov	sl, r1
 8008a08:	f806 3b01 	strb.w	r3, [r6], #1
 8008a0c:	e7de      	b.n	80089cc <_scanf_float+0x15c>
 8008a0e:	6822      	ldr	r2, [r4, #0]
 8008a10:	0610      	lsls	r0, r2, #24
 8008a12:	f57f af60 	bpl.w	80088d6 <_scanf_float+0x66>
 8008a16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a1a:	6022      	str	r2, [r4, #0]
 8008a1c:	e7f4      	b.n	8008a08 <_scanf_float+0x198>
 8008a1e:	f1ba 0f00 	cmp.w	sl, #0
 8008a22:	d10c      	bne.n	8008a3e <_scanf_float+0x1ce>
 8008a24:	b977      	cbnz	r7, 8008a44 <_scanf_float+0x1d4>
 8008a26:	6822      	ldr	r2, [r4, #0]
 8008a28:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008a2c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008a30:	d108      	bne.n	8008a44 <_scanf_float+0x1d4>
 8008a32:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a36:	6022      	str	r2, [r4, #0]
 8008a38:	f04f 0a01 	mov.w	sl, #1
 8008a3c:	e7e4      	b.n	8008a08 <_scanf_float+0x198>
 8008a3e:	f1ba 0f02 	cmp.w	sl, #2
 8008a42:	d050      	beq.n	8008ae6 <_scanf_float+0x276>
 8008a44:	2d01      	cmp	r5, #1
 8008a46:	d002      	beq.n	8008a4e <_scanf_float+0x1de>
 8008a48:	2d04      	cmp	r5, #4
 8008a4a:	f47f af44 	bne.w	80088d6 <_scanf_float+0x66>
 8008a4e:	3501      	adds	r5, #1
 8008a50:	b2ed      	uxtb	r5, r5
 8008a52:	e7d9      	b.n	8008a08 <_scanf_float+0x198>
 8008a54:	f1ba 0f01 	cmp.w	sl, #1
 8008a58:	f47f af3d 	bne.w	80088d6 <_scanf_float+0x66>
 8008a5c:	f04f 0a02 	mov.w	sl, #2
 8008a60:	e7d2      	b.n	8008a08 <_scanf_float+0x198>
 8008a62:	b975      	cbnz	r5, 8008a82 <_scanf_float+0x212>
 8008a64:	2f00      	cmp	r7, #0
 8008a66:	f47f af37 	bne.w	80088d8 <_scanf_float+0x68>
 8008a6a:	6822      	ldr	r2, [r4, #0]
 8008a6c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008a70:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008a74:	f040 8103 	bne.w	8008c7e <_scanf_float+0x40e>
 8008a78:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a7c:	6022      	str	r2, [r4, #0]
 8008a7e:	2501      	movs	r5, #1
 8008a80:	e7c2      	b.n	8008a08 <_scanf_float+0x198>
 8008a82:	2d03      	cmp	r5, #3
 8008a84:	d0e3      	beq.n	8008a4e <_scanf_float+0x1de>
 8008a86:	2d05      	cmp	r5, #5
 8008a88:	e7df      	b.n	8008a4a <_scanf_float+0x1da>
 8008a8a:	2d02      	cmp	r5, #2
 8008a8c:	f47f af23 	bne.w	80088d6 <_scanf_float+0x66>
 8008a90:	2503      	movs	r5, #3
 8008a92:	e7b9      	b.n	8008a08 <_scanf_float+0x198>
 8008a94:	2d06      	cmp	r5, #6
 8008a96:	f47f af1e 	bne.w	80088d6 <_scanf_float+0x66>
 8008a9a:	2507      	movs	r5, #7
 8008a9c:	e7b4      	b.n	8008a08 <_scanf_float+0x198>
 8008a9e:	6822      	ldr	r2, [r4, #0]
 8008aa0:	0591      	lsls	r1, r2, #22
 8008aa2:	f57f af18 	bpl.w	80088d6 <_scanf_float+0x66>
 8008aa6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008aaa:	6022      	str	r2, [r4, #0]
 8008aac:	9702      	str	r7, [sp, #8]
 8008aae:	e7ab      	b.n	8008a08 <_scanf_float+0x198>
 8008ab0:	6822      	ldr	r2, [r4, #0]
 8008ab2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008ab6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008aba:	d005      	beq.n	8008ac8 <_scanf_float+0x258>
 8008abc:	0550      	lsls	r0, r2, #21
 8008abe:	f57f af0a 	bpl.w	80088d6 <_scanf_float+0x66>
 8008ac2:	2f00      	cmp	r7, #0
 8008ac4:	f000 80db 	beq.w	8008c7e <_scanf_float+0x40e>
 8008ac8:	0591      	lsls	r1, r2, #22
 8008aca:	bf58      	it	pl
 8008acc:	9902      	ldrpl	r1, [sp, #8]
 8008ace:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008ad2:	bf58      	it	pl
 8008ad4:	1a79      	subpl	r1, r7, r1
 8008ad6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008ada:	bf58      	it	pl
 8008adc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008ae0:	6022      	str	r2, [r4, #0]
 8008ae2:	2700      	movs	r7, #0
 8008ae4:	e790      	b.n	8008a08 <_scanf_float+0x198>
 8008ae6:	f04f 0a03 	mov.w	sl, #3
 8008aea:	e78d      	b.n	8008a08 <_scanf_float+0x198>
 8008aec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008af0:	4649      	mov	r1, r9
 8008af2:	4640      	mov	r0, r8
 8008af4:	4798      	blx	r3
 8008af6:	2800      	cmp	r0, #0
 8008af8:	f43f aedf 	beq.w	80088ba <_scanf_float+0x4a>
 8008afc:	e6eb      	b.n	80088d6 <_scanf_float+0x66>
 8008afe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b06:	464a      	mov	r2, r9
 8008b08:	4640      	mov	r0, r8
 8008b0a:	4798      	blx	r3
 8008b0c:	6923      	ldr	r3, [r4, #16]
 8008b0e:	3b01      	subs	r3, #1
 8008b10:	6123      	str	r3, [r4, #16]
 8008b12:	e6eb      	b.n	80088ec <_scanf_float+0x7c>
 8008b14:	1e6b      	subs	r3, r5, #1
 8008b16:	2b06      	cmp	r3, #6
 8008b18:	d824      	bhi.n	8008b64 <_scanf_float+0x2f4>
 8008b1a:	2d02      	cmp	r5, #2
 8008b1c:	d836      	bhi.n	8008b8c <_scanf_float+0x31c>
 8008b1e:	9b01      	ldr	r3, [sp, #4]
 8008b20:	429e      	cmp	r6, r3
 8008b22:	f67f aee7 	bls.w	80088f4 <_scanf_float+0x84>
 8008b26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b2e:	464a      	mov	r2, r9
 8008b30:	4640      	mov	r0, r8
 8008b32:	4798      	blx	r3
 8008b34:	6923      	ldr	r3, [r4, #16]
 8008b36:	3b01      	subs	r3, #1
 8008b38:	6123      	str	r3, [r4, #16]
 8008b3a:	e7f0      	b.n	8008b1e <_scanf_float+0x2ae>
 8008b3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b40:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008b44:	464a      	mov	r2, r9
 8008b46:	4640      	mov	r0, r8
 8008b48:	4798      	blx	r3
 8008b4a:	6923      	ldr	r3, [r4, #16]
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	6123      	str	r3, [r4, #16]
 8008b50:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008b54:	fa5f fa8a 	uxtb.w	sl, sl
 8008b58:	f1ba 0f02 	cmp.w	sl, #2
 8008b5c:	d1ee      	bne.n	8008b3c <_scanf_float+0x2cc>
 8008b5e:	3d03      	subs	r5, #3
 8008b60:	b2ed      	uxtb	r5, r5
 8008b62:	1b76      	subs	r6, r6, r5
 8008b64:	6823      	ldr	r3, [r4, #0]
 8008b66:	05da      	lsls	r2, r3, #23
 8008b68:	d530      	bpl.n	8008bcc <_scanf_float+0x35c>
 8008b6a:	055b      	lsls	r3, r3, #21
 8008b6c:	d511      	bpl.n	8008b92 <_scanf_float+0x322>
 8008b6e:	9b01      	ldr	r3, [sp, #4]
 8008b70:	429e      	cmp	r6, r3
 8008b72:	f67f aebf 	bls.w	80088f4 <_scanf_float+0x84>
 8008b76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b7e:	464a      	mov	r2, r9
 8008b80:	4640      	mov	r0, r8
 8008b82:	4798      	blx	r3
 8008b84:	6923      	ldr	r3, [r4, #16]
 8008b86:	3b01      	subs	r3, #1
 8008b88:	6123      	str	r3, [r4, #16]
 8008b8a:	e7f0      	b.n	8008b6e <_scanf_float+0x2fe>
 8008b8c:	46aa      	mov	sl, r5
 8008b8e:	46b3      	mov	fp, r6
 8008b90:	e7de      	b.n	8008b50 <_scanf_float+0x2e0>
 8008b92:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b96:	6923      	ldr	r3, [r4, #16]
 8008b98:	2965      	cmp	r1, #101	@ 0x65
 8008b9a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008b9e:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8008ba2:	6123      	str	r3, [r4, #16]
 8008ba4:	d00c      	beq.n	8008bc0 <_scanf_float+0x350>
 8008ba6:	2945      	cmp	r1, #69	@ 0x45
 8008ba8:	d00a      	beq.n	8008bc0 <_scanf_float+0x350>
 8008baa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008bae:	464a      	mov	r2, r9
 8008bb0:	4640      	mov	r0, r8
 8008bb2:	4798      	blx	r3
 8008bb4:	6923      	ldr	r3, [r4, #16]
 8008bb6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008bba:	3b01      	subs	r3, #1
 8008bbc:	1eb5      	subs	r5, r6, #2
 8008bbe:	6123      	str	r3, [r4, #16]
 8008bc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008bc4:	464a      	mov	r2, r9
 8008bc6:	4640      	mov	r0, r8
 8008bc8:	4798      	blx	r3
 8008bca:	462e      	mov	r6, r5
 8008bcc:	6822      	ldr	r2, [r4, #0]
 8008bce:	f012 0210 	ands.w	r2, r2, #16
 8008bd2:	d001      	beq.n	8008bd8 <_scanf_float+0x368>
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	e68e      	b.n	80088f6 <_scanf_float+0x86>
 8008bd8:	7032      	strb	r2, [r6, #0]
 8008bda:	6823      	ldr	r3, [r4, #0]
 8008bdc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008be0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008be4:	d125      	bne.n	8008c32 <_scanf_float+0x3c2>
 8008be6:	9b02      	ldr	r3, [sp, #8]
 8008be8:	429f      	cmp	r7, r3
 8008bea:	d00a      	beq.n	8008c02 <_scanf_float+0x392>
 8008bec:	1bda      	subs	r2, r3, r7
 8008bee:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008bf2:	429e      	cmp	r6, r3
 8008bf4:	bf28      	it	cs
 8008bf6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008bfa:	4922      	ldr	r1, [pc, #136]	@ (8008c84 <_scanf_float+0x414>)
 8008bfc:	4630      	mov	r0, r6
 8008bfe:	f000 f93d 	bl	8008e7c <siprintf>
 8008c02:	9901      	ldr	r1, [sp, #4]
 8008c04:	2200      	movs	r2, #0
 8008c06:	4640      	mov	r0, r8
 8008c08:	f002 fc46 	bl	800b498 <_strtod_r>
 8008c0c:	9b03      	ldr	r3, [sp, #12]
 8008c0e:	6821      	ldr	r1, [r4, #0]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f011 0f02 	tst.w	r1, #2
 8008c16:	ec57 6b10 	vmov	r6, r7, d0
 8008c1a:	f103 0204 	add.w	r2, r3, #4
 8008c1e:	d015      	beq.n	8008c4c <_scanf_float+0x3dc>
 8008c20:	9903      	ldr	r1, [sp, #12]
 8008c22:	600a      	str	r2, [r1, #0]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	e9c3 6700 	strd	r6, r7, [r3]
 8008c2a:	68e3      	ldr	r3, [r4, #12]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	60e3      	str	r3, [r4, #12]
 8008c30:	e7d0      	b.n	8008bd4 <_scanf_float+0x364>
 8008c32:	9b04      	ldr	r3, [sp, #16]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d0e4      	beq.n	8008c02 <_scanf_float+0x392>
 8008c38:	9905      	ldr	r1, [sp, #20]
 8008c3a:	230a      	movs	r3, #10
 8008c3c:	3101      	adds	r1, #1
 8008c3e:	4640      	mov	r0, r8
 8008c40:	f002 fcaa 	bl	800b598 <_strtol_r>
 8008c44:	9b04      	ldr	r3, [sp, #16]
 8008c46:	9e05      	ldr	r6, [sp, #20]
 8008c48:	1ac2      	subs	r2, r0, r3
 8008c4a:	e7d0      	b.n	8008bee <_scanf_float+0x37e>
 8008c4c:	f011 0f04 	tst.w	r1, #4
 8008c50:	9903      	ldr	r1, [sp, #12]
 8008c52:	600a      	str	r2, [r1, #0]
 8008c54:	d1e6      	bne.n	8008c24 <_scanf_float+0x3b4>
 8008c56:	681d      	ldr	r5, [r3, #0]
 8008c58:	4632      	mov	r2, r6
 8008c5a:	463b      	mov	r3, r7
 8008c5c:	4630      	mov	r0, r6
 8008c5e:	4639      	mov	r1, r7
 8008c60:	f7f7 ff74 	bl	8000b4c <__aeabi_dcmpun>
 8008c64:	b128      	cbz	r0, 8008c72 <_scanf_float+0x402>
 8008c66:	4808      	ldr	r0, [pc, #32]	@ (8008c88 <_scanf_float+0x418>)
 8008c68:	f000 faa2 	bl	80091b0 <nanf>
 8008c6c:	ed85 0a00 	vstr	s0, [r5]
 8008c70:	e7db      	b.n	8008c2a <_scanf_float+0x3ba>
 8008c72:	4630      	mov	r0, r6
 8008c74:	4639      	mov	r1, r7
 8008c76:	f7f7 ffc7 	bl	8000c08 <__aeabi_d2f>
 8008c7a:	6028      	str	r0, [r5, #0]
 8008c7c:	e7d5      	b.n	8008c2a <_scanf_float+0x3ba>
 8008c7e:	2700      	movs	r7, #0
 8008c80:	e62e      	b.n	80088e0 <_scanf_float+0x70>
 8008c82:	bf00      	nop
 8008c84:	0800cd4c 	.word	0x0800cd4c
 8008c88:	0800cdfd 	.word	0x0800cdfd

08008c8c <std>:
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	b510      	push	{r4, lr}
 8008c90:	4604      	mov	r4, r0
 8008c92:	e9c0 3300 	strd	r3, r3, [r0]
 8008c96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c9a:	6083      	str	r3, [r0, #8]
 8008c9c:	8181      	strh	r1, [r0, #12]
 8008c9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008ca0:	81c2      	strh	r2, [r0, #14]
 8008ca2:	6183      	str	r3, [r0, #24]
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	2208      	movs	r2, #8
 8008ca8:	305c      	adds	r0, #92	@ 0x5c
 8008caa:	f000 f94c 	bl	8008f46 <memset>
 8008cae:	4b0d      	ldr	r3, [pc, #52]	@ (8008ce4 <std+0x58>)
 8008cb0:	6263      	str	r3, [r4, #36]	@ 0x24
 8008cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8008ce8 <std+0x5c>)
 8008cb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8008cec <std+0x60>)
 8008cb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008cba:	4b0d      	ldr	r3, [pc, #52]	@ (8008cf0 <std+0x64>)
 8008cbc:	6323      	str	r3, [r4, #48]	@ 0x30
 8008cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8008cf4 <std+0x68>)
 8008cc0:	6224      	str	r4, [r4, #32]
 8008cc2:	429c      	cmp	r4, r3
 8008cc4:	d006      	beq.n	8008cd4 <std+0x48>
 8008cc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008cca:	4294      	cmp	r4, r2
 8008ccc:	d002      	beq.n	8008cd4 <std+0x48>
 8008cce:	33d0      	adds	r3, #208	@ 0xd0
 8008cd0:	429c      	cmp	r4, r3
 8008cd2:	d105      	bne.n	8008ce0 <std+0x54>
 8008cd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cdc:	f000 ba56 	b.w	800918c <__retarget_lock_init_recursive>
 8008ce0:	bd10      	pop	{r4, pc}
 8008ce2:	bf00      	nop
 8008ce4:	08008ec1 	.word	0x08008ec1
 8008ce8:	08008ee3 	.word	0x08008ee3
 8008cec:	08008f1b 	.word	0x08008f1b
 8008cf0:	08008f3f 	.word	0x08008f3f
 8008cf4:	20005cc8 	.word	0x20005cc8

08008cf8 <stdio_exit_handler>:
 8008cf8:	4a02      	ldr	r2, [pc, #8]	@ (8008d04 <stdio_exit_handler+0xc>)
 8008cfa:	4903      	ldr	r1, [pc, #12]	@ (8008d08 <stdio_exit_handler+0x10>)
 8008cfc:	4803      	ldr	r0, [pc, #12]	@ (8008d0c <stdio_exit_handler+0x14>)
 8008cfe:	f000 b869 	b.w	8008dd4 <_fwalk_sglue>
 8008d02:	bf00      	nop
 8008d04:	20000058 	.word	0x20000058
 8008d08:	0800b955 	.word	0x0800b955
 8008d0c:	20000068 	.word	0x20000068

08008d10 <cleanup_stdio>:
 8008d10:	6841      	ldr	r1, [r0, #4]
 8008d12:	4b0c      	ldr	r3, [pc, #48]	@ (8008d44 <cleanup_stdio+0x34>)
 8008d14:	4299      	cmp	r1, r3
 8008d16:	b510      	push	{r4, lr}
 8008d18:	4604      	mov	r4, r0
 8008d1a:	d001      	beq.n	8008d20 <cleanup_stdio+0x10>
 8008d1c:	f002 fe1a 	bl	800b954 <_fflush_r>
 8008d20:	68a1      	ldr	r1, [r4, #8]
 8008d22:	4b09      	ldr	r3, [pc, #36]	@ (8008d48 <cleanup_stdio+0x38>)
 8008d24:	4299      	cmp	r1, r3
 8008d26:	d002      	beq.n	8008d2e <cleanup_stdio+0x1e>
 8008d28:	4620      	mov	r0, r4
 8008d2a:	f002 fe13 	bl	800b954 <_fflush_r>
 8008d2e:	68e1      	ldr	r1, [r4, #12]
 8008d30:	4b06      	ldr	r3, [pc, #24]	@ (8008d4c <cleanup_stdio+0x3c>)
 8008d32:	4299      	cmp	r1, r3
 8008d34:	d004      	beq.n	8008d40 <cleanup_stdio+0x30>
 8008d36:	4620      	mov	r0, r4
 8008d38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d3c:	f002 be0a 	b.w	800b954 <_fflush_r>
 8008d40:	bd10      	pop	{r4, pc}
 8008d42:	bf00      	nop
 8008d44:	20005cc8 	.word	0x20005cc8
 8008d48:	20005d30 	.word	0x20005d30
 8008d4c:	20005d98 	.word	0x20005d98

08008d50 <global_stdio_init.part.0>:
 8008d50:	b510      	push	{r4, lr}
 8008d52:	4b0b      	ldr	r3, [pc, #44]	@ (8008d80 <global_stdio_init.part.0+0x30>)
 8008d54:	4c0b      	ldr	r4, [pc, #44]	@ (8008d84 <global_stdio_init.part.0+0x34>)
 8008d56:	4a0c      	ldr	r2, [pc, #48]	@ (8008d88 <global_stdio_init.part.0+0x38>)
 8008d58:	601a      	str	r2, [r3, #0]
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	2104      	movs	r1, #4
 8008d60:	f7ff ff94 	bl	8008c8c <std>
 8008d64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008d68:	2201      	movs	r2, #1
 8008d6a:	2109      	movs	r1, #9
 8008d6c:	f7ff ff8e 	bl	8008c8c <std>
 8008d70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008d74:	2202      	movs	r2, #2
 8008d76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d7a:	2112      	movs	r1, #18
 8008d7c:	f7ff bf86 	b.w	8008c8c <std>
 8008d80:	20005e00 	.word	0x20005e00
 8008d84:	20005cc8 	.word	0x20005cc8
 8008d88:	08008cf9 	.word	0x08008cf9

08008d8c <__sfp_lock_acquire>:
 8008d8c:	4801      	ldr	r0, [pc, #4]	@ (8008d94 <__sfp_lock_acquire+0x8>)
 8008d8e:	f000 b9fe 	b.w	800918e <__retarget_lock_acquire_recursive>
 8008d92:	bf00      	nop
 8008d94:	20005e09 	.word	0x20005e09

08008d98 <__sfp_lock_release>:
 8008d98:	4801      	ldr	r0, [pc, #4]	@ (8008da0 <__sfp_lock_release+0x8>)
 8008d9a:	f000 b9f9 	b.w	8009190 <__retarget_lock_release_recursive>
 8008d9e:	bf00      	nop
 8008da0:	20005e09 	.word	0x20005e09

08008da4 <__sinit>:
 8008da4:	b510      	push	{r4, lr}
 8008da6:	4604      	mov	r4, r0
 8008da8:	f7ff fff0 	bl	8008d8c <__sfp_lock_acquire>
 8008dac:	6a23      	ldr	r3, [r4, #32]
 8008dae:	b11b      	cbz	r3, 8008db8 <__sinit+0x14>
 8008db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008db4:	f7ff bff0 	b.w	8008d98 <__sfp_lock_release>
 8008db8:	4b04      	ldr	r3, [pc, #16]	@ (8008dcc <__sinit+0x28>)
 8008dba:	6223      	str	r3, [r4, #32]
 8008dbc:	4b04      	ldr	r3, [pc, #16]	@ (8008dd0 <__sinit+0x2c>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d1f5      	bne.n	8008db0 <__sinit+0xc>
 8008dc4:	f7ff ffc4 	bl	8008d50 <global_stdio_init.part.0>
 8008dc8:	e7f2      	b.n	8008db0 <__sinit+0xc>
 8008dca:	bf00      	nop
 8008dcc:	08008d11 	.word	0x08008d11
 8008dd0:	20005e00 	.word	0x20005e00

08008dd4 <_fwalk_sglue>:
 8008dd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dd8:	4607      	mov	r7, r0
 8008dda:	4688      	mov	r8, r1
 8008ddc:	4614      	mov	r4, r2
 8008dde:	2600      	movs	r6, #0
 8008de0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008de4:	f1b9 0901 	subs.w	r9, r9, #1
 8008de8:	d505      	bpl.n	8008df6 <_fwalk_sglue+0x22>
 8008dea:	6824      	ldr	r4, [r4, #0]
 8008dec:	2c00      	cmp	r4, #0
 8008dee:	d1f7      	bne.n	8008de0 <_fwalk_sglue+0xc>
 8008df0:	4630      	mov	r0, r6
 8008df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008df6:	89ab      	ldrh	r3, [r5, #12]
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d907      	bls.n	8008e0c <_fwalk_sglue+0x38>
 8008dfc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e00:	3301      	adds	r3, #1
 8008e02:	d003      	beq.n	8008e0c <_fwalk_sglue+0x38>
 8008e04:	4629      	mov	r1, r5
 8008e06:	4638      	mov	r0, r7
 8008e08:	47c0      	blx	r8
 8008e0a:	4306      	orrs	r6, r0
 8008e0c:	3568      	adds	r5, #104	@ 0x68
 8008e0e:	e7e9      	b.n	8008de4 <_fwalk_sglue+0x10>

08008e10 <sniprintf>:
 8008e10:	b40c      	push	{r2, r3}
 8008e12:	b530      	push	{r4, r5, lr}
 8008e14:	4b18      	ldr	r3, [pc, #96]	@ (8008e78 <sniprintf+0x68>)
 8008e16:	1e0c      	subs	r4, r1, #0
 8008e18:	681d      	ldr	r5, [r3, #0]
 8008e1a:	b09d      	sub	sp, #116	@ 0x74
 8008e1c:	da08      	bge.n	8008e30 <sniprintf+0x20>
 8008e1e:	238b      	movs	r3, #139	@ 0x8b
 8008e20:	602b      	str	r3, [r5, #0]
 8008e22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e26:	b01d      	add	sp, #116	@ 0x74
 8008e28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e2c:	b002      	add	sp, #8
 8008e2e:	4770      	bx	lr
 8008e30:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008e34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008e38:	f04f 0300 	mov.w	r3, #0
 8008e3c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008e3e:	bf14      	ite	ne
 8008e40:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8008e44:	4623      	moveq	r3, r4
 8008e46:	9304      	str	r3, [sp, #16]
 8008e48:	9307      	str	r3, [sp, #28]
 8008e4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008e4e:	9002      	str	r0, [sp, #8]
 8008e50:	9006      	str	r0, [sp, #24]
 8008e52:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008e56:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008e58:	ab21      	add	r3, sp, #132	@ 0x84
 8008e5a:	a902      	add	r1, sp, #8
 8008e5c:	4628      	mov	r0, r5
 8008e5e:	9301      	str	r3, [sp, #4]
 8008e60:	f002 fbf8 	bl	800b654 <_svfiprintf_r>
 8008e64:	1c43      	adds	r3, r0, #1
 8008e66:	bfbc      	itt	lt
 8008e68:	238b      	movlt	r3, #139	@ 0x8b
 8008e6a:	602b      	strlt	r3, [r5, #0]
 8008e6c:	2c00      	cmp	r4, #0
 8008e6e:	d0da      	beq.n	8008e26 <sniprintf+0x16>
 8008e70:	9b02      	ldr	r3, [sp, #8]
 8008e72:	2200      	movs	r2, #0
 8008e74:	701a      	strb	r2, [r3, #0]
 8008e76:	e7d6      	b.n	8008e26 <sniprintf+0x16>
 8008e78:	20000064 	.word	0x20000064

08008e7c <siprintf>:
 8008e7c:	b40e      	push	{r1, r2, r3}
 8008e7e:	b510      	push	{r4, lr}
 8008e80:	b09d      	sub	sp, #116	@ 0x74
 8008e82:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008e84:	9002      	str	r0, [sp, #8]
 8008e86:	9006      	str	r0, [sp, #24]
 8008e88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008e8c:	480a      	ldr	r0, [pc, #40]	@ (8008eb8 <siprintf+0x3c>)
 8008e8e:	9107      	str	r1, [sp, #28]
 8008e90:	9104      	str	r1, [sp, #16]
 8008e92:	490a      	ldr	r1, [pc, #40]	@ (8008ebc <siprintf+0x40>)
 8008e94:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e98:	9105      	str	r1, [sp, #20]
 8008e9a:	2400      	movs	r4, #0
 8008e9c:	a902      	add	r1, sp, #8
 8008e9e:	6800      	ldr	r0, [r0, #0]
 8008ea0:	9301      	str	r3, [sp, #4]
 8008ea2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008ea4:	f002 fbd6 	bl	800b654 <_svfiprintf_r>
 8008ea8:	9b02      	ldr	r3, [sp, #8]
 8008eaa:	701c      	strb	r4, [r3, #0]
 8008eac:	b01d      	add	sp, #116	@ 0x74
 8008eae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eb2:	b003      	add	sp, #12
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	20000064 	.word	0x20000064
 8008ebc:	ffff0208 	.word	0xffff0208

08008ec0 <__sread>:
 8008ec0:	b510      	push	{r4, lr}
 8008ec2:	460c      	mov	r4, r1
 8008ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ec8:	f000 f902 	bl	80090d0 <_read_r>
 8008ecc:	2800      	cmp	r0, #0
 8008ece:	bfab      	itete	ge
 8008ed0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008ed2:	89a3      	ldrhlt	r3, [r4, #12]
 8008ed4:	181b      	addge	r3, r3, r0
 8008ed6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008eda:	bfac      	ite	ge
 8008edc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008ede:	81a3      	strhlt	r3, [r4, #12]
 8008ee0:	bd10      	pop	{r4, pc}

08008ee2 <__swrite>:
 8008ee2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ee6:	461f      	mov	r7, r3
 8008ee8:	898b      	ldrh	r3, [r1, #12]
 8008eea:	05db      	lsls	r3, r3, #23
 8008eec:	4605      	mov	r5, r0
 8008eee:	460c      	mov	r4, r1
 8008ef0:	4616      	mov	r6, r2
 8008ef2:	d505      	bpl.n	8008f00 <__swrite+0x1e>
 8008ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ef8:	2302      	movs	r3, #2
 8008efa:	2200      	movs	r2, #0
 8008efc:	f000 f8d6 	bl	80090ac <_lseek_r>
 8008f00:	89a3      	ldrh	r3, [r4, #12]
 8008f02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f0a:	81a3      	strh	r3, [r4, #12]
 8008f0c:	4632      	mov	r2, r6
 8008f0e:	463b      	mov	r3, r7
 8008f10:	4628      	mov	r0, r5
 8008f12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f16:	f000 b8fd 	b.w	8009114 <_write_r>

08008f1a <__sseek>:
 8008f1a:	b510      	push	{r4, lr}
 8008f1c:	460c      	mov	r4, r1
 8008f1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f22:	f000 f8c3 	bl	80090ac <_lseek_r>
 8008f26:	1c43      	adds	r3, r0, #1
 8008f28:	89a3      	ldrh	r3, [r4, #12]
 8008f2a:	bf15      	itete	ne
 8008f2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f36:	81a3      	strheq	r3, [r4, #12]
 8008f38:	bf18      	it	ne
 8008f3a:	81a3      	strhne	r3, [r4, #12]
 8008f3c:	bd10      	pop	{r4, pc}

08008f3e <__sclose>:
 8008f3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f42:	f000 b8a3 	b.w	800908c <_close_r>

08008f46 <memset>:
 8008f46:	4402      	add	r2, r0
 8008f48:	4603      	mov	r3, r0
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d100      	bne.n	8008f50 <memset+0xa>
 8008f4e:	4770      	bx	lr
 8008f50:	f803 1b01 	strb.w	r1, [r3], #1
 8008f54:	e7f9      	b.n	8008f4a <memset+0x4>

08008f56 <strncmp>:
 8008f56:	b510      	push	{r4, lr}
 8008f58:	b16a      	cbz	r2, 8008f76 <strncmp+0x20>
 8008f5a:	3901      	subs	r1, #1
 8008f5c:	1884      	adds	r4, r0, r2
 8008f5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f62:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d103      	bne.n	8008f72 <strncmp+0x1c>
 8008f6a:	42a0      	cmp	r0, r4
 8008f6c:	d001      	beq.n	8008f72 <strncmp+0x1c>
 8008f6e:	2a00      	cmp	r2, #0
 8008f70:	d1f5      	bne.n	8008f5e <strncmp+0x8>
 8008f72:	1ad0      	subs	r0, r2, r3
 8008f74:	bd10      	pop	{r4, pc}
 8008f76:	4610      	mov	r0, r2
 8008f78:	e7fc      	b.n	8008f74 <strncmp+0x1e>

08008f7a <strncpy>:
 8008f7a:	b510      	push	{r4, lr}
 8008f7c:	3901      	subs	r1, #1
 8008f7e:	4603      	mov	r3, r0
 8008f80:	b132      	cbz	r2, 8008f90 <strncpy+0x16>
 8008f82:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008f86:	f803 4b01 	strb.w	r4, [r3], #1
 8008f8a:	3a01      	subs	r2, #1
 8008f8c:	2c00      	cmp	r4, #0
 8008f8e:	d1f7      	bne.n	8008f80 <strncpy+0x6>
 8008f90:	441a      	add	r2, r3
 8008f92:	2100      	movs	r1, #0
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d100      	bne.n	8008f9a <strncpy+0x20>
 8008f98:	bd10      	pop	{r4, pc}
 8008f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8008f9e:	e7f9      	b.n	8008f94 <strncpy+0x1a>

08008fa0 <strrchr>:
 8008fa0:	b538      	push	{r3, r4, r5, lr}
 8008fa2:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	d10e      	bne.n	8008fc8 <strrchr+0x28>
 8008faa:	4621      	mov	r1, r4
 8008fac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fb0:	f002 bd24 	b.w	800b9fc <strchr>
 8008fb4:	1c43      	adds	r3, r0, #1
 8008fb6:	4605      	mov	r5, r0
 8008fb8:	4621      	mov	r1, r4
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f002 fd1e 	bl	800b9fc <strchr>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	d1f7      	bne.n	8008fb4 <strrchr+0x14>
 8008fc4:	4628      	mov	r0, r5
 8008fc6:	bd38      	pop	{r3, r4, r5, pc}
 8008fc8:	2500      	movs	r5, #0
 8008fca:	e7f5      	b.n	8008fb8 <strrchr+0x18>

08008fcc <strtok>:
 8008fcc:	4b16      	ldr	r3, [pc, #88]	@ (8009028 <strtok+0x5c>)
 8008fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd2:	681f      	ldr	r7, [r3, #0]
 8008fd4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008fd6:	4605      	mov	r5, r0
 8008fd8:	460e      	mov	r6, r1
 8008fda:	b9ec      	cbnz	r4, 8009018 <strtok+0x4c>
 8008fdc:	2050      	movs	r0, #80	@ 0x50
 8008fde:	f7fe ff33 	bl	8007e48 <malloc>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	6478      	str	r0, [r7, #68]	@ 0x44
 8008fe6:	b920      	cbnz	r0, 8008ff2 <strtok+0x26>
 8008fe8:	4b10      	ldr	r3, [pc, #64]	@ (800902c <strtok+0x60>)
 8008fea:	4811      	ldr	r0, [pc, #68]	@ (8009030 <strtok+0x64>)
 8008fec:	215b      	movs	r1, #91	@ 0x5b
 8008fee:	f000 f8e5 	bl	80091bc <__assert_func>
 8008ff2:	e9c0 4400 	strd	r4, r4, [r0]
 8008ff6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008ffa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008ffe:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8009002:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8009006:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800900a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800900e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8009012:	6184      	str	r4, [r0, #24]
 8009014:	7704      	strb	r4, [r0, #28]
 8009016:	6244      	str	r4, [r0, #36]	@ 0x24
 8009018:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800901a:	4631      	mov	r1, r6
 800901c:	4628      	mov	r0, r5
 800901e:	2301      	movs	r3, #1
 8009020:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009024:	f000 b806 	b.w	8009034 <__strtok_r>
 8009028:	20000064 	.word	0x20000064
 800902c:	0800cd51 	.word	0x0800cd51
 8009030:	0800cd68 	.word	0x0800cd68

08009034 <__strtok_r>:
 8009034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009036:	4604      	mov	r4, r0
 8009038:	b908      	cbnz	r0, 800903e <__strtok_r+0xa>
 800903a:	6814      	ldr	r4, [r2, #0]
 800903c:	b144      	cbz	r4, 8009050 <__strtok_r+0x1c>
 800903e:	4620      	mov	r0, r4
 8009040:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009044:	460f      	mov	r7, r1
 8009046:	f817 6b01 	ldrb.w	r6, [r7], #1
 800904a:	b91e      	cbnz	r6, 8009054 <__strtok_r+0x20>
 800904c:	b965      	cbnz	r5, 8009068 <__strtok_r+0x34>
 800904e:	6015      	str	r5, [r2, #0]
 8009050:	2000      	movs	r0, #0
 8009052:	e005      	b.n	8009060 <__strtok_r+0x2c>
 8009054:	42b5      	cmp	r5, r6
 8009056:	d1f6      	bne.n	8009046 <__strtok_r+0x12>
 8009058:	2b00      	cmp	r3, #0
 800905a:	d1f0      	bne.n	800903e <__strtok_r+0xa>
 800905c:	6014      	str	r4, [r2, #0]
 800905e:	7003      	strb	r3, [r0, #0]
 8009060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009062:	461c      	mov	r4, r3
 8009064:	e00c      	b.n	8009080 <__strtok_r+0x4c>
 8009066:	b91d      	cbnz	r5, 8009070 <__strtok_r+0x3c>
 8009068:	4627      	mov	r7, r4
 800906a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800906e:	460e      	mov	r6, r1
 8009070:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009074:	42ab      	cmp	r3, r5
 8009076:	d1f6      	bne.n	8009066 <__strtok_r+0x32>
 8009078:	2b00      	cmp	r3, #0
 800907a:	d0f2      	beq.n	8009062 <__strtok_r+0x2e>
 800907c:	2300      	movs	r3, #0
 800907e:	703b      	strb	r3, [r7, #0]
 8009080:	6014      	str	r4, [r2, #0]
 8009082:	e7ed      	b.n	8009060 <__strtok_r+0x2c>

08009084 <_localeconv_r>:
 8009084:	4800      	ldr	r0, [pc, #0]	@ (8009088 <_localeconv_r+0x4>)
 8009086:	4770      	bx	lr
 8009088:	200001a4 	.word	0x200001a4

0800908c <_close_r>:
 800908c:	b538      	push	{r3, r4, r5, lr}
 800908e:	4d06      	ldr	r5, [pc, #24]	@ (80090a8 <_close_r+0x1c>)
 8009090:	2300      	movs	r3, #0
 8009092:	4604      	mov	r4, r0
 8009094:	4608      	mov	r0, r1
 8009096:	602b      	str	r3, [r5, #0]
 8009098:	f7fa f908 	bl	80032ac <_close>
 800909c:	1c43      	adds	r3, r0, #1
 800909e:	d102      	bne.n	80090a6 <_close_r+0x1a>
 80090a0:	682b      	ldr	r3, [r5, #0]
 80090a2:	b103      	cbz	r3, 80090a6 <_close_r+0x1a>
 80090a4:	6023      	str	r3, [r4, #0]
 80090a6:	bd38      	pop	{r3, r4, r5, pc}
 80090a8:	20005e04 	.word	0x20005e04

080090ac <_lseek_r>:
 80090ac:	b538      	push	{r3, r4, r5, lr}
 80090ae:	4d07      	ldr	r5, [pc, #28]	@ (80090cc <_lseek_r+0x20>)
 80090b0:	4604      	mov	r4, r0
 80090b2:	4608      	mov	r0, r1
 80090b4:	4611      	mov	r1, r2
 80090b6:	2200      	movs	r2, #0
 80090b8:	602a      	str	r2, [r5, #0]
 80090ba:	461a      	mov	r2, r3
 80090bc:	f7fa f91d 	bl	80032fa <_lseek>
 80090c0:	1c43      	adds	r3, r0, #1
 80090c2:	d102      	bne.n	80090ca <_lseek_r+0x1e>
 80090c4:	682b      	ldr	r3, [r5, #0]
 80090c6:	b103      	cbz	r3, 80090ca <_lseek_r+0x1e>
 80090c8:	6023      	str	r3, [r4, #0]
 80090ca:	bd38      	pop	{r3, r4, r5, pc}
 80090cc:	20005e04 	.word	0x20005e04

080090d0 <_read_r>:
 80090d0:	b538      	push	{r3, r4, r5, lr}
 80090d2:	4d07      	ldr	r5, [pc, #28]	@ (80090f0 <_read_r+0x20>)
 80090d4:	4604      	mov	r4, r0
 80090d6:	4608      	mov	r0, r1
 80090d8:	4611      	mov	r1, r2
 80090da:	2200      	movs	r2, #0
 80090dc:	602a      	str	r2, [r5, #0]
 80090de:	461a      	mov	r2, r3
 80090e0:	f7fa f8ab 	bl	800323a <_read>
 80090e4:	1c43      	adds	r3, r0, #1
 80090e6:	d102      	bne.n	80090ee <_read_r+0x1e>
 80090e8:	682b      	ldr	r3, [r5, #0]
 80090ea:	b103      	cbz	r3, 80090ee <_read_r+0x1e>
 80090ec:	6023      	str	r3, [r4, #0]
 80090ee:	bd38      	pop	{r3, r4, r5, pc}
 80090f0:	20005e04 	.word	0x20005e04

080090f4 <_sbrk_r>:
 80090f4:	b538      	push	{r3, r4, r5, lr}
 80090f6:	4d06      	ldr	r5, [pc, #24]	@ (8009110 <_sbrk_r+0x1c>)
 80090f8:	2300      	movs	r3, #0
 80090fa:	4604      	mov	r4, r0
 80090fc:	4608      	mov	r0, r1
 80090fe:	602b      	str	r3, [r5, #0]
 8009100:	f7fa f908 	bl	8003314 <_sbrk>
 8009104:	1c43      	adds	r3, r0, #1
 8009106:	d102      	bne.n	800910e <_sbrk_r+0x1a>
 8009108:	682b      	ldr	r3, [r5, #0]
 800910a:	b103      	cbz	r3, 800910e <_sbrk_r+0x1a>
 800910c:	6023      	str	r3, [r4, #0]
 800910e:	bd38      	pop	{r3, r4, r5, pc}
 8009110:	20005e04 	.word	0x20005e04

08009114 <_write_r>:
 8009114:	b538      	push	{r3, r4, r5, lr}
 8009116:	4d07      	ldr	r5, [pc, #28]	@ (8009134 <_write_r+0x20>)
 8009118:	4604      	mov	r4, r0
 800911a:	4608      	mov	r0, r1
 800911c:	4611      	mov	r1, r2
 800911e:	2200      	movs	r2, #0
 8009120:	602a      	str	r2, [r5, #0]
 8009122:	461a      	mov	r2, r3
 8009124:	f7fa f8a6 	bl	8003274 <_write>
 8009128:	1c43      	adds	r3, r0, #1
 800912a:	d102      	bne.n	8009132 <_write_r+0x1e>
 800912c:	682b      	ldr	r3, [r5, #0]
 800912e:	b103      	cbz	r3, 8009132 <_write_r+0x1e>
 8009130:	6023      	str	r3, [r4, #0]
 8009132:	bd38      	pop	{r3, r4, r5, pc}
 8009134:	20005e04 	.word	0x20005e04

08009138 <__errno>:
 8009138:	4b01      	ldr	r3, [pc, #4]	@ (8009140 <__errno+0x8>)
 800913a:	6818      	ldr	r0, [r3, #0]
 800913c:	4770      	bx	lr
 800913e:	bf00      	nop
 8009140:	20000064 	.word	0x20000064

08009144 <__libc_init_array>:
 8009144:	b570      	push	{r4, r5, r6, lr}
 8009146:	4d0d      	ldr	r5, [pc, #52]	@ (800917c <__libc_init_array+0x38>)
 8009148:	4c0d      	ldr	r4, [pc, #52]	@ (8009180 <__libc_init_array+0x3c>)
 800914a:	1b64      	subs	r4, r4, r5
 800914c:	10a4      	asrs	r4, r4, #2
 800914e:	2600      	movs	r6, #0
 8009150:	42a6      	cmp	r6, r4
 8009152:	d109      	bne.n	8009168 <__libc_init_array+0x24>
 8009154:	4d0b      	ldr	r5, [pc, #44]	@ (8009184 <__libc_init_array+0x40>)
 8009156:	4c0c      	ldr	r4, [pc, #48]	@ (8009188 <__libc_init_array+0x44>)
 8009158:	f003 faac 	bl	800c6b4 <_init>
 800915c:	1b64      	subs	r4, r4, r5
 800915e:	10a4      	asrs	r4, r4, #2
 8009160:	2600      	movs	r6, #0
 8009162:	42a6      	cmp	r6, r4
 8009164:	d105      	bne.n	8009172 <__libc_init_array+0x2e>
 8009166:	bd70      	pop	{r4, r5, r6, pc}
 8009168:	f855 3b04 	ldr.w	r3, [r5], #4
 800916c:	4798      	blx	r3
 800916e:	3601      	adds	r6, #1
 8009170:	e7ee      	b.n	8009150 <__libc_init_array+0xc>
 8009172:	f855 3b04 	ldr.w	r3, [r5], #4
 8009176:	4798      	blx	r3
 8009178:	3601      	adds	r6, #1
 800917a:	e7f2      	b.n	8009162 <__libc_init_array+0x1e>
 800917c:	0800d1a4 	.word	0x0800d1a4
 8009180:	0800d1a4 	.word	0x0800d1a4
 8009184:	0800d1a4 	.word	0x0800d1a4
 8009188:	0800d1a8 	.word	0x0800d1a8

0800918c <__retarget_lock_init_recursive>:
 800918c:	4770      	bx	lr

0800918e <__retarget_lock_acquire_recursive>:
 800918e:	4770      	bx	lr

08009190 <__retarget_lock_release_recursive>:
 8009190:	4770      	bx	lr

08009192 <memcpy>:
 8009192:	440a      	add	r2, r1
 8009194:	4291      	cmp	r1, r2
 8009196:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800919a:	d100      	bne.n	800919e <memcpy+0xc>
 800919c:	4770      	bx	lr
 800919e:	b510      	push	{r4, lr}
 80091a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091a8:	4291      	cmp	r1, r2
 80091aa:	d1f9      	bne.n	80091a0 <memcpy+0xe>
 80091ac:	bd10      	pop	{r4, pc}
	...

080091b0 <nanf>:
 80091b0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80091b8 <nanf+0x8>
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	7fc00000 	.word	0x7fc00000

080091bc <__assert_func>:
 80091bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091be:	4614      	mov	r4, r2
 80091c0:	461a      	mov	r2, r3
 80091c2:	4b09      	ldr	r3, [pc, #36]	@ (80091e8 <__assert_func+0x2c>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4605      	mov	r5, r0
 80091c8:	68d8      	ldr	r0, [r3, #12]
 80091ca:	b14c      	cbz	r4, 80091e0 <__assert_func+0x24>
 80091cc:	4b07      	ldr	r3, [pc, #28]	@ (80091ec <__assert_func+0x30>)
 80091ce:	9100      	str	r1, [sp, #0]
 80091d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091d4:	4906      	ldr	r1, [pc, #24]	@ (80091f0 <__assert_func+0x34>)
 80091d6:	462b      	mov	r3, r5
 80091d8:	f002 fbe4 	bl	800b9a4 <fiprintf>
 80091dc:	f002 fc24 	bl	800ba28 <abort>
 80091e0:	4b04      	ldr	r3, [pc, #16]	@ (80091f4 <__assert_func+0x38>)
 80091e2:	461c      	mov	r4, r3
 80091e4:	e7f3      	b.n	80091ce <__assert_func+0x12>
 80091e6:	bf00      	nop
 80091e8:	20000064 	.word	0x20000064
 80091ec:	0800cdc2 	.word	0x0800cdc2
 80091f0:	0800cdcf 	.word	0x0800cdcf
 80091f4:	0800cdfd 	.word	0x0800cdfd

080091f8 <quorem>:
 80091f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091fc:	6903      	ldr	r3, [r0, #16]
 80091fe:	690c      	ldr	r4, [r1, #16]
 8009200:	42a3      	cmp	r3, r4
 8009202:	4607      	mov	r7, r0
 8009204:	db7e      	blt.n	8009304 <quorem+0x10c>
 8009206:	3c01      	subs	r4, #1
 8009208:	f101 0814 	add.w	r8, r1, #20
 800920c:	00a3      	lsls	r3, r4, #2
 800920e:	f100 0514 	add.w	r5, r0, #20
 8009212:	9300      	str	r3, [sp, #0]
 8009214:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009218:	9301      	str	r3, [sp, #4]
 800921a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800921e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009222:	3301      	adds	r3, #1
 8009224:	429a      	cmp	r2, r3
 8009226:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800922a:	fbb2 f6f3 	udiv	r6, r2, r3
 800922e:	d32e      	bcc.n	800928e <quorem+0x96>
 8009230:	f04f 0a00 	mov.w	sl, #0
 8009234:	46c4      	mov	ip, r8
 8009236:	46ae      	mov	lr, r5
 8009238:	46d3      	mov	fp, sl
 800923a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800923e:	b298      	uxth	r0, r3
 8009240:	fb06 a000 	mla	r0, r6, r0, sl
 8009244:	0c02      	lsrs	r2, r0, #16
 8009246:	0c1b      	lsrs	r3, r3, #16
 8009248:	fb06 2303 	mla	r3, r6, r3, r2
 800924c:	f8de 2000 	ldr.w	r2, [lr]
 8009250:	b280      	uxth	r0, r0
 8009252:	b292      	uxth	r2, r2
 8009254:	1a12      	subs	r2, r2, r0
 8009256:	445a      	add	r2, fp
 8009258:	f8de 0000 	ldr.w	r0, [lr]
 800925c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009260:	b29b      	uxth	r3, r3
 8009262:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009266:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800926a:	b292      	uxth	r2, r2
 800926c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009270:	45e1      	cmp	r9, ip
 8009272:	f84e 2b04 	str.w	r2, [lr], #4
 8009276:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800927a:	d2de      	bcs.n	800923a <quorem+0x42>
 800927c:	9b00      	ldr	r3, [sp, #0]
 800927e:	58eb      	ldr	r3, [r5, r3]
 8009280:	b92b      	cbnz	r3, 800928e <quorem+0x96>
 8009282:	9b01      	ldr	r3, [sp, #4]
 8009284:	3b04      	subs	r3, #4
 8009286:	429d      	cmp	r5, r3
 8009288:	461a      	mov	r2, r3
 800928a:	d32f      	bcc.n	80092ec <quorem+0xf4>
 800928c:	613c      	str	r4, [r7, #16]
 800928e:	4638      	mov	r0, r7
 8009290:	f001 f910 	bl	800a4b4 <__mcmp>
 8009294:	2800      	cmp	r0, #0
 8009296:	db25      	blt.n	80092e4 <quorem+0xec>
 8009298:	4629      	mov	r1, r5
 800929a:	2000      	movs	r0, #0
 800929c:	f858 2b04 	ldr.w	r2, [r8], #4
 80092a0:	f8d1 c000 	ldr.w	ip, [r1]
 80092a4:	fa1f fe82 	uxth.w	lr, r2
 80092a8:	fa1f f38c 	uxth.w	r3, ip
 80092ac:	eba3 030e 	sub.w	r3, r3, lr
 80092b0:	4403      	add	r3, r0
 80092b2:	0c12      	lsrs	r2, r2, #16
 80092b4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80092b8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80092bc:	b29b      	uxth	r3, r3
 80092be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092c2:	45c1      	cmp	r9, r8
 80092c4:	f841 3b04 	str.w	r3, [r1], #4
 80092c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80092cc:	d2e6      	bcs.n	800929c <quorem+0xa4>
 80092ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80092d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80092d6:	b922      	cbnz	r2, 80092e2 <quorem+0xea>
 80092d8:	3b04      	subs	r3, #4
 80092da:	429d      	cmp	r5, r3
 80092dc:	461a      	mov	r2, r3
 80092de:	d30b      	bcc.n	80092f8 <quorem+0x100>
 80092e0:	613c      	str	r4, [r7, #16]
 80092e2:	3601      	adds	r6, #1
 80092e4:	4630      	mov	r0, r6
 80092e6:	b003      	add	sp, #12
 80092e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092ec:	6812      	ldr	r2, [r2, #0]
 80092ee:	3b04      	subs	r3, #4
 80092f0:	2a00      	cmp	r2, #0
 80092f2:	d1cb      	bne.n	800928c <quorem+0x94>
 80092f4:	3c01      	subs	r4, #1
 80092f6:	e7c6      	b.n	8009286 <quorem+0x8e>
 80092f8:	6812      	ldr	r2, [r2, #0]
 80092fa:	3b04      	subs	r3, #4
 80092fc:	2a00      	cmp	r2, #0
 80092fe:	d1ef      	bne.n	80092e0 <quorem+0xe8>
 8009300:	3c01      	subs	r4, #1
 8009302:	e7ea      	b.n	80092da <quorem+0xe2>
 8009304:	2000      	movs	r0, #0
 8009306:	e7ee      	b.n	80092e6 <quorem+0xee>

08009308 <_dtoa_r>:
 8009308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800930c:	69c7      	ldr	r7, [r0, #28]
 800930e:	b097      	sub	sp, #92	@ 0x5c
 8009310:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009314:	ec55 4b10 	vmov	r4, r5, d0
 8009318:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800931a:	9107      	str	r1, [sp, #28]
 800931c:	4681      	mov	r9, r0
 800931e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009320:	9311      	str	r3, [sp, #68]	@ 0x44
 8009322:	b97f      	cbnz	r7, 8009344 <_dtoa_r+0x3c>
 8009324:	2010      	movs	r0, #16
 8009326:	f7fe fd8f 	bl	8007e48 <malloc>
 800932a:	4602      	mov	r2, r0
 800932c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009330:	b920      	cbnz	r0, 800933c <_dtoa_r+0x34>
 8009332:	4ba9      	ldr	r3, [pc, #676]	@ (80095d8 <_dtoa_r+0x2d0>)
 8009334:	21ef      	movs	r1, #239	@ 0xef
 8009336:	48a9      	ldr	r0, [pc, #676]	@ (80095dc <_dtoa_r+0x2d4>)
 8009338:	f7ff ff40 	bl	80091bc <__assert_func>
 800933c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009340:	6007      	str	r7, [r0, #0]
 8009342:	60c7      	str	r7, [r0, #12]
 8009344:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009348:	6819      	ldr	r1, [r3, #0]
 800934a:	b159      	cbz	r1, 8009364 <_dtoa_r+0x5c>
 800934c:	685a      	ldr	r2, [r3, #4]
 800934e:	604a      	str	r2, [r1, #4]
 8009350:	2301      	movs	r3, #1
 8009352:	4093      	lsls	r3, r2
 8009354:	608b      	str	r3, [r1, #8]
 8009356:	4648      	mov	r0, r9
 8009358:	f000 fe30 	bl	8009fbc <_Bfree>
 800935c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009360:	2200      	movs	r2, #0
 8009362:	601a      	str	r2, [r3, #0]
 8009364:	1e2b      	subs	r3, r5, #0
 8009366:	bfb9      	ittee	lt
 8009368:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800936c:	9305      	strlt	r3, [sp, #20]
 800936e:	2300      	movge	r3, #0
 8009370:	6033      	strge	r3, [r6, #0]
 8009372:	9f05      	ldr	r7, [sp, #20]
 8009374:	4b9a      	ldr	r3, [pc, #616]	@ (80095e0 <_dtoa_r+0x2d8>)
 8009376:	bfbc      	itt	lt
 8009378:	2201      	movlt	r2, #1
 800937a:	6032      	strlt	r2, [r6, #0]
 800937c:	43bb      	bics	r3, r7
 800937e:	d112      	bne.n	80093a6 <_dtoa_r+0x9e>
 8009380:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009382:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009386:	6013      	str	r3, [r2, #0]
 8009388:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800938c:	4323      	orrs	r3, r4
 800938e:	f000 855a 	beq.w	8009e46 <_dtoa_r+0xb3e>
 8009392:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009394:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80095f4 <_dtoa_r+0x2ec>
 8009398:	2b00      	cmp	r3, #0
 800939a:	f000 855c 	beq.w	8009e56 <_dtoa_r+0xb4e>
 800939e:	f10a 0303 	add.w	r3, sl, #3
 80093a2:	f000 bd56 	b.w	8009e52 <_dtoa_r+0xb4a>
 80093a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80093aa:	2200      	movs	r2, #0
 80093ac:	ec51 0b17 	vmov	r0, r1, d7
 80093b0:	2300      	movs	r3, #0
 80093b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80093b6:	f7f7 fb97 	bl	8000ae8 <__aeabi_dcmpeq>
 80093ba:	4680      	mov	r8, r0
 80093bc:	b158      	cbz	r0, 80093d6 <_dtoa_r+0xce>
 80093be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80093c0:	2301      	movs	r3, #1
 80093c2:	6013      	str	r3, [r2, #0]
 80093c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80093c6:	b113      	cbz	r3, 80093ce <_dtoa_r+0xc6>
 80093c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80093ca:	4b86      	ldr	r3, [pc, #536]	@ (80095e4 <_dtoa_r+0x2dc>)
 80093cc:	6013      	str	r3, [r2, #0]
 80093ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80095f8 <_dtoa_r+0x2f0>
 80093d2:	f000 bd40 	b.w	8009e56 <_dtoa_r+0xb4e>
 80093d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80093da:	aa14      	add	r2, sp, #80	@ 0x50
 80093dc:	a915      	add	r1, sp, #84	@ 0x54
 80093de:	4648      	mov	r0, r9
 80093e0:	f001 f988 	bl	800a6f4 <__d2b>
 80093e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80093e8:	9002      	str	r0, [sp, #8]
 80093ea:	2e00      	cmp	r6, #0
 80093ec:	d078      	beq.n	80094e0 <_dtoa_r+0x1d8>
 80093ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80093f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80093fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009400:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009404:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009408:	4619      	mov	r1, r3
 800940a:	2200      	movs	r2, #0
 800940c:	4b76      	ldr	r3, [pc, #472]	@ (80095e8 <_dtoa_r+0x2e0>)
 800940e:	f7f6 ff4b 	bl	80002a8 <__aeabi_dsub>
 8009412:	a36b      	add	r3, pc, #428	@ (adr r3, 80095c0 <_dtoa_r+0x2b8>)
 8009414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009418:	f7f7 f8fe 	bl	8000618 <__aeabi_dmul>
 800941c:	a36a      	add	r3, pc, #424	@ (adr r3, 80095c8 <_dtoa_r+0x2c0>)
 800941e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009422:	f7f6 ff43 	bl	80002ac <__adddf3>
 8009426:	4604      	mov	r4, r0
 8009428:	4630      	mov	r0, r6
 800942a:	460d      	mov	r5, r1
 800942c:	f7f7 f88a 	bl	8000544 <__aeabi_i2d>
 8009430:	a367      	add	r3, pc, #412	@ (adr r3, 80095d0 <_dtoa_r+0x2c8>)
 8009432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009436:	f7f7 f8ef 	bl	8000618 <__aeabi_dmul>
 800943a:	4602      	mov	r2, r0
 800943c:	460b      	mov	r3, r1
 800943e:	4620      	mov	r0, r4
 8009440:	4629      	mov	r1, r5
 8009442:	f7f6 ff33 	bl	80002ac <__adddf3>
 8009446:	4604      	mov	r4, r0
 8009448:	460d      	mov	r5, r1
 800944a:	f7f7 fb95 	bl	8000b78 <__aeabi_d2iz>
 800944e:	2200      	movs	r2, #0
 8009450:	4607      	mov	r7, r0
 8009452:	2300      	movs	r3, #0
 8009454:	4620      	mov	r0, r4
 8009456:	4629      	mov	r1, r5
 8009458:	f7f7 fb50 	bl	8000afc <__aeabi_dcmplt>
 800945c:	b140      	cbz	r0, 8009470 <_dtoa_r+0x168>
 800945e:	4638      	mov	r0, r7
 8009460:	f7f7 f870 	bl	8000544 <__aeabi_i2d>
 8009464:	4622      	mov	r2, r4
 8009466:	462b      	mov	r3, r5
 8009468:	f7f7 fb3e 	bl	8000ae8 <__aeabi_dcmpeq>
 800946c:	b900      	cbnz	r0, 8009470 <_dtoa_r+0x168>
 800946e:	3f01      	subs	r7, #1
 8009470:	2f16      	cmp	r7, #22
 8009472:	d852      	bhi.n	800951a <_dtoa_r+0x212>
 8009474:	4b5d      	ldr	r3, [pc, #372]	@ (80095ec <_dtoa_r+0x2e4>)
 8009476:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800947a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800947e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009482:	f7f7 fb3b 	bl	8000afc <__aeabi_dcmplt>
 8009486:	2800      	cmp	r0, #0
 8009488:	d049      	beq.n	800951e <_dtoa_r+0x216>
 800948a:	3f01      	subs	r7, #1
 800948c:	2300      	movs	r3, #0
 800948e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009490:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009492:	1b9b      	subs	r3, r3, r6
 8009494:	1e5a      	subs	r2, r3, #1
 8009496:	bf45      	ittet	mi
 8009498:	f1c3 0301 	rsbmi	r3, r3, #1
 800949c:	9300      	strmi	r3, [sp, #0]
 800949e:	2300      	movpl	r3, #0
 80094a0:	2300      	movmi	r3, #0
 80094a2:	9206      	str	r2, [sp, #24]
 80094a4:	bf54      	ite	pl
 80094a6:	9300      	strpl	r3, [sp, #0]
 80094a8:	9306      	strmi	r3, [sp, #24]
 80094aa:	2f00      	cmp	r7, #0
 80094ac:	db39      	blt.n	8009522 <_dtoa_r+0x21a>
 80094ae:	9b06      	ldr	r3, [sp, #24]
 80094b0:	970d      	str	r7, [sp, #52]	@ 0x34
 80094b2:	443b      	add	r3, r7
 80094b4:	9306      	str	r3, [sp, #24]
 80094b6:	2300      	movs	r3, #0
 80094b8:	9308      	str	r3, [sp, #32]
 80094ba:	9b07      	ldr	r3, [sp, #28]
 80094bc:	2b09      	cmp	r3, #9
 80094be:	d863      	bhi.n	8009588 <_dtoa_r+0x280>
 80094c0:	2b05      	cmp	r3, #5
 80094c2:	bfc4      	itt	gt
 80094c4:	3b04      	subgt	r3, #4
 80094c6:	9307      	strgt	r3, [sp, #28]
 80094c8:	9b07      	ldr	r3, [sp, #28]
 80094ca:	f1a3 0302 	sub.w	r3, r3, #2
 80094ce:	bfcc      	ite	gt
 80094d0:	2400      	movgt	r4, #0
 80094d2:	2401      	movle	r4, #1
 80094d4:	2b03      	cmp	r3, #3
 80094d6:	d863      	bhi.n	80095a0 <_dtoa_r+0x298>
 80094d8:	e8df f003 	tbb	[pc, r3]
 80094dc:	2b375452 	.word	0x2b375452
 80094e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80094e4:	441e      	add	r6, r3
 80094e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80094ea:	2b20      	cmp	r3, #32
 80094ec:	bfc1      	itttt	gt
 80094ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80094f2:	409f      	lslgt	r7, r3
 80094f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80094f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80094fc:	bfd6      	itet	le
 80094fe:	f1c3 0320 	rsble	r3, r3, #32
 8009502:	ea47 0003 	orrgt.w	r0, r7, r3
 8009506:	fa04 f003 	lslle.w	r0, r4, r3
 800950a:	f7f7 f80b 	bl	8000524 <__aeabi_ui2d>
 800950e:	2201      	movs	r2, #1
 8009510:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009514:	3e01      	subs	r6, #1
 8009516:	9212      	str	r2, [sp, #72]	@ 0x48
 8009518:	e776      	b.n	8009408 <_dtoa_r+0x100>
 800951a:	2301      	movs	r3, #1
 800951c:	e7b7      	b.n	800948e <_dtoa_r+0x186>
 800951e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009520:	e7b6      	b.n	8009490 <_dtoa_r+0x188>
 8009522:	9b00      	ldr	r3, [sp, #0]
 8009524:	1bdb      	subs	r3, r3, r7
 8009526:	9300      	str	r3, [sp, #0]
 8009528:	427b      	negs	r3, r7
 800952a:	9308      	str	r3, [sp, #32]
 800952c:	2300      	movs	r3, #0
 800952e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009530:	e7c3      	b.n	80094ba <_dtoa_r+0x1b2>
 8009532:	2301      	movs	r3, #1
 8009534:	9309      	str	r3, [sp, #36]	@ 0x24
 8009536:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009538:	eb07 0b03 	add.w	fp, r7, r3
 800953c:	f10b 0301 	add.w	r3, fp, #1
 8009540:	2b01      	cmp	r3, #1
 8009542:	9303      	str	r3, [sp, #12]
 8009544:	bfb8      	it	lt
 8009546:	2301      	movlt	r3, #1
 8009548:	e006      	b.n	8009558 <_dtoa_r+0x250>
 800954a:	2301      	movs	r3, #1
 800954c:	9309      	str	r3, [sp, #36]	@ 0x24
 800954e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009550:	2b00      	cmp	r3, #0
 8009552:	dd28      	ble.n	80095a6 <_dtoa_r+0x29e>
 8009554:	469b      	mov	fp, r3
 8009556:	9303      	str	r3, [sp, #12]
 8009558:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800955c:	2100      	movs	r1, #0
 800955e:	2204      	movs	r2, #4
 8009560:	f102 0514 	add.w	r5, r2, #20
 8009564:	429d      	cmp	r5, r3
 8009566:	d926      	bls.n	80095b6 <_dtoa_r+0x2ae>
 8009568:	6041      	str	r1, [r0, #4]
 800956a:	4648      	mov	r0, r9
 800956c:	f000 fce6 	bl	8009f3c <_Balloc>
 8009570:	4682      	mov	sl, r0
 8009572:	2800      	cmp	r0, #0
 8009574:	d142      	bne.n	80095fc <_dtoa_r+0x2f4>
 8009576:	4b1e      	ldr	r3, [pc, #120]	@ (80095f0 <_dtoa_r+0x2e8>)
 8009578:	4602      	mov	r2, r0
 800957a:	f240 11af 	movw	r1, #431	@ 0x1af
 800957e:	e6da      	b.n	8009336 <_dtoa_r+0x2e>
 8009580:	2300      	movs	r3, #0
 8009582:	e7e3      	b.n	800954c <_dtoa_r+0x244>
 8009584:	2300      	movs	r3, #0
 8009586:	e7d5      	b.n	8009534 <_dtoa_r+0x22c>
 8009588:	2401      	movs	r4, #1
 800958a:	2300      	movs	r3, #0
 800958c:	9307      	str	r3, [sp, #28]
 800958e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009590:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8009594:	2200      	movs	r2, #0
 8009596:	f8cd b00c 	str.w	fp, [sp, #12]
 800959a:	2312      	movs	r3, #18
 800959c:	920c      	str	r2, [sp, #48]	@ 0x30
 800959e:	e7db      	b.n	8009558 <_dtoa_r+0x250>
 80095a0:	2301      	movs	r3, #1
 80095a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80095a4:	e7f4      	b.n	8009590 <_dtoa_r+0x288>
 80095a6:	f04f 0b01 	mov.w	fp, #1
 80095aa:	f8cd b00c 	str.w	fp, [sp, #12]
 80095ae:	465b      	mov	r3, fp
 80095b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80095b4:	e7d0      	b.n	8009558 <_dtoa_r+0x250>
 80095b6:	3101      	adds	r1, #1
 80095b8:	0052      	lsls	r2, r2, #1
 80095ba:	e7d1      	b.n	8009560 <_dtoa_r+0x258>
 80095bc:	f3af 8000 	nop.w
 80095c0:	636f4361 	.word	0x636f4361
 80095c4:	3fd287a7 	.word	0x3fd287a7
 80095c8:	8b60c8b3 	.word	0x8b60c8b3
 80095cc:	3fc68a28 	.word	0x3fc68a28
 80095d0:	509f79fb 	.word	0x509f79fb
 80095d4:	3fd34413 	.word	0x3fd34413
 80095d8:	0800cd51 	.word	0x0800cd51
 80095dc:	0800ce0b 	.word	0x0800ce0b
 80095e0:	7ff00000 	.word	0x7ff00000
 80095e4:	0800cd29 	.word	0x0800cd29
 80095e8:	3ff80000 	.word	0x3ff80000
 80095ec:	0800cf80 	.word	0x0800cf80
 80095f0:	0800ce63 	.word	0x0800ce63
 80095f4:	0800ce07 	.word	0x0800ce07
 80095f8:	0800cd28 	.word	0x0800cd28
 80095fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009600:	6018      	str	r0, [r3, #0]
 8009602:	9b03      	ldr	r3, [sp, #12]
 8009604:	2b0e      	cmp	r3, #14
 8009606:	f200 80a1 	bhi.w	800974c <_dtoa_r+0x444>
 800960a:	2c00      	cmp	r4, #0
 800960c:	f000 809e 	beq.w	800974c <_dtoa_r+0x444>
 8009610:	2f00      	cmp	r7, #0
 8009612:	dd33      	ble.n	800967c <_dtoa_r+0x374>
 8009614:	4b9c      	ldr	r3, [pc, #624]	@ (8009888 <_dtoa_r+0x580>)
 8009616:	f007 020f 	and.w	r2, r7, #15
 800961a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800961e:	ed93 7b00 	vldr	d7, [r3]
 8009622:	05f8      	lsls	r0, r7, #23
 8009624:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009628:	ea4f 1427 	mov.w	r4, r7, asr #4
 800962c:	d516      	bpl.n	800965c <_dtoa_r+0x354>
 800962e:	4b97      	ldr	r3, [pc, #604]	@ (800988c <_dtoa_r+0x584>)
 8009630:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009634:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009638:	f7f7 f918 	bl	800086c <__aeabi_ddiv>
 800963c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009640:	f004 040f 	and.w	r4, r4, #15
 8009644:	2603      	movs	r6, #3
 8009646:	4d91      	ldr	r5, [pc, #580]	@ (800988c <_dtoa_r+0x584>)
 8009648:	b954      	cbnz	r4, 8009660 <_dtoa_r+0x358>
 800964a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800964e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009652:	f7f7 f90b 	bl	800086c <__aeabi_ddiv>
 8009656:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800965a:	e028      	b.n	80096ae <_dtoa_r+0x3a6>
 800965c:	2602      	movs	r6, #2
 800965e:	e7f2      	b.n	8009646 <_dtoa_r+0x33e>
 8009660:	07e1      	lsls	r1, r4, #31
 8009662:	d508      	bpl.n	8009676 <_dtoa_r+0x36e>
 8009664:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009668:	e9d5 2300 	ldrd	r2, r3, [r5]
 800966c:	f7f6 ffd4 	bl	8000618 <__aeabi_dmul>
 8009670:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009674:	3601      	adds	r6, #1
 8009676:	1064      	asrs	r4, r4, #1
 8009678:	3508      	adds	r5, #8
 800967a:	e7e5      	b.n	8009648 <_dtoa_r+0x340>
 800967c:	f000 80af 	beq.w	80097de <_dtoa_r+0x4d6>
 8009680:	427c      	negs	r4, r7
 8009682:	4b81      	ldr	r3, [pc, #516]	@ (8009888 <_dtoa_r+0x580>)
 8009684:	4d81      	ldr	r5, [pc, #516]	@ (800988c <_dtoa_r+0x584>)
 8009686:	f004 020f 	and.w	r2, r4, #15
 800968a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800968e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009692:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009696:	f7f6 ffbf 	bl	8000618 <__aeabi_dmul>
 800969a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800969e:	1124      	asrs	r4, r4, #4
 80096a0:	2300      	movs	r3, #0
 80096a2:	2602      	movs	r6, #2
 80096a4:	2c00      	cmp	r4, #0
 80096a6:	f040 808f 	bne.w	80097c8 <_dtoa_r+0x4c0>
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d1d3      	bne.n	8009656 <_dtoa_r+0x34e>
 80096ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80096b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	f000 8094 	beq.w	80097e2 <_dtoa_r+0x4da>
 80096ba:	4b75      	ldr	r3, [pc, #468]	@ (8009890 <_dtoa_r+0x588>)
 80096bc:	2200      	movs	r2, #0
 80096be:	4620      	mov	r0, r4
 80096c0:	4629      	mov	r1, r5
 80096c2:	f7f7 fa1b 	bl	8000afc <__aeabi_dcmplt>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	f000 808b 	beq.w	80097e2 <_dtoa_r+0x4da>
 80096cc:	9b03      	ldr	r3, [sp, #12]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	f000 8087 	beq.w	80097e2 <_dtoa_r+0x4da>
 80096d4:	f1bb 0f00 	cmp.w	fp, #0
 80096d8:	dd34      	ble.n	8009744 <_dtoa_r+0x43c>
 80096da:	4620      	mov	r0, r4
 80096dc:	4b6d      	ldr	r3, [pc, #436]	@ (8009894 <_dtoa_r+0x58c>)
 80096de:	2200      	movs	r2, #0
 80096e0:	4629      	mov	r1, r5
 80096e2:	f7f6 ff99 	bl	8000618 <__aeabi_dmul>
 80096e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096ea:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80096ee:	3601      	adds	r6, #1
 80096f0:	465c      	mov	r4, fp
 80096f2:	4630      	mov	r0, r6
 80096f4:	f7f6 ff26 	bl	8000544 <__aeabi_i2d>
 80096f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096fc:	f7f6 ff8c 	bl	8000618 <__aeabi_dmul>
 8009700:	4b65      	ldr	r3, [pc, #404]	@ (8009898 <_dtoa_r+0x590>)
 8009702:	2200      	movs	r2, #0
 8009704:	f7f6 fdd2 	bl	80002ac <__adddf3>
 8009708:	4605      	mov	r5, r0
 800970a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800970e:	2c00      	cmp	r4, #0
 8009710:	d16a      	bne.n	80097e8 <_dtoa_r+0x4e0>
 8009712:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009716:	4b61      	ldr	r3, [pc, #388]	@ (800989c <_dtoa_r+0x594>)
 8009718:	2200      	movs	r2, #0
 800971a:	f7f6 fdc5 	bl	80002a8 <__aeabi_dsub>
 800971e:	4602      	mov	r2, r0
 8009720:	460b      	mov	r3, r1
 8009722:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009726:	462a      	mov	r2, r5
 8009728:	4633      	mov	r3, r6
 800972a:	f7f7 fa05 	bl	8000b38 <__aeabi_dcmpgt>
 800972e:	2800      	cmp	r0, #0
 8009730:	f040 8298 	bne.w	8009c64 <_dtoa_r+0x95c>
 8009734:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009738:	462a      	mov	r2, r5
 800973a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800973e:	f7f7 f9dd 	bl	8000afc <__aeabi_dcmplt>
 8009742:	bb38      	cbnz	r0, 8009794 <_dtoa_r+0x48c>
 8009744:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009748:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800974c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800974e:	2b00      	cmp	r3, #0
 8009750:	f2c0 8157 	blt.w	8009a02 <_dtoa_r+0x6fa>
 8009754:	2f0e      	cmp	r7, #14
 8009756:	f300 8154 	bgt.w	8009a02 <_dtoa_r+0x6fa>
 800975a:	4b4b      	ldr	r3, [pc, #300]	@ (8009888 <_dtoa_r+0x580>)
 800975c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009760:	ed93 7b00 	vldr	d7, [r3]
 8009764:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009766:	2b00      	cmp	r3, #0
 8009768:	ed8d 7b00 	vstr	d7, [sp]
 800976c:	f280 80e5 	bge.w	800993a <_dtoa_r+0x632>
 8009770:	9b03      	ldr	r3, [sp, #12]
 8009772:	2b00      	cmp	r3, #0
 8009774:	f300 80e1 	bgt.w	800993a <_dtoa_r+0x632>
 8009778:	d10c      	bne.n	8009794 <_dtoa_r+0x48c>
 800977a:	4b48      	ldr	r3, [pc, #288]	@ (800989c <_dtoa_r+0x594>)
 800977c:	2200      	movs	r2, #0
 800977e:	ec51 0b17 	vmov	r0, r1, d7
 8009782:	f7f6 ff49 	bl	8000618 <__aeabi_dmul>
 8009786:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800978a:	f7f7 f9cb 	bl	8000b24 <__aeabi_dcmpge>
 800978e:	2800      	cmp	r0, #0
 8009790:	f000 8266 	beq.w	8009c60 <_dtoa_r+0x958>
 8009794:	2400      	movs	r4, #0
 8009796:	4625      	mov	r5, r4
 8009798:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800979a:	4656      	mov	r6, sl
 800979c:	ea6f 0803 	mvn.w	r8, r3
 80097a0:	2700      	movs	r7, #0
 80097a2:	4621      	mov	r1, r4
 80097a4:	4648      	mov	r0, r9
 80097a6:	f000 fc09 	bl	8009fbc <_Bfree>
 80097aa:	2d00      	cmp	r5, #0
 80097ac:	f000 80bd 	beq.w	800992a <_dtoa_r+0x622>
 80097b0:	b12f      	cbz	r7, 80097be <_dtoa_r+0x4b6>
 80097b2:	42af      	cmp	r7, r5
 80097b4:	d003      	beq.n	80097be <_dtoa_r+0x4b6>
 80097b6:	4639      	mov	r1, r7
 80097b8:	4648      	mov	r0, r9
 80097ba:	f000 fbff 	bl	8009fbc <_Bfree>
 80097be:	4629      	mov	r1, r5
 80097c0:	4648      	mov	r0, r9
 80097c2:	f000 fbfb 	bl	8009fbc <_Bfree>
 80097c6:	e0b0      	b.n	800992a <_dtoa_r+0x622>
 80097c8:	07e2      	lsls	r2, r4, #31
 80097ca:	d505      	bpl.n	80097d8 <_dtoa_r+0x4d0>
 80097cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80097d0:	f7f6 ff22 	bl	8000618 <__aeabi_dmul>
 80097d4:	3601      	adds	r6, #1
 80097d6:	2301      	movs	r3, #1
 80097d8:	1064      	asrs	r4, r4, #1
 80097da:	3508      	adds	r5, #8
 80097dc:	e762      	b.n	80096a4 <_dtoa_r+0x39c>
 80097de:	2602      	movs	r6, #2
 80097e0:	e765      	b.n	80096ae <_dtoa_r+0x3a6>
 80097e2:	9c03      	ldr	r4, [sp, #12]
 80097e4:	46b8      	mov	r8, r7
 80097e6:	e784      	b.n	80096f2 <_dtoa_r+0x3ea>
 80097e8:	4b27      	ldr	r3, [pc, #156]	@ (8009888 <_dtoa_r+0x580>)
 80097ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80097ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80097f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80097f4:	4454      	add	r4, sl
 80097f6:	2900      	cmp	r1, #0
 80097f8:	d054      	beq.n	80098a4 <_dtoa_r+0x59c>
 80097fa:	4929      	ldr	r1, [pc, #164]	@ (80098a0 <_dtoa_r+0x598>)
 80097fc:	2000      	movs	r0, #0
 80097fe:	f7f7 f835 	bl	800086c <__aeabi_ddiv>
 8009802:	4633      	mov	r3, r6
 8009804:	462a      	mov	r2, r5
 8009806:	f7f6 fd4f 	bl	80002a8 <__aeabi_dsub>
 800980a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800980e:	4656      	mov	r6, sl
 8009810:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009814:	f7f7 f9b0 	bl	8000b78 <__aeabi_d2iz>
 8009818:	4605      	mov	r5, r0
 800981a:	f7f6 fe93 	bl	8000544 <__aeabi_i2d>
 800981e:	4602      	mov	r2, r0
 8009820:	460b      	mov	r3, r1
 8009822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009826:	f7f6 fd3f 	bl	80002a8 <__aeabi_dsub>
 800982a:	3530      	adds	r5, #48	@ 0x30
 800982c:	4602      	mov	r2, r0
 800982e:	460b      	mov	r3, r1
 8009830:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009834:	f806 5b01 	strb.w	r5, [r6], #1
 8009838:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800983c:	f7f7 f95e 	bl	8000afc <__aeabi_dcmplt>
 8009840:	2800      	cmp	r0, #0
 8009842:	d172      	bne.n	800992a <_dtoa_r+0x622>
 8009844:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009848:	4911      	ldr	r1, [pc, #68]	@ (8009890 <_dtoa_r+0x588>)
 800984a:	2000      	movs	r0, #0
 800984c:	f7f6 fd2c 	bl	80002a8 <__aeabi_dsub>
 8009850:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009854:	f7f7 f952 	bl	8000afc <__aeabi_dcmplt>
 8009858:	2800      	cmp	r0, #0
 800985a:	f040 80b4 	bne.w	80099c6 <_dtoa_r+0x6be>
 800985e:	42a6      	cmp	r6, r4
 8009860:	f43f af70 	beq.w	8009744 <_dtoa_r+0x43c>
 8009864:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009868:	4b0a      	ldr	r3, [pc, #40]	@ (8009894 <_dtoa_r+0x58c>)
 800986a:	2200      	movs	r2, #0
 800986c:	f7f6 fed4 	bl	8000618 <__aeabi_dmul>
 8009870:	4b08      	ldr	r3, [pc, #32]	@ (8009894 <_dtoa_r+0x58c>)
 8009872:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009876:	2200      	movs	r2, #0
 8009878:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800987c:	f7f6 fecc 	bl	8000618 <__aeabi_dmul>
 8009880:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009884:	e7c4      	b.n	8009810 <_dtoa_r+0x508>
 8009886:	bf00      	nop
 8009888:	0800cf80 	.word	0x0800cf80
 800988c:	0800cf58 	.word	0x0800cf58
 8009890:	3ff00000 	.word	0x3ff00000
 8009894:	40240000 	.word	0x40240000
 8009898:	401c0000 	.word	0x401c0000
 800989c:	40140000 	.word	0x40140000
 80098a0:	3fe00000 	.word	0x3fe00000
 80098a4:	4631      	mov	r1, r6
 80098a6:	4628      	mov	r0, r5
 80098a8:	f7f6 feb6 	bl	8000618 <__aeabi_dmul>
 80098ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80098b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80098b2:	4656      	mov	r6, sl
 80098b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098b8:	f7f7 f95e 	bl	8000b78 <__aeabi_d2iz>
 80098bc:	4605      	mov	r5, r0
 80098be:	f7f6 fe41 	bl	8000544 <__aeabi_i2d>
 80098c2:	4602      	mov	r2, r0
 80098c4:	460b      	mov	r3, r1
 80098c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098ca:	f7f6 fced 	bl	80002a8 <__aeabi_dsub>
 80098ce:	3530      	adds	r5, #48	@ 0x30
 80098d0:	f806 5b01 	strb.w	r5, [r6], #1
 80098d4:	4602      	mov	r2, r0
 80098d6:	460b      	mov	r3, r1
 80098d8:	42a6      	cmp	r6, r4
 80098da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80098de:	f04f 0200 	mov.w	r2, #0
 80098e2:	d124      	bne.n	800992e <_dtoa_r+0x626>
 80098e4:	4baf      	ldr	r3, [pc, #700]	@ (8009ba4 <_dtoa_r+0x89c>)
 80098e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80098ea:	f7f6 fcdf 	bl	80002ac <__adddf3>
 80098ee:	4602      	mov	r2, r0
 80098f0:	460b      	mov	r3, r1
 80098f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098f6:	f7f7 f91f 	bl	8000b38 <__aeabi_dcmpgt>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	d163      	bne.n	80099c6 <_dtoa_r+0x6be>
 80098fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009902:	49a8      	ldr	r1, [pc, #672]	@ (8009ba4 <_dtoa_r+0x89c>)
 8009904:	2000      	movs	r0, #0
 8009906:	f7f6 fccf 	bl	80002a8 <__aeabi_dsub>
 800990a:	4602      	mov	r2, r0
 800990c:	460b      	mov	r3, r1
 800990e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009912:	f7f7 f8f3 	bl	8000afc <__aeabi_dcmplt>
 8009916:	2800      	cmp	r0, #0
 8009918:	f43f af14 	beq.w	8009744 <_dtoa_r+0x43c>
 800991c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800991e:	1e73      	subs	r3, r6, #1
 8009920:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009922:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009926:	2b30      	cmp	r3, #48	@ 0x30
 8009928:	d0f8      	beq.n	800991c <_dtoa_r+0x614>
 800992a:	4647      	mov	r7, r8
 800992c:	e03b      	b.n	80099a6 <_dtoa_r+0x69e>
 800992e:	4b9e      	ldr	r3, [pc, #632]	@ (8009ba8 <_dtoa_r+0x8a0>)
 8009930:	f7f6 fe72 	bl	8000618 <__aeabi_dmul>
 8009934:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009938:	e7bc      	b.n	80098b4 <_dtoa_r+0x5ac>
 800993a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800993e:	4656      	mov	r6, sl
 8009940:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009944:	4620      	mov	r0, r4
 8009946:	4629      	mov	r1, r5
 8009948:	f7f6 ff90 	bl	800086c <__aeabi_ddiv>
 800994c:	f7f7 f914 	bl	8000b78 <__aeabi_d2iz>
 8009950:	4680      	mov	r8, r0
 8009952:	f7f6 fdf7 	bl	8000544 <__aeabi_i2d>
 8009956:	e9dd 2300 	ldrd	r2, r3, [sp]
 800995a:	f7f6 fe5d 	bl	8000618 <__aeabi_dmul>
 800995e:	4602      	mov	r2, r0
 8009960:	460b      	mov	r3, r1
 8009962:	4620      	mov	r0, r4
 8009964:	4629      	mov	r1, r5
 8009966:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800996a:	f7f6 fc9d 	bl	80002a8 <__aeabi_dsub>
 800996e:	f806 4b01 	strb.w	r4, [r6], #1
 8009972:	9d03      	ldr	r5, [sp, #12]
 8009974:	eba6 040a 	sub.w	r4, r6, sl
 8009978:	42a5      	cmp	r5, r4
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	d133      	bne.n	80099e8 <_dtoa_r+0x6e0>
 8009980:	f7f6 fc94 	bl	80002ac <__adddf3>
 8009984:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009988:	4604      	mov	r4, r0
 800998a:	460d      	mov	r5, r1
 800998c:	f7f7 f8d4 	bl	8000b38 <__aeabi_dcmpgt>
 8009990:	b9c0      	cbnz	r0, 80099c4 <_dtoa_r+0x6bc>
 8009992:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009996:	4620      	mov	r0, r4
 8009998:	4629      	mov	r1, r5
 800999a:	f7f7 f8a5 	bl	8000ae8 <__aeabi_dcmpeq>
 800999e:	b110      	cbz	r0, 80099a6 <_dtoa_r+0x69e>
 80099a0:	f018 0f01 	tst.w	r8, #1
 80099a4:	d10e      	bne.n	80099c4 <_dtoa_r+0x6bc>
 80099a6:	9902      	ldr	r1, [sp, #8]
 80099a8:	4648      	mov	r0, r9
 80099aa:	f000 fb07 	bl	8009fbc <_Bfree>
 80099ae:	2300      	movs	r3, #0
 80099b0:	7033      	strb	r3, [r6, #0]
 80099b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80099b4:	3701      	adds	r7, #1
 80099b6:	601f      	str	r7, [r3, #0]
 80099b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	f000 824b 	beq.w	8009e56 <_dtoa_r+0xb4e>
 80099c0:	601e      	str	r6, [r3, #0]
 80099c2:	e248      	b.n	8009e56 <_dtoa_r+0xb4e>
 80099c4:	46b8      	mov	r8, r7
 80099c6:	4633      	mov	r3, r6
 80099c8:	461e      	mov	r6, r3
 80099ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099ce:	2a39      	cmp	r2, #57	@ 0x39
 80099d0:	d106      	bne.n	80099e0 <_dtoa_r+0x6d8>
 80099d2:	459a      	cmp	sl, r3
 80099d4:	d1f8      	bne.n	80099c8 <_dtoa_r+0x6c0>
 80099d6:	2230      	movs	r2, #48	@ 0x30
 80099d8:	f108 0801 	add.w	r8, r8, #1
 80099dc:	f88a 2000 	strb.w	r2, [sl]
 80099e0:	781a      	ldrb	r2, [r3, #0]
 80099e2:	3201      	adds	r2, #1
 80099e4:	701a      	strb	r2, [r3, #0]
 80099e6:	e7a0      	b.n	800992a <_dtoa_r+0x622>
 80099e8:	4b6f      	ldr	r3, [pc, #444]	@ (8009ba8 <_dtoa_r+0x8a0>)
 80099ea:	2200      	movs	r2, #0
 80099ec:	f7f6 fe14 	bl	8000618 <__aeabi_dmul>
 80099f0:	2200      	movs	r2, #0
 80099f2:	2300      	movs	r3, #0
 80099f4:	4604      	mov	r4, r0
 80099f6:	460d      	mov	r5, r1
 80099f8:	f7f7 f876 	bl	8000ae8 <__aeabi_dcmpeq>
 80099fc:	2800      	cmp	r0, #0
 80099fe:	d09f      	beq.n	8009940 <_dtoa_r+0x638>
 8009a00:	e7d1      	b.n	80099a6 <_dtoa_r+0x69e>
 8009a02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a04:	2a00      	cmp	r2, #0
 8009a06:	f000 80ea 	beq.w	8009bde <_dtoa_r+0x8d6>
 8009a0a:	9a07      	ldr	r2, [sp, #28]
 8009a0c:	2a01      	cmp	r2, #1
 8009a0e:	f300 80cd 	bgt.w	8009bac <_dtoa_r+0x8a4>
 8009a12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009a14:	2a00      	cmp	r2, #0
 8009a16:	f000 80c1 	beq.w	8009b9c <_dtoa_r+0x894>
 8009a1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009a1e:	9c08      	ldr	r4, [sp, #32]
 8009a20:	9e00      	ldr	r6, [sp, #0]
 8009a22:	9a00      	ldr	r2, [sp, #0]
 8009a24:	441a      	add	r2, r3
 8009a26:	9200      	str	r2, [sp, #0]
 8009a28:	9a06      	ldr	r2, [sp, #24]
 8009a2a:	2101      	movs	r1, #1
 8009a2c:	441a      	add	r2, r3
 8009a2e:	4648      	mov	r0, r9
 8009a30:	9206      	str	r2, [sp, #24]
 8009a32:	f000 fbc1 	bl	800a1b8 <__i2b>
 8009a36:	4605      	mov	r5, r0
 8009a38:	b166      	cbz	r6, 8009a54 <_dtoa_r+0x74c>
 8009a3a:	9b06      	ldr	r3, [sp, #24]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	dd09      	ble.n	8009a54 <_dtoa_r+0x74c>
 8009a40:	42b3      	cmp	r3, r6
 8009a42:	9a00      	ldr	r2, [sp, #0]
 8009a44:	bfa8      	it	ge
 8009a46:	4633      	movge	r3, r6
 8009a48:	1ad2      	subs	r2, r2, r3
 8009a4a:	9200      	str	r2, [sp, #0]
 8009a4c:	9a06      	ldr	r2, [sp, #24]
 8009a4e:	1af6      	subs	r6, r6, r3
 8009a50:	1ad3      	subs	r3, r2, r3
 8009a52:	9306      	str	r3, [sp, #24]
 8009a54:	9b08      	ldr	r3, [sp, #32]
 8009a56:	b30b      	cbz	r3, 8009a9c <_dtoa_r+0x794>
 8009a58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	f000 80c6 	beq.w	8009bec <_dtoa_r+0x8e4>
 8009a60:	2c00      	cmp	r4, #0
 8009a62:	f000 80c0 	beq.w	8009be6 <_dtoa_r+0x8de>
 8009a66:	4629      	mov	r1, r5
 8009a68:	4622      	mov	r2, r4
 8009a6a:	4648      	mov	r0, r9
 8009a6c:	f000 fc5c 	bl	800a328 <__pow5mult>
 8009a70:	9a02      	ldr	r2, [sp, #8]
 8009a72:	4601      	mov	r1, r0
 8009a74:	4605      	mov	r5, r0
 8009a76:	4648      	mov	r0, r9
 8009a78:	f000 fbb4 	bl	800a1e4 <__multiply>
 8009a7c:	9902      	ldr	r1, [sp, #8]
 8009a7e:	4680      	mov	r8, r0
 8009a80:	4648      	mov	r0, r9
 8009a82:	f000 fa9b 	bl	8009fbc <_Bfree>
 8009a86:	9b08      	ldr	r3, [sp, #32]
 8009a88:	1b1b      	subs	r3, r3, r4
 8009a8a:	9308      	str	r3, [sp, #32]
 8009a8c:	f000 80b1 	beq.w	8009bf2 <_dtoa_r+0x8ea>
 8009a90:	9a08      	ldr	r2, [sp, #32]
 8009a92:	4641      	mov	r1, r8
 8009a94:	4648      	mov	r0, r9
 8009a96:	f000 fc47 	bl	800a328 <__pow5mult>
 8009a9a:	9002      	str	r0, [sp, #8]
 8009a9c:	2101      	movs	r1, #1
 8009a9e:	4648      	mov	r0, r9
 8009aa0:	f000 fb8a 	bl	800a1b8 <__i2b>
 8009aa4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009aa6:	4604      	mov	r4, r0
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	f000 81d8 	beq.w	8009e5e <_dtoa_r+0xb56>
 8009aae:	461a      	mov	r2, r3
 8009ab0:	4601      	mov	r1, r0
 8009ab2:	4648      	mov	r0, r9
 8009ab4:	f000 fc38 	bl	800a328 <__pow5mult>
 8009ab8:	9b07      	ldr	r3, [sp, #28]
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	4604      	mov	r4, r0
 8009abe:	f300 809f 	bgt.w	8009c00 <_dtoa_r+0x8f8>
 8009ac2:	9b04      	ldr	r3, [sp, #16]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f040 8097 	bne.w	8009bf8 <_dtoa_r+0x8f0>
 8009aca:	9b05      	ldr	r3, [sp, #20]
 8009acc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	f040 8093 	bne.w	8009bfc <_dtoa_r+0x8f4>
 8009ad6:	9b05      	ldr	r3, [sp, #20]
 8009ad8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009adc:	0d1b      	lsrs	r3, r3, #20
 8009ade:	051b      	lsls	r3, r3, #20
 8009ae0:	b133      	cbz	r3, 8009af0 <_dtoa_r+0x7e8>
 8009ae2:	9b00      	ldr	r3, [sp, #0]
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	9300      	str	r3, [sp, #0]
 8009ae8:	9b06      	ldr	r3, [sp, #24]
 8009aea:	3301      	adds	r3, #1
 8009aec:	9306      	str	r3, [sp, #24]
 8009aee:	2301      	movs	r3, #1
 8009af0:	9308      	str	r3, [sp, #32]
 8009af2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f000 81b8 	beq.w	8009e6a <_dtoa_r+0xb62>
 8009afa:	6923      	ldr	r3, [r4, #16]
 8009afc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009b00:	6918      	ldr	r0, [r3, #16]
 8009b02:	f000 fb0d 	bl	800a120 <__hi0bits>
 8009b06:	f1c0 0020 	rsb	r0, r0, #32
 8009b0a:	9b06      	ldr	r3, [sp, #24]
 8009b0c:	4418      	add	r0, r3
 8009b0e:	f010 001f 	ands.w	r0, r0, #31
 8009b12:	f000 8082 	beq.w	8009c1a <_dtoa_r+0x912>
 8009b16:	f1c0 0320 	rsb	r3, r0, #32
 8009b1a:	2b04      	cmp	r3, #4
 8009b1c:	dd73      	ble.n	8009c06 <_dtoa_r+0x8fe>
 8009b1e:	9b00      	ldr	r3, [sp, #0]
 8009b20:	f1c0 001c 	rsb	r0, r0, #28
 8009b24:	4403      	add	r3, r0
 8009b26:	9300      	str	r3, [sp, #0]
 8009b28:	9b06      	ldr	r3, [sp, #24]
 8009b2a:	4403      	add	r3, r0
 8009b2c:	4406      	add	r6, r0
 8009b2e:	9306      	str	r3, [sp, #24]
 8009b30:	9b00      	ldr	r3, [sp, #0]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	dd05      	ble.n	8009b42 <_dtoa_r+0x83a>
 8009b36:	9902      	ldr	r1, [sp, #8]
 8009b38:	461a      	mov	r2, r3
 8009b3a:	4648      	mov	r0, r9
 8009b3c:	f000 fc4e 	bl	800a3dc <__lshift>
 8009b40:	9002      	str	r0, [sp, #8]
 8009b42:	9b06      	ldr	r3, [sp, #24]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	dd05      	ble.n	8009b54 <_dtoa_r+0x84c>
 8009b48:	4621      	mov	r1, r4
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	4648      	mov	r0, r9
 8009b4e:	f000 fc45 	bl	800a3dc <__lshift>
 8009b52:	4604      	mov	r4, r0
 8009b54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d061      	beq.n	8009c1e <_dtoa_r+0x916>
 8009b5a:	9802      	ldr	r0, [sp, #8]
 8009b5c:	4621      	mov	r1, r4
 8009b5e:	f000 fca9 	bl	800a4b4 <__mcmp>
 8009b62:	2800      	cmp	r0, #0
 8009b64:	da5b      	bge.n	8009c1e <_dtoa_r+0x916>
 8009b66:	2300      	movs	r3, #0
 8009b68:	9902      	ldr	r1, [sp, #8]
 8009b6a:	220a      	movs	r2, #10
 8009b6c:	4648      	mov	r0, r9
 8009b6e:	f000 fa47 	bl	800a000 <__multadd>
 8009b72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b74:	9002      	str	r0, [sp, #8]
 8009b76:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	f000 8177 	beq.w	8009e6e <_dtoa_r+0xb66>
 8009b80:	4629      	mov	r1, r5
 8009b82:	2300      	movs	r3, #0
 8009b84:	220a      	movs	r2, #10
 8009b86:	4648      	mov	r0, r9
 8009b88:	f000 fa3a 	bl	800a000 <__multadd>
 8009b8c:	f1bb 0f00 	cmp.w	fp, #0
 8009b90:	4605      	mov	r5, r0
 8009b92:	dc6f      	bgt.n	8009c74 <_dtoa_r+0x96c>
 8009b94:	9b07      	ldr	r3, [sp, #28]
 8009b96:	2b02      	cmp	r3, #2
 8009b98:	dc49      	bgt.n	8009c2e <_dtoa_r+0x926>
 8009b9a:	e06b      	b.n	8009c74 <_dtoa_r+0x96c>
 8009b9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009b9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009ba2:	e73c      	b.n	8009a1e <_dtoa_r+0x716>
 8009ba4:	3fe00000 	.word	0x3fe00000
 8009ba8:	40240000 	.word	0x40240000
 8009bac:	9b03      	ldr	r3, [sp, #12]
 8009bae:	1e5c      	subs	r4, r3, #1
 8009bb0:	9b08      	ldr	r3, [sp, #32]
 8009bb2:	42a3      	cmp	r3, r4
 8009bb4:	db09      	blt.n	8009bca <_dtoa_r+0x8c2>
 8009bb6:	1b1c      	subs	r4, r3, r4
 8009bb8:	9b03      	ldr	r3, [sp, #12]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	f6bf af30 	bge.w	8009a20 <_dtoa_r+0x718>
 8009bc0:	9b00      	ldr	r3, [sp, #0]
 8009bc2:	9a03      	ldr	r2, [sp, #12]
 8009bc4:	1a9e      	subs	r6, r3, r2
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	e72b      	b.n	8009a22 <_dtoa_r+0x71a>
 8009bca:	9b08      	ldr	r3, [sp, #32]
 8009bcc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009bce:	9408      	str	r4, [sp, #32]
 8009bd0:	1ae3      	subs	r3, r4, r3
 8009bd2:	441a      	add	r2, r3
 8009bd4:	9e00      	ldr	r6, [sp, #0]
 8009bd6:	9b03      	ldr	r3, [sp, #12]
 8009bd8:	920d      	str	r2, [sp, #52]	@ 0x34
 8009bda:	2400      	movs	r4, #0
 8009bdc:	e721      	b.n	8009a22 <_dtoa_r+0x71a>
 8009bde:	9c08      	ldr	r4, [sp, #32]
 8009be0:	9e00      	ldr	r6, [sp, #0]
 8009be2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009be4:	e728      	b.n	8009a38 <_dtoa_r+0x730>
 8009be6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009bea:	e751      	b.n	8009a90 <_dtoa_r+0x788>
 8009bec:	9a08      	ldr	r2, [sp, #32]
 8009bee:	9902      	ldr	r1, [sp, #8]
 8009bf0:	e750      	b.n	8009a94 <_dtoa_r+0x78c>
 8009bf2:	f8cd 8008 	str.w	r8, [sp, #8]
 8009bf6:	e751      	b.n	8009a9c <_dtoa_r+0x794>
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	e779      	b.n	8009af0 <_dtoa_r+0x7e8>
 8009bfc:	9b04      	ldr	r3, [sp, #16]
 8009bfe:	e777      	b.n	8009af0 <_dtoa_r+0x7e8>
 8009c00:	2300      	movs	r3, #0
 8009c02:	9308      	str	r3, [sp, #32]
 8009c04:	e779      	b.n	8009afa <_dtoa_r+0x7f2>
 8009c06:	d093      	beq.n	8009b30 <_dtoa_r+0x828>
 8009c08:	9a00      	ldr	r2, [sp, #0]
 8009c0a:	331c      	adds	r3, #28
 8009c0c:	441a      	add	r2, r3
 8009c0e:	9200      	str	r2, [sp, #0]
 8009c10:	9a06      	ldr	r2, [sp, #24]
 8009c12:	441a      	add	r2, r3
 8009c14:	441e      	add	r6, r3
 8009c16:	9206      	str	r2, [sp, #24]
 8009c18:	e78a      	b.n	8009b30 <_dtoa_r+0x828>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	e7f4      	b.n	8009c08 <_dtoa_r+0x900>
 8009c1e:	9b03      	ldr	r3, [sp, #12]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	46b8      	mov	r8, r7
 8009c24:	dc20      	bgt.n	8009c68 <_dtoa_r+0x960>
 8009c26:	469b      	mov	fp, r3
 8009c28:	9b07      	ldr	r3, [sp, #28]
 8009c2a:	2b02      	cmp	r3, #2
 8009c2c:	dd1e      	ble.n	8009c6c <_dtoa_r+0x964>
 8009c2e:	f1bb 0f00 	cmp.w	fp, #0
 8009c32:	f47f adb1 	bne.w	8009798 <_dtoa_r+0x490>
 8009c36:	4621      	mov	r1, r4
 8009c38:	465b      	mov	r3, fp
 8009c3a:	2205      	movs	r2, #5
 8009c3c:	4648      	mov	r0, r9
 8009c3e:	f000 f9df 	bl	800a000 <__multadd>
 8009c42:	4601      	mov	r1, r0
 8009c44:	4604      	mov	r4, r0
 8009c46:	9802      	ldr	r0, [sp, #8]
 8009c48:	f000 fc34 	bl	800a4b4 <__mcmp>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	f77f ada3 	ble.w	8009798 <_dtoa_r+0x490>
 8009c52:	4656      	mov	r6, sl
 8009c54:	2331      	movs	r3, #49	@ 0x31
 8009c56:	f806 3b01 	strb.w	r3, [r6], #1
 8009c5a:	f108 0801 	add.w	r8, r8, #1
 8009c5e:	e59f      	b.n	80097a0 <_dtoa_r+0x498>
 8009c60:	9c03      	ldr	r4, [sp, #12]
 8009c62:	46b8      	mov	r8, r7
 8009c64:	4625      	mov	r5, r4
 8009c66:	e7f4      	b.n	8009c52 <_dtoa_r+0x94a>
 8009c68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009c6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	f000 8101 	beq.w	8009e76 <_dtoa_r+0xb6e>
 8009c74:	2e00      	cmp	r6, #0
 8009c76:	dd05      	ble.n	8009c84 <_dtoa_r+0x97c>
 8009c78:	4629      	mov	r1, r5
 8009c7a:	4632      	mov	r2, r6
 8009c7c:	4648      	mov	r0, r9
 8009c7e:	f000 fbad 	bl	800a3dc <__lshift>
 8009c82:	4605      	mov	r5, r0
 8009c84:	9b08      	ldr	r3, [sp, #32]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d05c      	beq.n	8009d44 <_dtoa_r+0xa3c>
 8009c8a:	6869      	ldr	r1, [r5, #4]
 8009c8c:	4648      	mov	r0, r9
 8009c8e:	f000 f955 	bl	8009f3c <_Balloc>
 8009c92:	4606      	mov	r6, r0
 8009c94:	b928      	cbnz	r0, 8009ca2 <_dtoa_r+0x99a>
 8009c96:	4b82      	ldr	r3, [pc, #520]	@ (8009ea0 <_dtoa_r+0xb98>)
 8009c98:	4602      	mov	r2, r0
 8009c9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009c9e:	f7ff bb4a 	b.w	8009336 <_dtoa_r+0x2e>
 8009ca2:	692a      	ldr	r2, [r5, #16]
 8009ca4:	3202      	adds	r2, #2
 8009ca6:	0092      	lsls	r2, r2, #2
 8009ca8:	f105 010c 	add.w	r1, r5, #12
 8009cac:	300c      	adds	r0, #12
 8009cae:	f7ff fa70 	bl	8009192 <memcpy>
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	4631      	mov	r1, r6
 8009cb6:	4648      	mov	r0, r9
 8009cb8:	f000 fb90 	bl	800a3dc <__lshift>
 8009cbc:	f10a 0301 	add.w	r3, sl, #1
 8009cc0:	9300      	str	r3, [sp, #0]
 8009cc2:	eb0a 030b 	add.w	r3, sl, fp
 8009cc6:	9308      	str	r3, [sp, #32]
 8009cc8:	9b04      	ldr	r3, [sp, #16]
 8009cca:	f003 0301 	and.w	r3, r3, #1
 8009cce:	462f      	mov	r7, r5
 8009cd0:	9306      	str	r3, [sp, #24]
 8009cd2:	4605      	mov	r5, r0
 8009cd4:	9b00      	ldr	r3, [sp, #0]
 8009cd6:	9802      	ldr	r0, [sp, #8]
 8009cd8:	4621      	mov	r1, r4
 8009cda:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8009cde:	f7ff fa8b 	bl	80091f8 <quorem>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	3330      	adds	r3, #48	@ 0x30
 8009ce6:	9003      	str	r0, [sp, #12]
 8009ce8:	4639      	mov	r1, r7
 8009cea:	9802      	ldr	r0, [sp, #8]
 8009cec:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cee:	f000 fbe1 	bl	800a4b4 <__mcmp>
 8009cf2:	462a      	mov	r2, r5
 8009cf4:	9004      	str	r0, [sp, #16]
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4648      	mov	r0, r9
 8009cfa:	f000 fbf7 	bl	800a4ec <__mdiff>
 8009cfe:	68c2      	ldr	r2, [r0, #12]
 8009d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d02:	4606      	mov	r6, r0
 8009d04:	bb02      	cbnz	r2, 8009d48 <_dtoa_r+0xa40>
 8009d06:	4601      	mov	r1, r0
 8009d08:	9802      	ldr	r0, [sp, #8]
 8009d0a:	f000 fbd3 	bl	800a4b4 <__mcmp>
 8009d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d10:	4602      	mov	r2, r0
 8009d12:	4631      	mov	r1, r6
 8009d14:	4648      	mov	r0, r9
 8009d16:	920c      	str	r2, [sp, #48]	@ 0x30
 8009d18:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d1a:	f000 f94f 	bl	8009fbc <_Bfree>
 8009d1e:	9b07      	ldr	r3, [sp, #28]
 8009d20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009d22:	9e00      	ldr	r6, [sp, #0]
 8009d24:	ea42 0103 	orr.w	r1, r2, r3
 8009d28:	9b06      	ldr	r3, [sp, #24]
 8009d2a:	4319      	orrs	r1, r3
 8009d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d2e:	d10d      	bne.n	8009d4c <_dtoa_r+0xa44>
 8009d30:	2b39      	cmp	r3, #57	@ 0x39
 8009d32:	d027      	beq.n	8009d84 <_dtoa_r+0xa7c>
 8009d34:	9a04      	ldr	r2, [sp, #16]
 8009d36:	2a00      	cmp	r2, #0
 8009d38:	dd01      	ble.n	8009d3e <_dtoa_r+0xa36>
 8009d3a:	9b03      	ldr	r3, [sp, #12]
 8009d3c:	3331      	adds	r3, #49	@ 0x31
 8009d3e:	f88b 3000 	strb.w	r3, [fp]
 8009d42:	e52e      	b.n	80097a2 <_dtoa_r+0x49a>
 8009d44:	4628      	mov	r0, r5
 8009d46:	e7b9      	b.n	8009cbc <_dtoa_r+0x9b4>
 8009d48:	2201      	movs	r2, #1
 8009d4a:	e7e2      	b.n	8009d12 <_dtoa_r+0xa0a>
 8009d4c:	9904      	ldr	r1, [sp, #16]
 8009d4e:	2900      	cmp	r1, #0
 8009d50:	db04      	blt.n	8009d5c <_dtoa_r+0xa54>
 8009d52:	9807      	ldr	r0, [sp, #28]
 8009d54:	4301      	orrs	r1, r0
 8009d56:	9806      	ldr	r0, [sp, #24]
 8009d58:	4301      	orrs	r1, r0
 8009d5a:	d120      	bne.n	8009d9e <_dtoa_r+0xa96>
 8009d5c:	2a00      	cmp	r2, #0
 8009d5e:	ddee      	ble.n	8009d3e <_dtoa_r+0xa36>
 8009d60:	9902      	ldr	r1, [sp, #8]
 8009d62:	9300      	str	r3, [sp, #0]
 8009d64:	2201      	movs	r2, #1
 8009d66:	4648      	mov	r0, r9
 8009d68:	f000 fb38 	bl	800a3dc <__lshift>
 8009d6c:	4621      	mov	r1, r4
 8009d6e:	9002      	str	r0, [sp, #8]
 8009d70:	f000 fba0 	bl	800a4b4 <__mcmp>
 8009d74:	2800      	cmp	r0, #0
 8009d76:	9b00      	ldr	r3, [sp, #0]
 8009d78:	dc02      	bgt.n	8009d80 <_dtoa_r+0xa78>
 8009d7a:	d1e0      	bne.n	8009d3e <_dtoa_r+0xa36>
 8009d7c:	07da      	lsls	r2, r3, #31
 8009d7e:	d5de      	bpl.n	8009d3e <_dtoa_r+0xa36>
 8009d80:	2b39      	cmp	r3, #57	@ 0x39
 8009d82:	d1da      	bne.n	8009d3a <_dtoa_r+0xa32>
 8009d84:	2339      	movs	r3, #57	@ 0x39
 8009d86:	f88b 3000 	strb.w	r3, [fp]
 8009d8a:	4633      	mov	r3, r6
 8009d8c:	461e      	mov	r6, r3
 8009d8e:	3b01      	subs	r3, #1
 8009d90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009d94:	2a39      	cmp	r2, #57	@ 0x39
 8009d96:	d04e      	beq.n	8009e36 <_dtoa_r+0xb2e>
 8009d98:	3201      	adds	r2, #1
 8009d9a:	701a      	strb	r2, [r3, #0]
 8009d9c:	e501      	b.n	80097a2 <_dtoa_r+0x49a>
 8009d9e:	2a00      	cmp	r2, #0
 8009da0:	dd03      	ble.n	8009daa <_dtoa_r+0xaa2>
 8009da2:	2b39      	cmp	r3, #57	@ 0x39
 8009da4:	d0ee      	beq.n	8009d84 <_dtoa_r+0xa7c>
 8009da6:	3301      	adds	r3, #1
 8009da8:	e7c9      	b.n	8009d3e <_dtoa_r+0xa36>
 8009daa:	9a00      	ldr	r2, [sp, #0]
 8009dac:	9908      	ldr	r1, [sp, #32]
 8009dae:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009db2:	428a      	cmp	r2, r1
 8009db4:	d028      	beq.n	8009e08 <_dtoa_r+0xb00>
 8009db6:	9902      	ldr	r1, [sp, #8]
 8009db8:	2300      	movs	r3, #0
 8009dba:	220a      	movs	r2, #10
 8009dbc:	4648      	mov	r0, r9
 8009dbe:	f000 f91f 	bl	800a000 <__multadd>
 8009dc2:	42af      	cmp	r7, r5
 8009dc4:	9002      	str	r0, [sp, #8]
 8009dc6:	f04f 0300 	mov.w	r3, #0
 8009dca:	f04f 020a 	mov.w	r2, #10
 8009dce:	4639      	mov	r1, r7
 8009dd0:	4648      	mov	r0, r9
 8009dd2:	d107      	bne.n	8009de4 <_dtoa_r+0xadc>
 8009dd4:	f000 f914 	bl	800a000 <__multadd>
 8009dd8:	4607      	mov	r7, r0
 8009dda:	4605      	mov	r5, r0
 8009ddc:	9b00      	ldr	r3, [sp, #0]
 8009dde:	3301      	adds	r3, #1
 8009de0:	9300      	str	r3, [sp, #0]
 8009de2:	e777      	b.n	8009cd4 <_dtoa_r+0x9cc>
 8009de4:	f000 f90c 	bl	800a000 <__multadd>
 8009de8:	4629      	mov	r1, r5
 8009dea:	4607      	mov	r7, r0
 8009dec:	2300      	movs	r3, #0
 8009dee:	220a      	movs	r2, #10
 8009df0:	4648      	mov	r0, r9
 8009df2:	f000 f905 	bl	800a000 <__multadd>
 8009df6:	4605      	mov	r5, r0
 8009df8:	e7f0      	b.n	8009ddc <_dtoa_r+0xad4>
 8009dfa:	f1bb 0f00 	cmp.w	fp, #0
 8009dfe:	bfcc      	ite	gt
 8009e00:	465e      	movgt	r6, fp
 8009e02:	2601      	movle	r6, #1
 8009e04:	4456      	add	r6, sl
 8009e06:	2700      	movs	r7, #0
 8009e08:	9902      	ldr	r1, [sp, #8]
 8009e0a:	9300      	str	r3, [sp, #0]
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	4648      	mov	r0, r9
 8009e10:	f000 fae4 	bl	800a3dc <__lshift>
 8009e14:	4621      	mov	r1, r4
 8009e16:	9002      	str	r0, [sp, #8]
 8009e18:	f000 fb4c 	bl	800a4b4 <__mcmp>
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	dcb4      	bgt.n	8009d8a <_dtoa_r+0xa82>
 8009e20:	d102      	bne.n	8009e28 <_dtoa_r+0xb20>
 8009e22:	9b00      	ldr	r3, [sp, #0]
 8009e24:	07db      	lsls	r3, r3, #31
 8009e26:	d4b0      	bmi.n	8009d8a <_dtoa_r+0xa82>
 8009e28:	4633      	mov	r3, r6
 8009e2a:	461e      	mov	r6, r3
 8009e2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e30:	2a30      	cmp	r2, #48	@ 0x30
 8009e32:	d0fa      	beq.n	8009e2a <_dtoa_r+0xb22>
 8009e34:	e4b5      	b.n	80097a2 <_dtoa_r+0x49a>
 8009e36:	459a      	cmp	sl, r3
 8009e38:	d1a8      	bne.n	8009d8c <_dtoa_r+0xa84>
 8009e3a:	2331      	movs	r3, #49	@ 0x31
 8009e3c:	f108 0801 	add.w	r8, r8, #1
 8009e40:	f88a 3000 	strb.w	r3, [sl]
 8009e44:	e4ad      	b.n	80097a2 <_dtoa_r+0x49a>
 8009e46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009e48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009ea4 <_dtoa_r+0xb9c>
 8009e4c:	b11b      	cbz	r3, 8009e56 <_dtoa_r+0xb4e>
 8009e4e:	f10a 0308 	add.w	r3, sl, #8
 8009e52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009e54:	6013      	str	r3, [r2, #0]
 8009e56:	4650      	mov	r0, sl
 8009e58:	b017      	add	sp, #92	@ 0x5c
 8009e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e5e:	9b07      	ldr	r3, [sp, #28]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	f77f ae2e 	ble.w	8009ac2 <_dtoa_r+0x7ba>
 8009e66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e68:	9308      	str	r3, [sp, #32]
 8009e6a:	2001      	movs	r0, #1
 8009e6c:	e64d      	b.n	8009b0a <_dtoa_r+0x802>
 8009e6e:	f1bb 0f00 	cmp.w	fp, #0
 8009e72:	f77f aed9 	ble.w	8009c28 <_dtoa_r+0x920>
 8009e76:	4656      	mov	r6, sl
 8009e78:	9802      	ldr	r0, [sp, #8]
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	f7ff f9bc 	bl	80091f8 <quorem>
 8009e80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009e84:	f806 3b01 	strb.w	r3, [r6], #1
 8009e88:	eba6 020a 	sub.w	r2, r6, sl
 8009e8c:	4593      	cmp	fp, r2
 8009e8e:	ddb4      	ble.n	8009dfa <_dtoa_r+0xaf2>
 8009e90:	9902      	ldr	r1, [sp, #8]
 8009e92:	2300      	movs	r3, #0
 8009e94:	220a      	movs	r2, #10
 8009e96:	4648      	mov	r0, r9
 8009e98:	f000 f8b2 	bl	800a000 <__multadd>
 8009e9c:	9002      	str	r0, [sp, #8]
 8009e9e:	e7eb      	b.n	8009e78 <_dtoa_r+0xb70>
 8009ea0:	0800ce63 	.word	0x0800ce63
 8009ea4:	0800cdfe 	.word	0x0800cdfe

08009ea8 <_free_r>:
 8009ea8:	b538      	push	{r3, r4, r5, lr}
 8009eaa:	4605      	mov	r5, r0
 8009eac:	2900      	cmp	r1, #0
 8009eae:	d041      	beq.n	8009f34 <_free_r+0x8c>
 8009eb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009eb4:	1f0c      	subs	r4, r1, #4
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	bfb8      	it	lt
 8009eba:	18e4      	addlt	r4, r4, r3
 8009ebc:	f7fe f876 	bl	8007fac <__malloc_lock>
 8009ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8009f38 <_free_r+0x90>)
 8009ec2:	6813      	ldr	r3, [r2, #0]
 8009ec4:	b933      	cbnz	r3, 8009ed4 <_free_r+0x2c>
 8009ec6:	6063      	str	r3, [r4, #4]
 8009ec8:	6014      	str	r4, [r2, #0]
 8009eca:	4628      	mov	r0, r5
 8009ecc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ed0:	f7fe b872 	b.w	8007fb8 <__malloc_unlock>
 8009ed4:	42a3      	cmp	r3, r4
 8009ed6:	d908      	bls.n	8009eea <_free_r+0x42>
 8009ed8:	6820      	ldr	r0, [r4, #0]
 8009eda:	1821      	adds	r1, r4, r0
 8009edc:	428b      	cmp	r3, r1
 8009ede:	bf01      	itttt	eq
 8009ee0:	6819      	ldreq	r1, [r3, #0]
 8009ee2:	685b      	ldreq	r3, [r3, #4]
 8009ee4:	1809      	addeq	r1, r1, r0
 8009ee6:	6021      	streq	r1, [r4, #0]
 8009ee8:	e7ed      	b.n	8009ec6 <_free_r+0x1e>
 8009eea:	461a      	mov	r2, r3
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	b10b      	cbz	r3, 8009ef4 <_free_r+0x4c>
 8009ef0:	42a3      	cmp	r3, r4
 8009ef2:	d9fa      	bls.n	8009eea <_free_r+0x42>
 8009ef4:	6811      	ldr	r1, [r2, #0]
 8009ef6:	1850      	adds	r0, r2, r1
 8009ef8:	42a0      	cmp	r0, r4
 8009efa:	d10b      	bne.n	8009f14 <_free_r+0x6c>
 8009efc:	6820      	ldr	r0, [r4, #0]
 8009efe:	4401      	add	r1, r0
 8009f00:	1850      	adds	r0, r2, r1
 8009f02:	4283      	cmp	r3, r0
 8009f04:	6011      	str	r1, [r2, #0]
 8009f06:	d1e0      	bne.n	8009eca <_free_r+0x22>
 8009f08:	6818      	ldr	r0, [r3, #0]
 8009f0a:	685b      	ldr	r3, [r3, #4]
 8009f0c:	6053      	str	r3, [r2, #4]
 8009f0e:	4408      	add	r0, r1
 8009f10:	6010      	str	r0, [r2, #0]
 8009f12:	e7da      	b.n	8009eca <_free_r+0x22>
 8009f14:	d902      	bls.n	8009f1c <_free_r+0x74>
 8009f16:	230c      	movs	r3, #12
 8009f18:	602b      	str	r3, [r5, #0]
 8009f1a:	e7d6      	b.n	8009eca <_free_r+0x22>
 8009f1c:	6820      	ldr	r0, [r4, #0]
 8009f1e:	1821      	adds	r1, r4, r0
 8009f20:	428b      	cmp	r3, r1
 8009f22:	bf04      	itt	eq
 8009f24:	6819      	ldreq	r1, [r3, #0]
 8009f26:	685b      	ldreq	r3, [r3, #4]
 8009f28:	6063      	str	r3, [r4, #4]
 8009f2a:	bf04      	itt	eq
 8009f2c:	1809      	addeq	r1, r1, r0
 8009f2e:	6021      	streq	r1, [r4, #0]
 8009f30:	6054      	str	r4, [r2, #4]
 8009f32:	e7ca      	b.n	8009eca <_free_r+0x22>
 8009f34:	bd38      	pop	{r3, r4, r5, pc}
 8009f36:	bf00      	nop
 8009f38:	20005cc4 	.word	0x20005cc4

08009f3c <_Balloc>:
 8009f3c:	b570      	push	{r4, r5, r6, lr}
 8009f3e:	69c6      	ldr	r6, [r0, #28]
 8009f40:	4604      	mov	r4, r0
 8009f42:	460d      	mov	r5, r1
 8009f44:	b976      	cbnz	r6, 8009f64 <_Balloc+0x28>
 8009f46:	2010      	movs	r0, #16
 8009f48:	f7fd ff7e 	bl	8007e48 <malloc>
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	61e0      	str	r0, [r4, #28]
 8009f50:	b920      	cbnz	r0, 8009f5c <_Balloc+0x20>
 8009f52:	4b18      	ldr	r3, [pc, #96]	@ (8009fb4 <_Balloc+0x78>)
 8009f54:	4818      	ldr	r0, [pc, #96]	@ (8009fb8 <_Balloc+0x7c>)
 8009f56:	216b      	movs	r1, #107	@ 0x6b
 8009f58:	f7ff f930 	bl	80091bc <__assert_func>
 8009f5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f60:	6006      	str	r6, [r0, #0]
 8009f62:	60c6      	str	r6, [r0, #12]
 8009f64:	69e6      	ldr	r6, [r4, #28]
 8009f66:	68f3      	ldr	r3, [r6, #12]
 8009f68:	b183      	cbz	r3, 8009f8c <_Balloc+0x50>
 8009f6a:	69e3      	ldr	r3, [r4, #28]
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f72:	b9b8      	cbnz	r0, 8009fa4 <_Balloc+0x68>
 8009f74:	2101      	movs	r1, #1
 8009f76:	fa01 f605 	lsl.w	r6, r1, r5
 8009f7a:	1d72      	adds	r2, r6, #5
 8009f7c:	0092      	lsls	r2, r2, #2
 8009f7e:	4620      	mov	r0, r4
 8009f80:	f001 fd59 	bl	800ba36 <_calloc_r>
 8009f84:	b160      	cbz	r0, 8009fa0 <_Balloc+0x64>
 8009f86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f8a:	e00e      	b.n	8009faa <_Balloc+0x6e>
 8009f8c:	2221      	movs	r2, #33	@ 0x21
 8009f8e:	2104      	movs	r1, #4
 8009f90:	4620      	mov	r0, r4
 8009f92:	f001 fd50 	bl	800ba36 <_calloc_r>
 8009f96:	69e3      	ldr	r3, [r4, #28]
 8009f98:	60f0      	str	r0, [r6, #12]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d1e4      	bne.n	8009f6a <_Balloc+0x2e>
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	bd70      	pop	{r4, r5, r6, pc}
 8009fa4:	6802      	ldr	r2, [r0, #0]
 8009fa6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009faa:	2300      	movs	r3, #0
 8009fac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009fb0:	e7f7      	b.n	8009fa2 <_Balloc+0x66>
 8009fb2:	bf00      	nop
 8009fb4:	0800cd51 	.word	0x0800cd51
 8009fb8:	0800ce74 	.word	0x0800ce74

08009fbc <_Bfree>:
 8009fbc:	b570      	push	{r4, r5, r6, lr}
 8009fbe:	69c6      	ldr	r6, [r0, #28]
 8009fc0:	4605      	mov	r5, r0
 8009fc2:	460c      	mov	r4, r1
 8009fc4:	b976      	cbnz	r6, 8009fe4 <_Bfree+0x28>
 8009fc6:	2010      	movs	r0, #16
 8009fc8:	f7fd ff3e 	bl	8007e48 <malloc>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	61e8      	str	r0, [r5, #28]
 8009fd0:	b920      	cbnz	r0, 8009fdc <_Bfree+0x20>
 8009fd2:	4b09      	ldr	r3, [pc, #36]	@ (8009ff8 <_Bfree+0x3c>)
 8009fd4:	4809      	ldr	r0, [pc, #36]	@ (8009ffc <_Bfree+0x40>)
 8009fd6:	218f      	movs	r1, #143	@ 0x8f
 8009fd8:	f7ff f8f0 	bl	80091bc <__assert_func>
 8009fdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009fe0:	6006      	str	r6, [r0, #0]
 8009fe2:	60c6      	str	r6, [r0, #12]
 8009fe4:	b13c      	cbz	r4, 8009ff6 <_Bfree+0x3a>
 8009fe6:	69eb      	ldr	r3, [r5, #28]
 8009fe8:	6862      	ldr	r2, [r4, #4]
 8009fea:	68db      	ldr	r3, [r3, #12]
 8009fec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ff0:	6021      	str	r1, [r4, #0]
 8009ff2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009ff6:	bd70      	pop	{r4, r5, r6, pc}
 8009ff8:	0800cd51 	.word	0x0800cd51
 8009ffc:	0800ce74 	.word	0x0800ce74

0800a000 <__multadd>:
 800a000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a004:	690d      	ldr	r5, [r1, #16]
 800a006:	4607      	mov	r7, r0
 800a008:	460c      	mov	r4, r1
 800a00a:	461e      	mov	r6, r3
 800a00c:	f101 0c14 	add.w	ip, r1, #20
 800a010:	2000      	movs	r0, #0
 800a012:	f8dc 3000 	ldr.w	r3, [ip]
 800a016:	b299      	uxth	r1, r3
 800a018:	fb02 6101 	mla	r1, r2, r1, r6
 800a01c:	0c1e      	lsrs	r6, r3, #16
 800a01e:	0c0b      	lsrs	r3, r1, #16
 800a020:	fb02 3306 	mla	r3, r2, r6, r3
 800a024:	b289      	uxth	r1, r1
 800a026:	3001      	adds	r0, #1
 800a028:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a02c:	4285      	cmp	r5, r0
 800a02e:	f84c 1b04 	str.w	r1, [ip], #4
 800a032:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a036:	dcec      	bgt.n	800a012 <__multadd+0x12>
 800a038:	b30e      	cbz	r6, 800a07e <__multadd+0x7e>
 800a03a:	68a3      	ldr	r3, [r4, #8]
 800a03c:	42ab      	cmp	r3, r5
 800a03e:	dc19      	bgt.n	800a074 <__multadd+0x74>
 800a040:	6861      	ldr	r1, [r4, #4]
 800a042:	4638      	mov	r0, r7
 800a044:	3101      	adds	r1, #1
 800a046:	f7ff ff79 	bl	8009f3c <_Balloc>
 800a04a:	4680      	mov	r8, r0
 800a04c:	b928      	cbnz	r0, 800a05a <__multadd+0x5a>
 800a04e:	4602      	mov	r2, r0
 800a050:	4b0c      	ldr	r3, [pc, #48]	@ (800a084 <__multadd+0x84>)
 800a052:	480d      	ldr	r0, [pc, #52]	@ (800a088 <__multadd+0x88>)
 800a054:	21ba      	movs	r1, #186	@ 0xba
 800a056:	f7ff f8b1 	bl	80091bc <__assert_func>
 800a05a:	6922      	ldr	r2, [r4, #16]
 800a05c:	3202      	adds	r2, #2
 800a05e:	f104 010c 	add.w	r1, r4, #12
 800a062:	0092      	lsls	r2, r2, #2
 800a064:	300c      	adds	r0, #12
 800a066:	f7ff f894 	bl	8009192 <memcpy>
 800a06a:	4621      	mov	r1, r4
 800a06c:	4638      	mov	r0, r7
 800a06e:	f7ff ffa5 	bl	8009fbc <_Bfree>
 800a072:	4644      	mov	r4, r8
 800a074:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a078:	3501      	adds	r5, #1
 800a07a:	615e      	str	r6, [r3, #20]
 800a07c:	6125      	str	r5, [r4, #16]
 800a07e:	4620      	mov	r0, r4
 800a080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a084:	0800ce63 	.word	0x0800ce63
 800a088:	0800ce74 	.word	0x0800ce74

0800a08c <__s2b>:
 800a08c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a090:	460c      	mov	r4, r1
 800a092:	4615      	mov	r5, r2
 800a094:	461f      	mov	r7, r3
 800a096:	2209      	movs	r2, #9
 800a098:	3308      	adds	r3, #8
 800a09a:	4606      	mov	r6, r0
 800a09c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a0a0:	2100      	movs	r1, #0
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	db09      	blt.n	800a0bc <__s2b+0x30>
 800a0a8:	4630      	mov	r0, r6
 800a0aa:	f7ff ff47 	bl	8009f3c <_Balloc>
 800a0ae:	b940      	cbnz	r0, 800a0c2 <__s2b+0x36>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	4b19      	ldr	r3, [pc, #100]	@ (800a118 <__s2b+0x8c>)
 800a0b4:	4819      	ldr	r0, [pc, #100]	@ (800a11c <__s2b+0x90>)
 800a0b6:	21d3      	movs	r1, #211	@ 0xd3
 800a0b8:	f7ff f880 	bl	80091bc <__assert_func>
 800a0bc:	0052      	lsls	r2, r2, #1
 800a0be:	3101      	adds	r1, #1
 800a0c0:	e7f0      	b.n	800a0a4 <__s2b+0x18>
 800a0c2:	9b08      	ldr	r3, [sp, #32]
 800a0c4:	6143      	str	r3, [r0, #20]
 800a0c6:	2d09      	cmp	r5, #9
 800a0c8:	f04f 0301 	mov.w	r3, #1
 800a0cc:	6103      	str	r3, [r0, #16]
 800a0ce:	dd16      	ble.n	800a0fe <__s2b+0x72>
 800a0d0:	f104 0909 	add.w	r9, r4, #9
 800a0d4:	46c8      	mov	r8, r9
 800a0d6:	442c      	add	r4, r5
 800a0d8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a0dc:	4601      	mov	r1, r0
 800a0de:	3b30      	subs	r3, #48	@ 0x30
 800a0e0:	220a      	movs	r2, #10
 800a0e2:	4630      	mov	r0, r6
 800a0e4:	f7ff ff8c 	bl	800a000 <__multadd>
 800a0e8:	45a0      	cmp	r8, r4
 800a0ea:	d1f5      	bne.n	800a0d8 <__s2b+0x4c>
 800a0ec:	f1a5 0408 	sub.w	r4, r5, #8
 800a0f0:	444c      	add	r4, r9
 800a0f2:	1b2d      	subs	r5, r5, r4
 800a0f4:	1963      	adds	r3, r4, r5
 800a0f6:	42bb      	cmp	r3, r7
 800a0f8:	db04      	blt.n	800a104 <__s2b+0x78>
 800a0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0fe:	340a      	adds	r4, #10
 800a100:	2509      	movs	r5, #9
 800a102:	e7f6      	b.n	800a0f2 <__s2b+0x66>
 800a104:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a108:	4601      	mov	r1, r0
 800a10a:	3b30      	subs	r3, #48	@ 0x30
 800a10c:	220a      	movs	r2, #10
 800a10e:	4630      	mov	r0, r6
 800a110:	f7ff ff76 	bl	800a000 <__multadd>
 800a114:	e7ee      	b.n	800a0f4 <__s2b+0x68>
 800a116:	bf00      	nop
 800a118:	0800ce63 	.word	0x0800ce63
 800a11c:	0800ce74 	.word	0x0800ce74

0800a120 <__hi0bits>:
 800a120:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a124:	4603      	mov	r3, r0
 800a126:	bf36      	itet	cc
 800a128:	0403      	lslcc	r3, r0, #16
 800a12a:	2000      	movcs	r0, #0
 800a12c:	2010      	movcc	r0, #16
 800a12e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a132:	bf3c      	itt	cc
 800a134:	021b      	lslcc	r3, r3, #8
 800a136:	3008      	addcc	r0, #8
 800a138:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a13c:	bf3c      	itt	cc
 800a13e:	011b      	lslcc	r3, r3, #4
 800a140:	3004      	addcc	r0, #4
 800a142:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a146:	bf3c      	itt	cc
 800a148:	009b      	lslcc	r3, r3, #2
 800a14a:	3002      	addcc	r0, #2
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	db05      	blt.n	800a15c <__hi0bits+0x3c>
 800a150:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a154:	f100 0001 	add.w	r0, r0, #1
 800a158:	bf08      	it	eq
 800a15a:	2020      	moveq	r0, #32
 800a15c:	4770      	bx	lr

0800a15e <__lo0bits>:
 800a15e:	6803      	ldr	r3, [r0, #0]
 800a160:	4602      	mov	r2, r0
 800a162:	f013 0007 	ands.w	r0, r3, #7
 800a166:	d00b      	beq.n	800a180 <__lo0bits+0x22>
 800a168:	07d9      	lsls	r1, r3, #31
 800a16a:	d421      	bmi.n	800a1b0 <__lo0bits+0x52>
 800a16c:	0798      	lsls	r0, r3, #30
 800a16e:	bf49      	itett	mi
 800a170:	085b      	lsrmi	r3, r3, #1
 800a172:	089b      	lsrpl	r3, r3, #2
 800a174:	2001      	movmi	r0, #1
 800a176:	6013      	strmi	r3, [r2, #0]
 800a178:	bf5c      	itt	pl
 800a17a:	6013      	strpl	r3, [r2, #0]
 800a17c:	2002      	movpl	r0, #2
 800a17e:	4770      	bx	lr
 800a180:	b299      	uxth	r1, r3
 800a182:	b909      	cbnz	r1, 800a188 <__lo0bits+0x2a>
 800a184:	0c1b      	lsrs	r3, r3, #16
 800a186:	2010      	movs	r0, #16
 800a188:	b2d9      	uxtb	r1, r3
 800a18a:	b909      	cbnz	r1, 800a190 <__lo0bits+0x32>
 800a18c:	3008      	adds	r0, #8
 800a18e:	0a1b      	lsrs	r3, r3, #8
 800a190:	0719      	lsls	r1, r3, #28
 800a192:	bf04      	itt	eq
 800a194:	091b      	lsreq	r3, r3, #4
 800a196:	3004      	addeq	r0, #4
 800a198:	0799      	lsls	r1, r3, #30
 800a19a:	bf04      	itt	eq
 800a19c:	089b      	lsreq	r3, r3, #2
 800a19e:	3002      	addeq	r0, #2
 800a1a0:	07d9      	lsls	r1, r3, #31
 800a1a2:	d403      	bmi.n	800a1ac <__lo0bits+0x4e>
 800a1a4:	085b      	lsrs	r3, r3, #1
 800a1a6:	f100 0001 	add.w	r0, r0, #1
 800a1aa:	d003      	beq.n	800a1b4 <__lo0bits+0x56>
 800a1ac:	6013      	str	r3, [r2, #0]
 800a1ae:	4770      	bx	lr
 800a1b0:	2000      	movs	r0, #0
 800a1b2:	4770      	bx	lr
 800a1b4:	2020      	movs	r0, #32
 800a1b6:	4770      	bx	lr

0800a1b8 <__i2b>:
 800a1b8:	b510      	push	{r4, lr}
 800a1ba:	460c      	mov	r4, r1
 800a1bc:	2101      	movs	r1, #1
 800a1be:	f7ff febd 	bl	8009f3c <_Balloc>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	b928      	cbnz	r0, 800a1d2 <__i2b+0x1a>
 800a1c6:	4b05      	ldr	r3, [pc, #20]	@ (800a1dc <__i2b+0x24>)
 800a1c8:	4805      	ldr	r0, [pc, #20]	@ (800a1e0 <__i2b+0x28>)
 800a1ca:	f240 1145 	movw	r1, #325	@ 0x145
 800a1ce:	f7fe fff5 	bl	80091bc <__assert_func>
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	6144      	str	r4, [r0, #20]
 800a1d6:	6103      	str	r3, [r0, #16]
 800a1d8:	bd10      	pop	{r4, pc}
 800a1da:	bf00      	nop
 800a1dc:	0800ce63 	.word	0x0800ce63
 800a1e0:	0800ce74 	.word	0x0800ce74

0800a1e4 <__multiply>:
 800a1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1e8:	4617      	mov	r7, r2
 800a1ea:	690a      	ldr	r2, [r1, #16]
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	bfa8      	it	ge
 800a1f2:	463b      	movge	r3, r7
 800a1f4:	4689      	mov	r9, r1
 800a1f6:	bfa4      	itt	ge
 800a1f8:	460f      	movge	r7, r1
 800a1fa:	4699      	movge	r9, r3
 800a1fc:	693d      	ldr	r5, [r7, #16]
 800a1fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	6879      	ldr	r1, [r7, #4]
 800a206:	eb05 060a 	add.w	r6, r5, sl
 800a20a:	42b3      	cmp	r3, r6
 800a20c:	b085      	sub	sp, #20
 800a20e:	bfb8      	it	lt
 800a210:	3101      	addlt	r1, #1
 800a212:	f7ff fe93 	bl	8009f3c <_Balloc>
 800a216:	b930      	cbnz	r0, 800a226 <__multiply+0x42>
 800a218:	4602      	mov	r2, r0
 800a21a:	4b41      	ldr	r3, [pc, #260]	@ (800a320 <__multiply+0x13c>)
 800a21c:	4841      	ldr	r0, [pc, #260]	@ (800a324 <__multiply+0x140>)
 800a21e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a222:	f7fe ffcb 	bl	80091bc <__assert_func>
 800a226:	f100 0414 	add.w	r4, r0, #20
 800a22a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a22e:	4623      	mov	r3, r4
 800a230:	2200      	movs	r2, #0
 800a232:	4573      	cmp	r3, lr
 800a234:	d320      	bcc.n	800a278 <__multiply+0x94>
 800a236:	f107 0814 	add.w	r8, r7, #20
 800a23a:	f109 0114 	add.w	r1, r9, #20
 800a23e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a242:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a246:	9302      	str	r3, [sp, #8]
 800a248:	1beb      	subs	r3, r5, r7
 800a24a:	3b15      	subs	r3, #21
 800a24c:	f023 0303 	bic.w	r3, r3, #3
 800a250:	3304      	adds	r3, #4
 800a252:	3715      	adds	r7, #21
 800a254:	42bd      	cmp	r5, r7
 800a256:	bf38      	it	cc
 800a258:	2304      	movcc	r3, #4
 800a25a:	9301      	str	r3, [sp, #4]
 800a25c:	9b02      	ldr	r3, [sp, #8]
 800a25e:	9103      	str	r1, [sp, #12]
 800a260:	428b      	cmp	r3, r1
 800a262:	d80c      	bhi.n	800a27e <__multiply+0x9a>
 800a264:	2e00      	cmp	r6, #0
 800a266:	dd03      	ble.n	800a270 <__multiply+0x8c>
 800a268:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d055      	beq.n	800a31c <__multiply+0x138>
 800a270:	6106      	str	r6, [r0, #16]
 800a272:	b005      	add	sp, #20
 800a274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a278:	f843 2b04 	str.w	r2, [r3], #4
 800a27c:	e7d9      	b.n	800a232 <__multiply+0x4e>
 800a27e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a282:	f1ba 0f00 	cmp.w	sl, #0
 800a286:	d01f      	beq.n	800a2c8 <__multiply+0xe4>
 800a288:	46c4      	mov	ip, r8
 800a28a:	46a1      	mov	r9, r4
 800a28c:	2700      	movs	r7, #0
 800a28e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a292:	f8d9 3000 	ldr.w	r3, [r9]
 800a296:	fa1f fb82 	uxth.w	fp, r2
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a2a0:	443b      	add	r3, r7
 800a2a2:	f8d9 7000 	ldr.w	r7, [r9]
 800a2a6:	0c12      	lsrs	r2, r2, #16
 800a2a8:	0c3f      	lsrs	r7, r7, #16
 800a2aa:	fb0a 7202 	mla	r2, sl, r2, r7
 800a2ae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a2b2:	b29b      	uxth	r3, r3
 800a2b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2b8:	4565      	cmp	r5, ip
 800a2ba:	f849 3b04 	str.w	r3, [r9], #4
 800a2be:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a2c2:	d8e4      	bhi.n	800a28e <__multiply+0xaa>
 800a2c4:	9b01      	ldr	r3, [sp, #4]
 800a2c6:	50e7      	str	r7, [r4, r3]
 800a2c8:	9b03      	ldr	r3, [sp, #12]
 800a2ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a2ce:	3104      	adds	r1, #4
 800a2d0:	f1b9 0f00 	cmp.w	r9, #0
 800a2d4:	d020      	beq.n	800a318 <__multiply+0x134>
 800a2d6:	6823      	ldr	r3, [r4, #0]
 800a2d8:	4647      	mov	r7, r8
 800a2da:	46a4      	mov	ip, r4
 800a2dc:	f04f 0a00 	mov.w	sl, #0
 800a2e0:	f8b7 b000 	ldrh.w	fp, [r7]
 800a2e4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a2e8:	fb09 220b 	mla	r2, r9, fp, r2
 800a2ec:	4452      	add	r2, sl
 800a2ee:	b29b      	uxth	r3, r3
 800a2f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2f4:	f84c 3b04 	str.w	r3, [ip], #4
 800a2f8:	f857 3b04 	ldr.w	r3, [r7], #4
 800a2fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a300:	f8bc 3000 	ldrh.w	r3, [ip]
 800a304:	fb09 330a 	mla	r3, r9, sl, r3
 800a308:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a30c:	42bd      	cmp	r5, r7
 800a30e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a312:	d8e5      	bhi.n	800a2e0 <__multiply+0xfc>
 800a314:	9a01      	ldr	r2, [sp, #4]
 800a316:	50a3      	str	r3, [r4, r2]
 800a318:	3404      	adds	r4, #4
 800a31a:	e79f      	b.n	800a25c <__multiply+0x78>
 800a31c:	3e01      	subs	r6, #1
 800a31e:	e7a1      	b.n	800a264 <__multiply+0x80>
 800a320:	0800ce63 	.word	0x0800ce63
 800a324:	0800ce74 	.word	0x0800ce74

0800a328 <__pow5mult>:
 800a328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a32c:	4615      	mov	r5, r2
 800a32e:	f012 0203 	ands.w	r2, r2, #3
 800a332:	4607      	mov	r7, r0
 800a334:	460e      	mov	r6, r1
 800a336:	d007      	beq.n	800a348 <__pow5mult+0x20>
 800a338:	4c25      	ldr	r4, [pc, #148]	@ (800a3d0 <__pow5mult+0xa8>)
 800a33a:	3a01      	subs	r2, #1
 800a33c:	2300      	movs	r3, #0
 800a33e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a342:	f7ff fe5d 	bl	800a000 <__multadd>
 800a346:	4606      	mov	r6, r0
 800a348:	10ad      	asrs	r5, r5, #2
 800a34a:	d03d      	beq.n	800a3c8 <__pow5mult+0xa0>
 800a34c:	69fc      	ldr	r4, [r7, #28]
 800a34e:	b97c      	cbnz	r4, 800a370 <__pow5mult+0x48>
 800a350:	2010      	movs	r0, #16
 800a352:	f7fd fd79 	bl	8007e48 <malloc>
 800a356:	4602      	mov	r2, r0
 800a358:	61f8      	str	r0, [r7, #28]
 800a35a:	b928      	cbnz	r0, 800a368 <__pow5mult+0x40>
 800a35c:	4b1d      	ldr	r3, [pc, #116]	@ (800a3d4 <__pow5mult+0xac>)
 800a35e:	481e      	ldr	r0, [pc, #120]	@ (800a3d8 <__pow5mult+0xb0>)
 800a360:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a364:	f7fe ff2a 	bl	80091bc <__assert_func>
 800a368:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a36c:	6004      	str	r4, [r0, #0]
 800a36e:	60c4      	str	r4, [r0, #12]
 800a370:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a374:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a378:	b94c      	cbnz	r4, 800a38e <__pow5mult+0x66>
 800a37a:	f240 2171 	movw	r1, #625	@ 0x271
 800a37e:	4638      	mov	r0, r7
 800a380:	f7ff ff1a 	bl	800a1b8 <__i2b>
 800a384:	2300      	movs	r3, #0
 800a386:	f8c8 0008 	str.w	r0, [r8, #8]
 800a38a:	4604      	mov	r4, r0
 800a38c:	6003      	str	r3, [r0, #0]
 800a38e:	f04f 0900 	mov.w	r9, #0
 800a392:	07eb      	lsls	r3, r5, #31
 800a394:	d50a      	bpl.n	800a3ac <__pow5mult+0x84>
 800a396:	4631      	mov	r1, r6
 800a398:	4622      	mov	r2, r4
 800a39a:	4638      	mov	r0, r7
 800a39c:	f7ff ff22 	bl	800a1e4 <__multiply>
 800a3a0:	4631      	mov	r1, r6
 800a3a2:	4680      	mov	r8, r0
 800a3a4:	4638      	mov	r0, r7
 800a3a6:	f7ff fe09 	bl	8009fbc <_Bfree>
 800a3aa:	4646      	mov	r6, r8
 800a3ac:	106d      	asrs	r5, r5, #1
 800a3ae:	d00b      	beq.n	800a3c8 <__pow5mult+0xa0>
 800a3b0:	6820      	ldr	r0, [r4, #0]
 800a3b2:	b938      	cbnz	r0, 800a3c4 <__pow5mult+0x9c>
 800a3b4:	4622      	mov	r2, r4
 800a3b6:	4621      	mov	r1, r4
 800a3b8:	4638      	mov	r0, r7
 800a3ba:	f7ff ff13 	bl	800a1e4 <__multiply>
 800a3be:	6020      	str	r0, [r4, #0]
 800a3c0:	f8c0 9000 	str.w	r9, [r0]
 800a3c4:	4604      	mov	r4, r0
 800a3c6:	e7e4      	b.n	800a392 <__pow5mult+0x6a>
 800a3c8:	4630      	mov	r0, r6
 800a3ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3ce:	bf00      	nop
 800a3d0:	0800cf48 	.word	0x0800cf48
 800a3d4:	0800cd51 	.word	0x0800cd51
 800a3d8:	0800ce74 	.word	0x0800ce74

0800a3dc <__lshift>:
 800a3dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e0:	460c      	mov	r4, r1
 800a3e2:	6849      	ldr	r1, [r1, #4]
 800a3e4:	6923      	ldr	r3, [r4, #16]
 800a3e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a3ea:	68a3      	ldr	r3, [r4, #8]
 800a3ec:	4607      	mov	r7, r0
 800a3ee:	4691      	mov	r9, r2
 800a3f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3f4:	f108 0601 	add.w	r6, r8, #1
 800a3f8:	42b3      	cmp	r3, r6
 800a3fa:	db0b      	blt.n	800a414 <__lshift+0x38>
 800a3fc:	4638      	mov	r0, r7
 800a3fe:	f7ff fd9d 	bl	8009f3c <_Balloc>
 800a402:	4605      	mov	r5, r0
 800a404:	b948      	cbnz	r0, 800a41a <__lshift+0x3e>
 800a406:	4602      	mov	r2, r0
 800a408:	4b28      	ldr	r3, [pc, #160]	@ (800a4ac <__lshift+0xd0>)
 800a40a:	4829      	ldr	r0, [pc, #164]	@ (800a4b0 <__lshift+0xd4>)
 800a40c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a410:	f7fe fed4 	bl	80091bc <__assert_func>
 800a414:	3101      	adds	r1, #1
 800a416:	005b      	lsls	r3, r3, #1
 800a418:	e7ee      	b.n	800a3f8 <__lshift+0x1c>
 800a41a:	2300      	movs	r3, #0
 800a41c:	f100 0114 	add.w	r1, r0, #20
 800a420:	f100 0210 	add.w	r2, r0, #16
 800a424:	4618      	mov	r0, r3
 800a426:	4553      	cmp	r3, sl
 800a428:	db33      	blt.n	800a492 <__lshift+0xb6>
 800a42a:	6920      	ldr	r0, [r4, #16]
 800a42c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a430:	f104 0314 	add.w	r3, r4, #20
 800a434:	f019 091f 	ands.w	r9, r9, #31
 800a438:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a43c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a440:	d02b      	beq.n	800a49a <__lshift+0xbe>
 800a442:	f1c9 0e20 	rsb	lr, r9, #32
 800a446:	468a      	mov	sl, r1
 800a448:	2200      	movs	r2, #0
 800a44a:	6818      	ldr	r0, [r3, #0]
 800a44c:	fa00 f009 	lsl.w	r0, r0, r9
 800a450:	4310      	orrs	r0, r2
 800a452:	f84a 0b04 	str.w	r0, [sl], #4
 800a456:	f853 2b04 	ldr.w	r2, [r3], #4
 800a45a:	459c      	cmp	ip, r3
 800a45c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a460:	d8f3      	bhi.n	800a44a <__lshift+0x6e>
 800a462:	ebac 0304 	sub.w	r3, ip, r4
 800a466:	3b15      	subs	r3, #21
 800a468:	f023 0303 	bic.w	r3, r3, #3
 800a46c:	3304      	adds	r3, #4
 800a46e:	f104 0015 	add.w	r0, r4, #21
 800a472:	4560      	cmp	r0, ip
 800a474:	bf88      	it	hi
 800a476:	2304      	movhi	r3, #4
 800a478:	50ca      	str	r2, [r1, r3]
 800a47a:	b10a      	cbz	r2, 800a480 <__lshift+0xa4>
 800a47c:	f108 0602 	add.w	r6, r8, #2
 800a480:	3e01      	subs	r6, #1
 800a482:	4638      	mov	r0, r7
 800a484:	612e      	str	r6, [r5, #16]
 800a486:	4621      	mov	r1, r4
 800a488:	f7ff fd98 	bl	8009fbc <_Bfree>
 800a48c:	4628      	mov	r0, r5
 800a48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a492:	f842 0f04 	str.w	r0, [r2, #4]!
 800a496:	3301      	adds	r3, #1
 800a498:	e7c5      	b.n	800a426 <__lshift+0x4a>
 800a49a:	3904      	subs	r1, #4
 800a49c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a4a4:	459c      	cmp	ip, r3
 800a4a6:	d8f9      	bhi.n	800a49c <__lshift+0xc0>
 800a4a8:	e7ea      	b.n	800a480 <__lshift+0xa4>
 800a4aa:	bf00      	nop
 800a4ac:	0800ce63 	.word	0x0800ce63
 800a4b0:	0800ce74 	.word	0x0800ce74

0800a4b4 <__mcmp>:
 800a4b4:	690a      	ldr	r2, [r1, #16]
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	6900      	ldr	r0, [r0, #16]
 800a4ba:	1a80      	subs	r0, r0, r2
 800a4bc:	b530      	push	{r4, r5, lr}
 800a4be:	d10e      	bne.n	800a4de <__mcmp+0x2a>
 800a4c0:	3314      	adds	r3, #20
 800a4c2:	3114      	adds	r1, #20
 800a4c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a4c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a4cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a4d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a4d4:	4295      	cmp	r5, r2
 800a4d6:	d003      	beq.n	800a4e0 <__mcmp+0x2c>
 800a4d8:	d205      	bcs.n	800a4e6 <__mcmp+0x32>
 800a4da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4de:	bd30      	pop	{r4, r5, pc}
 800a4e0:	42a3      	cmp	r3, r4
 800a4e2:	d3f3      	bcc.n	800a4cc <__mcmp+0x18>
 800a4e4:	e7fb      	b.n	800a4de <__mcmp+0x2a>
 800a4e6:	2001      	movs	r0, #1
 800a4e8:	e7f9      	b.n	800a4de <__mcmp+0x2a>
	...

0800a4ec <__mdiff>:
 800a4ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4f0:	4689      	mov	r9, r1
 800a4f2:	4606      	mov	r6, r0
 800a4f4:	4611      	mov	r1, r2
 800a4f6:	4648      	mov	r0, r9
 800a4f8:	4614      	mov	r4, r2
 800a4fa:	f7ff ffdb 	bl	800a4b4 <__mcmp>
 800a4fe:	1e05      	subs	r5, r0, #0
 800a500:	d112      	bne.n	800a528 <__mdiff+0x3c>
 800a502:	4629      	mov	r1, r5
 800a504:	4630      	mov	r0, r6
 800a506:	f7ff fd19 	bl	8009f3c <_Balloc>
 800a50a:	4602      	mov	r2, r0
 800a50c:	b928      	cbnz	r0, 800a51a <__mdiff+0x2e>
 800a50e:	4b3f      	ldr	r3, [pc, #252]	@ (800a60c <__mdiff+0x120>)
 800a510:	f240 2137 	movw	r1, #567	@ 0x237
 800a514:	483e      	ldr	r0, [pc, #248]	@ (800a610 <__mdiff+0x124>)
 800a516:	f7fe fe51 	bl	80091bc <__assert_func>
 800a51a:	2301      	movs	r3, #1
 800a51c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a520:	4610      	mov	r0, r2
 800a522:	b003      	add	sp, #12
 800a524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a528:	bfbc      	itt	lt
 800a52a:	464b      	movlt	r3, r9
 800a52c:	46a1      	movlt	r9, r4
 800a52e:	4630      	mov	r0, r6
 800a530:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a534:	bfba      	itte	lt
 800a536:	461c      	movlt	r4, r3
 800a538:	2501      	movlt	r5, #1
 800a53a:	2500      	movge	r5, #0
 800a53c:	f7ff fcfe 	bl	8009f3c <_Balloc>
 800a540:	4602      	mov	r2, r0
 800a542:	b918      	cbnz	r0, 800a54c <__mdiff+0x60>
 800a544:	4b31      	ldr	r3, [pc, #196]	@ (800a60c <__mdiff+0x120>)
 800a546:	f240 2145 	movw	r1, #581	@ 0x245
 800a54a:	e7e3      	b.n	800a514 <__mdiff+0x28>
 800a54c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a550:	6926      	ldr	r6, [r4, #16]
 800a552:	60c5      	str	r5, [r0, #12]
 800a554:	f109 0310 	add.w	r3, r9, #16
 800a558:	f109 0514 	add.w	r5, r9, #20
 800a55c:	f104 0e14 	add.w	lr, r4, #20
 800a560:	f100 0b14 	add.w	fp, r0, #20
 800a564:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a568:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a56c:	9301      	str	r3, [sp, #4]
 800a56e:	46d9      	mov	r9, fp
 800a570:	f04f 0c00 	mov.w	ip, #0
 800a574:	9b01      	ldr	r3, [sp, #4]
 800a576:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a57a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a57e:	9301      	str	r3, [sp, #4]
 800a580:	fa1f f38a 	uxth.w	r3, sl
 800a584:	4619      	mov	r1, r3
 800a586:	b283      	uxth	r3, r0
 800a588:	1acb      	subs	r3, r1, r3
 800a58a:	0c00      	lsrs	r0, r0, #16
 800a58c:	4463      	add	r3, ip
 800a58e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a592:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a596:	b29b      	uxth	r3, r3
 800a598:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a59c:	4576      	cmp	r6, lr
 800a59e:	f849 3b04 	str.w	r3, [r9], #4
 800a5a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a5a6:	d8e5      	bhi.n	800a574 <__mdiff+0x88>
 800a5a8:	1b33      	subs	r3, r6, r4
 800a5aa:	3b15      	subs	r3, #21
 800a5ac:	f023 0303 	bic.w	r3, r3, #3
 800a5b0:	3415      	adds	r4, #21
 800a5b2:	3304      	adds	r3, #4
 800a5b4:	42a6      	cmp	r6, r4
 800a5b6:	bf38      	it	cc
 800a5b8:	2304      	movcc	r3, #4
 800a5ba:	441d      	add	r5, r3
 800a5bc:	445b      	add	r3, fp
 800a5be:	461e      	mov	r6, r3
 800a5c0:	462c      	mov	r4, r5
 800a5c2:	4544      	cmp	r4, r8
 800a5c4:	d30e      	bcc.n	800a5e4 <__mdiff+0xf8>
 800a5c6:	f108 0103 	add.w	r1, r8, #3
 800a5ca:	1b49      	subs	r1, r1, r5
 800a5cc:	f021 0103 	bic.w	r1, r1, #3
 800a5d0:	3d03      	subs	r5, #3
 800a5d2:	45a8      	cmp	r8, r5
 800a5d4:	bf38      	it	cc
 800a5d6:	2100      	movcc	r1, #0
 800a5d8:	440b      	add	r3, r1
 800a5da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a5de:	b191      	cbz	r1, 800a606 <__mdiff+0x11a>
 800a5e0:	6117      	str	r7, [r2, #16]
 800a5e2:	e79d      	b.n	800a520 <__mdiff+0x34>
 800a5e4:	f854 1b04 	ldr.w	r1, [r4], #4
 800a5e8:	46e6      	mov	lr, ip
 800a5ea:	0c08      	lsrs	r0, r1, #16
 800a5ec:	fa1c fc81 	uxtah	ip, ip, r1
 800a5f0:	4471      	add	r1, lr
 800a5f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a5f6:	b289      	uxth	r1, r1
 800a5f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a5fc:	f846 1b04 	str.w	r1, [r6], #4
 800a600:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a604:	e7dd      	b.n	800a5c2 <__mdiff+0xd6>
 800a606:	3f01      	subs	r7, #1
 800a608:	e7e7      	b.n	800a5da <__mdiff+0xee>
 800a60a:	bf00      	nop
 800a60c:	0800ce63 	.word	0x0800ce63
 800a610:	0800ce74 	.word	0x0800ce74

0800a614 <__ulp>:
 800a614:	b082      	sub	sp, #8
 800a616:	ed8d 0b00 	vstr	d0, [sp]
 800a61a:	9a01      	ldr	r2, [sp, #4]
 800a61c:	4b0f      	ldr	r3, [pc, #60]	@ (800a65c <__ulp+0x48>)
 800a61e:	4013      	ands	r3, r2
 800a620:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a624:	2b00      	cmp	r3, #0
 800a626:	dc08      	bgt.n	800a63a <__ulp+0x26>
 800a628:	425b      	negs	r3, r3
 800a62a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a62e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a632:	da04      	bge.n	800a63e <__ulp+0x2a>
 800a634:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a638:	4113      	asrs	r3, r2
 800a63a:	2200      	movs	r2, #0
 800a63c:	e008      	b.n	800a650 <__ulp+0x3c>
 800a63e:	f1a2 0314 	sub.w	r3, r2, #20
 800a642:	2b1e      	cmp	r3, #30
 800a644:	bfda      	itte	le
 800a646:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a64a:	40da      	lsrle	r2, r3
 800a64c:	2201      	movgt	r2, #1
 800a64e:	2300      	movs	r3, #0
 800a650:	4619      	mov	r1, r3
 800a652:	4610      	mov	r0, r2
 800a654:	ec41 0b10 	vmov	d0, r0, r1
 800a658:	b002      	add	sp, #8
 800a65a:	4770      	bx	lr
 800a65c:	7ff00000 	.word	0x7ff00000

0800a660 <__b2d>:
 800a660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a664:	6906      	ldr	r6, [r0, #16]
 800a666:	f100 0814 	add.w	r8, r0, #20
 800a66a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a66e:	1f37      	subs	r7, r6, #4
 800a670:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a674:	4610      	mov	r0, r2
 800a676:	f7ff fd53 	bl	800a120 <__hi0bits>
 800a67a:	f1c0 0320 	rsb	r3, r0, #32
 800a67e:	280a      	cmp	r0, #10
 800a680:	600b      	str	r3, [r1, #0]
 800a682:	491b      	ldr	r1, [pc, #108]	@ (800a6f0 <__b2d+0x90>)
 800a684:	dc15      	bgt.n	800a6b2 <__b2d+0x52>
 800a686:	f1c0 0c0b 	rsb	ip, r0, #11
 800a68a:	fa22 f30c 	lsr.w	r3, r2, ip
 800a68e:	45b8      	cmp	r8, r7
 800a690:	ea43 0501 	orr.w	r5, r3, r1
 800a694:	bf34      	ite	cc
 800a696:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a69a:	2300      	movcs	r3, #0
 800a69c:	3015      	adds	r0, #21
 800a69e:	fa02 f000 	lsl.w	r0, r2, r0
 800a6a2:	fa23 f30c 	lsr.w	r3, r3, ip
 800a6a6:	4303      	orrs	r3, r0
 800a6a8:	461c      	mov	r4, r3
 800a6aa:	ec45 4b10 	vmov	d0, r4, r5
 800a6ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6b2:	45b8      	cmp	r8, r7
 800a6b4:	bf3a      	itte	cc
 800a6b6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a6ba:	f1a6 0708 	subcc.w	r7, r6, #8
 800a6be:	2300      	movcs	r3, #0
 800a6c0:	380b      	subs	r0, #11
 800a6c2:	d012      	beq.n	800a6ea <__b2d+0x8a>
 800a6c4:	f1c0 0120 	rsb	r1, r0, #32
 800a6c8:	fa23 f401 	lsr.w	r4, r3, r1
 800a6cc:	4082      	lsls	r2, r0
 800a6ce:	4322      	orrs	r2, r4
 800a6d0:	4547      	cmp	r7, r8
 800a6d2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a6d6:	bf8c      	ite	hi
 800a6d8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a6dc:	2200      	movls	r2, #0
 800a6de:	4083      	lsls	r3, r0
 800a6e0:	40ca      	lsrs	r2, r1
 800a6e2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	e7de      	b.n	800a6a8 <__b2d+0x48>
 800a6ea:	ea42 0501 	orr.w	r5, r2, r1
 800a6ee:	e7db      	b.n	800a6a8 <__b2d+0x48>
 800a6f0:	3ff00000 	.word	0x3ff00000

0800a6f4 <__d2b>:
 800a6f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a6f8:	460f      	mov	r7, r1
 800a6fa:	2101      	movs	r1, #1
 800a6fc:	ec59 8b10 	vmov	r8, r9, d0
 800a700:	4616      	mov	r6, r2
 800a702:	f7ff fc1b 	bl	8009f3c <_Balloc>
 800a706:	4604      	mov	r4, r0
 800a708:	b930      	cbnz	r0, 800a718 <__d2b+0x24>
 800a70a:	4602      	mov	r2, r0
 800a70c:	4b23      	ldr	r3, [pc, #140]	@ (800a79c <__d2b+0xa8>)
 800a70e:	4824      	ldr	r0, [pc, #144]	@ (800a7a0 <__d2b+0xac>)
 800a710:	f240 310f 	movw	r1, #783	@ 0x30f
 800a714:	f7fe fd52 	bl	80091bc <__assert_func>
 800a718:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a71c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a720:	b10d      	cbz	r5, 800a726 <__d2b+0x32>
 800a722:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a726:	9301      	str	r3, [sp, #4]
 800a728:	f1b8 0300 	subs.w	r3, r8, #0
 800a72c:	d023      	beq.n	800a776 <__d2b+0x82>
 800a72e:	4668      	mov	r0, sp
 800a730:	9300      	str	r3, [sp, #0]
 800a732:	f7ff fd14 	bl	800a15e <__lo0bits>
 800a736:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a73a:	b1d0      	cbz	r0, 800a772 <__d2b+0x7e>
 800a73c:	f1c0 0320 	rsb	r3, r0, #32
 800a740:	fa02 f303 	lsl.w	r3, r2, r3
 800a744:	430b      	orrs	r3, r1
 800a746:	40c2      	lsrs	r2, r0
 800a748:	6163      	str	r3, [r4, #20]
 800a74a:	9201      	str	r2, [sp, #4]
 800a74c:	9b01      	ldr	r3, [sp, #4]
 800a74e:	61a3      	str	r3, [r4, #24]
 800a750:	2b00      	cmp	r3, #0
 800a752:	bf0c      	ite	eq
 800a754:	2201      	moveq	r2, #1
 800a756:	2202      	movne	r2, #2
 800a758:	6122      	str	r2, [r4, #16]
 800a75a:	b1a5      	cbz	r5, 800a786 <__d2b+0x92>
 800a75c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a760:	4405      	add	r5, r0
 800a762:	603d      	str	r5, [r7, #0]
 800a764:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a768:	6030      	str	r0, [r6, #0]
 800a76a:	4620      	mov	r0, r4
 800a76c:	b003      	add	sp, #12
 800a76e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a772:	6161      	str	r1, [r4, #20]
 800a774:	e7ea      	b.n	800a74c <__d2b+0x58>
 800a776:	a801      	add	r0, sp, #4
 800a778:	f7ff fcf1 	bl	800a15e <__lo0bits>
 800a77c:	9b01      	ldr	r3, [sp, #4]
 800a77e:	6163      	str	r3, [r4, #20]
 800a780:	3020      	adds	r0, #32
 800a782:	2201      	movs	r2, #1
 800a784:	e7e8      	b.n	800a758 <__d2b+0x64>
 800a786:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a78a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a78e:	6038      	str	r0, [r7, #0]
 800a790:	6918      	ldr	r0, [r3, #16]
 800a792:	f7ff fcc5 	bl	800a120 <__hi0bits>
 800a796:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a79a:	e7e5      	b.n	800a768 <__d2b+0x74>
 800a79c:	0800ce63 	.word	0x0800ce63
 800a7a0:	0800ce74 	.word	0x0800ce74

0800a7a4 <__ratio>:
 800a7a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a8:	b085      	sub	sp, #20
 800a7aa:	e9cd 1000 	strd	r1, r0, [sp]
 800a7ae:	a902      	add	r1, sp, #8
 800a7b0:	f7ff ff56 	bl	800a660 <__b2d>
 800a7b4:	9800      	ldr	r0, [sp, #0]
 800a7b6:	a903      	add	r1, sp, #12
 800a7b8:	ec55 4b10 	vmov	r4, r5, d0
 800a7bc:	f7ff ff50 	bl	800a660 <__b2d>
 800a7c0:	9b01      	ldr	r3, [sp, #4]
 800a7c2:	6919      	ldr	r1, [r3, #16]
 800a7c4:	9b00      	ldr	r3, [sp, #0]
 800a7c6:	691b      	ldr	r3, [r3, #16]
 800a7c8:	1ac9      	subs	r1, r1, r3
 800a7ca:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a7ce:	1a9b      	subs	r3, r3, r2
 800a7d0:	ec5b ab10 	vmov	sl, fp, d0
 800a7d4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	bfce      	itee	gt
 800a7dc:	462a      	movgt	r2, r5
 800a7de:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a7e2:	465a      	movle	r2, fp
 800a7e4:	462f      	mov	r7, r5
 800a7e6:	46d9      	mov	r9, fp
 800a7e8:	bfcc      	ite	gt
 800a7ea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a7ee:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a7f2:	464b      	mov	r3, r9
 800a7f4:	4652      	mov	r2, sl
 800a7f6:	4620      	mov	r0, r4
 800a7f8:	4639      	mov	r1, r7
 800a7fa:	f7f6 f837 	bl	800086c <__aeabi_ddiv>
 800a7fe:	ec41 0b10 	vmov	d0, r0, r1
 800a802:	b005      	add	sp, #20
 800a804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a808 <__copybits>:
 800a808:	3901      	subs	r1, #1
 800a80a:	b570      	push	{r4, r5, r6, lr}
 800a80c:	1149      	asrs	r1, r1, #5
 800a80e:	6914      	ldr	r4, [r2, #16]
 800a810:	3101      	adds	r1, #1
 800a812:	f102 0314 	add.w	r3, r2, #20
 800a816:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a81a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a81e:	1f05      	subs	r5, r0, #4
 800a820:	42a3      	cmp	r3, r4
 800a822:	d30c      	bcc.n	800a83e <__copybits+0x36>
 800a824:	1aa3      	subs	r3, r4, r2
 800a826:	3b11      	subs	r3, #17
 800a828:	f023 0303 	bic.w	r3, r3, #3
 800a82c:	3211      	adds	r2, #17
 800a82e:	42a2      	cmp	r2, r4
 800a830:	bf88      	it	hi
 800a832:	2300      	movhi	r3, #0
 800a834:	4418      	add	r0, r3
 800a836:	2300      	movs	r3, #0
 800a838:	4288      	cmp	r0, r1
 800a83a:	d305      	bcc.n	800a848 <__copybits+0x40>
 800a83c:	bd70      	pop	{r4, r5, r6, pc}
 800a83e:	f853 6b04 	ldr.w	r6, [r3], #4
 800a842:	f845 6f04 	str.w	r6, [r5, #4]!
 800a846:	e7eb      	b.n	800a820 <__copybits+0x18>
 800a848:	f840 3b04 	str.w	r3, [r0], #4
 800a84c:	e7f4      	b.n	800a838 <__copybits+0x30>

0800a84e <__any_on>:
 800a84e:	f100 0214 	add.w	r2, r0, #20
 800a852:	6900      	ldr	r0, [r0, #16]
 800a854:	114b      	asrs	r3, r1, #5
 800a856:	4298      	cmp	r0, r3
 800a858:	b510      	push	{r4, lr}
 800a85a:	db11      	blt.n	800a880 <__any_on+0x32>
 800a85c:	dd0a      	ble.n	800a874 <__any_on+0x26>
 800a85e:	f011 011f 	ands.w	r1, r1, #31
 800a862:	d007      	beq.n	800a874 <__any_on+0x26>
 800a864:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a868:	fa24 f001 	lsr.w	r0, r4, r1
 800a86c:	fa00 f101 	lsl.w	r1, r0, r1
 800a870:	428c      	cmp	r4, r1
 800a872:	d10b      	bne.n	800a88c <__any_on+0x3e>
 800a874:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a878:	4293      	cmp	r3, r2
 800a87a:	d803      	bhi.n	800a884 <__any_on+0x36>
 800a87c:	2000      	movs	r0, #0
 800a87e:	bd10      	pop	{r4, pc}
 800a880:	4603      	mov	r3, r0
 800a882:	e7f7      	b.n	800a874 <__any_on+0x26>
 800a884:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a888:	2900      	cmp	r1, #0
 800a88a:	d0f5      	beq.n	800a878 <__any_on+0x2a>
 800a88c:	2001      	movs	r0, #1
 800a88e:	e7f6      	b.n	800a87e <__any_on+0x30>

0800a890 <sulp>:
 800a890:	b570      	push	{r4, r5, r6, lr}
 800a892:	4604      	mov	r4, r0
 800a894:	460d      	mov	r5, r1
 800a896:	ec45 4b10 	vmov	d0, r4, r5
 800a89a:	4616      	mov	r6, r2
 800a89c:	f7ff feba 	bl	800a614 <__ulp>
 800a8a0:	ec51 0b10 	vmov	r0, r1, d0
 800a8a4:	b17e      	cbz	r6, 800a8c6 <sulp+0x36>
 800a8a6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a8aa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	dd09      	ble.n	800a8c6 <sulp+0x36>
 800a8b2:	051b      	lsls	r3, r3, #20
 800a8b4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a8b8:	2400      	movs	r4, #0
 800a8ba:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a8be:	4622      	mov	r2, r4
 800a8c0:	462b      	mov	r3, r5
 800a8c2:	f7f5 fea9 	bl	8000618 <__aeabi_dmul>
 800a8c6:	ec41 0b10 	vmov	d0, r0, r1
 800a8ca:	bd70      	pop	{r4, r5, r6, pc}
 800a8cc:	0000      	movs	r0, r0
	...

0800a8d0 <_strtod_l>:
 800a8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d4:	b09f      	sub	sp, #124	@ 0x7c
 800a8d6:	460c      	mov	r4, r1
 800a8d8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a8da:	2200      	movs	r2, #0
 800a8dc:	921a      	str	r2, [sp, #104]	@ 0x68
 800a8de:	9005      	str	r0, [sp, #20]
 800a8e0:	f04f 0a00 	mov.w	sl, #0
 800a8e4:	f04f 0b00 	mov.w	fp, #0
 800a8e8:	460a      	mov	r2, r1
 800a8ea:	9219      	str	r2, [sp, #100]	@ 0x64
 800a8ec:	7811      	ldrb	r1, [r2, #0]
 800a8ee:	292b      	cmp	r1, #43	@ 0x2b
 800a8f0:	d04a      	beq.n	800a988 <_strtod_l+0xb8>
 800a8f2:	d838      	bhi.n	800a966 <_strtod_l+0x96>
 800a8f4:	290d      	cmp	r1, #13
 800a8f6:	d832      	bhi.n	800a95e <_strtod_l+0x8e>
 800a8f8:	2908      	cmp	r1, #8
 800a8fa:	d832      	bhi.n	800a962 <_strtod_l+0x92>
 800a8fc:	2900      	cmp	r1, #0
 800a8fe:	d03b      	beq.n	800a978 <_strtod_l+0xa8>
 800a900:	2200      	movs	r2, #0
 800a902:	920e      	str	r2, [sp, #56]	@ 0x38
 800a904:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a906:	782a      	ldrb	r2, [r5, #0]
 800a908:	2a30      	cmp	r2, #48	@ 0x30
 800a90a:	f040 80b2 	bne.w	800aa72 <_strtod_l+0x1a2>
 800a90e:	786a      	ldrb	r2, [r5, #1]
 800a910:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a914:	2a58      	cmp	r2, #88	@ 0x58
 800a916:	d16e      	bne.n	800a9f6 <_strtod_l+0x126>
 800a918:	9302      	str	r3, [sp, #8]
 800a91a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a91c:	9301      	str	r3, [sp, #4]
 800a91e:	ab1a      	add	r3, sp, #104	@ 0x68
 800a920:	9300      	str	r3, [sp, #0]
 800a922:	4a8f      	ldr	r2, [pc, #572]	@ (800ab60 <_strtod_l+0x290>)
 800a924:	9805      	ldr	r0, [sp, #20]
 800a926:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a928:	a919      	add	r1, sp, #100	@ 0x64
 800a92a:	f001 f8ff 	bl	800bb2c <__gethex>
 800a92e:	f010 060f 	ands.w	r6, r0, #15
 800a932:	4604      	mov	r4, r0
 800a934:	d005      	beq.n	800a942 <_strtod_l+0x72>
 800a936:	2e06      	cmp	r6, #6
 800a938:	d128      	bne.n	800a98c <_strtod_l+0xbc>
 800a93a:	3501      	adds	r5, #1
 800a93c:	2300      	movs	r3, #0
 800a93e:	9519      	str	r5, [sp, #100]	@ 0x64
 800a940:	930e      	str	r3, [sp, #56]	@ 0x38
 800a942:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a944:	2b00      	cmp	r3, #0
 800a946:	f040 858e 	bne.w	800b466 <_strtod_l+0xb96>
 800a94a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a94c:	b1cb      	cbz	r3, 800a982 <_strtod_l+0xb2>
 800a94e:	4652      	mov	r2, sl
 800a950:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a954:	ec43 2b10 	vmov	d0, r2, r3
 800a958:	b01f      	add	sp, #124	@ 0x7c
 800a95a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a95e:	2920      	cmp	r1, #32
 800a960:	d1ce      	bne.n	800a900 <_strtod_l+0x30>
 800a962:	3201      	adds	r2, #1
 800a964:	e7c1      	b.n	800a8ea <_strtod_l+0x1a>
 800a966:	292d      	cmp	r1, #45	@ 0x2d
 800a968:	d1ca      	bne.n	800a900 <_strtod_l+0x30>
 800a96a:	2101      	movs	r1, #1
 800a96c:	910e      	str	r1, [sp, #56]	@ 0x38
 800a96e:	1c51      	adds	r1, r2, #1
 800a970:	9119      	str	r1, [sp, #100]	@ 0x64
 800a972:	7852      	ldrb	r2, [r2, #1]
 800a974:	2a00      	cmp	r2, #0
 800a976:	d1c5      	bne.n	800a904 <_strtod_l+0x34>
 800a978:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a97a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f040 8570 	bne.w	800b462 <_strtod_l+0xb92>
 800a982:	4652      	mov	r2, sl
 800a984:	465b      	mov	r3, fp
 800a986:	e7e5      	b.n	800a954 <_strtod_l+0x84>
 800a988:	2100      	movs	r1, #0
 800a98a:	e7ef      	b.n	800a96c <_strtod_l+0x9c>
 800a98c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a98e:	b13a      	cbz	r2, 800a9a0 <_strtod_l+0xd0>
 800a990:	2135      	movs	r1, #53	@ 0x35
 800a992:	a81c      	add	r0, sp, #112	@ 0x70
 800a994:	f7ff ff38 	bl	800a808 <__copybits>
 800a998:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a99a:	9805      	ldr	r0, [sp, #20]
 800a99c:	f7ff fb0e 	bl	8009fbc <_Bfree>
 800a9a0:	3e01      	subs	r6, #1
 800a9a2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a9a4:	2e04      	cmp	r6, #4
 800a9a6:	d806      	bhi.n	800a9b6 <_strtod_l+0xe6>
 800a9a8:	e8df f006 	tbb	[pc, r6]
 800a9ac:	201d0314 	.word	0x201d0314
 800a9b0:	14          	.byte	0x14
 800a9b1:	00          	.byte	0x00
 800a9b2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a9b6:	05e1      	lsls	r1, r4, #23
 800a9b8:	bf48      	it	mi
 800a9ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a9be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a9c2:	0d1b      	lsrs	r3, r3, #20
 800a9c4:	051b      	lsls	r3, r3, #20
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d1bb      	bne.n	800a942 <_strtod_l+0x72>
 800a9ca:	f7fe fbb5 	bl	8009138 <__errno>
 800a9ce:	2322      	movs	r3, #34	@ 0x22
 800a9d0:	6003      	str	r3, [r0, #0]
 800a9d2:	e7b6      	b.n	800a942 <_strtod_l+0x72>
 800a9d4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a9d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a9dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a9e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a9e4:	e7e7      	b.n	800a9b6 <_strtod_l+0xe6>
 800a9e6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ab68 <_strtod_l+0x298>
 800a9ea:	e7e4      	b.n	800a9b6 <_strtod_l+0xe6>
 800a9ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a9f0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800a9f4:	e7df      	b.n	800a9b6 <_strtod_l+0xe6>
 800a9f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9f8:	1c5a      	adds	r2, r3, #1
 800a9fa:	9219      	str	r2, [sp, #100]	@ 0x64
 800a9fc:	785b      	ldrb	r3, [r3, #1]
 800a9fe:	2b30      	cmp	r3, #48	@ 0x30
 800aa00:	d0f9      	beq.n	800a9f6 <_strtod_l+0x126>
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d09d      	beq.n	800a942 <_strtod_l+0x72>
 800aa06:	2301      	movs	r3, #1
 800aa08:	2700      	movs	r7, #0
 800aa0a:	9308      	str	r3, [sp, #32]
 800aa0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa0e:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa10:	970b      	str	r7, [sp, #44]	@ 0x2c
 800aa12:	46b9      	mov	r9, r7
 800aa14:	220a      	movs	r2, #10
 800aa16:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800aa18:	7805      	ldrb	r5, [r0, #0]
 800aa1a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800aa1e:	b2d9      	uxtb	r1, r3
 800aa20:	2909      	cmp	r1, #9
 800aa22:	d928      	bls.n	800aa76 <_strtod_l+0x1a6>
 800aa24:	494f      	ldr	r1, [pc, #316]	@ (800ab64 <_strtod_l+0x294>)
 800aa26:	2201      	movs	r2, #1
 800aa28:	f7fe fa95 	bl	8008f56 <strncmp>
 800aa2c:	2800      	cmp	r0, #0
 800aa2e:	d032      	beq.n	800aa96 <_strtod_l+0x1c6>
 800aa30:	2000      	movs	r0, #0
 800aa32:	462a      	mov	r2, r5
 800aa34:	900a      	str	r0, [sp, #40]	@ 0x28
 800aa36:	464d      	mov	r5, r9
 800aa38:	4603      	mov	r3, r0
 800aa3a:	2a65      	cmp	r2, #101	@ 0x65
 800aa3c:	d001      	beq.n	800aa42 <_strtod_l+0x172>
 800aa3e:	2a45      	cmp	r2, #69	@ 0x45
 800aa40:	d114      	bne.n	800aa6c <_strtod_l+0x19c>
 800aa42:	b91d      	cbnz	r5, 800aa4c <_strtod_l+0x17c>
 800aa44:	9a08      	ldr	r2, [sp, #32]
 800aa46:	4302      	orrs	r2, r0
 800aa48:	d096      	beq.n	800a978 <_strtod_l+0xa8>
 800aa4a:	2500      	movs	r5, #0
 800aa4c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800aa4e:	1c62      	adds	r2, r4, #1
 800aa50:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa52:	7862      	ldrb	r2, [r4, #1]
 800aa54:	2a2b      	cmp	r2, #43	@ 0x2b
 800aa56:	d07a      	beq.n	800ab4e <_strtod_l+0x27e>
 800aa58:	2a2d      	cmp	r2, #45	@ 0x2d
 800aa5a:	d07e      	beq.n	800ab5a <_strtod_l+0x28a>
 800aa5c:	f04f 0c00 	mov.w	ip, #0
 800aa60:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800aa64:	2909      	cmp	r1, #9
 800aa66:	f240 8085 	bls.w	800ab74 <_strtod_l+0x2a4>
 800aa6a:	9419      	str	r4, [sp, #100]	@ 0x64
 800aa6c:	f04f 0800 	mov.w	r8, #0
 800aa70:	e0a5      	b.n	800abbe <_strtod_l+0x2ee>
 800aa72:	2300      	movs	r3, #0
 800aa74:	e7c8      	b.n	800aa08 <_strtod_l+0x138>
 800aa76:	f1b9 0f08 	cmp.w	r9, #8
 800aa7a:	bfd8      	it	le
 800aa7c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800aa7e:	f100 0001 	add.w	r0, r0, #1
 800aa82:	bfda      	itte	le
 800aa84:	fb02 3301 	mlale	r3, r2, r1, r3
 800aa88:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800aa8a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800aa8e:	f109 0901 	add.w	r9, r9, #1
 800aa92:	9019      	str	r0, [sp, #100]	@ 0x64
 800aa94:	e7bf      	b.n	800aa16 <_strtod_l+0x146>
 800aa96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa98:	1c5a      	adds	r2, r3, #1
 800aa9a:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa9c:	785a      	ldrb	r2, [r3, #1]
 800aa9e:	f1b9 0f00 	cmp.w	r9, #0
 800aaa2:	d03b      	beq.n	800ab1c <_strtod_l+0x24c>
 800aaa4:	900a      	str	r0, [sp, #40]	@ 0x28
 800aaa6:	464d      	mov	r5, r9
 800aaa8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800aaac:	2b09      	cmp	r3, #9
 800aaae:	d912      	bls.n	800aad6 <_strtod_l+0x206>
 800aab0:	2301      	movs	r3, #1
 800aab2:	e7c2      	b.n	800aa3a <_strtod_l+0x16a>
 800aab4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aab6:	1c5a      	adds	r2, r3, #1
 800aab8:	9219      	str	r2, [sp, #100]	@ 0x64
 800aaba:	785a      	ldrb	r2, [r3, #1]
 800aabc:	3001      	adds	r0, #1
 800aabe:	2a30      	cmp	r2, #48	@ 0x30
 800aac0:	d0f8      	beq.n	800aab4 <_strtod_l+0x1e4>
 800aac2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800aac6:	2b08      	cmp	r3, #8
 800aac8:	f200 84d2 	bhi.w	800b470 <_strtod_l+0xba0>
 800aacc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aace:	900a      	str	r0, [sp, #40]	@ 0x28
 800aad0:	2000      	movs	r0, #0
 800aad2:	930c      	str	r3, [sp, #48]	@ 0x30
 800aad4:	4605      	mov	r5, r0
 800aad6:	3a30      	subs	r2, #48	@ 0x30
 800aad8:	f100 0301 	add.w	r3, r0, #1
 800aadc:	d018      	beq.n	800ab10 <_strtod_l+0x240>
 800aade:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aae0:	4419      	add	r1, r3
 800aae2:	910a      	str	r1, [sp, #40]	@ 0x28
 800aae4:	462e      	mov	r6, r5
 800aae6:	f04f 0e0a 	mov.w	lr, #10
 800aaea:	1c71      	adds	r1, r6, #1
 800aaec:	eba1 0c05 	sub.w	ip, r1, r5
 800aaf0:	4563      	cmp	r3, ip
 800aaf2:	dc15      	bgt.n	800ab20 <_strtod_l+0x250>
 800aaf4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800aaf8:	182b      	adds	r3, r5, r0
 800aafa:	2b08      	cmp	r3, #8
 800aafc:	f105 0501 	add.w	r5, r5, #1
 800ab00:	4405      	add	r5, r0
 800ab02:	dc1a      	bgt.n	800ab3a <_strtod_l+0x26a>
 800ab04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ab06:	230a      	movs	r3, #10
 800ab08:	fb03 2301 	mla	r3, r3, r1, r2
 800ab0c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab0e:	2300      	movs	r3, #0
 800ab10:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab12:	1c51      	adds	r1, r2, #1
 800ab14:	9119      	str	r1, [sp, #100]	@ 0x64
 800ab16:	7852      	ldrb	r2, [r2, #1]
 800ab18:	4618      	mov	r0, r3
 800ab1a:	e7c5      	b.n	800aaa8 <_strtod_l+0x1d8>
 800ab1c:	4648      	mov	r0, r9
 800ab1e:	e7ce      	b.n	800aabe <_strtod_l+0x1ee>
 800ab20:	2e08      	cmp	r6, #8
 800ab22:	dc05      	bgt.n	800ab30 <_strtod_l+0x260>
 800ab24:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ab26:	fb0e f606 	mul.w	r6, lr, r6
 800ab2a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ab2c:	460e      	mov	r6, r1
 800ab2e:	e7dc      	b.n	800aaea <_strtod_l+0x21a>
 800ab30:	2910      	cmp	r1, #16
 800ab32:	bfd8      	it	le
 800ab34:	fb0e f707 	mulle.w	r7, lr, r7
 800ab38:	e7f8      	b.n	800ab2c <_strtod_l+0x25c>
 800ab3a:	2b0f      	cmp	r3, #15
 800ab3c:	bfdc      	itt	le
 800ab3e:	230a      	movle	r3, #10
 800ab40:	fb03 2707 	mlale	r7, r3, r7, r2
 800ab44:	e7e3      	b.n	800ab0e <_strtod_l+0x23e>
 800ab46:	2300      	movs	r3, #0
 800ab48:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	e77a      	b.n	800aa44 <_strtod_l+0x174>
 800ab4e:	f04f 0c00 	mov.w	ip, #0
 800ab52:	1ca2      	adds	r2, r4, #2
 800ab54:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab56:	78a2      	ldrb	r2, [r4, #2]
 800ab58:	e782      	b.n	800aa60 <_strtod_l+0x190>
 800ab5a:	f04f 0c01 	mov.w	ip, #1
 800ab5e:	e7f8      	b.n	800ab52 <_strtod_l+0x282>
 800ab60:	0800d05c 	.word	0x0800d05c
 800ab64:	0800cecd 	.word	0x0800cecd
 800ab68:	7ff00000 	.word	0x7ff00000
 800ab6c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab6e:	1c51      	adds	r1, r2, #1
 800ab70:	9119      	str	r1, [sp, #100]	@ 0x64
 800ab72:	7852      	ldrb	r2, [r2, #1]
 800ab74:	2a30      	cmp	r2, #48	@ 0x30
 800ab76:	d0f9      	beq.n	800ab6c <_strtod_l+0x29c>
 800ab78:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ab7c:	2908      	cmp	r1, #8
 800ab7e:	f63f af75 	bhi.w	800aa6c <_strtod_l+0x19c>
 800ab82:	3a30      	subs	r2, #48	@ 0x30
 800ab84:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab86:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab88:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ab8a:	f04f 080a 	mov.w	r8, #10
 800ab8e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab90:	1c56      	adds	r6, r2, #1
 800ab92:	9619      	str	r6, [sp, #100]	@ 0x64
 800ab94:	7852      	ldrb	r2, [r2, #1]
 800ab96:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ab9a:	f1be 0f09 	cmp.w	lr, #9
 800ab9e:	d939      	bls.n	800ac14 <_strtod_l+0x344>
 800aba0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800aba2:	1a76      	subs	r6, r6, r1
 800aba4:	2e08      	cmp	r6, #8
 800aba6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800abaa:	dc03      	bgt.n	800abb4 <_strtod_l+0x2e4>
 800abac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800abae:	4588      	cmp	r8, r1
 800abb0:	bfa8      	it	ge
 800abb2:	4688      	movge	r8, r1
 800abb4:	f1bc 0f00 	cmp.w	ip, #0
 800abb8:	d001      	beq.n	800abbe <_strtod_l+0x2ee>
 800abba:	f1c8 0800 	rsb	r8, r8, #0
 800abbe:	2d00      	cmp	r5, #0
 800abc0:	d14e      	bne.n	800ac60 <_strtod_l+0x390>
 800abc2:	9908      	ldr	r1, [sp, #32]
 800abc4:	4308      	orrs	r0, r1
 800abc6:	f47f aebc 	bne.w	800a942 <_strtod_l+0x72>
 800abca:	2b00      	cmp	r3, #0
 800abcc:	f47f aed4 	bne.w	800a978 <_strtod_l+0xa8>
 800abd0:	2a69      	cmp	r2, #105	@ 0x69
 800abd2:	d028      	beq.n	800ac26 <_strtod_l+0x356>
 800abd4:	dc25      	bgt.n	800ac22 <_strtod_l+0x352>
 800abd6:	2a49      	cmp	r2, #73	@ 0x49
 800abd8:	d025      	beq.n	800ac26 <_strtod_l+0x356>
 800abda:	2a4e      	cmp	r2, #78	@ 0x4e
 800abdc:	f47f aecc 	bne.w	800a978 <_strtod_l+0xa8>
 800abe0:	499a      	ldr	r1, [pc, #616]	@ (800ae4c <_strtod_l+0x57c>)
 800abe2:	a819      	add	r0, sp, #100	@ 0x64
 800abe4:	f001 f9c4 	bl	800bf70 <__match>
 800abe8:	2800      	cmp	r0, #0
 800abea:	f43f aec5 	beq.w	800a978 <_strtod_l+0xa8>
 800abee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800abf0:	781b      	ldrb	r3, [r3, #0]
 800abf2:	2b28      	cmp	r3, #40	@ 0x28
 800abf4:	d12e      	bne.n	800ac54 <_strtod_l+0x384>
 800abf6:	4996      	ldr	r1, [pc, #600]	@ (800ae50 <_strtod_l+0x580>)
 800abf8:	aa1c      	add	r2, sp, #112	@ 0x70
 800abfa:	a819      	add	r0, sp, #100	@ 0x64
 800abfc:	f001 f9cc 	bl	800bf98 <__hexnan>
 800ac00:	2805      	cmp	r0, #5
 800ac02:	d127      	bne.n	800ac54 <_strtod_l+0x384>
 800ac04:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ac06:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ac0a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ac0e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ac12:	e696      	b.n	800a942 <_strtod_l+0x72>
 800ac14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac16:	fb08 2101 	mla	r1, r8, r1, r2
 800ac1a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ac1e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac20:	e7b5      	b.n	800ab8e <_strtod_l+0x2be>
 800ac22:	2a6e      	cmp	r2, #110	@ 0x6e
 800ac24:	e7da      	b.n	800abdc <_strtod_l+0x30c>
 800ac26:	498b      	ldr	r1, [pc, #556]	@ (800ae54 <_strtod_l+0x584>)
 800ac28:	a819      	add	r0, sp, #100	@ 0x64
 800ac2a:	f001 f9a1 	bl	800bf70 <__match>
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	f43f aea2 	beq.w	800a978 <_strtod_l+0xa8>
 800ac34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac36:	4988      	ldr	r1, [pc, #544]	@ (800ae58 <_strtod_l+0x588>)
 800ac38:	3b01      	subs	r3, #1
 800ac3a:	a819      	add	r0, sp, #100	@ 0x64
 800ac3c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac3e:	f001 f997 	bl	800bf70 <__match>
 800ac42:	b910      	cbnz	r0, 800ac4a <_strtod_l+0x37a>
 800ac44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac46:	3301      	adds	r3, #1
 800ac48:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac4a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ae68 <_strtod_l+0x598>
 800ac4e:	f04f 0a00 	mov.w	sl, #0
 800ac52:	e676      	b.n	800a942 <_strtod_l+0x72>
 800ac54:	4881      	ldr	r0, [pc, #516]	@ (800ae5c <_strtod_l+0x58c>)
 800ac56:	f000 fedf 	bl	800ba18 <nan>
 800ac5a:	ec5b ab10 	vmov	sl, fp, d0
 800ac5e:	e670      	b.n	800a942 <_strtod_l+0x72>
 800ac60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac62:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ac64:	eba8 0303 	sub.w	r3, r8, r3
 800ac68:	f1b9 0f00 	cmp.w	r9, #0
 800ac6c:	bf08      	it	eq
 800ac6e:	46a9      	moveq	r9, r5
 800ac70:	2d10      	cmp	r5, #16
 800ac72:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac74:	462c      	mov	r4, r5
 800ac76:	bfa8      	it	ge
 800ac78:	2410      	movge	r4, #16
 800ac7a:	f7f5 fc53 	bl	8000524 <__aeabi_ui2d>
 800ac7e:	2d09      	cmp	r5, #9
 800ac80:	4682      	mov	sl, r0
 800ac82:	468b      	mov	fp, r1
 800ac84:	dc13      	bgt.n	800acae <_strtod_l+0x3de>
 800ac86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f43f ae5a 	beq.w	800a942 <_strtod_l+0x72>
 800ac8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac90:	dd78      	ble.n	800ad84 <_strtod_l+0x4b4>
 800ac92:	2b16      	cmp	r3, #22
 800ac94:	dc5f      	bgt.n	800ad56 <_strtod_l+0x486>
 800ac96:	4972      	ldr	r1, [pc, #456]	@ (800ae60 <_strtod_l+0x590>)
 800ac98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aca0:	4652      	mov	r2, sl
 800aca2:	465b      	mov	r3, fp
 800aca4:	f7f5 fcb8 	bl	8000618 <__aeabi_dmul>
 800aca8:	4682      	mov	sl, r0
 800acaa:	468b      	mov	fp, r1
 800acac:	e649      	b.n	800a942 <_strtod_l+0x72>
 800acae:	4b6c      	ldr	r3, [pc, #432]	@ (800ae60 <_strtod_l+0x590>)
 800acb0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800acb4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800acb8:	f7f5 fcae 	bl	8000618 <__aeabi_dmul>
 800acbc:	4682      	mov	sl, r0
 800acbe:	4638      	mov	r0, r7
 800acc0:	468b      	mov	fp, r1
 800acc2:	f7f5 fc2f 	bl	8000524 <__aeabi_ui2d>
 800acc6:	4602      	mov	r2, r0
 800acc8:	460b      	mov	r3, r1
 800acca:	4650      	mov	r0, sl
 800accc:	4659      	mov	r1, fp
 800acce:	f7f5 faed 	bl	80002ac <__adddf3>
 800acd2:	2d0f      	cmp	r5, #15
 800acd4:	4682      	mov	sl, r0
 800acd6:	468b      	mov	fp, r1
 800acd8:	ddd5      	ble.n	800ac86 <_strtod_l+0x3b6>
 800acda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acdc:	1b2c      	subs	r4, r5, r4
 800acde:	441c      	add	r4, r3
 800ace0:	2c00      	cmp	r4, #0
 800ace2:	f340 8093 	ble.w	800ae0c <_strtod_l+0x53c>
 800ace6:	f014 030f 	ands.w	r3, r4, #15
 800acea:	d00a      	beq.n	800ad02 <_strtod_l+0x432>
 800acec:	495c      	ldr	r1, [pc, #368]	@ (800ae60 <_strtod_l+0x590>)
 800acee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800acf2:	4652      	mov	r2, sl
 800acf4:	465b      	mov	r3, fp
 800acf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acfa:	f7f5 fc8d 	bl	8000618 <__aeabi_dmul>
 800acfe:	4682      	mov	sl, r0
 800ad00:	468b      	mov	fp, r1
 800ad02:	f034 040f 	bics.w	r4, r4, #15
 800ad06:	d073      	beq.n	800adf0 <_strtod_l+0x520>
 800ad08:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ad0c:	dd49      	ble.n	800ada2 <_strtod_l+0x4d2>
 800ad0e:	2400      	movs	r4, #0
 800ad10:	46a0      	mov	r8, r4
 800ad12:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ad14:	46a1      	mov	r9, r4
 800ad16:	9a05      	ldr	r2, [sp, #20]
 800ad18:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ae68 <_strtod_l+0x598>
 800ad1c:	2322      	movs	r3, #34	@ 0x22
 800ad1e:	6013      	str	r3, [r2, #0]
 800ad20:	f04f 0a00 	mov.w	sl, #0
 800ad24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	f43f ae0b 	beq.w	800a942 <_strtod_l+0x72>
 800ad2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ad2e:	9805      	ldr	r0, [sp, #20]
 800ad30:	f7ff f944 	bl	8009fbc <_Bfree>
 800ad34:	9805      	ldr	r0, [sp, #20]
 800ad36:	4649      	mov	r1, r9
 800ad38:	f7ff f940 	bl	8009fbc <_Bfree>
 800ad3c:	9805      	ldr	r0, [sp, #20]
 800ad3e:	4641      	mov	r1, r8
 800ad40:	f7ff f93c 	bl	8009fbc <_Bfree>
 800ad44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ad46:	9805      	ldr	r0, [sp, #20]
 800ad48:	f7ff f938 	bl	8009fbc <_Bfree>
 800ad4c:	9805      	ldr	r0, [sp, #20]
 800ad4e:	4621      	mov	r1, r4
 800ad50:	f7ff f934 	bl	8009fbc <_Bfree>
 800ad54:	e5f5      	b.n	800a942 <_strtod_l+0x72>
 800ad56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad58:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	dbbc      	blt.n	800acda <_strtod_l+0x40a>
 800ad60:	4c3f      	ldr	r4, [pc, #252]	@ (800ae60 <_strtod_l+0x590>)
 800ad62:	f1c5 050f 	rsb	r5, r5, #15
 800ad66:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ad6a:	4652      	mov	r2, sl
 800ad6c:	465b      	mov	r3, fp
 800ad6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad72:	f7f5 fc51 	bl	8000618 <__aeabi_dmul>
 800ad76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad78:	1b5d      	subs	r5, r3, r5
 800ad7a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ad7e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ad82:	e78f      	b.n	800aca4 <_strtod_l+0x3d4>
 800ad84:	3316      	adds	r3, #22
 800ad86:	dba8      	blt.n	800acda <_strtod_l+0x40a>
 800ad88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad8a:	eba3 0808 	sub.w	r8, r3, r8
 800ad8e:	4b34      	ldr	r3, [pc, #208]	@ (800ae60 <_strtod_l+0x590>)
 800ad90:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ad94:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ad98:	4650      	mov	r0, sl
 800ad9a:	4659      	mov	r1, fp
 800ad9c:	f7f5 fd66 	bl	800086c <__aeabi_ddiv>
 800ada0:	e782      	b.n	800aca8 <_strtod_l+0x3d8>
 800ada2:	2300      	movs	r3, #0
 800ada4:	4f2f      	ldr	r7, [pc, #188]	@ (800ae64 <_strtod_l+0x594>)
 800ada6:	1124      	asrs	r4, r4, #4
 800ada8:	4650      	mov	r0, sl
 800adaa:	4659      	mov	r1, fp
 800adac:	461e      	mov	r6, r3
 800adae:	2c01      	cmp	r4, #1
 800adb0:	dc21      	bgt.n	800adf6 <_strtod_l+0x526>
 800adb2:	b10b      	cbz	r3, 800adb8 <_strtod_l+0x4e8>
 800adb4:	4682      	mov	sl, r0
 800adb6:	468b      	mov	fp, r1
 800adb8:	492a      	ldr	r1, [pc, #168]	@ (800ae64 <_strtod_l+0x594>)
 800adba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800adbe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800adc2:	4652      	mov	r2, sl
 800adc4:	465b      	mov	r3, fp
 800adc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adca:	f7f5 fc25 	bl	8000618 <__aeabi_dmul>
 800adce:	4b26      	ldr	r3, [pc, #152]	@ (800ae68 <_strtod_l+0x598>)
 800add0:	460a      	mov	r2, r1
 800add2:	400b      	ands	r3, r1
 800add4:	4925      	ldr	r1, [pc, #148]	@ (800ae6c <_strtod_l+0x59c>)
 800add6:	428b      	cmp	r3, r1
 800add8:	4682      	mov	sl, r0
 800adda:	d898      	bhi.n	800ad0e <_strtod_l+0x43e>
 800addc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ade0:	428b      	cmp	r3, r1
 800ade2:	bf86      	itte	hi
 800ade4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ae70 <_strtod_l+0x5a0>
 800ade8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800adec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800adf0:	2300      	movs	r3, #0
 800adf2:	9308      	str	r3, [sp, #32]
 800adf4:	e076      	b.n	800aee4 <_strtod_l+0x614>
 800adf6:	07e2      	lsls	r2, r4, #31
 800adf8:	d504      	bpl.n	800ae04 <_strtod_l+0x534>
 800adfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800adfe:	f7f5 fc0b 	bl	8000618 <__aeabi_dmul>
 800ae02:	2301      	movs	r3, #1
 800ae04:	3601      	adds	r6, #1
 800ae06:	1064      	asrs	r4, r4, #1
 800ae08:	3708      	adds	r7, #8
 800ae0a:	e7d0      	b.n	800adae <_strtod_l+0x4de>
 800ae0c:	d0f0      	beq.n	800adf0 <_strtod_l+0x520>
 800ae0e:	4264      	negs	r4, r4
 800ae10:	f014 020f 	ands.w	r2, r4, #15
 800ae14:	d00a      	beq.n	800ae2c <_strtod_l+0x55c>
 800ae16:	4b12      	ldr	r3, [pc, #72]	@ (800ae60 <_strtod_l+0x590>)
 800ae18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae1c:	4650      	mov	r0, sl
 800ae1e:	4659      	mov	r1, fp
 800ae20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae24:	f7f5 fd22 	bl	800086c <__aeabi_ddiv>
 800ae28:	4682      	mov	sl, r0
 800ae2a:	468b      	mov	fp, r1
 800ae2c:	1124      	asrs	r4, r4, #4
 800ae2e:	d0df      	beq.n	800adf0 <_strtod_l+0x520>
 800ae30:	2c1f      	cmp	r4, #31
 800ae32:	dd1f      	ble.n	800ae74 <_strtod_l+0x5a4>
 800ae34:	2400      	movs	r4, #0
 800ae36:	46a0      	mov	r8, r4
 800ae38:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ae3a:	46a1      	mov	r9, r4
 800ae3c:	9a05      	ldr	r2, [sp, #20]
 800ae3e:	2322      	movs	r3, #34	@ 0x22
 800ae40:	f04f 0a00 	mov.w	sl, #0
 800ae44:	f04f 0b00 	mov.w	fp, #0
 800ae48:	6013      	str	r3, [r2, #0]
 800ae4a:	e76b      	b.n	800ad24 <_strtod_l+0x454>
 800ae4c:	0800cd25 	.word	0x0800cd25
 800ae50:	0800d048 	.word	0x0800d048
 800ae54:	0800cd1d 	.word	0x0800cd1d
 800ae58:	0800ce01 	.word	0x0800ce01
 800ae5c:	0800cdfd 	.word	0x0800cdfd
 800ae60:	0800cf80 	.word	0x0800cf80
 800ae64:	0800cf58 	.word	0x0800cf58
 800ae68:	7ff00000 	.word	0x7ff00000
 800ae6c:	7ca00000 	.word	0x7ca00000
 800ae70:	7fefffff 	.word	0x7fefffff
 800ae74:	f014 0310 	ands.w	r3, r4, #16
 800ae78:	bf18      	it	ne
 800ae7a:	236a      	movne	r3, #106	@ 0x6a
 800ae7c:	4ea9      	ldr	r6, [pc, #676]	@ (800b124 <_strtod_l+0x854>)
 800ae7e:	9308      	str	r3, [sp, #32]
 800ae80:	4650      	mov	r0, sl
 800ae82:	4659      	mov	r1, fp
 800ae84:	2300      	movs	r3, #0
 800ae86:	07e7      	lsls	r7, r4, #31
 800ae88:	d504      	bpl.n	800ae94 <_strtod_l+0x5c4>
 800ae8a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ae8e:	f7f5 fbc3 	bl	8000618 <__aeabi_dmul>
 800ae92:	2301      	movs	r3, #1
 800ae94:	1064      	asrs	r4, r4, #1
 800ae96:	f106 0608 	add.w	r6, r6, #8
 800ae9a:	d1f4      	bne.n	800ae86 <_strtod_l+0x5b6>
 800ae9c:	b10b      	cbz	r3, 800aea2 <_strtod_l+0x5d2>
 800ae9e:	4682      	mov	sl, r0
 800aea0:	468b      	mov	fp, r1
 800aea2:	9b08      	ldr	r3, [sp, #32]
 800aea4:	b1b3      	cbz	r3, 800aed4 <_strtod_l+0x604>
 800aea6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800aeaa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	4659      	mov	r1, fp
 800aeb2:	dd0f      	ble.n	800aed4 <_strtod_l+0x604>
 800aeb4:	2b1f      	cmp	r3, #31
 800aeb6:	dd56      	ble.n	800af66 <_strtod_l+0x696>
 800aeb8:	2b34      	cmp	r3, #52	@ 0x34
 800aeba:	bfde      	ittt	le
 800aebc:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800aec0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800aec4:	4093      	lslle	r3, r2
 800aec6:	f04f 0a00 	mov.w	sl, #0
 800aeca:	bfcc      	ite	gt
 800aecc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800aed0:	ea03 0b01 	andle.w	fp, r3, r1
 800aed4:	2200      	movs	r2, #0
 800aed6:	2300      	movs	r3, #0
 800aed8:	4650      	mov	r0, sl
 800aeda:	4659      	mov	r1, fp
 800aedc:	f7f5 fe04 	bl	8000ae8 <__aeabi_dcmpeq>
 800aee0:	2800      	cmp	r0, #0
 800aee2:	d1a7      	bne.n	800ae34 <_strtod_l+0x564>
 800aee4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aee6:	9300      	str	r3, [sp, #0]
 800aee8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800aeea:	9805      	ldr	r0, [sp, #20]
 800aeec:	462b      	mov	r3, r5
 800aeee:	464a      	mov	r2, r9
 800aef0:	f7ff f8cc 	bl	800a08c <__s2b>
 800aef4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800aef6:	2800      	cmp	r0, #0
 800aef8:	f43f af09 	beq.w	800ad0e <_strtod_l+0x43e>
 800aefc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aefe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af00:	2a00      	cmp	r2, #0
 800af02:	eba3 0308 	sub.w	r3, r3, r8
 800af06:	bfa8      	it	ge
 800af08:	2300      	movge	r3, #0
 800af0a:	9312      	str	r3, [sp, #72]	@ 0x48
 800af0c:	2400      	movs	r4, #0
 800af0e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800af12:	9316      	str	r3, [sp, #88]	@ 0x58
 800af14:	46a0      	mov	r8, r4
 800af16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af18:	9805      	ldr	r0, [sp, #20]
 800af1a:	6859      	ldr	r1, [r3, #4]
 800af1c:	f7ff f80e 	bl	8009f3c <_Balloc>
 800af20:	4681      	mov	r9, r0
 800af22:	2800      	cmp	r0, #0
 800af24:	f43f aef7 	beq.w	800ad16 <_strtod_l+0x446>
 800af28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af2a:	691a      	ldr	r2, [r3, #16]
 800af2c:	3202      	adds	r2, #2
 800af2e:	f103 010c 	add.w	r1, r3, #12
 800af32:	0092      	lsls	r2, r2, #2
 800af34:	300c      	adds	r0, #12
 800af36:	f7fe f92c 	bl	8009192 <memcpy>
 800af3a:	ec4b ab10 	vmov	d0, sl, fp
 800af3e:	9805      	ldr	r0, [sp, #20]
 800af40:	aa1c      	add	r2, sp, #112	@ 0x70
 800af42:	a91b      	add	r1, sp, #108	@ 0x6c
 800af44:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800af48:	f7ff fbd4 	bl	800a6f4 <__d2b>
 800af4c:	901a      	str	r0, [sp, #104]	@ 0x68
 800af4e:	2800      	cmp	r0, #0
 800af50:	f43f aee1 	beq.w	800ad16 <_strtod_l+0x446>
 800af54:	9805      	ldr	r0, [sp, #20]
 800af56:	2101      	movs	r1, #1
 800af58:	f7ff f92e 	bl	800a1b8 <__i2b>
 800af5c:	4680      	mov	r8, r0
 800af5e:	b948      	cbnz	r0, 800af74 <_strtod_l+0x6a4>
 800af60:	f04f 0800 	mov.w	r8, #0
 800af64:	e6d7      	b.n	800ad16 <_strtod_l+0x446>
 800af66:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800af6a:	fa02 f303 	lsl.w	r3, r2, r3
 800af6e:	ea03 0a0a 	and.w	sl, r3, sl
 800af72:	e7af      	b.n	800aed4 <_strtod_l+0x604>
 800af74:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800af76:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800af78:	2d00      	cmp	r5, #0
 800af7a:	bfab      	itete	ge
 800af7c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800af7e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800af80:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800af82:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800af84:	bfac      	ite	ge
 800af86:	18ef      	addge	r7, r5, r3
 800af88:	1b5e      	sublt	r6, r3, r5
 800af8a:	9b08      	ldr	r3, [sp, #32]
 800af8c:	1aed      	subs	r5, r5, r3
 800af8e:	4415      	add	r5, r2
 800af90:	4b65      	ldr	r3, [pc, #404]	@ (800b128 <_strtod_l+0x858>)
 800af92:	3d01      	subs	r5, #1
 800af94:	429d      	cmp	r5, r3
 800af96:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800af9a:	da50      	bge.n	800b03e <_strtod_l+0x76e>
 800af9c:	1b5b      	subs	r3, r3, r5
 800af9e:	2b1f      	cmp	r3, #31
 800afa0:	eba2 0203 	sub.w	r2, r2, r3
 800afa4:	f04f 0101 	mov.w	r1, #1
 800afa8:	dc3d      	bgt.n	800b026 <_strtod_l+0x756>
 800afaa:	fa01 f303 	lsl.w	r3, r1, r3
 800afae:	9313      	str	r3, [sp, #76]	@ 0x4c
 800afb0:	2300      	movs	r3, #0
 800afb2:	9310      	str	r3, [sp, #64]	@ 0x40
 800afb4:	18bd      	adds	r5, r7, r2
 800afb6:	9b08      	ldr	r3, [sp, #32]
 800afb8:	42af      	cmp	r7, r5
 800afba:	4416      	add	r6, r2
 800afbc:	441e      	add	r6, r3
 800afbe:	463b      	mov	r3, r7
 800afc0:	bfa8      	it	ge
 800afc2:	462b      	movge	r3, r5
 800afc4:	42b3      	cmp	r3, r6
 800afc6:	bfa8      	it	ge
 800afc8:	4633      	movge	r3, r6
 800afca:	2b00      	cmp	r3, #0
 800afcc:	bfc2      	ittt	gt
 800afce:	1aed      	subgt	r5, r5, r3
 800afd0:	1af6      	subgt	r6, r6, r3
 800afd2:	1aff      	subgt	r7, r7, r3
 800afd4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	dd16      	ble.n	800b008 <_strtod_l+0x738>
 800afda:	4641      	mov	r1, r8
 800afdc:	9805      	ldr	r0, [sp, #20]
 800afde:	461a      	mov	r2, r3
 800afe0:	f7ff f9a2 	bl	800a328 <__pow5mult>
 800afe4:	4680      	mov	r8, r0
 800afe6:	2800      	cmp	r0, #0
 800afe8:	d0ba      	beq.n	800af60 <_strtod_l+0x690>
 800afea:	4601      	mov	r1, r0
 800afec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800afee:	9805      	ldr	r0, [sp, #20]
 800aff0:	f7ff f8f8 	bl	800a1e4 <__multiply>
 800aff4:	900a      	str	r0, [sp, #40]	@ 0x28
 800aff6:	2800      	cmp	r0, #0
 800aff8:	f43f ae8d 	beq.w	800ad16 <_strtod_l+0x446>
 800affc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800affe:	9805      	ldr	r0, [sp, #20]
 800b000:	f7fe ffdc 	bl	8009fbc <_Bfree>
 800b004:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b006:	931a      	str	r3, [sp, #104]	@ 0x68
 800b008:	2d00      	cmp	r5, #0
 800b00a:	dc1d      	bgt.n	800b048 <_strtod_l+0x778>
 800b00c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b00e:	2b00      	cmp	r3, #0
 800b010:	dd23      	ble.n	800b05a <_strtod_l+0x78a>
 800b012:	4649      	mov	r1, r9
 800b014:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b016:	9805      	ldr	r0, [sp, #20]
 800b018:	f7ff f986 	bl	800a328 <__pow5mult>
 800b01c:	4681      	mov	r9, r0
 800b01e:	b9e0      	cbnz	r0, 800b05a <_strtod_l+0x78a>
 800b020:	f04f 0900 	mov.w	r9, #0
 800b024:	e677      	b.n	800ad16 <_strtod_l+0x446>
 800b026:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b02a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b02e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b032:	35e2      	adds	r5, #226	@ 0xe2
 800b034:	fa01 f305 	lsl.w	r3, r1, r5
 800b038:	9310      	str	r3, [sp, #64]	@ 0x40
 800b03a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b03c:	e7ba      	b.n	800afb4 <_strtod_l+0x6e4>
 800b03e:	2300      	movs	r3, #0
 800b040:	9310      	str	r3, [sp, #64]	@ 0x40
 800b042:	2301      	movs	r3, #1
 800b044:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b046:	e7b5      	b.n	800afb4 <_strtod_l+0x6e4>
 800b048:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b04a:	9805      	ldr	r0, [sp, #20]
 800b04c:	462a      	mov	r2, r5
 800b04e:	f7ff f9c5 	bl	800a3dc <__lshift>
 800b052:	901a      	str	r0, [sp, #104]	@ 0x68
 800b054:	2800      	cmp	r0, #0
 800b056:	d1d9      	bne.n	800b00c <_strtod_l+0x73c>
 800b058:	e65d      	b.n	800ad16 <_strtod_l+0x446>
 800b05a:	2e00      	cmp	r6, #0
 800b05c:	dd07      	ble.n	800b06e <_strtod_l+0x79e>
 800b05e:	4649      	mov	r1, r9
 800b060:	9805      	ldr	r0, [sp, #20]
 800b062:	4632      	mov	r2, r6
 800b064:	f7ff f9ba 	bl	800a3dc <__lshift>
 800b068:	4681      	mov	r9, r0
 800b06a:	2800      	cmp	r0, #0
 800b06c:	d0d8      	beq.n	800b020 <_strtod_l+0x750>
 800b06e:	2f00      	cmp	r7, #0
 800b070:	dd08      	ble.n	800b084 <_strtod_l+0x7b4>
 800b072:	4641      	mov	r1, r8
 800b074:	9805      	ldr	r0, [sp, #20]
 800b076:	463a      	mov	r2, r7
 800b078:	f7ff f9b0 	bl	800a3dc <__lshift>
 800b07c:	4680      	mov	r8, r0
 800b07e:	2800      	cmp	r0, #0
 800b080:	f43f ae49 	beq.w	800ad16 <_strtod_l+0x446>
 800b084:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b086:	9805      	ldr	r0, [sp, #20]
 800b088:	464a      	mov	r2, r9
 800b08a:	f7ff fa2f 	bl	800a4ec <__mdiff>
 800b08e:	4604      	mov	r4, r0
 800b090:	2800      	cmp	r0, #0
 800b092:	f43f ae40 	beq.w	800ad16 <_strtod_l+0x446>
 800b096:	68c3      	ldr	r3, [r0, #12]
 800b098:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b09a:	2300      	movs	r3, #0
 800b09c:	60c3      	str	r3, [r0, #12]
 800b09e:	4641      	mov	r1, r8
 800b0a0:	f7ff fa08 	bl	800a4b4 <__mcmp>
 800b0a4:	2800      	cmp	r0, #0
 800b0a6:	da45      	bge.n	800b134 <_strtod_l+0x864>
 800b0a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0aa:	ea53 030a 	orrs.w	r3, r3, sl
 800b0ae:	d16b      	bne.n	800b188 <_strtod_l+0x8b8>
 800b0b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d167      	bne.n	800b188 <_strtod_l+0x8b8>
 800b0b8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b0bc:	0d1b      	lsrs	r3, r3, #20
 800b0be:	051b      	lsls	r3, r3, #20
 800b0c0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b0c4:	d960      	bls.n	800b188 <_strtod_l+0x8b8>
 800b0c6:	6963      	ldr	r3, [r4, #20]
 800b0c8:	b913      	cbnz	r3, 800b0d0 <_strtod_l+0x800>
 800b0ca:	6923      	ldr	r3, [r4, #16]
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	dd5b      	ble.n	800b188 <_strtod_l+0x8b8>
 800b0d0:	4621      	mov	r1, r4
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	9805      	ldr	r0, [sp, #20]
 800b0d6:	f7ff f981 	bl	800a3dc <__lshift>
 800b0da:	4641      	mov	r1, r8
 800b0dc:	4604      	mov	r4, r0
 800b0de:	f7ff f9e9 	bl	800a4b4 <__mcmp>
 800b0e2:	2800      	cmp	r0, #0
 800b0e4:	dd50      	ble.n	800b188 <_strtod_l+0x8b8>
 800b0e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b0ea:	9a08      	ldr	r2, [sp, #32]
 800b0ec:	0d1b      	lsrs	r3, r3, #20
 800b0ee:	051b      	lsls	r3, r3, #20
 800b0f0:	2a00      	cmp	r2, #0
 800b0f2:	d06a      	beq.n	800b1ca <_strtod_l+0x8fa>
 800b0f4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b0f8:	d867      	bhi.n	800b1ca <_strtod_l+0x8fa>
 800b0fa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b0fe:	f67f ae9d 	bls.w	800ae3c <_strtod_l+0x56c>
 800b102:	4b0a      	ldr	r3, [pc, #40]	@ (800b12c <_strtod_l+0x85c>)
 800b104:	4650      	mov	r0, sl
 800b106:	4659      	mov	r1, fp
 800b108:	2200      	movs	r2, #0
 800b10a:	f7f5 fa85 	bl	8000618 <__aeabi_dmul>
 800b10e:	4b08      	ldr	r3, [pc, #32]	@ (800b130 <_strtod_l+0x860>)
 800b110:	400b      	ands	r3, r1
 800b112:	4682      	mov	sl, r0
 800b114:	468b      	mov	fp, r1
 800b116:	2b00      	cmp	r3, #0
 800b118:	f47f ae08 	bne.w	800ad2c <_strtod_l+0x45c>
 800b11c:	9a05      	ldr	r2, [sp, #20]
 800b11e:	2322      	movs	r3, #34	@ 0x22
 800b120:	6013      	str	r3, [r2, #0]
 800b122:	e603      	b.n	800ad2c <_strtod_l+0x45c>
 800b124:	0800d070 	.word	0x0800d070
 800b128:	fffffc02 	.word	0xfffffc02
 800b12c:	39500000 	.word	0x39500000
 800b130:	7ff00000 	.word	0x7ff00000
 800b134:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b138:	d165      	bne.n	800b206 <_strtod_l+0x936>
 800b13a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b13c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b140:	b35a      	cbz	r2, 800b19a <_strtod_l+0x8ca>
 800b142:	4a9f      	ldr	r2, [pc, #636]	@ (800b3c0 <_strtod_l+0xaf0>)
 800b144:	4293      	cmp	r3, r2
 800b146:	d12b      	bne.n	800b1a0 <_strtod_l+0x8d0>
 800b148:	9b08      	ldr	r3, [sp, #32]
 800b14a:	4651      	mov	r1, sl
 800b14c:	b303      	cbz	r3, 800b190 <_strtod_l+0x8c0>
 800b14e:	4b9d      	ldr	r3, [pc, #628]	@ (800b3c4 <_strtod_l+0xaf4>)
 800b150:	465a      	mov	r2, fp
 800b152:	4013      	ands	r3, r2
 800b154:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b158:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b15c:	d81b      	bhi.n	800b196 <_strtod_l+0x8c6>
 800b15e:	0d1b      	lsrs	r3, r3, #20
 800b160:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b164:	fa02 f303 	lsl.w	r3, r2, r3
 800b168:	4299      	cmp	r1, r3
 800b16a:	d119      	bne.n	800b1a0 <_strtod_l+0x8d0>
 800b16c:	4b96      	ldr	r3, [pc, #600]	@ (800b3c8 <_strtod_l+0xaf8>)
 800b16e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b170:	429a      	cmp	r2, r3
 800b172:	d102      	bne.n	800b17a <_strtod_l+0x8aa>
 800b174:	3101      	adds	r1, #1
 800b176:	f43f adce 	beq.w	800ad16 <_strtod_l+0x446>
 800b17a:	4b92      	ldr	r3, [pc, #584]	@ (800b3c4 <_strtod_l+0xaf4>)
 800b17c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b17e:	401a      	ands	r2, r3
 800b180:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b184:	f04f 0a00 	mov.w	sl, #0
 800b188:	9b08      	ldr	r3, [sp, #32]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d1b9      	bne.n	800b102 <_strtod_l+0x832>
 800b18e:	e5cd      	b.n	800ad2c <_strtod_l+0x45c>
 800b190:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b194:	e7e8      	b.n	800b168 <_strtod_l+0x898>
 800b196:	4613      	mov	r3, r2
 800b198:	e7e6      	b.n	800b168 <_strtod_l+0x898>
 800b19a:	ea53 030a 	orrs.w	r3, r3, sl
 800b19e:	d0a2      	beq.n	800b0e6 <_strtod_l+0x816>
 800b1a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b1a2:	b1db      	cbz	r3, 800b1dc <_strtod_l+0x90c>
 800b1a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1a6:	4213      	tst	r3, r2
 800b1a8:	d0ee      	beq.n	800b188 <_strtod_l+0x8b8>
 800b1aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1ac:	9a08      	ldr	r2, [sp, #32]
 800b1ae:	4650      	mov	r0, sl
 800b1b0:	4659      	mov	r1, fp
 800b1b2:	b1bb      	cbz	r3, 800b1e4 <_strtod_l+0x914>
 800b1b4:	f7ff fb6c 	bl	800a890 <sulp>
 800b1b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1bc:	ec53 2b10 	vmov	r2, r3, d0
 800b1c0:	f7f5 f874 	bl	80002ac <__adddf3>
 800b1c4:	4682      	mov	sl, r0
 800b1c6:	468b      	mov	fp, r1
 800b1c8:	e7de      	b.n	800b188 <_strtod_l+0x8b8>
 800b1ca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b1ce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b1d2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b1d6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b1da:	e7d5      	b.n	800b188 <_strtod_l+0x8b8>
 800b1dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b1de:	ea13 0f0a 	tst.w	r3, sl
 800b1e2:	e7e1      	b.n	800b1a8 <_strtod_l+0x8d8>
 800b1e4:	f7ff fb54 	bl	800a890 <sulp>
 800b1e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1ec:	ec53 2b10 	vmov	r2, r3, d0
 800b1f0:	f7f5 f85a 	bl	80002a8 <__aeabi_dsub>
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	4682      	mov	sl, r0
 800b1fa:	468b      	mov	fp, r1
 800b1fc:	f7f5 fc74 	bl	8000ae8 <__aeabi_dcmpeq>
 800b200:	2800      	cmp	r0, #0
 800b202:	d0c1      	beq.n	800b188 <_strtod_l+0x8b8>
 800b204:	e61a      	b.n	800ae3c <_strtod_l+0x56c>
 800b206:	4641      	mov	r1, r8
 800b208:	4620      	mov	r0, r4
 800b20a:	f7ff facb 	bl	800a7a4 <__ratio>
 800b20e:	ec57 6b10 	vmov	r6, r7, d0
 800b212:	2200      	movs	r2, #0
 800b214:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b218:	4630      	mov	r0, r6
 800b21a:	4639      	mov	r1, r7
 800b21c:	f7f5 fc78 	bl	8000b10 <__aeabi_dcmple>
 800b220:	2800      	cmp	r0, #0
 800b222:	d06f      	beq.n	800b304 <_strtod_l+0xa34>
 800b224:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b226:	2b00      	cmp	r3, #0
 800b228:	d17a      	bne.n	800b320 <_strtod_l+0xa50>
 800b22a:	f1ba 0f00 	cmp.w	sl, #0
 800b22e:	d158      	bne.n	800b2e2 <_strtod_l+0xa12>
 800b230:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b232:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b236:	2b00      	cmp	r3, #0
 800b238:	d15a      	bne.n	800b2f0 <_strtod_l+0xa20>
 800b23a:	4b64      	ldr	r3, [pc, #400]	@ (800b3cc <_strtod_l+0xafc>)
 800b23c:	2200      	movs	r2, #0
 800b23e:	4630      	mov	r0, r6
 800b240:	4639      	mov	r1, r7
 800b242:	f7f5 fc5b 	bl	8000afc <__aeabi_dcmplt>
 800b246:	2800      	cmp	r0, #0
 800b248:	d159      	bne.n	800b2fe <_strtod_l+0xa2e>
 800b24a:	4630      	mov	r0, r6
 800b24c:	4639      	mov	r1, r7
 800b24e:	4b60      	ldr	r3, [pc, #384]	@ (800b3d0 <_strtod_l+0xb00>)
 800b250:	2200      	movs	r2, #0
 800b252:	f7f5 f9e1 	bl	8000618 <__aeabi_dmul>
 800b256:	4606      	mov	r6, r0
 800b258:	460f      	mov	r7, r1
 800b25a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b25e:	9606      	str	r6, [sp, #24]
 800b260:	9307      	str	r3, [sp, #28]
 800b262:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b266:	4d57      	ldr	r5, [pc, #348]	@ (800b3c4 <_strtod_l+0xaf4>)
 800b268:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b26c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b26e:	401d      	ands	r5, r3
 800b270:	4b58      	ldr	r3, [pc, #352]	@ (800b3d4 <_strtod_l+0xb04>)
 800b272:	429d      	cmp	r5, r3
 800b274:	f040 80b2 	bne.w	800b3dc <_strtod_l+0xb0c>
 800b278:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b27a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b27e:	ec4b ab10 	vmov	d0, sl, fp
 800b282:	f7ff f9c7 	bl	800a614 <__ulp>
 800b286:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b28a:	ec51 0b10 	vmov	r0, r1, d0
 800b28e:	f7f5 f9c3 	bl	8000618 <__aeabi_dmul>
 800b292:	4652      	mov	r2, sl
 800b294:	465b      	mov	r3, fp
 800b296:	f7f5 f809 	bl	80002ac <__adddf3>
 800b29a:	460b      	mov	r3, r1
 800b29c:	4949      	ldr	r1, [pc, #292]	@ (800b3c4 <_strtod_l+0xaf4>)
 800b29e:	4a4e      	ldr	r2, [pc, #312]	@ (800b3d8 <_strtod_l+0xb08>)
 800b2a0:	4019      	ands	r1, r3
 800b2a2:	4291      	cmp	r1, r2
 800b2a4:	4682      	mov	sl, r0
 800b2a6:	d942      	bls.n	800b32e <_strtod_l+0xa5e>
 800b2a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b2aa:	4b47      	ldr	r3, [pc, #284]	@ (800b3c8 <_strtod_l+0xaf8>)
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d103      	bne.n	800b2b8 <_strtod_l+0x9e8>
 800b2b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	f43f ad2f 	beq.w	800ad16 <_strtod_l+0x446>
 800b2b8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b3c8 <_strtod_l+0xaf8>
 800b2bc:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b2c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2c2:	9805      	ldr	r0, [sp, #20]
 800b2c4:	f7fe fe7a 	bl	8009fbc <_Bfree>
 800b2c8:	9805      	ldr	r0, [sp, #20]
 800b2ca:	4649      	mov	r1, r9
 800b2cc:	f7fe fe76 	bl	8009fbc <_Bfree>
 800b2d0:	9805      	ldr	r0, [sp, #20]
 800b2d2:	4641      	mov	r1, r8
 800b2d4:	f7fe fe72 	bl	8009fbc <_Bfree>
 800b2d8:	9805      	ldr	r0, [sp, #20]
 800b2da:	4621      	mov	r1, r4
 800b2dc:	f7fe fe6e 	bl	8009fbc <_Bfree>
 800b2e0:	e619      	b.n	800af16 <_strtod_l+0x646>
 800b2e2:	f1ba 0f01 	cmp.w	sl, #1
 800b2e6:	d103      	bne.n	800b2f0 <_strtod_l+0xa20>
 800b2e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	f43f ada6 	beq.w	800ae3c <_strtod_l+0x56c>
 800b2f0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b3a0 <_strtod_l+0xad0>
 800b2f4:	4f35      	ldr	r7, [pc, #212]	@ (800b3cc <_strtod_l+0xafc>)
 800b2f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b2fa:	2600      	movs	r6, #0
 800b2fc:	e7b1      	b.n	800b262 <_strtod_l+0x992>
 800b2fe:	4f34      	ldr	r7, [pc, #208]	@ (800b3d0 <_strtod_l+0xb00>)
 800b300:	2600      	movs	r6, #0
 800b302:	e7aa      	b.n	800b25a <_strtod_l+0x98a>
 800b304:	4b32      	ldr	r3, [pc, #200]	@ (800b3d0 <_strtod_l+0xb00>)
 800b306:	4630      	mov	r0, r6
 800b308:	4639      	mov	r1, r7
 800b30a:	2200      	movs	r2, #0
 800b30c:	f7f5 f984 	bl	8000618 <__aeabi_dmul>
 800b310:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b312:	4606      	mov	r6, r0
 800b314:	460f      	mov	r7, r1
 800b316:	2b00      	cmp	r3, #0
 800b318:	d09f      	beq.n	800b25a <_strtod_l+0x98a>
 800b31a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b31e:	e7a0      	b.n	800b262 <_strtod_l+0x992>
 800b320:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b3a8 <_strtod_l+0xad8>
 800b324:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b328:	ec57 6b17 	vmov	r6, r7, d7
 800b32c:	e799      	b.n	800b262 <_strtod_l+0x992>
 800b32e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b332:	9b08      	ldr	r3, [sp, #32]
 800b334:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d1c1      	bne.n	800b2c0 <_strtod_l+0x9f0>
 800b33c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b340:	0d1b      	lsrs	r3, r3, #20
 800b342:	051b      	lsls	r3, r3, #20
 800b344:	429d      	cmp	r5, r3
 800b346:	d1bb      	bne.n	800b2c0 <_strtod_l+0x9f0>
 800b348:	4630      	mov	r0, r6
 800b34a:	4639      	mov	r1, r7
 800b34c:	f7f5 fcc4 	bl	8000cd8 <__aeabi_d2lz>
 800b350:	f7f5 f934 	bl	80005bc <__aeabi_l2d>
 800b354:	4602      	mov	r2, r0
 800b356:	460b      	mov	r3, r1
 800b358:	4630      	mov	r0, r6
 800b35a:	4639      	mov	r1, r7
 800b35c:	f7f4 ffa4 	bl	80002a8 <__aeabi_dsub>
 800b360:	460b      	mov	r3, r1
 800b362:	4602      	mov	r2, r0
 800b364:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b368:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b36c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b36e:	ea46 060a 	orr.w	r6, r6, sl
 800b372:	431e      	orrs	r6, r3
 800b374:	d06f      	beq.n	800b456 <_strtod_l+0xb86>
 800b376:	a30e      	add	r3, pc, #56	@ (adr r3, 800b3b0 <_strtod_l+0xae0>)
 800b378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37c:	f7f5 fbbe 	bl	8000afc <__aeabi_dcmplt>
 800b380:	2800      	cmp	r0, #0
 800b382:	f47f acd3 	bne.w	800ad2c <_strtod_l+0x45c>
 800b386:	a30c      	add	r3, pc, #48	@ (adr r3, 800b3b8 <_strtod_l+0xae8>)
 800b388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b390:	f7f5 fbd2 	bl	8000b38 <__aeabi_dcmpgt>
 800b394:	2800      	cmp	r0, #0
 800b396:	d093      	beq.n	800b2c0 <_strtod_l+0x9f0>
 800b398:	e4c8      	b.n	800ad2c <_strtod_l+0x45c>
 800b39a:	bf00      	nop
 800b39c:	f3af 8000 	nop.w
 800b3a0:	00000000 	.word	0x00000000
 800b3a4:	bff00000 	.word	0xbff00000
 800b3a8:	00000000 	.word	0x00000000
 800b3ac:	3ff00000 	.word	0x3ff00000
 800b3b0:	94a03595 	.word	0x94a03595
 800b3b4:	3fdfffff 	.word	0x3fdfffff
 800b3b8:	35afe535 	.word	0x35afe535
 800b3bc:	3fe00000 	.word	0x3fe00000
 800b3c0:	000fffff 	.word	0x000fffff
 800b3c4:	7ff00000 	.word	0x7ff00000
 800b3c8:	7fefffff 	.word	0x7fefffff
 800b3cc:	3ff00000 	.word	0x3ff00000
 800b3d0:	3fe00000 	.word	0x3fe00000
 800b3d4:	7fe00000 	.word	0x7fe00000
 800b3d8:	7c9fffff 	.word	0x7c9fffff
 800b3dc:	9b08      	ldr	r3, [sp, #32]
 800b3de:	b323      	cbz	r3, 800b42a <_strtod_l+0xb5a>
 800b3e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b3e4:	d821      	bhi.n	800b42a <_strtod_l+0xb5a>
 800b3e6:	a328      	add	r3, pc, #160	@ (adr r3, 800b488 <_strtod_l+0xbb8>)
 800b3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ec:	4630      	mov	r0, r6
 800b3ee:	4639      	mov	r1, r7
 800b3f0:	f7f5 fb8e 	bl	8000b10 <__aeabi_dcmple>
 800b3f4:	b1a0      	cbz	r0, 800b420 <_strtod_l+0xb50>
 800b3f6:	4639      	mov	r1, r7
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	f7f5 fbe5 	bl	8000bc8 <__aeabi_d2uiz>
 800b3fe:	2801      	cmp	r0, #1
 800b400:	bf38      	it	cc
 800b402:	2001      	movcc	r0, #1
 800b404:	f7f5 f88e 	bl	8000524 <__aeabi_ui2d>
 800b408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b40a:	4606      	mov	r6, r0
 800b40c:	460f      	mov	r7, r1
 800b40e:	b9fb      	cbnz	r3, 800b450 <_strtod_l+0xb80>
 800b410:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b414:	9014      	str	r0, [sp, #80]	@ 0x50
 800b416:	9315      	str	r3, [sp, #84]	@ 0x54
 800b418:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b41c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b420:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b422:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b426:	1b5b      	subs	r3, r3, r5
 800b428:	9311      	str	r3, [sp, #68]	@ 0x44
 800b42a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b42e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b432:	f7ff f8ef 	bl	800a614 <__ulp>
 800b436:	4650      	mov	r0, sl
 800b438:	ec53 2b10 	vmov	r2, r3, d0
 800b43c:	4659      	mov	r1, fp
 800b43e:	f7f5 f8eb 	bl	8000618 <__aeabi_dmul>
 800b442:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b446:	f7f4 ff31 	bl	80002ac <__adddf3>
 800b44a:	4682      	mov	sl, r0
 800b44c:	468b      	mov	fp, r1
 800b44e:	e770      	b.n	800b332 <_strtod_l+0xa62>
 800b450:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b454:	e7e0      	b.n	800b418 <_strtod_l+0xb48>
 800b456:	a30e      	add	r3, pc, #56	@ (adr r3, 800b490 <_strtod_l+0xbc0>)
 800b458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45c:	f7f5 fb4e 	bl	8000afc <__aeabi_dcmplt>
 800b460:	e798      	b.n	800b394 <_strtod_l+0xac4>
 800b462:	2300      	movs	r3, #0
 800b464:	930e      	str	r3, [sp, #56]	@ 0x38
 800b466:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b468:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b46a:	6013      	str	r3, [r2, #0]
 800b46c:	f7ff ba6d 	b.w	800a94a <_strtod_l+0x7a>
 800b470:	2a65      	cmp	r2, #101	@ 0x65
 800b472:	f43f ab68 	beq.w	800ab46 <_strtod_l+0x276>
 800b476:	2a45      	cmp	r2, #69	@ 0x45
 800b478:	f43f ab65 	beq.w	800ab46 <_strtod_l+0x276>
 800b47c:	2301      	movs	r3, #1
 800b47e:	f7ff bba0 	b.w	800abc2 <_strtod_l+0x2f2>
 800b482:	bf00      	nop
 800b484:	f3af 8000 	nop.w
 800b488:	ffc00000 	.word	0xffc00000
 800b48c:	41dfffff 	.word	0x41dfffff
 800b490:	94a03595 	.word	0x94a03595
 800b494:	3fcfffff 	.word	0x3fcfffff

0800b498 <_strtod_r>:
 800b498:	4b01      	ldr	r3, [pc, #4]	@ (800b4a0 <_strtod_r+0x8>)
 800b49a:	f7ff ba19 	b.w	800a8d0 <_strtod_l>
 800b49e:	bf00      	nop
 800b4a0:	200000b4 	.word	0x200000b4

0800b4a4 <_strtol_l.isra.0>:
 800b4a4:	2b24      	cmp	r3, #36	@ 0x24
 800b4a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4aa:	4686      	mov	lr, r0
 800b4ac:	4690      	mov	r8, r2
 800b4ae:	d801      	bhi.n	800b4b4 <_strtol_l.isra.0+0x10>
 800b4b0:	2b01      	cmp	r3, #1
 800b4b2:	d106      	bne.n	800b4c2 <_strtol_l.isra.0+0x1e>
 800b4b4:	f7fd fe40 	bl	8009138 <__errno>
 800b4b8:	2316      	movs	r3, #22
 800b4ba:	6003      	str	r3, [r0, #0]
 800b4bc:	2000      	movs	r0, #0
 800b4be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4c2:	4834      	ldr	r0, [pc, #208]	@ (800b594 <_strtol_l.isra.0+0xf0>)
 800b4c4:	460d      	mov	r5, r1
 800b4c6:	462a      	mov	r2, r5
 800b4c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4cc:	5d06      	ldrb	r6, [r0, r4]
 800b4ce:	f016 0608 	ands.w	r6, r6, #8
 800b4d2:	d1f8      	bne.n	800b4c6 <_strtol_l.isra.0+0x22>
 800b4d4:	2c2d      	cmp	r4, #45	@ 0x2d
 800b4d6:	d110      	bne.n	800b4fa <_strtol_l.isra.0+0x56>
 800b4d8:	782c      	ldrb	r4, [r5, #0]
 800b4da:	2601      	movs	r6, #1
 800b4dc:	1c95      	adds	r5, r2, #2
 800b4de:	f033 0210 	bics.w	r2, r3, #16
 800b4e2:	d115      	bne.n	800b510 <_strtol_l.isra.0+0x6c>
 800b4e4:	2c30      	cmp	r4, #48	@ 0x30
 800b4e6:	d10d      	bne.n	800b504 <_strtol_l.isra.0+0x60>
 800b4e8:	782a      	ldrb	r2, [r5, #0]
 800b4ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b4ee:	2a58      	cmp	r2, #88	@ 0x58
 800b4f0:	d108      	bne.n	800b504 <_strtol_l.isra.0+0x60>
 800b4f2:	786c      	ldrb	r4, [r5, #1]
 800b4f4:	3502      	adds	r5, #2
 800b4f6:	2310      	movs	r3, #16
 800b4f8:	e00a      	b.n	800b510 <_strtol_l.isra.0+0x6c>
 800b4fa:	2c2b      	cmp	r4, #43	@ 0x2b
 800b4fc:	bf04      	itt	eq
 800b4fe:	782c      	ldrbeq	r4, [r5, #0]
 800b500:	1c95      	addeq	r5, r2, #2
 800b502:	e7ec      	b.n	800b4de <_strtol_l.isra.0+0x3a>
 800b504:	2b00      	cmp	r3, #0
 800b506:	d1f6      	bne.n	800b4f6 <_strtol_l.isra.0+0x52>
 800b508:	2c30      	cmp	r4, #48	@ 0x30
 800b50a:	bf14      	ite	ne
 800b50c:	230a      	movne	r3, #10
 800b50e:	2308      	moveq	r3, #8
 800b510:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b514:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b518:	2200      	movs	r2, #0
 800b51a:	fbbc f9f3 	udiv	r9, ip, r3
 800b51e:	4610      	mov	r0, r2
 800b520:	fb03 ca19 	mls	sl, r3, r9, ip
 800b524:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b528:	2f09      	cmp	r7, #9
 800b52a:	d80f      	bhi.n	800b54c <_strtol_l.isra.0+0xa8>
 800b52c:	463c      	mov	r4, r7
 800b52e:	42a3      	cmp	r3, r4
 800b530:	dd1b      	ble.n	800b56a <_strtol_l.isra.0+0xc6>
 800b532:	1c57      	adds	r7, r2, #1
 800b534:	d007      	beq.n	800b546 <_strtol_l.isra.0+0xa2>
 800b536:	4581      	cmp	r9, r0
 800b538:	d314      	bcc.n	800b564 <_strtol_l.isra.0+0xc0>
 800b53a:	d101      	bne.n	800b540 <_strtol_l.isra.0+0x9c>
 800b53c:	45a2      	cmp	sl, r4
 800b53e:	db11      	blt.n	800b564 <_strtol_l.isra.0+0xc0>
 800b540:	fb00 4003 	mla	r0, r0, r3, r4
 800b544:	2201      	movs	r2, #1
 800b546:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b54a:	e7eb      	b.n	800b524 <_strtol_l.isra.0+0x80>
 800b54c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b550:	2f19      	cmp	r7, #25
 800b552:	d801      	bhi.n	800b558 <_strtol_l.isra.0+0xb4>
 800b554:	3c37      	subs	r4, #55	@ 0x37
 800b556:	e7ea      	b.n	800b52e <_strtol_l.isra.0+0x8a>
 800b558:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b55c:	2f19      	cmp	r7, #25
 800b55e:	d804      	bhi.n	800b56a <_strtol_l.isra.0+0xc6>
 800b560:	3c57      	subs	r4, #87	@ 0x57
 800b562:	e7e4      	b.n	800b52e <_strtol_l.isra.0+0x8a>
 800b564:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b568:	e7ed      	b.n	800b546 <_strtol_l.isra.0+0xa2>
 800b56a:	1c53      	adds	r3, r2, #1
 800b56c:	d108      	bne.n	800b580 <_strtol_l.isra.0+0xdc>
 800b56e:	2322      	movs	r3, #34	@ 0x22
 800b570:	f8ce 3000 	str.w	r3, [lr]
 800b574:	4660      	mov	r0, ip
 800b576:	f1b8 0f00 	cmp.w	r8, #0
 800b57a:	d0a0      	beq.n	800b4be <_strtol_l.isra.0+0x1a>
 800b57c:	1e69      	subs	r1, r5, #1
 800b57e:	e006      	b.n	800b58e <_strtol_l.isra.0+0xea>
 800b580:	b106      	cbz	r6, 800b584 <_strtol_l.isra.0+0xe0>
 800b582:	4240      	negs	r0, r0
 800b584:	f1b8 0f00 	cmp.w	r8, #0
 800b588:	d099      	beq.n	800b4be <_strtol_l.isra.0+0x1a>
 800b58a:	2a00      	cmp	r2, #0
 800b58c:	d1f6      	bne.n	800b57c <_strtol_l.isra.0+0xd8>
 800b58e:	f8c8 1000 	str.w	r1, [r8]
 800b592:	e794      	b.n	800b4be <_strtol_l.isra.0+0x1a>
 800b594:	0800d099 	.word	0x0800d099

0800b598 <_strtol_r>:
 800b598:	f7ff bf84 	b.w	800b4a4 <_strtol_l.isra.0>

0800b59c <__ssputs_r>:
 800b59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5a0:	688e      	ldr	r6, [r1, #8]
 800b5a2:	461f      	mov	r7, r3
 800b5a4:	42be      	cmp	r6, r7
 800b5a6:	680b      	ldr	r3, [r1, #0]
 800b5a8:	4682      	mov	sl, r0
 800b5aa:	460c      	mov	r4, r1
 800b5ac:	4690      	mov	r8, r2
 800b5ae:	d82d      	bhi.n	800b60c <__ssputs_r+0x70>
 800b5b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b5b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b5b8:	d026      	beq.n	800b608 <__ssputs_r+0x6c>
 800b5ba:	6965      	ldr	r5, [r4, #20]
 800b5bc:	6909      	ldr	r1, [r1, #16]
 800b5be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5c2:	eba3 0901 	sub.w	r9, r3, r1
 800b5c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5ca:	1c7b      	adds	r3, r7, #1
 800b5cc:	444b      	add	r3, r9
 800b5ce:	106d      	asrs	r5, r5, #1
 800b5d0:	429d      	cmp	r5, r3
 800b5d2:	bf38      	it	cc
 800b5d4:	461d      	movcc	r5, r3
 800b5d6:	0553      	lsls	r3, r2, #21
 800b5d8:	d527      	bpl.n	800b62a <__ssputs_r+0x8e>
 800b5da:	4629      	mov	r1, r5
 800b5dc:	f7fc fc66 	bl	8007eac <_malloc_r>
 800b5e0:	4606      	mov	r6, r0
 800b5e2:	b360      	cbz	r0, 800b63e <__ssputs_r+0xa2>
 800b5e4:	6921      	ldr	r1, [r4, #16]
 800b5e6:	464a      	mov	r2, r9
 800b5e8:	f7fd fdd3 	bl	8009192 <memcpy>
 800b5ec:	89a3      	ldrh	r3, [r4, #12]
 800b5ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b5f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5f6:	81a3      	strh	r3, [r4, #12]
 800b5f8:	6126      	str	r6, [r4, #16]
 800b5fa:	6165      	str	r5, [r4, #20]
 800b5fc:	444e      	add	r6, r9
 800b5fe:	eba5 0509 	sub.w	r5, r5, r9
 800b602:	6026      	str	r6, [r4, #0]
 800b604:	60a5      	str	r5, [r4, #8]
 800b606:	463e      	mov	r6, r7
 800b608:	42be      	cmp	r6, r7
 800b60a:	d900      	bls.n	800b60e <__ssputs_r+0x72>
 800b60c:	463e      	mov	r6, r7
 800b60e:	6820      	ldr	r0, [r4, #0]
 800b610:	4632      	mov	r2, r6
 800b612:	4641      	mov	r1, r8
 800b614:	f000 f9d8 	bl	800b9c8 <memmove>
 800b618:	68a3      	ldr	r3, [r4, #8]
 800b61a:	1b9b      	subs	r3, r3, r6
 800b61c:	60a3      	str	r3, [r4, #8]
 800b61e:	6823      	ldr	r3, [r4, #0]
 800b620:	4433      	add	r3, r6
 800b622:	6023      	str	r3, [r4, #0]
 800b624:	2000      	movs	r0, #0
 800b626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b62a:	462a      	mov	r2, r5
 800b62c:	f000 fd61 	bl	800c0f2 <_realloc_r>
 800b630:	4606      	mov	r6, r0
 800b632:	2800      	cmp	r0, #0
 800b634:	d1e0      	bne.n	800b5f8 <__ssputs_r+0x5c>
 800b636:	6921      	ldr	r1, [r4, #16]
 800b638:	4650      	mov	r0, sl
 800b63a:	f7fe fc35 	bl	8009ea8 <_free_r>
 800b63e:	230c      	movs	r3, #12
 800b640:	f8ca 3000 	str.w	r3, [sl]
 800b644:	89a3      	ldrh	r3, [r4, #12]
 800b646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b64a:	81a3      	strh	r3, [r4, #12]
 800b64c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b650:	e7e9      	b.n	800b626 <__ssputs_r+0x8a>
	...

0800b654 <_svfiprintf_r>:
 800b654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b658:	4698      	mov	r8, r3
 800b65a:	898b      	ldrh	r3, [r1, #12]
 800b65c:	061b      	lsls	r3, r3, #24
 800b65e:	b09d      	sub	sp, #116	@ 0x74
 800b660:	4607      	mov	r7, r0
 800b662:	460d      	mov	r5, r1
 800b664:	4614      	mov	r4, r2
 800b666:	d510      	bpl.n	800b68a <_svfiprintf_r+0x36>
 800b668:	690b      	ldr	r3, [r1, #16]
 800b66a:	b973      	cbnz	r3, 800b68a <_svfiprintf_r+0x36>
 800b66c:	2140      	movs	r1, #64	@ 0x40
 800b66e:	f7fc fc1d 	bl	8007eac <_malloc_r>
 800b672:	6028      	str	r0, [r5, #0]
 800b674:	6128      	str	r0, [r5, #16]
 800b676:	b930      	cbnz	r0, 800b686 <_svfiprintf_r+0x32>
 800b678:	230c      	movs	r3, #12
 800b67a:	603b      	str	r3, [r7, #0]
 800b67c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b680:	b01d      	add	sp, #116	@ 0x74
 800b682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b686:	2340      	movs	r3, #64	@ 0x40
 800b688:	616b      	str	r3, [r5, #20]
 800b68a:	2300      	movs	r3, #0
 800b68c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b68e:	2320      	movs	r3, #32
 800b690:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b694:	f8cd 800c 	str.w	r8, [sp, #12]
 800b698:	2330      	movs	r3, #48	@ 0x30
 800b69a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b838 <_svfiprintf_r+0x1e4>
 800b69e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b6a2:	f04f 0901 	mov.w	r9, #1
 800b6a6:	4623      	mov	r3, r4
 800b6a8:	469a      	mov	sl, r3
 800b6aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6ae:	b10a      	cbz	r2, 800b6b4 <_svfiprintf_r+0x60>
 800b6b0:	2a25      	cmp	r2, #37	@ 0x25
 800b6b2:	d1f9      	bne.n	800b6a8 <_svfiprintf_r+0x54>
 800b6b4:	ebba 0b04 	subs.w	fp, sl, r4
 800b6b8:	d00b      	beq.n	800b6d2 <_svfiprintf_r+0x7e>
 800b6ba:	465b      	mov	r3, fp
 800b6bc:	4622      	mov	r2, r4
 800b6be:	4629      	mov	r1, r5
 800b6c0:	4638      	mov	r0, r7
 800b6c2:	f7ff ff6b 	bl	800b59c <__ssputs_r>
 800b6c6:	3001      	adds	r0, #1
 800b6c8:	f000 80a7 	beq.w	800b81a <_svfiprintf_r+0x1c6>
 800b6cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6ce:	445a      	add	r2, fp
 800b6d0:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6d2:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	f000 809f 	beq.w	800b81a <_svfiprintf_r+0x1c6>
 800b6dc:	2300      	movs	r3, #0
 800b6de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b6e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6e6:	f10a 0a01 	add.w	sl, sl, #1
 800b6ea:	9304      	str	r3, [sp, #16]
 800b6ec:	9307      	str	r3, [sp, #28]
 800b6ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6f2:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6f4:	4654      	mov	r4, sl
 800b6f6:	2205      	movs	r2, #5
 800b6f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6fc:	484e      	ldr	r0, [pc, #312]	@ (800b838 <_svfiprintf_r+0x1e4>)
 800b6fe:	f7f4 fd77 	bl	80001f0 <memchr>
 800b702:	9a04      	ldr	r2, [sp, #16]
 800b704:	b9d8      	cbnz	r0, 800b73e <_svfiprintf_r+0xea>
 800b706:	06d0      	lsls	r0, r2, #27
 800b708:	bf44      	itt	mi
 800b70a:	2320      	movmi	r3, #32
 800b70c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b710:	0711      	lsls	r1, r2, #28
 800b712:	bf44      	itt	mi
 800b714:	232b      	movmi	r3, #43	@ 0x2b
 800b716:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b71a:	f89a 3000 	ldrb.w	r3, [sl]
 800b71e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b720:	d015      	beq.n	800b74e <_svfiprintf_r+0xfa>
 800b722:	9a07      	ldr	r2, [sp, #28]
 800b724:	4654      	mov	r4, sl
 800b726:	2000      	movs	r0, #0
 800b728:	f04f 0c0a 	mov.w	ip, #10
 800b72c:	4621      	mov	r1, r4
 800b72e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b732:	3b30      	subs	r3, #48	@ 0x30
 800b734:	2b09      	cmp	r3, #9
 800b736:	d94b      	bls.n	800b7d0 <_svfiprintf_r+0x17c>
 800b738:	b1b0      	cbz	r0, 800b768 <_svfiprintf_r+0x114>
 800b73a:	9207      	str	r2, [sp, #28]
 800b73c:	e014      	b.n	800b768 <_svfiprintf_r+0x114>
 800b73e:	eba0 0308 	sub.w	r3, r0, r8
 800b742:	fa09 f303 	lsl.w	r3, r9, r3
 800b746:	4313      	orrs	r3, r2
 800b748:	9304      	str	r3, [sp, #16]
 800b74a:	46a2      	mov	sl, r4
 800b74c:	e7d2      	b.n	800b6f4 <_svfiprintf_r+0xa0>
 800b74e:	9b03      	ldr	r3, [sp, #12]
 800b750:	1d19      	adds	r1, r3, #4
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	9103      	str	r1, [sp, #12]
 800b756:	2b00      	cmp	r3, #0
 800b758:	bfbb      	ittet	lt
 800b75a:	425b      	neglt	r3, r3
 800b75c:	f042 0202 	orrlt.w	r2, r2, #2
 800b760:	9307      	strge	r3, [sp, #28]
 800b762:	9307      	strlt	r3, [sp, #28]
 800b764:	bfb8      	it	lt
 800b766:	9204      	strlt	r2, [sp, #16]
 800b768:	7823      	ldrb	r3, [r4, #0]
 800b76a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b76c:	d10a      	bne.n	800b784 <_svfiprintf_r+0x130>
 800b76e:	7863      	ldrb	r3, [r4, #1]
 800b770:	2b2a      	cmp	r3, #42	@ 0x2a
 800b772:	d132      	bne.n	800b7da <_svfiprintf_r+0x186>
 800b774:	9b03      	ldr	r3, [sp, #12]
 800b776:	1d1a      	adds	r2, r3, #4
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	9203      	str	r2, [sp, #12]
 800b77c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b780:	3402      	adds	r4, #2
 800b782:	9305      	str	r3, [sp, #20]
 800b784:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b848 <_svfiprintf_r+0x1f4>
 800b788:	7821      	ldrb	r1, [r4, #0]
 800b78a:	2203      	movs	r2, #3
 800b78c:	4650      	mov	r0, sl
 800b78e:	f7f4 fd2f 	bl	80001f0 <memchr>
 800b792:	b138      	cbz	r0, 800b7a4 <_svfiprintf_r+0x150>
 800b794:	9b04      	ldr	r3, [sp, #16]
 800b796:	eba0 000a 	sub.w	r0, r0, sl
 800b79a:	2240      	movs	r2, #64	@ 0x40
 800b79c:	4082      	lsls	r2, r0
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	3401      	adds	r4, #1
 800b7a2:	9304      	str	r3, [sp, #16]
 800b7a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a8:	4824      	ldr	r0, [pc, #144]	@ (800b83c <_svfiprintf_r+0x1e8>)
 800b7aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b7ae:	2206      	movs	r2, #6
 800b7b0:	f7f4 fd1e 	bl	80001f0 <memchr>
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	d036      	beq.n	800b826 <_svfiprintf_r+0x1d2>
 800b7b8:	4b21      	ldr	r3, [pc, #132]	@ (800b840 <_svfiprintf_r+0x1ec>)
 800b7ba:	bb1b      	cbnz	r3, 800b804 <_svfiprintf_r+0x1b0>
 800b7bc:	9b03      	ldr	r3, [sp, #12]
 800b7be:	3307      	adds	r3, #7
 800b7c0:	f023 0307 	bic.w	r3, r3, #7
 800b7c4:	3308      	adds	r3, #8
 800b7c6:	9303      	str	r3, [sp, #12]
 800b7c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7ca:	4433      	add	r3, r6
 800b7cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7ce:	e76a      	b.n	800b6a6 <_svfiprintf_r+0x52>
 800b7d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7d4:	460c      	mov	r4, r1
 800b7d6:	2001      	movs	r0, #1
 800b7d8:	e7a8      	b.n	800b72c <_svfiprintf_r+0xd8>
 800b7da:	2300      	movs	r3, #0
 800b7dc:	3401      	adds	r4, #1
 800b7de:	9305      	str	r3, [sp, #20]
 800b7e0:	4619      	mov	r1, r3
 800b7e2:	f04f 0c0a 	mov.w	ip, #10
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7ec:	3a30      	subs	r2, #48	@ 0x30
 800b7ee:	2a09      	cmp	r2, #9
 800b7f0:	d903      	bls.n	800b7fa <_svfiprintf_r+0x1a6>
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d0c6      	beq.n	800b784 <_svfiprintf_r+0x130>
 800b7f6:	9105      	str	r1, [sp, #20]
 800b7f8:	e7c4      	b.n	800b784 <_svfiprintf_r+0x130>
 800b7fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7fe:	4604      	mov	r4, r0
 800b800:	2301      	movs	r3, #1
 800b802:	e7f0      	b.n	800b7e6 <_svfiprintf_r+0x192>
 800b804:	ab03      	add	r3, sp, #12
 800b806:	9300      	str	r3, [sp, #0]
 800b808:	462a      	mov	r2, r5
 800b80a:	4b0e      	ldr	r3, [pc, #56]	@ (800b844 <_svfiprintf_r+0x1f0>)
 800b80c:	a904      	add	r1, sp, #16
 800b80e:	4638      	mov	r0, r7
 800b810:	f7fc fc78 	bl	8008104 <_printf_float>
 800b814:	1c42      	adds	r2, r0, #1
 800b816:	4606      	mov	r6, r0
 800b818:	d1d6      	bne.n	800b7c8 <_svfiprintf_r+0x174>
 800b81a:	89ab      	ldrh	r3, [r5, #12]
 800b81c:	065b      	lsls	r3, r3, #25
 800b81e:	f53f af2d 	bmi.w	800b67c <_svfiprintf_r+0x28>
 800b822:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b824:	e72c      	b.n	800b680 <_svfiprintf_r+0x2c>
 800b826:	ab03      	add	r3, sp, #12
 800b828:	9300      	str	r3, [sp, #0]
 800b82a:	462a      	mov	r2, r5
 800b82c:	4b05      	ldr	r3, [pc, #20]	@ (800b844 <_svfiprintf_r+0x1f0>)
 800b82e:	a904      	add	r1, sp, #16
 800b830:	4638      	mov	r0, r7
 800b832:	f7fc feff 	bl	8008634 <_printf_i>
 800b836:	e7ed      	b.n	800b814 <_svfiprintf_r+0x1c0>
 800b838:	0800cecf 	.word	0x0800cecf
 800b83c:	0800ced9 	.word	0x0800ced9
 800b840:	08008105 	.word	0x08008105
 800b844:	0800b59d 	.word	0x0800b59d
 800b848:	0800ced5 	.word	0x0800ced5

0800b84c <__sflush_r>:
 800b84c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b854:	0716      	lsls	r6, r2, #28
 800b856:	4605      	mov	r5, r0
 800b858:	460c      	mov	r4, r1
 800b85a:	d454      	bmi.n	800b906 <__sflush_r+0xba>
 800b85c:	684b      	ldr	r3, [r1, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	dc02      	bgt.n	800b868 <__sflush_r+0x1c>
 800b862:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b864:	2b00      	cmp	r3, #0
 800b866:	dd48      	ble.n	800b8fa <__sflush_r+0xae>
 800b868:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b86a:	2e00      	cmp	r6, #0
 800b86c:	d045      	beq.n	800b8fa <__sflush_r+0xae>
 800b86e:	2300      	movs	r3, #0
 800b870:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b874:	682f      	ldr	r7, [r5, #0]
 800b876:	6a21      	ldr	r1, [r4, #32]
 800b878:	602b      	str	r3, [r5, #0]
 800b87a:	d030      	beq.n	800b8de <__sflush_r+0x92>
 800b87c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b87e:	89a3      	ldrh	r3, [r4, #12]
 800b880:	0759      	lsls	r1, r3, #29
 800b882:	d505      	bpl.n	800b890 <__sflush_r+0x44>
 800b884:	6863      	ldr	r3, [r4, #4]
 800b886:	1ad2      	subs	r2, r2, r3
 800b888:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b88a:	b10b      	cbz	r3, 800b890 <__sflush_r+0x44>
 800b88c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b88e:	1ad2      	subs	r2, r2, r3
 800b890:	2300      	movs	r3, #0
 800b892:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b894:	6a21      	ldr	r1, [r4, #32]
 800b896:	4628      	mov	r0, r5
 800b898:	47b0      	blx	r6
 800b89a:	1c43      	adds	r3, r0, #1
 800b89c:	89a3      	ldrh	r3, [r4, #12]
 800b89e:	d106      	bne.n	800b8ae <__sflush_r+0x62>
 800b8a0:	6829      	ldr	r1, [r5, #0]
 800b8a2:	291d      	cmp	r1, #29
 800b8a4:	d82b      	bhi.n	800b8fe <__sflush_r+0xb2>
 800b8a6:	4a2a      	ldr	r2, [pc, #168]	@ (800b950 <__sflush_r+0x104>)
 800b8a8:	40ca      	lsrs	r2, r1
 800b8aa:	07d6      	lsls	r6, r2, #31
 800b8ac:	d527      	bpl.n	800b8fe <__sflush_r+0xb2>
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	6062      	str	r2, [r4, #4]
 800b8b2:	04d9      	lsls	r1, r3, #19
 800b8b4:	6922      	ldr	r2, [r4, #16]
 800b8b6:	6022      	str	r2, [r4, #0]
 800b8b8:	d504      	bpl.n	800b8c4 <__sflush_r+0x78>
 800b8ba:	1c42      	adds	r2, r0, #1
 800b8bc:	d101      	bne.n	800b8c2 <__sflush_r+0x76>
 800b8be:	682b      	ldr	r3, [r5, #0]
 800b8c0:	b903      	cbnz	r3, 800b8c4 <__sflush_r+0x78>
 800b8c2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b8c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b8c6:	602f      	str	r7, [r5, #0]
 800b8c8:	b1b9      	cbz	r1, 800b8fa <__sflush_r+0xae>
 800b8ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b8ce:	4299      	cmp	r1, r3
 800b8d0:	d002      	beq.n	800b8d8 <__sflush_r+0x8c>
 800b8d2:	4628      	mov	r0, r5
 800b8d4:	f7fe fae8 	bl	8009ea8 <_free_r>
 800b8d8:	2300      	movs	r3, #0
 800b8da:	6363      	str	r3, [r4, #52]	@ 0x34
 800b8dc:	e00d      	b.n	800b8fa <__sflush_r+0xae>
 800b8de:	2301      	movs	r3, #1
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	47b0      	blx	r6
 800b8e4:	4602      	mov	r2, r0
 800b8e6:	1c50      	adds	r0, r2, #1
 800b8e8:	d1c9      	bne.n	800b87e <__sflush_r+0x32>
 800b8ea:	682b      	ldr	r3, [r5, #0]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d0c6      	beq.n	800b87e <__sflush_r+0x32>
 800b8f0:	2b1d      	cmp	r3, #29
 800b8f2:	d001      	beq.n	800b8f8 <__sflush_r+0xac>
 800b8f4:	2b16      	cmp	r3, #22
 800b8f6:	d11e      	bne.n	800b936 <__sflush_r+0xea>
 800b8f8:	602f      	str	r7, [r5, #0]
 800b8fa:	2000      	movs	r0, #0
 800b8fc:	e022      	b.n	800b944 <__sflush_r+0xf8>
 800b8fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b902:	b21b      	sxth	r3, r3
 800b904:	e01b      	b.n	800b93e <__sflush_r+0xf2>
 800b906:	690f      	ldr	r7, [r1, #16]
 800b908:	2f00      	cmp	r7, #0
 800b90a:	d0f6      	beq.n	800b8fa <__sflush_r+0xae>
 800b90c:	0793      	lsls	r3, r2, #30
 800b90e:	680e      	ldr	r6, [r1, #0]
 800b910:	bf08      	it	eq
 800b912:	694b      	ldreq	r3, [r1, #20]
 800b914:	600f      	str	r7, [r1, #0]
 800b916:	bf18      	it	ne
 800b918:	2300      	movne	r3, #0
 800b91a:	eba6 0807 	sub.w	r8, r6, r7
 800b91e:	608b      	str	r3, [r1, #8]
 800b920:	f1b8 0f00 	cmp.w	r8, #0
 800b924:	dde9      	ble.n	800b8fa <__sflush_r+0xae>
 800b926:	6a21      	ldr	r1, [r4, #32]
 800b928:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b92a:	4643      	mov	r3, r8
 800b92c:	463a      	mov	r2, r7
 800b92e:	4628      	mov	r0, r5
 800b930:	47b0      	blx	r6
 800b932:	2800      	cmp	r0, #0
 800b934:	dc08      	bgt.n	800b948 <__sflush_r+0xfc>
 800b936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b93a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b93e:	81a3      	strh	r3, [r4, #12]
 800b940:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b948:	4407      	add	r7, r0
 800b94a:	eba8 0800 	sub.w	r8, r8, r0
 800b94e:	e7e7      	b.n	800b920 <__sflush_r+0xd4>
 800b950:	20400001 	.word	0x20400001

0800b954 <_fflush_r>:
 800b954:	b538      	push	{r3, r4, r5, lr}
 800b956:	690b      	ldr	r3, [r1, #16]
 800b958:	4605      	mov	r5, r0
 800b95a:	460c      	mov	r4, r1
 800b95c:	b913      	cbnz	r3, 800b964 <_fflush_r+0x10>
 800b95e:	2500      	movs	r5, #0
 800b960:	4628      	mov	r0, r5
 800b962:	bd38      	pop	{r3, r4, r5, pc}
 800b964:	b118      	cbz	r0, 800b96e <_fflush_r+0x1a>
 800b966:	6a03      	ldr	r3, [r0, #32]
 800b968:	b90b      	cbnz	r3, 800b96e <_fflush_r+0x1a>
 800b96a:	f7fd fa1b 	bl	8008da4 <__sinit>
 800b96e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d0f3      	beq.n	800b95e <_fflush_r+0xa>
 800b976:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b978:	07d0      	lsls	r0, r2, #31
 800b97a:	d404      	bmi.n	800b986 <_fflush_r+0x32>
 800b97c:	0599      	lsls	r1, r3, #22
 800b97e:	d402      	bmi.n	800b986 <_fflush_r+0x32>
 800b980:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b982:	f7fd fc04 	bl	800918e <__retarget_lock_acquire_recursive>
 800b986:	4628      	mov	r0, r5
 800b988:	4621      	mov	r1, r4
 800b98a:	f7ff ff5f 	bl	800b84c <__sflush_r>
 800b98e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b990:	07da      	lsls	r2, r3, #31
 800b992:	4605      	mov	r5, r0
 800b994:	d4e4      	bmi.n	800b960 <_fflush_r+0xc>
 800b996:	89a3      	ldrh	r3, [r4, #12]
 800b998:	059b      	lsls	r3, r3, #22
 800b99a:	d4e1      	bmi.n	800b960 <_fflush_r+0xc>
 800b99c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b99e:	f7fd fbf7 	bl	8009190 <__retarget_lock_release_recursive>
 800b9a2:	e7dd      	b.n	800b960 <_fflush_r+0xc>

0800b9a4 <fiprintf>:
 800b9a4:	b40e      	push	{r1, r2, r3}
 800b9a6:	b503      	push	{r0, r1, lr}
 800b9a8:	4601      	mov	r1, r0
 800b9aa:	ab03      	add	r3, sp, #12
 800b9ac:	4805      	ldr	r0, [pc, #20]	@ (800b9c4 <fiprintf+0x20>)
 800b9ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9b2:	6800      	ldr	r0, [r0, #0]
 800b9b4:	9301      	str	r3, [sp, #4]
 800b9b6:	f000 fc01 	bl	800c1bc <_vfiprintf_r>
 800b9ba:	b002      	add	sp, #8
 800b9bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9c0:	b003      	add	sp, #12
 800b9c2:	4770      	bx	lr
 800b9c4:	20000064 	.word	0x20000064

0800b9c8 <memmove>:
 800b9c8:	4288      	cmp	r0, r1
 800b9ca:	b510      	push	{r4, lr}
 800b9cc:	eb01 0402 	add.w	r4, r1, r2
 800b9d0:	d902      	bls.n	800b9d8 <memmove+0x10>
 800b9d2:	4284      	cmp	r4, r0
 800b9d4:	4623      	mov	r3, r4
 800b9d6:	d807      	bhi.n	800b9e8 <memmove+0x20>
 800b9d8:	1e43      	subs	r3, r0, #1
 800b9da:	42a1      	cmp	r1, r4
 800b9dc:	d008      	beq.n	800b9f0 <memmove+0x28>
 800b9de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b9e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b9e6:	e7f8      	b.n	800b9da <memmove+0x12>
 800b9e8:	4402      	add	r2, r0
 800b9ea:	4601      	mov	r1, r0
 800b9ec:	428a      	cmp	r2, r1
 800b9ee:	d100      	bne.n	800b9f2 <memmove+0x2a>
 800b9f0:	bd10      	pop	{r4, pc}
 800b9f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b9f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b9fa:	e7f7      	b.n	800b9ec <memmove+0x24>

0800b9fc <strchr>:
 800b9fc:	b2c9      	uxtb	r1, r1
 800b9fe:	4603      	mov	r3, r0
 800ba00:	4618      	mov	r0, r3
 800ba02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba06:	b112      	cbz	r2, 800ba0e <strchr+0x12>
 800ba08:	428a      	cmp	r2, r1
 800ba0a:	d1f9      	bne.n	800ba00 <strchr+0x4>
 800ba0c:	4770      	bx	lr
 800ba0e:	2900      	cmp	r1, #0
 800ba10:	bf18      	it	ne
 800ba12:	2000      	movne	r0, #0
 800ba14:	4770      	bx	lr
	...

0800ba18 <nan>:
 800ba18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ba20 <nan+0x8>
 800ba1c:	4770      	bx	lr
 800ba1e:	bf00      	nop
 800ba20:	00000000 	.word	0x00000000
 800ba24:	7ff80000 	.word	0x7ff80000

0800ba28 <abort>:
 800ba28:	b508      	push	{r3, lr}
 800ba2a:	2006      	movs	r0, #6
 800ba2c:	f000 fd9a 	bl	800c564 <raise>
 800ba30:	2001      	movs	r0, #1
 800ba32:	f7f7 fbf7 	bl	8003224 <_exit>

0800ba36 <_calloc_r>:
 800ba36:	b570      	push	{r4, r5, r6, lr}
 800ba38:	fba1 5402 	umull	r5, r4, r1, r2
 800ba3c:	b934      	cbnz	r4, 800ba4c <_calloc_r+0x16>
 800ba3e:	4629      	mov	r1, r5
 800ba40:	f7fc fa34 	bl	8007eac <_malloc_r>
 800ba44:	4606      	mov	r6, r0
 800ba46:	b928      	cbnz	r0, 800ba54 <_calloc_r+0x1e>
 800ba48:	4630      	mov	r0, r6
 800ba4a:	bd70      	pop	{r4, r5, r6, pc}
 800ba4c:	220c      	movs	r2, #12
 800ba4e:	6002      	str	r2, [r0, #0]
 800ba50:	2600      	movs	r6, #0
 800ba52:	e7f9      	b.n	800ba48 <_calloc_r+0x12>
 800ba54:	462a      	mov	r2, r5
 800ba56:	4621      	mov	r1, r4
 800ba58:	f7fd fa75 	bl	8008f46 <memset>
 800ba5c:	e7f4      	b.n	800ba48 <_calloc_r+0x12>

0800ba5e <rshift>:
 800ba5e:	6903      	ldr	r3, [r0, #16]
 800ba60:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba68:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba6c:	f100 0414 	add.w	r4, r0, #20
 800ba70:	dd45      	ble.n	800bafe <rshift+0xa0>
 800ba72:	f011 011f 	ands.w	r1, r1, #31
 800ba76:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba7a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba7e:	d10c      	bne.n	800ba9a <rshift+0x3c>
 800ba80:	f100 0710 	add.w	r7, r0, #16
 800ba84:	4629      	mov	r1, r5
 800ba86:	42b1      	cmp	r1, r6
 800ba88:	d334      	bcc.n	800baf4 <rshift+0x96>
 800ba8a:	1a9b      	subs	r3, r3, r2
 800ba8c:	009b      	lsls	r3, r3, #2
 800ba8e:	1eea      	subs	r2, r5, #3
 800ba90:	4296      	cmp	r6, r2
 800ba92:	bf38      	it	cc
 800ba94:	2300      	movcc	r3, #0
 800ba96:	4423      	add	r3, r4
 800ba98:	e015      	b.n	800bac6 <rshift+0x68>
 800ba9a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba9e:	f1c1 0820 	rsb	r8, r1, #32
 800baa2:	40cf      	lsrs	r7, r1
 800baa4:	f105 0e04 	add.w	lr, r5, #4
 800baa8:	46a1      	mov	r9, r4
 800baaa:	4576      	cmp	r6, lr
 800baac:	46f4      	mov	ip, lr
 800baae:	d815      	bhi.n	800badc <rshift+0x7e>
 800bab0:	1a9a      	subs	r2, r3, r2
 800bab2:	0092      	lsls	r2, r2, #2
 800bab4:	3a04      	subs	r2, #4
 800bab6:	3501      	adds	r5, #1
 800bab8:	42ae      	cmp	r6, r5
 800baba:	bf38      	it	cc
 800babc:	2200      	movcc	r2, #0
 800babe:	18a3      	adds	r3, r4, r2
 800bac0:	50a7      	str	r7, [r4, r2]
 800bac2:	b107      	cbz	r7, 800bac6 <rshift+0x68>
 800bac4:	3304      	adds	r3, #4
 800bac6:	1b1a      	subs	r2, r3, r4
 800bac8:	42a3      	cmp	r3, r4
 800baca:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bace:	bf08      	it	eq
 800bad0:	2300      	moveq	r3, #0
 800bad2:	6102      	str	r2, [r0, #16]
 800bad4:	bf08      	it	eq
 800bad6:	6143      	streq	r3, [r0, #20]
 800bad8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800badc:	f8dc c000 	ldr.w	ip, [ip]
 800bae0:	fa0c fc08 	lsl.w	ip, ip, r8
 800bae4:	ea4c 0707 	orr.w	r7, ip, r7
 800bae8:	f849 7b04 	str.w	r7, [r9], #4
 800baec:	f85e 7b04 	ldr.w	r7, [lr], #4
 800baf0:	40cf      	lsrs	r7, r1
 800baf2:	e7da      	b.n	800baaa <rshift+0x4c>
 800baf4:	f851 cb04 	ldr.w	ip, [r1], #4
 800baf8:	f847 cf04 	str.w	ip, [r7, #4]!
 800bafc:	e7c3      	b.n	800ba86 <rshift+0x28>
 800bafe:	4623      	mov	r3, r4
 800bb00:	e7e1      	b.n	800bac6 <rshift+0x68>

0800bb02 <__hexdig_fun>:
 800bb02:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bb06:	2b09      	cmp	r3, #9
 800bb08:	d802      	bhi.n	800bb10 <__hexdig_fun+0xe>
 800bb0a:	3820      	subs	r0, #32
 800bb0c:	b2c0      	uxtb	r0, r0
 800bb0e:	4770      	bx	lr
 800bb10:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bb14:	2b05      	cmp	r3, #5
 800bb16:	d801      	bhi.n	800bb1c <__hexdig_fun+0x1a>
 800bb18:	3847      	subs	r0, #71	@ 0x47
 800bb1a:	e7f7      	b.n	800bb0c <__hexdig_fun+0xa>
 800bb1c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bb20:	2b05      	cmp	r3, #5
 800bb22:	d801      	bhi.n	800bb28 <__hexdig_fun+0x26>
 800bb24:	3827      	subs	r0, #39	@ 0x27
 800bb26:	e7f1      	b.n	800bb0c <__hexdig_fun+0xa>
 800bb28:	2000      	movs	r0, #0
 800bb2a:	4770      	bx	lr

0800bb2c <__gethex>:
 800bb2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb30:	b085      	sub	sp, #20
 800bb32:	468a      	mov	sl, r1
 800bb34:	9302      	str	r3, [sp, #8]
 800bb36:	680b      	ldr	r3, [r1, #0]
 800bb38:	9001      	str	r0, [sp, #4]
 800bb3a:	4690      	mov	r8, r2
 800bb3c:	1c9c      	adds	r4, r3, #2
 800bb3e:	46a1      	mov	r9, r4
 800bb40:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bb44:	2830      	cmp	r0, #48	@ 0x30
 800bb46:	d0fa      	beq.n	800bb3e <__gethex+0x12>
 800bb48:	eba9 0303 	sub.w	r3, r9, r3
 800bb4c:	f1a3 0b02 	sub.w	fp, r3, #2
 800bb50:	f7ff ffd7 	bl	800bb02 <__hexdig_fun>
 800bb54:	4605      	mov	r5, r0
 800bb56:	2800      	cmp	r0, #0
 800bb58:	d168      	bne.n	800bc2c <__gethex+0x100>
 800bb5a:	49a0      	ldr	r1, [pc, #640]	@ (800bddc <__gethex+0x2b0>)
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	4648      	mov	r0, r9
 800bb60:	f7fd f9f9 	bl	8008f56 <strncmp>
 800bb64:	4607      	mov	r7, r0
 800bb66:	2800      	cmp	r0, #0
 800bb68:	d167      	bne.n	800bc3a <__gethex+0x10e>
 800bb6a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bb6e:	4626      	mov	r6, r4
 800bb70:	f7ff ffc7 	bl	800bb02 <__hexdig_fun>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	d062      	beq.n	800bc3e <__gethex+0x112>
 800bb78:	4623      	mov	r3, r4
 800bb7a:	7818      	ldrb	r0, [r3, #0]
 800bb7c:	2830      	cmp	r0, #48	@ 0x30
 800bb7e:	4699      	mov	r9, r3
 800bb80:	f103 0301 	add.w	r3, r3, #1
 800bb84:	d0f9      	beq.n	800bb7a <__gethex+0x4e>
 800bb86:	f7ff ffbc 	bl	800bb02 <__hexdig_fun>
 800bb8a:	fab0 f580 	clz	r5, r0
 800bb8e:	096d      	lsrs	r5, r5, #5
 800bb90:	f04f 0b01 	mov.w	fp, #1
 800bb94:	464a      	mov	r2, r9
 800bb96:	4616      	mov	r6, r2
 800bb98:	3201      	adds	r2, #1
 800bb9a:	7830      	ldrb	r0, [r6, #0]
 800bb9c:	f7ff ffb1 	bl	800bb02 <__hexdig_fun>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d1f8      	bne.n	800bb96 <__gethex+0x6a>
 800bba4:	498d      	ldr	r1, [pc, #564]	@ (800bddc <__gethex+0x2b0>)
 800bba6:	2201      	movs	r2, #1
 800bba8:	4630      	mov	r0, r6
 800bbaa:	f7fd f9d4 	bl	8008f56 <strncmp>
 800bbae:	2800      	cmp	r0, #0
 800bbb0:	d13f      	bne.n	800bc32 <__gethex+0x106>
 800bbb2:	b944      	cbnz	r4, 800bbc6 <__gethex+0x9a>
 800bbb4:	1c74      	adds	r4, r6, #1
 800bbb6:	4622      	mov	r2, r4
 800bbb8:	4616      	mov	r6, r2
 800bbba:	3201      	adds	r2, #1
 800bbbc:	7830      	ldrb	r0, [r6, #0]
 800bbbe:	f7ff ffa0 	bl	800bb02 <__hexdig_fun>
 800bbc2:	2800      	cmp	r0, #0
 800bbc4:	d1f8      	bne.n	800bbb8 <__gethex+0x8c>
 800bbc6:	1ba4      	subs	r4, r4, r6
 800bbc8:	00a7      	lsls	r7, r4, #2
 800bbca:	7833      	ldrb	r3, [r6, #0]
 800bbcc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bbd0:	2b50      	cmp	r3, #80	@ 0x50
 800bbd2:	d13e      	bne.n	800bc52 <__gethex+0x126>
 800bbd4:	7873      	ldrb	r3, [r6, #1]
 800bbd6:	2b2b      	cmp	r3, #43	@ 0x2b
 800bbd8:	d033      	beq.n	800bc42 <__gethex+0x116>
 800bbda:	2b2d      	cmp	r3, #45	@ 0x2d
 800bbdc:	d034      	beq.n	800bc48 <__gethex+0x11c>
 800bbde:	1c71      	adds	r1, r6, #1
 800bbe0:	2400      	movs	r4, #0
 800bbe2:	7808      	ldrb	r0, [r1, #0]
 800bbe4:	f7ff ff8d 	bl	800bb02 <__hexdig_fun>
 800bbe8:	1e43      	subs	r3, r0, #1
 800bbea:	b2db      	uxtb	r3, r3
 800bbec:	2b18      	cmp	r3, #24
 800bbee:	d830      	bhi.n	800bc52 <__gethex+0x126>
 800bbf0:	f1a0 0210 	sub.w	r2, r0, #16
 800bbf4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bbf8:	f7ff ff83 	bl	800bb02 <__hexdig_fun>
 800bbfc:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800bc00:	fa5f fc8c 	uxtb.w	ip, ip
 800bc04:	f1bc 0f18 	cmp.w	ip, #24
 800bc08:	f04f 030a 	mov.w	r3, #10
 800bc0c:	d91e      	bls.n	800bc4c <__gethex+0x120>
 800bc0e:	b104      	cbz	r4, 800bc12 <__gethex+0xe6>
 800bc10:	4252      	negs	r2, r2
 800bc12:	4417      	add	r7, r2
 800bc14:	f8ca 1000 	str.w	r1, [sl]
 800bc18:	b1ed      	cbz	r5, 800bc56 <__gethex+0x12a>
 800bc1a:	f1bb 0f00 	cmp.w	fp, #0
 800bc1e:	bf0c      	ite	eq
 800bc20:	2506      	moveq	r5, #6
 800bc22:	2500      	movne	r5, #0
 800bc24:	4628      	mov	r0, r5
 800bc26:	b005      	add	sp, #20
 800bc28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc2c:	2500      	movs	r5, #0
 800bc2e:	462c      	mov	r4, r5
 800bc30:	e7b0      	b.n	800bb94 <__gethex+0x68>
 800bc32:	2c00      	cmp	r4, #0
 800bc34:	d1c7      	bne.n	800bbc6 <__gethex+0x9a>
 800bc36:	4627      	mov	r7, r4
 800bc38:	e7c7      	b.n	800bbca <__gethex+0x9e>
 800bc3a:	464e      	mov	r6, r9
 800bc3c:	462f      	mov	r7, r5
 800bc3e:	2501      	movs	r5, #1
 800bc40:	e7c3      	b.n	800bbca <__gethex+0x9e>
 800bc42:	2400      	movs	r4, #0
 800bc44:	1cb1      	adds	r1, r6, #2
 800bc46:	e7cc      	b.n	800bbe2 <__gethex+0xb6>
 800bc48:	2401      	movs	r4, #1
 800bc4a:	e7fb      	b.n	800bc44 <__gethex+0x118>
 800bc4c:	fb03 0002 	mla	r0, r3, r2, r0
 800bc50:	e7ce      	b.n	800bbf0 <__gethex+0xc4>
 800bc52:	4631      	mov	r1, r6
 800bc54:	e7de      	b.n	800bc14 <__gethex+0xe8>
 800bc56:	eba6 0309 	sub.w	r3, r6, r9
 800bc5a:	3b01      	subs	r3, #1
 800bc5c:	4629      	mov	r1, r5
 800bc5e:	2b07      	cmp	r3, #7
 800bc60:	dc0a      	bgt.n	800bc78 <__gethex+0x14c>
 800bc62:	9801      	ldr	r0, [sp, #4]
 800bc64:	f7fe f96a 	bl	8009f3c <_Balloc>
 800bc68:	4604      	mov	r4, r0
 800bc6a:	b940      	cbnz	r0, 800bc7e <__gethex+0x152>
 800bc6c:	4b5c      	ldr	r3, [pc, #368]	@ (800bde0 <__gethex+0x2b4>)
 800bc6e:	4602      	mov	r2, r0
 800bc70:	21e4      	movs	r1, #228	@ 0xe4
 800bc72:	485c      	ldr	r0, [pc, #368]	@ (800bde4 <__gethex+0x2b8>)
 800bc74:	f7fd faa2 	bl	80091bc <__assert_func>
 800bc78:	3101      	adds	r1, #1
 800bc7a:	105b      	asrs	r3, r3, #1
 800bc7c:	e7ef      	b.n	800bc5e <__gethex+0x132>
 800bc7e:	f100 0a14 	add.w	sl, r0, #20
 800bc82:	2300      	movs	r3, #0
 800bc84:	4655      	mov	r5, sl
 800bc86:	469b      	mov	fp, r3
 800bc88:	45b1      	cmp	r9, r6
 800bc8a:	d337      	bcc.n	800bcfc <__gethex+0x1d0>
 800bc8c:	f845 bb04 	str.w	fp, [r5], #4
 800bc90:	eba5 050a 	sub.w	r5, r5, sl
 800bc94:	10ad      	asrs	r5, r5, #2
 800bc96:	6125      	str	r5, [r4, #16]
 800bc98:	4658      	mov	r0, fp
 800bc9a:	f7fe fa41 	bl	800a120 <__hi0bits>
 800bc9e:	016d      	lsls	r5, r5, #5
 800bca0:	f8d8 6000 	ldr.w	r6, [r8]
 800bca4:	1a2d      	subs	r5, r5, r0
 800bca6:	42b5      	cmp	r5, r6
 800bca8:	dd54      	ble.n	800bd54 <__gethex+0x228>
 800bcaa:	1bad      	subs	r5, r5, r6
 800bcac:	4629      	mov	r1, r5
 800bcae:	4620      	mov	r0, r4
 800bcb0:	f7fe fdcd 	bl	800a84e <__any_on>
 800bcb4:	4681      	mov	r9, r0
 800bcb6:	b178      	cbz	r0, 800bcd8 <__gethex+0x1ac>
 800bcb8:	1e6b      	subs	r3, r5, #1
 800bcba:	1159      	asrs	r1, r3, #5
 800bcbc:	f003 021f 	and.w	r2, r3, #31
 800bcc0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bcc4:	f04f 0901 	mov.w	r9, #1
 800bcc8:	fa09 f202 	lsl.w	r2, r9, r2
 800bccc:	420a      	tst	r2, r1
 800bcce:	d003      	beq.n	800bcd8 <__gethex+0x1ac>
 800bcd0:	454b      	cmp	r3, r9
 800bcd2:	dc36      	bgt.n	800bd42 <__gethex+0x216>
 800bcd4:	f04f 0902 	mov.w	r9, #2
 800bcd8:	4629      	mov	r1, r5
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f7ff febf 	bl	800ba5e <rshift>
 800bce0:	442f      	add	r7, r5
 800bce2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bce6:	42bb      	cmp	r3, r7
 800bce8:	da42      	bge.n	800bd70 <__gethex+0x244>
 800bcea:	9801      	ldr	r0, [sp, #4]
 800bcec:	4621      	mov	r1, r4
 800bcee:	f7fe f965 	bl	8009fbc <_Bfree>
 800bcf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	6013      	str	r3, [r2, #0]
 800bcf8:	25a3      	movs	r5, #163	@ 0xa3
 800bcfa:	e793      	b.n	800bc24 <__gethex+0xf8>
 800bcfc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bd00:	2a2e      	cmp	r2, #46	@ 0x2e
 800bd02:	d012      	beq.n	800bd2a <__gethex+0x1fe>
 800bd04:	2b20      	cmp	r3, #32
 800bd06:	d104      	bne.n	800bd12 <__gethex+0x1e6>
 800bd08:	f845 bb04 	str.w	fp, [r5], #4
 800bd0c:	f04f 0b00 	mov.w	fp, #0
 800bd10:	465b      	mov	r3, fp
 800bd12:	7830      	ldrb	r0, [r6, #0]
 800bd14:	9303      	str	r3, [sp, #12]
 800bd16:	f7ff fef4 	bl	800bb02 <__hexdig_fun>
 800bd1a:	9b03      	ldr	r3, [sp, #12]
 800bd1c:	f000 000f 	and.w	r0, r0, #15
 800bd20:	4098      	lsls	r0, r3
 800bd22:	ea4b 0b00 	orr.w	fp, fp, r0
 800bd26:	3304      	adds	r3, #4
 800bd28:	e7ae      	b.n	800bc88 <__gethex+0x15c>
 800bd2a:	45b1      	cmp	r9, r6
 800bd2c:	d8ea      	bhi.n	800bd04 <__gethex+0x1d8>
 800bd2e:	492b      	ldr	r1, [pc, #172]	@ (800bddc <__gethex+0x2b0>)
 800bd30:	9303      	str	r3, [sp, #12]
 800bd32:	2201      	movs	r2, #1
 800bd34:	4630      	mov	r0, r6
 800bd36:	f7fd f90e 	bl	8008f56 <strncmp>
 800bd3a:	9b03      	ldr	r3, [sp, #12]
 800bd3c:	2800      	cmp	r0, #0
 800bd3e:	d1e1      	bne.n	800bd04 <__gethex+0x1d8>
 800bd40:	e7a2      	b.n	800bc88 <__gethex+0x15c>
 800bd42:	1ea9      	subs	r1, r5, #2
 800bd44:	4620      	mov	r0, r4
 800bd46:	f7fe fd82 	bl	800a84e <__any_on>
 800bd4a:	2800      	cmp	r0, #0
 800bd4c:	d0c2      	beq.n	800bcd4 <__gethex+0x1a8>
 800bd4e:	f04f 0903 	mov.w	r9, #3
 800bd52:	e7c1      	b.n	800bcd8 <__gethex+0x1ac>
 800bd54:	da09      	bge.n	800bd6a <__gethex+0x23e>
 800bd56:	1b75      	subs	r5, r6, r5
 800bd58:	4621      	mov	r1, r4
 800bd5a:	9801      	ldr	r0, [sp, #4]
 800bd5c:	462a      	mov	r2, r5
 800bd5e:	f7fe fb3d 	bl	800a3dc <__lshift>
 800bd62:	1b7f      	subs	r7, r7, r5
 800bd64:	4604      	mov	r4, r0
 800bd66:	f100 0a14 	add.w	sl, r0, #20
 800bd6a:	f04f 0900 	mov.w	r9, #0
 800bd6e:	e7b8      	b.n	800bce2 <__gethex+0x1b6>
 800bd70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bd74:	42bd      	cmp	r5, r7
 800bd76:	dd6f      	ble.n	800be58 <__gethex+0x32c>
 800bd78:	1bed      	subs	r5, r5, r7
 800bd7a:	42ae      	cmp	r6, r5
 800bd7c:	dc34      	bgt.n	800bde8 <__gethex+0x2bc>
 800bd7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd82:	2b02      	cmp	r3, #2
 800bd84:	d022      	beq.n	800bdcc <__gethex+0x2a0>
 800bd86:	2b03      	cmp	r3, #3
 800bd88:	d024      	beq.n	800bdd4 <__gethex+0x2a8>
 800bd8a:	2b01      	cmp	r3, #1
 800bd8c:	d115      	bne.n	800bdba <__gethex+0x28e>
 800bd8e:	42ae      	cmp	r6, r5
 800bd90:	d113      	bne.n	800bdba <__gethex+0x28e>
 800bd92:	2e01      	cmp	r6, #1
 800bd94:	d10b      	bne.n	800bdae <__gethex+0x282>
 800bd96:	9a02      	ldr	r2, [sp, #8]
 800bd98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd9c:	6013      	str	r3, [r2, #0]
 800bd9e:	2301      	movs	r3, #1
 800bda0:	6123      	str	r3, [r4, #16]
 800bda2:	f8ca 3000 	str.w	r3, [sl]
 800bda6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bda8:	2562      	movs	r5, #98	@ 0x62
 800bdaa:	601c      	str	r4, [r3, #0]
 800bdac:	e73a      	b.n	800bc24 <__gethex+0xf8>
 800bdae:	1e71      	subs	r1, r6, #1
 800bdb0:	4620      	mov	r0, r4
 800bdb2:	f7fe fd4c 	bl	800a84e <__any_on>
 800bdb6:	2800      	cmp	r0, #0
 800bdb8:	d1ed      	bne.n	800bd96 <__gethex+0x26a>
 800bdba:	9801      	ldr	r0, [sp, #4]
 800bdbc:	4621      	mov	r1, r4
 800bdbe:	f7fe f8fd 	bl	8009fbc <_Bfree>
 800bdc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	6013      	str	r3, [r2, #0]
 800bdc8:	2550      	movs	r5, #80	@ 0x50
 800bdca:	e72b      	b.n	800bc24 <__gethex+0xf8>
 800bdcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d1f3      	bne.n	800bdba <__gethex+0x28e>
 800bdd2:	e7e0      	b.n	800bd96 <__gethex+0x26a>
 800bdd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d1dd      	bne.n	800bd96 <__gethex+0x26a>
 800bdda:	e7ee      	b.n	800bdba <__gethex+0x28e>
 800bddc:	0800cecd 	.word	0x0800cecd
 800bde0:	0800ce63 	.word	0x0800ce63
 800bde4:	0800cee8 	.word	0x0800cee8
 800bde8:	1e6f      	subs	r7, r5, #1
 800bdea:	f1b9 0f00 	cmp.w	r9, #0
 800bdee:	d130      	bne.n	800be52 <__gethex+0x326>
 800bdf0:	b127      	cbz	r7, 800bdfc <__gethex+0x2d0>
 800bdf2:	4639      	mov	r1, r7
 800bdf4:	4620      	mov	r0, r4
 800bdf6:	f7fe fd2a 	bl	800a84e <__any_on>
 800bdfa:	4681      	mov	r9, r0
 800bdfc:	117a      	asrs	r2, r7, #5
 800bdfe:	2301      	movs	r3, #1
 800be00:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800be04:	f007 071f 	and.w	r7, r7, #31
 800be08:	40bb      	lsls	r3, r7
 800be0a:	4213      	tst	r3, r2
 800be0c:	4629      	mov	r1, r5
 800be0e:	4620      	mov	r0, r4
 800be10:	bf18      	it	ne
 800be12:	f049 0902 	orrne.w	r9, r9, #2
 800be16:	f7ff fe22 	bl	800ba5e <rshift>
 800be1a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800be1e:	1b76      	subs	r6, r6, r5
 800be20:	2502      	movs	r5, #2
 800be22:	f1b9 0f00 	cmp.w	r9, #0
 800be26:	d047      	beq.n	800beb8 <__gethex+0x38c>
 800be28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be2c:	2b02      	cmp	r3, #2
 800be2e:	d015      	beq.n	800be5c <__gethex+0x330>
 800be30:	2b03      	cmp	r3, #3
 800be32:	d017      	beq.n	800be64 <__gethex+0x338>
 800be34:	2b01      	cmp	r3, #1
 800be36:	d109      	bne.n	800be4c <__gethex+0x320>
 800be38:	f019 0f02 	tst.w	r9, #2
 800be3c:	d006      	beq.n	800be4c <__gethex+0x320>
 800be3e:	f8da 3000 	ldr.w	r3, [sl]
 800be42:	ea49 0903 	orr.w	r9, r9, r3
 800be46:	f019 0f01 	tst.w	r9, #1
 800be4a:	d10e      	bne.n	800be6a <__gethex+0x33e>
 800be4c:	f045 0510 	orr.w	r5, r5, #16
 800be50:	e032      	b.n	800beb8 <__gethex+0x38c>
 800be52:	f04f 0901 	mov.w	r9, #1
 800be56:	e7d1      	b.n	800bdfc <__gethex+0x2d0>
 800be58:	2501      	movs	r5, #1
 800be5a:	e7e2      	b.n	800be22 <__gethex+0x2f6>
 800be5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be5e:	f1c3 0301 	rsb	r3, r3, #1
 800be62:	930f      	str	r3, [sp, #60]	@ 0x3c
 800be64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be66:	2b00      	cmp	r3, #0
 800be68:	d0f0      	beq.n	800be4c <__gethex+0x320>
 800be6a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be6e:	f104 0314 	add.w	r3, r4, #20
 800be72:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be76:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be7a:	f04f 0c00 	mov.w	ip, #0
 800be7e:	4618      	mov	r0, r3
 800be80:	f853 2b04 	ldr.w	r2, [r3], #4
 800be84:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800be88:	d01b      	beq.n	800bec2 <__gethex+0x396>
 800be8a:	3201      	adds	r2, #1
 800be8c:	6002      	str	r2, [r0, #0]
 800be8e:	2d02      	cmp	r5, #2
 800be90:	f104 0314 	add.w	r3, r4, #20
 800be94:	d13c      	bne.n	800bf10 <__gethex+0x3e4>
 800be96:	f8d8 2000 	ldr.w	r2, [r8]
 800be9a:	3a01      	subs	r2, #1
 800be9c:	42b2      	cmp	r2, r6
 800be9e:	d109      	bne.n	800beb4 <__gethex+0x388>
 800bea0:	1171      	asrs	r1, r6, #5
 800bea2:	2201      	movs	r2, #1
 800bea4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bea8:	f006 061f 	and.w	r6, r6, #31
 800beac:	fa02 f606 	lsl.w	r6, r2, r6
 800beb0:	421e      	tst	r6, r3
 800beb2:	d13a      	bne.n	800bf2a <__gethex+0x3fe>
 800beb4:	f045 0520 	orr.w	r5, r5, #32
 800beb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800beba:	601c      	str	r4, [r3, #0]
 800bebc:	9b02      	ldr	r3, [sp, #8]
 800bebe:	601f      	str	r7, [r3, #0]
 800bec0:	e6b0      	b.n	800bc24 <__gethex+0xf8>
 800bec2:	4299      	cmp	r1, r3
 800bec4:	f843 cc04 	str.w	ip, [r3, #-4]
 800bec8:	d8d9      	bhi.n	800be7e <__gethex+0x352>
 800beca:	68a3      	ldr	r3, [r4, #8]
 800becc:	459b      	cmp	fp, r3
 800bece:	db17      	blt.n	800bf00 <__gethex+0x3d4>
 800bed0:	6861      	ldr	r1, [r4, #4]
 800bed2:	9801      	ldr	r0, [sp, #4]
 800bed4:	3101      	adds	r1, #1
 800bed6:	f7fe f831 	bl	8009f3c <_Balloc>
 800beda:	4681      	mov	r9, r0
 800bedc:	b918      	cbnz	r0, 800bee6 <__gethex+0x3ba>
 800bede:	4b1a      	ldr	r3, [pc, #104]	@ (800bf48 <__gethex+0x41c>)
 800bee0:	4602      	mov	r2, r0
 800bee2:	2184      	movs	r1, #132	@ 0x84
 800bee4:	e6c5      	b.n	800bc72 <__gethex+0x146>
 800bee6:	6922      	ldr	r2, [r4, #16]
 800bee8:	3202      	adds	r2, #2
 800beea:	f104 010c 	add.w	r1, r4, #12
 800beee:	0092      	lsls	r2, r2, #2
 800bef0:	300c      	adds	r0, #12
 800bef2:	f7fd f94e 	bl	8009192 <memcpy>
 800bef6:	4621      	mov	r1, r4
 800bef8:	9801      	ldr	r0, [sp, #4]
 800befa:	f7fe f85f 	bl	8009fbc <_Bfree>
 800befe:	464c      	mov	r4, r9
 800bf00:	6923      	ldr	r3, [r4, #16]
 800bf02:	1c5a      	adds	r2, r3, #1
 800bf04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf08:	6122      	str	r2, [r4, #16]
 800bf0a:	2201      	movs	r2, #1
 800bf0c:	615a      	str	r2, [r3, #20]
 800bf0e:	e7be      	b.n	800be8e <__gethex+0x362>
 800bf10:	6922      	ldr	r2, [r4, #16]
 800bf12:	455a      	cmp	r2, fp
 800bf14:	dd0b      	ble.n	800bf2e <__gethex+0x402>
 800bf16:	2101      	movs	r1, #1
 800bf18:	4620      	mov	r0, r4
 800bf1a:	f7ff fda0 	bl	800ba5e <rshift>
 800bf1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf22:	3701      	adds	r7, #1
 800bf24:	42bb      	cmp	r3, r7
 800bf26:	f6ff aee0 	blt.w	800bcea <__gethex+0x1be>
 800bf2a:	2501      	movs	r5, #1
 800bf2c:	e7c2      	b.n	800beb4 <__gethex+0x388>
 800bf2e:	f016 061f 	ands.w	r6, r6, #31
 800bf32:	d0fa      	beq.n	800bf2a <__gethex+0x3fe>
 800bf34:	4453      	add	r3, sl
 800bf36:	f1c6 0620 	rsb	r6, r6, #32
 800bf3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bf3e:	f7fe f8ef 	bl	800a120 <__hi0bits>
 800bf42:	42b0      	cmp	r0, r6
 800bf44:	dbe7      	blt.n	800bf16 <__gethex+0x3ea>
 800bf46:	e7f0      	b.n	800bf2a <__gethex+0x3fe>
 800bf48:	0800ce63 	.word	0x0800ce63

0800bf4c <L_shift>:
 800bf4c:	f1c2 0208 	rsb	r2, r2, #8
 800bf50:	0092      	lsls	r2, r2, #2
 800bf52:	b570      	push	{r4, r5, r6, lr}
 800bf54:	f1c2 0620 	rsb	r6, r2, #32
 800bf58:	6843      	ldr	r3, [r0, #4]
 800bf5a:	6804      	ldr	r4, [r0, #0]
 800bf5c:	fa03 f506 	lsl.w	r5, r3, r6
 800bf60:	432c      	orrs	r4, r5
 800bf62:	40d3      	lsrs	r3, r2
 800bf64:	6004      	str	r4, [r0, #0]
 800bf66:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf6a:	4288      	cmp	r0, r1
 800bf6c:	d3f4      	bcc.n	800bf58 <L_shift+0xc>
 800bf6e:	bd70      	pop	{r4, r5, r6, pc}

0800bf70 <__match>:
 800bf70:	b530      	push	{r4, r5, lr}
 800bf72:	6803      	ldr	r3, [r0, #0]
 800bf74:	3301      	adds	r3, #1
 800bf76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf7a:	b914      	cbnz	r4, 800bf82 <__match+0x12>
 800bf7c:	6003      	str	r3, [r0, #0]
 800bf7e:	2001      	movs	r0, #1
 800bf80:	bd30      	pop	{r4, r5, pc}
 800bf82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf86:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bf8a:	2d19      	cmp	r5, #25
 800bf8c:	bf98      	it	ls
 800bf8e:	3220      	addls	r2, #32
 800bf90:	42a2      	cmp	r2, r4
 800bf92:	d0f0      	beq.n	800bf76 <__match+0x6>
 800bf94:	2000      	movs	r0, #0
 800bf96:	e7f3      	b.n	800bf80 <__match+0x10>

0800bf98 <__hexnan>:
 800bf98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf9c:	680b      	ldr	r3, [r1, #0]
 800bf9e:	6801      	ldr	r1, [r0, #0]
 800bfa0:	115e      	asrs	r6, r3, #5
 800bfa2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bfa6:	f013 031f 	ands.w	r3, r3, #31
 800bfaa:	b087      	sub	sp, #28
 800bfac:	bf18      	it	ne
 800bfae:	3604      	addne	r6, #4
 800bfb0:	2500      	movs	r5, #0
 800bfb2:	1f37      	subs	r7, r6, #4
 800bfb4:	4682      	mov	sl, r0
 800bfb6:	4690      	mov	r8, r2
 800bfb8:	9301      	str	r3, [sp, #4]
 800bfba:	f846 5c04 	str.w	r5, [r6, #-4]
 800bfbe:	46b9      	mov	r9, r7
 800bfc0:	463c      	mov	r4, r7
 800bfc2:	9502      	str	r5, [sp, #8]
 800bfc4:	46ab      	mov	fp, r5
 800bfc6:	784a      	ldrb	r2, [r1, #1]
 800bfc8:	1c4b      	adds	r3, r1, #1
 800bfca:	9303      	str	r3, [sp, #12]
 800bfcc:	b342      	cbz	r2, 800c020 <__hexnan+0x88>
 800bfce:	4610      	mov	r0, r2
 800bfd0:	9105      	str	r1, [sp, #20]
 800bfd2:	9204      	str	r2, [sp, #16]
 800bfd4:	f7ff fd95 	bl	800bb02 <__hexdig_fun>
 800bfd8:	2800      	cmp	r0, #0
 800bfda:	d151      	bne.n	800c080 <__hexnan+0xe8>
 800bfdc:	9a04      	ldr	r2, [sp, #16]
 800bfde:	9905      	ldr	r1, [sp, #20]
 800bfe0:	2a20      	cmp	r2, #32
 800bfe2:	d818      	bhi.n	800c016 <__hexnan+0x7e>
 800bfe4:	9b02      	ldr	r3, [sp, #8]
 800bfe6:	459b      	cmp	fp, r3
 800bfe8:	dd13      	ble.n	800c012 <__hexnan+0x7a>
 800bfea:	454c      	cmp	r4, r9
 800bfec:	d206      	bcs.n	800bffc <__hexnan+0x64>
 800bfee:	2d07      	cmp	r5, #7
 800bff0:	dc04      	bgt.n	800bffc <__hexnan+0x64>
 800bff2:	462a      	mov	r2, r5
 800bff4:	4649      	mov	r1, r9
 800bff6:	4620      	mov	r0, r4
 800bff8:	f7ff ffa8 	bl	800bf4c <L_shift>
 800bffc:	4544      	cmp	r4, r8
 800bffe:	d952      	bls.n	800c0a6 <__hexnan+0x10e>
 800c000:	2300      	movs	r3, #0
 800c002:	f1a4 0904 	sub.w	r9, r4, #4
 800c006:	f844 3c04 	str.w	r3, [r4, #-4]
 800c00a:	f8cd b008 	str.w	fp, [sp, #8]
 800c00e:	464c      	mov	r4, r9
 800c010:	461d      	mov	r5, r3
 800c012:	9903      	ldr	r1, [sp, #12]
 800c014:	e7d7      	b.n	800bfc6 <__hexnan+0x2e>
 800c016:	2a29      	cmp	r2, #41	@ 0x29
 800c018:	d157      	bne.n	800c0ca <__hexnan+0x132>
 800c01a:	3102      	adds	r1, #2
 800c01c:	f8ca 1000 	str.w	r1, [sl]
 800c020:	f1bb 0f00 	cmp.w	fp, #0
 800c024:	d051      	beq.n	800c0ca <__hexnan+0x132>
 800c026:	454c      	cmp	r4, r9
 800c028:	d206      	bcs.n	800c038 <__hexnan+0xa0>
 800c02a:	2d07      	cmp	r5, #7
 800c02c:	dc04      	bgt.n	800c038 <__hexnan+0xa0>
 800c02e:	462a      	mov	r2, r5
 800c030:	4649      	mov	r1, r9
 800c032:	4620      	mov	r0, r4
 800c034:	f7ff ff8a 	bl	800bf4c <L_shift>
 800c038:	4544      	cmp	r4, r8
 800c03a:	d936      	bls.n	800c0aa <__hexnan+0x112>
 800c03c:	f1a8 0204 	sub.w	r2, r8, #4
 800c040:	4623      	mov	r3, r4
 800c042:	f853 1b04 	ldr.w	r1, [r3], #4
 800c046:	f842 1f04 	str.w	r1, [r2, #4]!
 800c04a:	429f      	cmp	r7, r3
 800c04c:	d2f9      	bcs.n	800c042 <__hexnan+0xaa>
 800c04e:	1b3b      	subs	r3, r7, r4
 800c050:	f023 0303 	bic.w	r3, r3, #3
 800c054:	3304      	adds	r3, #4
 800c056:	3401      	adds	r4, #1
 800c058:	3e03      	subs	r6, #3
 800c05a:	42b4      	cmp	r4, r6
 800c05c:	bf88      	it	hi
 800c05e:	2304      	movhi	r3, #4
 800c060:	4443      	add	r3, r8
 800c062:	2200      	movs	r2, #0
 800c064:	f843 2b04 	str.w	r2, [r3], #4
 800c068:	429f      	cmp	r7, r3
 800c06a:	d2fb      	bcs.n	800c064 <__hexnan+0xcc>
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	b91b      	cbnz	r3, 800c078 <__hexnan+0xe0>
 800c070:	4547      	cmp	r7, r8
 800c072:	d128      	bne.n	800c0c6 <__hexnan+0x12e>
 800c074:	2301      	movs	r3, #1
 800c076:	603b      	str	r3, [r7, #0]
 800c078:	2005      	movs	r0, #5
 800c07a:	b007      	add	sp, #28
 800c07c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c080:	3501      	adds	r5, #1
 800c082:	2d08      	cmp	r5, #8
 800c084:	f10b 0b01 	add.w	fp, fp, #1
 800c088:	dd06      	ble.n	800c098 <__hexnan+0x100>
 800c08a:	4544      	cmp	r4, r8
 800c08c:	d9c1      	bls.n	800c012 <__hexnan+0x7a>
 800c08e:	2300      	movs	r3, #0
 800c090:	f844 3c04 	str.w	r3, [r4, #-4]
 800c094:	2501      	movs	r5, #1
 800c096:	3c04      	subs	r4, #4
 800c098:	6822      	ldr	r2, [r4, #0]
 800c09a:	f000 000f 	and.w	r0, r0, #15
 800c09e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c0a2:	6020      	str	r0, [r4, #0]
 800c0a4:	e7b5      	b.n	800c012 <__hexnan+0x7a>
 800c0a6:	2508      	movs	r5, #8
 800c0a8:	e7b3      	b.n	800c012 <__hexnan+0x7a>
 800c0aa:	9b01      	ldr	r3, [sp, #4]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d0dd      	beq.n	800c06c <__hexnan+0xd4>
 800c0b0:	f1c3 0320 	rsb	r3, r3, #32
 800c0b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c0b8:	40da      	lsrs	r2, r3
 800c0ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c0be:	4013      	ands	r3, r2
 800c0c0:	f846 3c04 	str.w	r3, [r6, #-4]
 800c0c4:	e7d2      	b.n	800c06c <__hexnan+0xd4>
 800c0c6:	3f04      	subs	r7, #4
 800c0c8:	e7d0      	b.n	800c06c <__hexnan+0xd4>
 800c0ca:	2004      	movs	r0, #4
 800c0cc:	e7d5      	b.n	800c07a <__hexnan+0xe2>

0800c0ce <__ascii_mbtowc>:
 800c0ce:	b082      	sub	sp, #8
 800c0d0:	b901      	cbnz	r1, 800c0d4 <__ascii_mbtowc+0x6>
 800c0d2:	a901      	add	r1, sp, #4
 800c0d4:	b142      	cbz	r2, 800c0e8 <__ascii_mbtowc+0x1a>
 800c0d6:	b14b      	cbz	r3, 800c0ec <__ascii_mbtowc+0x1e>
 800c0d8:	7813      	ldrb	r3, [r2, #0]
 800c0da:	600b      	str	r3, [r1, #0]
 800c0dc:	7812      	ldrb	r2, [r2, #0]
 800c0de:	1e10      	subs	r0, r2, #0
 800c0e0:	bf18      	it	ne
 800c0e2:	2001      	movne	r0, #1
 800c0e4:	b002      	add	sp, #8
 800c0e6:	4770      	bx	lr
 800c0e8:	4610      	mov	r0, r2
 800c0ea:	e7fb      	b.n	800c0e4 <__ascii_mbtowc+0x16>
 800c0ec:	f06f 0001 	mvn.w	r0, #1
 800c0f0:	e7f8      	b.n	800c0e4 <__ascii_mbtowc+0x16>

0800c0f2 <_realloc_r>:
 800c0f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0f6:	4607      	mov	r7, r0
 800c0f8:	4614      	mov	r4, r2
 800c0fa:	460d      	mov	r5, r1
 800c0fc:	b921      	cbnz	r1, 800c108 <_realloc_r+0x16>
 800c0fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c102:	4611      	mov	r1, r2
 800c104:	f7fb bed2 	b.w	8007eac <_malloc_r>
 800c108:	b92a      	cbnz	r2, 800c116 <_realloc_r+0x24>
 800c10a:	f7fd fecd 	bl	8009ea8 <_free_r>
 800c10e:	4625      	mov	r5, r4
 800c110:	4628      	mov	r0, r5
 800c112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c116:	f000 fa41 	bl	800c59c <_malloc_usable_size_r>
 800c11a:	4284      	cmp	r4, r0
 800c11c:	4606      	mov	r6, r0
 800c11e:	d802      	bhi.n	800c126 <_realloc_r+0x34>
 800c120:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c124:	d8f4      	bhi.n	800c110 <_realloc_r+0x1e>
 800c126:	4621      	mov	r1, r4
 800c128:	4638      	mov	r0, r7
 800c12a:	f7fb febf 	bl	8007eac <_malloc_r>
 800c12e:	4680      	mov	r8, r0
 800c130:	b908      	cbnz	r0, 800c136 <_realloc_r+0x44>
 800c132:	4645      	mov	r5, r8
 800c134:	e7ec      	b.n	800c110 <_realloc_r+0x1e>
 800c136:	42b4      	cmp	r4, r6
 800c138:	4622      	mov	r2, r4
 800c13a:	4629      	mov	r1, r5
 800c13c:	bf28      	it	cs
 800c13e:	4632      	movcs	r2, r6
 800c140:	f7fd f827 	bl	8009192 <memcpy>
 800c144:	4629      	mov	r1, r5
 800c146:	4638      	mov	r0, r7
 800c148:	f7fd feae 	bl	8009ea8 <_free_r>
 800c14c:	e7f1      	b.n	800c132 <_realloc_r+0x40>

0800c14e <__ascii_wctomb>:
 800c14e:	4603      	mov	r3, r0
 800c150:	4608      	mov	r0, r1
 800c152:	b141      	cbz	r1, 800c166 <__ascii_wctomb+0x18>
 800c154:	2aff      	cmp	r2, #255	@ 0xff
 800c156:	d904      	bls.n	800c162 <__ascii_wctomb+0x14>
 800c158:	228a      	movs	r2, #138	@ 0x8a
 800c15a:	601a      	str	r2, [r3, #0]
 800c15c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c160:	4770      	bx	lr
 800c162:	700a      	strb	r2, [r1, #0]
 800c164:	2001      	movs	r0, #1
 800c166:	4770      	bx	lr

0800c168 <__sfputc_r>:
 800c168:	6893      	ldr	r3, [r2, #8]
 800c16a:	3b01      	subs	r3, #1
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	b410      	push	{r4}
 800c170:	6093      	str	r3, [r2, #8]
 800c172:	da08      	bge.n	800c186 <__sfputc_r+0x1e>
 800c174:	6994      	ldr	r4, [r2, #24]
 800c176:	42a3      	cmp	r3, r4
 800c178:	db01      	blt.n	800c17e <__sfputc_r+0x16>
 800c17a:	290a      	cmp	r1, #10
 800c17c:	d103      	bne.n	800c186 <__sfputc_r+0x1e>
 800c17e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c182:	f000 b933 	b.w	800c3ec <__swbuf_r>
 800c186:	6813      	ldr	r3, [r2, #0]
 800c188:	1c58      	adds	r0, r3, #1
 800c18a:	6010      	str	r0, [r2, #0]
 800c18c:	7019      	strb	r1, [r3, #0]
 800c18e:	4608      	mov	r0, r1
 800c190:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c194:	4770      	bx	lr

0800c196 <__sfputs_r>:
 800c196:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c198:	4606      	mov	r6, r0
 800c19a:	460f      	mov	r7, r1
 800c19c:	4614      	mov	r4, r2
 800c19e:	18d5      	adds	r5, r2, r3
 800c1a0:	42ac      	cmp	r4, r5
 800c1a2:	d101      	bne.n	800c1a8 <__sfputs_r+0x12>
 800c1a4:	2000      	movs	r0, #0
 800c1a6:	e007      	b.n	800c1b8 <__sfputs_r+0x22>
 800c1a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1ac:	463a      	mov	r2, r7
 800c1ae:	4630      	mov	r0, r6
 800c1b0:	f7ff ffda 	bl	800c168 <__sfputc_r>
 800c1b4:	1c43      	adds	r3, r0, #1
 800c1b6:	d1f3      	bne.n	800c1a0 <__sfputs_r+0xa>
 800c1b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c1bc <_vfiprintf_r>:
 800c1bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1c0:	460d      	mov	r5, r1
 800c1c2:	b09d      	sub	sp, #116	@ 0x74
 800c1c4:	4614      	mov	r4, r2
 800c1c6:	4698      	mov	r8, r3
 800c1c8:	4606      	mov	r6, r0
 800c1ca:	b118      	cbz	r0, 800c1d4 <_vfiprintf_r+0x18>
 800c1cc:	6a03      	ldr	r3, [r0, #32]
 800c1ce:	b90b      	cbnz	r3, 800c1d4 <_vfiprintf_r+0x18>
 800c1d0:	f7fc fde8 	bl	8008da4 <__sinit>
 800c1d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1d6:	07d9      	lsls	r1, r3, #31
 800c1d8:	d405      	bmi.n	800c1e6 <_vfiprintf_r+0x2a>
 800c1da:	89ab      	ldrh	r3, [r5, #12]
 800c1dc:	059a      	lsls	r2, r3, #22
 800c1de:	d402      	bmi.n	800c1e6 <_vfiprintf_r+0x2a>
 800c1e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1e2:	f7fc ffd4 	bl	800918e <__retarget_lock_acquire_recursive>
 800c1e6:	89ab      	ldrh	r3, [r5, #12]
 800c1e8:	071b      	lsls	r3, r3, #28
 800c1ea:	d501      	bpl.n	800c1f0 <_vfiprintf_r+0x34>
 800c1ec:	692b      	ldr	r3, [r5, #16]
 800c1ee:	b99b      	cbnz	r3, 800c218 <_vfiprintf_r+0x5c>
 800c1f0:	4629      	mov	r1, r5
 800c1f2:	4630      	mov	r0, r6
 800c1f4:	f000 f938 	bl	800c468 <__swsetup_r>
 800c1f8:	b170      	cbz	r0, 800c218 <_vfiprintf_r+0x5c>
 800c1fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1fc:	07dc      	lsls	r4, r3, #31
 800c1fe:	d504      	bpl.n	800c20a <_vfiprintf_r+0x4e>
 800c200:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c204:	b01d      	add	sp, #116	@ 0x74
 800c206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c20a:	89ab      	ldrh	r3, [r5, #12]
 800c20c:	0598      	lsls	r0, r3, #22
 800c20e:	d4f7      	bmi.n	800c200 <_vfiprintf_r+0x44>
 800c210:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c212:	f7fc ffbd 	bl	8009190 <__retarget_lock_release_recursive>
 800c216:	e7f3      	b.n	800c200 <_vfiprintf_r+0x44>
 800c218:	2300      	movs	r3, #0
 800c21a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c21c:	2320      	movs	r3, #32
 800c21e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c222:	f8cd 800c 	str.w	r8, [sp, #12]
 800c226:	2330      	movs	r3, #48	@ 0x30
 800c228:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c3d8 <_vfiprintf_r+0x21c>
 800c22c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c230:	f04f 0901 	mov.w	r9, #1
 800c234:	4623      	mov	r3, r4
 800c236:	469a      	mov	sl, r3
 800c238:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c23c:	b10a      	cbz	r2, 800c242 <_vfiprintf_r+0x86>
 800c23e:	2a25      	cmp	r2, #37	@ 0x25
 800c240:	d1f9      	bne.n	800c236 <_vfiprintf_r+0x7a>
 800c242:	ebba 0b04 	subs.w	fp, sl, r4
 800c246:	d00b      	beq.n	800c260 <_vfiprintf_r+0xa4>
 800c248:	465b      	mov	r3, fp
 800c24a:	4622      	mov	r2, r4
 800c24c:	4629      	mov	r1, r5
 800c24e:	4630      	mov	r0, r6
 800c250:	f7ff ffa1 	bl	800c196 <__sfputs_r>
 800c254:	3001      	adds	r0, #1
 800c256:	f000 80a7 	beq.w	800c3a8 <_vfiprintf_r+0x1ec>
 800c25a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c25c:	445a      	add	r2, fp
 800c25e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c260:	f89a 3000 	ldrb.w	r3, [sl]
 800c264:	2b00      	cmp	r3, #0
 800c266:	f000 809f 	beq.w	800c3a8 <_vfiprintf_r+0x1ec>
 800c26a:	2300      	movs	r3, #0
 800c26c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c270:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c274:	f10a 0a01 	add.w	sl, sl, #1
 800c278:	9304      	str	r3, [sp, #16]
 800c27a:	9307      	str	r3, [sp, #28]
 800c27c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c280:	931a      	str	r3, [sp, #104]	@ 0x68
 800c282:	4654      	mov	r4, sl
 800c284:	2205      	movs	r2, #5
 800c286:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c28a:	4853      	ldr	r0, [pc, #332]	@ (800c3d8 <_vfiprintf_r+0x21c>)
 800c28c:	f7f3 ffb0 	bl	80001f0 <memchr>
 800c290:	9a04      	ldr	r2, [sp, #16]
 800c292:	b9d8      	cbnz	r0, 800c2cc <_vfiprintf_r+0x110>
 800c294:	06d1      	lsls	r1, r2, #27
 800c296:	bf44      	itt	mi
 800c298:	2320      	movmi	r3, #32
 800c29a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c29e:	0713      	lsls	r3, r2, #28
 800c2a0:	bf44      	itt	mi
 800c2a2:	232b      	movmi	r3, #43	@ 0x2b
 800c2a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c2a8:	f89a 3000 	ldrb.w	r3, [sl]
 800c2ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2ae:	d015      	beq.n	800c2dc <_vfiprintf_r+0x120>
 800c2b0:	9a07      	ldr	r2, [sp, #28]
 800c2b2:	4654      	mov	r4, sl
 800c2b4:	2000      	movs	r0, #0
 800c2b6:	f04f 0c0a 	mov.w	ip, #10
 800c2ba:	4621      	mov	r1, r4
 800c2bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c2c0:	3b30      	subs	r3, #48	@ 0x30
 800c2c2:	2b09      	cmp	r3, #9
 800c2c4:	d94b      	bls.n	800c35e <_vfiprintf_r+0x1a2>
 800c2c6:	b1b0      	cbz	r0, 800c2f6 <_vfiprintf_r+0x13a>
 800c2c8:	9207      	str	r2, [sp, #28]
 800c2ca:	e014      	b.n	800c2f6 <_vfiprintf_r+0x13a>
 800c2cc:	eba0 0308 	sub.w	r3, r0, r8
 800c2d0:	fa09 f303 	lsl.w	r3, r9, r3
 800c2d4:	4313      	orrs	r3, r2
 800c2d6:	9304      	str	r3, [sp, #16]
 800c2d8:	46a2      	mov	sl, r4
 800c2da:	e7d2      	b.n	800c282 <_vfiprintf_r+0xc6>
 800c2dc:	9b03      	ldr	r3, [sp, #12]
 800c2de:	1d19      	adds	r1, r3, #4
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	9103      	str	r1, [sp, #12]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	bfbb      	ittet	lt
 800c2e8:	425b      	neglt	r3, r3
 800c2ea:	f042 0202 	orrlt.w	r2, r2, #2
 800c2ee:	9307      	strge	r3, [sp, #28]
 800c2f0:	9307      	strlt	r3, [sp, #28]
 800c2f2:	bfb8      	it	lt
 800c2f4:	9204      	strlt	r2, [sp, #16]
 800c2f6:	7823      	ldrb	r3, [r4, #0]
 800c2f8:	2b2e      	cmp	r3, #46	@ 0x2e
 800c2fa:	d10a      	bne.n	800c312 <_vfiprintf_r+0x156>
 800c2fc:	7863      	ldrb	r3, [r4, #1]
 800c2fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800c300:	d132      	bne.n	800c368 <_vfiprintf_r+0x1ac>
 800c302:	9b03      	ldr	r3, [sp, #12]
 800c304:	1d1a      	adds	r2, r3, #4
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	9203      	str	r2, [sp, #12]
 800c30a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c30e:	3402      	adds	r4, #2
 800c310:	9305      	str	r3, [sp, #20]
 800c312:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c3e8 <_vfiprintf_r+0x22c>
 800c316:	7821      	ldrb	r1, [r4, #0]
 800c318:	2203      	movs	r2, #3
 800c31a:	4650      	mov	r0, sl
 800c31c:	f7f3 ff68 	bl	80001f0 <memchr>
 800c320:	b138      	cbz	r0, 800c332 <_vfiprintf_r+0x176>
 800c322:	9b04      	ldr	r3, [sp, #16]
 800c324:	eba0 000a 	sub.w	r0, r0, sl
 800c328:	2240      	movs	r2, #64	@ 0x40
 800c32a:	4082      	lsls	r2, r0
 800c32c:	4313      	orrs	r3, r2
 800c32e:	3401      	adds	r4, #1
 800c330:	9304      	str	r3, [sp, #16]
 800c332:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c336:	4829      	ldr	r0, [pc, #164]	@ (800c3dc <_vfiprintf_r+0x220>)
 800c338:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c33c:	2206      	movs	r2, #6
 800c33e:	f7f3 ff57 	bl	80001f0 <memchr>
 800c342:	2800      	cmp	r0, #0
 800c344:	d03f      	beq.n	800c3c6 <_vfiprintf_r+0x20a>
 800c346:	4b26      	ldr	r3, [pc, #152]	@ (800c3e0 <_vfiprintf_r+0x224>)
 800c348:	bb1b      	cbnz	r3, 800c392 <_vfiprintf_r+0x1d6>
 800c34a:	9b03      	ldr	r3, [sp, #12]
 800c34c:	3307      	adds	r3, #7
 800c34e:	f023 0307 	bic.w	r3, r3, #7
 800c352:	3308      	adds	r3, #8
 800c354:	9303      	str	r3, [sp, #12]
 800c356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c358:	443b      	add	r3, r7
 800c35a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c35c:	e76a      	b.n	800c234 <_vfiprintf_r+0x78>
 800c35e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c362:	460c      	mov	r4, r1
 800c364:	2001      	movs	r0, #1
 800c366:	e7a8      	b.n	800c2ba <_vfiprintf_r+0xfe>
 800c368:	2300      	movs	r3, #0
 800c36a:	3401      	adds	r4, #1
 800c36c:	9305      	str	r3, [sp, #20]
 800c36e:	4619      	mov	r1, r3
 800c370:	f04f 0c0a 	mov.w	ip, #10
 800c374:	4620      	mov	r0, r4
 800c376:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c37a:	3a30      	subs	r2, #48	@ 0x30
 800c37c:	2a09      	cmp	r2, #9
 800c37e:	d903      	bls.n	800c388 <_vfiprintf_r+0x1cc>
 800c380:	2b00      	cmp	r3, #0
 800c382:	d0c6      	beq.n	800c312 <_vfiprintf_r+0x156>
 800c384:	9105      	str	r1, [sp, #20]
 800c386:	e7c4      	b.n	800c312 <_vfiprintf_r+0x156>
 800c388:	fb0c 2101 	mla	r1, ip, r1, r2
 800c38c:	4604      	mov	r4, r0
 800c38e:	2301      	movs	r3, #1
 800c390:	e7f0      	b.n	800c374 <_vfiprintf_r+0x1b8>
 800c392:	ab03      	add	r3, sp, #12
 800c394:	9300      	str	r3, [sp, #0]
 800c396:	462a      	mov	r2, r5
 800c398:	4b12      	ldr	r3, [pc, #72]	@ (800c3e4 <_vfiprintf_r+0x228>)
 800c39a:	a904      	add	r1, sp, #16
 800c39c:	4630      	mov	r0, r6
 800c39e:	f7fb feb1 	bl	8008104 <_printf_float>
 800c3a2:	4607      	mov	r7, r0
 800c3a4:	1c78      	adds	r0, r7, #1
 800c3a6:	d1d6      	bne.n	800c356 <_vfiprintf_r+0x19a>
 800c3a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c3aa:	07d9      	lsls	r1, r3, #31
 800c3ac:	d405      	bmi.n	800c3ba <_vfiprintf_r+0x1fe>
 800c3ae:	89ab      	ldrh	r3, [r5, #12]
 800c3b0:	059a      	lsls	r2, r3, #22
 800c3b2:	d402      	bmi.n	800c3ba <_vfiprintf_r+0x1fe>
 800c3b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c3b6:	f7fc feeb 	bl	8009190 <__retarget_lock_release_recursive>
 800c3ba:	89ab      	ldrh	r3, [r5, #12]
 800c3bc:	065b      	lsls	r3, r3, #25
 800c3be:	f53f af1f 	bmi.w	800c200 <_vfiprintf_r+0x44>
 800c3c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c3c4:	e71e      	b.n	800c204 <_vfiprintf_r+0x48>
 800c3c6:	ab03      	add	r3, sp, #12
 800c3c8:	9300      	str	r3, [sp, #0]
 800c3ca:	462a      	mov	r2, r5
 800c3cc:	4b05      	ldr	r3, [pc, #20]	@ (800c3e4 <_vfiprintf_r+0x228>)
 800c3ce:	a904      	add	r1, sp, #16
 800c3d0:	4630      	mov	r0, r6
 800c3d2:	f7fc f92f 	bl	8008634 <_printf_i>
 800c3d6:	e7e4      	b.n	800c3a2 <_vfiprintf_r+0x1e6>
 800c3d8:	0800cecf 	.word	0x0800cecf
 800c3dc:	0800ced9 	.word	0x0800ced9
 800c3e0:	08008105 	.word	0x08008105
 800c3e4:	0800c197 	.word	0x0800c197
 800c3e8:	0800ced5 	.word	0x0800ced5

0800c3ec <__swbuf_r>:
 800c3ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ee:	460e      	mov	r6, r1
 800c3f0:	4614      	mov	r4, r2
 800c3f2:	4605      	mov	r5, r0
 800c3f4:	b118      	cbz	r0, 800c3fe <__swbuf_r+0x12>
 800c3f6:	6a03      	ldr	r3, [r0, #32]
 800c3f8:	b90b      	cbnz	r3, 800c3fe <__swbuf_r+0x12>
 800c3fa:	f7fc fcd3 	bl	8008da4 <__sinit>
 800c3fe:	69a3      	ldr	r3, [r4, #24]
 800c400:	60a3      	str	r3, [r4, #8]
 800c402:	89a3      	ldrh	r3, [r4, #12]
 800c404:	071a      	lsls	r2, r3, #28
 800c406:	d501      	bpl.n	800c40c <__swbuf_r+0x20>
 800c408:	6923      	ldr	r3, [r4, #16]
 800c40a:	b943      	cbnz	r3, 800c41e <__swbuf_r+0x32>
 800c40c:	4621      	mov	r1, r4
 800c40e:	4628      	mov	r0, r5
 800c410:	f000 f82a 	bl	800c468 <__swsetup_r>
 800c414:	b118      	cbz	r0, 800c41e <__swbuf_r+0x32>
 800c416:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c41a:	4638      	mov	r0, r7
 800c41c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c41e:	6823      	ldr	r3, [r4, #0]
 800c420:	6922      	ldr	r2, [r4, #16]
 800c422:	1a98      	subs	r0, r3, r2
 800c424:	6963      	ldr	r3, [r4, #20]
 800c426:	b2f6      	uxtb	r6, r6
 800c428:	4283      	cmp	r3, r0
 800c42a:	4637      	mov	r7, r6
 800c42c:	dc05      	bgt.n	800c43a <__swbuf_r+0x4e>
 800c42e:	4621      	mov	r1, r4
 800c430:	4628      	mov	r0, r5
 800c432:	f7ff fa8f 	bl	800b954 <_fflush_r>
 800c436:	2800      	cmp	r0, #0
 800c438:	d1ed      	bne.n	800c416 <__swbuf_r+0x2a>
 800c43a:	68a3      	ldr	r3, [r4, #8]
 800c43c:	3b01      	subs	r3, #1
 800c43e:	60a3      	str	r3, [r4, #8]
 800c440:	6823      	ldr	r3, [r4, #0]
 800c442:	1c5a      	adds	r2, r3, #1
 800c444:	6022      	str	r2, [r4, #0]
 800c446:	701e      	strb	r6, [r3, #0]
 800c448:	6962      	ldr	r2, [r4, #20]
 800c44a:	1c43      	adds	r3, r0, #1
 800c44c:	429a      	cmp	r2, r3
 800c44e:	d004      	beq.n	800c45a <__swbuf_r+0x6e>
 800c450:	89a3      	ldrh	r3, [r4, #12]
 800c452:	07db      	lsls	r3, r3, #31
 800c454:	d5e1      	bpl.n	800c41a <__swbuf_r+0x2e>
 800c456:	2e0a      	cmp	r6, #10
 800c458:	d1df      	bne.n	800c41a <__swbuf_r+0x2e>
 800c45a:	4621      	mov	r1, r4
 800c45c:	4628      	mov	r0, r5
 800c45e:	f7ff fa79 	bl	800b954 <_fflush_r>
 800c462:	2800      	cmp	r0, #0
 800c464:	d0d9      	beq.n	800c41a <__swbuf_r+0x2e>
 800c466:	e7d6      	b.n	800c416 <__swbuf_r+0x2a>

0800c468 <__swsetup_r>:
 800c468:	b538      	push	{r3, r4, r5, lr}
 800c46a:	4b29      	ldr	r3, [pc, #164]	@ (800c510 <__swsetup_r+0xa8>)
 800c46c:	4605      	mov	r5, r0
 800c46e:	6818      	ldr	r0, [r3, #0]
 800c470:	460c      	mov	r4, r1
 800c472:	b118      	cbz	r0, 800c47c <__swsetup_r+0x14>
 800c474:	6a03      	ldr	r3, [r0, #32]
 800c476:	b90b      	cbnz	r3, 800c47c <__swsetup_r+0x14>
 800c478:	f7fc fc94 	bl	8008da4 <__sinit>
 800c47c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c480:	0719      	lsls	r1, r3, #28
 800c482:	d422      	bmi.n	800c4ca <__swsetup_r+0x62>
 800c484:	06da      	lsls	r2, r3, #27
 800c486:	d407      	bmi.n	800c498 <__swsetup_r+0x30>
 800c488:	2209      	movs	r2, #9
 800c48a:	602a      	str	r2, [r5, #0]
 800c48c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c490:	81a3      	strh	r3, [r4, #12]
 800c492:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c496:	e033      	b.n	800c500 <__swsetup_r+0x98>
 800c498:	0758      	lsls	r0, r3, #29
 800c49a:	d512      	bpl.n	800c4c2 <__swsetup_r+0x5a>
 800c49c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c49e:	b141      	cbz	r1, 800c4b2 <__swsetup_r+0x4a>
 800c4a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c4a4:	4299      	cmp	r1, r3
 800c4a6:	d002      	beq.n	800c4ae <__swsetup_r+0x46>
 800c4a8:	4628      	mov	r0, r5
 800c4aa:	f7fd fcfd 	bl	8009ea8 <_free_r>
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c4b2:	89a3      	ldrh	r3, [r4, #12]
 800c4b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c4b8:	81a3      	strh	r3, [r4, #12]
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	6063      	str	r3, [r4, #4]
 800c4be:	6923      	ldr	r3, [r4, #16]
 800c4c0:	6023      	str	r3, [r4, #0]
 800c4c2:	89a3      	ldrh	r3, [r4, #12]
 800c4c4:	f043 0308 	orr.w	r3, r3, #8
 800c4c8:	81a3      	strh	r3, [r4, #12]
 800c4ca:	6923      	ldr	r3, [r4, #16]
 800c4cc:	b94b      	cbnz	r3, 800c4e2 <__swsetup_r+0x7a>
 800c4ce:	89a3      	ldrh	r3, [r4, #12]
 800c4d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c4d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4d8:	d003      	beq.n	800c4e2 <__swsetup_r+0x7a>
 800c4da:	4621      	mov	r1, r4
 800c4dc:	4628      	mov	r0, r5
 800c4de:	f000 f88b 	bl	800c5f8 <__smakebuf_r>
 800c4e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4e6:	f013 0201 	ands.w	r2, r3, #1
 800c4ea:	d00a      	beq.n	800c502 <__swsetup_r+0x9a>
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	60a2      	str	r2, [r4, #8]
 800c4f0:	6962      	ldr	r2, [r4, #20]
 800c4f2:	4252      	negs	r2, r2
 800c4f4:	61a2      	str	r2, [r4, #24]
 800c4f6:	6922      	ldr	r2, [r4, #16]
 800c4f8:	b942      	cbnz	r2, 800c50c <__swsetup_r+0xa4>
 800c4fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c4fe:	d1c5      	bne.n	800c48c <__swsetup_r+0x24>
 800c500:	bd38      	pop	{r3, r4, r5, pc}
 800c502:	0799      	lsls	r1, r3, #30
 800c504:	bf58      	it	pl
 800c506:	6962      	ldrpl	r2, [r4, #20]
 800c508:	60a2      	str	r2, [r4, #8]
 800c50a:	e7f4      	b.n	800c4f6 <__swsetup_r+0x8e>
 800c50c:	2000      	movs	r0, #0
 800c50e:	e7f7      	b.n	800c500 <__swsetup_r+0x98>
 800c510:	20000064 	.word	0x20000064

0800c514 <_raise_r>:
 800c514:	291f      	cmp	r1, #31
 800c516:	b538      	push	{r3, r4, r5, lr}
 800c518:	4605      	mov	r5, r0
 800c51a:	460c      	mov	r4, r1
 800c51c:	d904      	bls.n	800c528 <_raise_r+0x14>
 800c51e:	2316      	movs	r3, #22
 800c520:	6003      	str	r3, [r0, #0]
 800c522:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c526:	bd38      	pop	{r3, r4, r5, pc}
 800c528:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c52a:	b112      	cbz	r2, 800c532 <_raise_r+0x1e>
 800c52c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c530:	b94b      	cbnz	r3, 800c546 <_raise_r+0x32>
 800c532:	4628      	mov	r0, r5
 800c534:	f000 f830 	bl	800c598 <_getpid_r>
 800c538:	4622      	mov	r2, r4
 800c53a:	4601      	mov	r1, r0
 800c53c:	4628      	mov	r0, r5
 800c53e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c542:	f000 b817 	b.w	800c574 <_kill_r>
 800c546:	2b01      	cmp	r3, #1
 800c548:	d00a      	beq.n	800c560 <_raise_r+0x4c>
 800c54a:	1c59      	adds	r1, r3, #1
 800c54c:	d103      	bne.n	800c556 <_raise_r+0x42>
 800c54e:	2316      	movs	r3, #22
 800c550:	6003      	str	r3, [r0, #0]
 800c552:	2001      	movs	r0, #1
 800c554:	e7e7      	b.n	800c526 <_raise_r+0x12>
 800c556:	2100      	movs	r1, #0
 800c558:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c55c:	4620      	mov	r0, r4
 800c55e:	4798      	blx	r3
 800c560:	2000      	movs	r0, #0
 800c562:	e7e0      	b.n	800c526 <_raise_r+0x12>

0800c564 <raise>:
 800c564:	4b02      	ldr	r3, [pc, #8]	@ (800c570 <raise+0xc>)
 800c566:	4601      	mov	r1, r0
 800c568:	6818      	ldr	r0, [r3, #0]
 800c56a:	f7ff bfd3 	b.w	800c514 <_raise_r>
 800c56e:	bf00      	nop
 800c570:	20000064 	.word	0x20000064

0800c574 <_kill_r>:
 800c574:	b538      	push	{r3, r4, r5, lr}
 800c576:	4d07      	ldr	r5, [pc, #28]	@ (800c594 <_kill_r+0x20>)
 800c578:	2300      	movs	r3, #0
 800c57a:	4604      	mov	r4, r0
 800c57c:	4608      	mov	r0, r1
 800c57e:	4611      	mov	r1, r2
 800c580:	602b      	str	r3, [r5, #0]
 800c582:	f7f6 fe3f 	bl	8003204 <_kill>
 800c586:	1c43      	adds	r3, r0, #1
 800c588:	d102      	bne.n	800c590 <_kill_r+0x1c>
 800c58a:	682b      	ldr	r3, [r5, #0]
 800c58c:	b103      	cbz	r3, 800c590 <_kill_r+0x1c>
 800c58e:	6023      	str	r3, [r4, #0]
 800c590:	bd38      	pop	{r3, r4, r5, pc}
 800c592:	bf00      	nop
 800c594:	20005e04 	.word	0x20005e04

0800c598 <_getpid_r>:
 800c598:	f7f6 be2c 	b.w	80031f4 <_getpid>

0800c59c <_malloc_usable_size_r>:
 800c59c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5a0:	1f18      	subs	r0, r3, #4
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	bfbc      	itt	lt
 800c5a6:	580b      	ldrlt	r3, [r1, r0]
 800c5a8:	18c0      	addlt	r0, r0, r3
 800c5aa:	4770      	bx	lr

0800c5ac <__swhatbuf_r>:
 800c5ac:	b570      	push	{r4, r5, r6, lr}
 800c5ae:	460c      	mov	r4, r1
 800c5b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5b4:	2900      	cmp	r1, #0
 800c5b6:	b096      	sub	sp, #88	@ 0x58
 800c5b8:	4615      	mov	r5, r2
 800c5ba:	461e      	mov	r6, r3
 800c5bc:	da0d      	bge.n	800c5da <__swhatbuf_r+0x2e>
 800c5be:	89a3      	ldrh	r3, [r4, #12]
 800c5c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c5c4:	f04f 0100 	mov.w	r1, #0
 800c5c8:	bf14      	ite	ne
 800c5ca:	2340      	movne	r3, #64	@ 0x40
 800c5cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c5d0:	2000      	movs	r0, #0
 800c5d2:	6031      	str	r1, [r6, #0]
 800c5d4:	602b      	str	r3, [r5, #0]
 800c5d6:	b016      	add	sp, #88	@ 0x58
 800c5d8:	bd70      	pop	{r4, r5, r6, pc}
 800c5da:	466a      	mov	r2, sp
 800c5dc:	f000 f848 	bl	800c670 <_fstat_r>
 800c5e0:	2800      	cmp	r0, #0
 800c5e2:	dbec      	blt.n	800c5be <__swhatbuf_r+0x12>
 800c5e4:	9901      	ldr	r1, [sp, #4]
 800c5e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c5ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c5ee:	4259      	negs	r1, r3
 800c5f0:	4159      	adcs	r1, r3
 800c5f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c5f6:	e7eb      	b.n	800c5d0 <__swhatbuf_r+0x24>

0800c5f8 <__smakebuf_r>:
 800c5f8:	898b      	ldrh	r3, [r1, #12]
 800c5fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5fc:	079d      	lsls	r5, r3, #30
 800c5fe:	4606      	mov	r6, r0
 800c600:	460c      	mov	r4, r1
 800c602:	d507      	bpl.n	800c614 <__smakebuf_r+0x1c>
 800c604:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c608:	6023      	str	r3, [r4, #0]
 800c60a:	6123      	str	r3, [r4, #16]
 800c60c:	2301      	movs	r3, #1
 800c60e:	6163      	str	r3, [r4, #20]
 800c610:	b003      	add	sp, #12
 800c612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c614:	ab01      	add	r3, sp, #4
 800c616:	466a      	mov	r2, sp
 800c618:	f7ff ffc8 	bl	800c5ac <__swhatbuf_r>
 800c61c:	9f00      	ldr	r7, [sp, #0]
 800c61e:	4605      	mov	r5, r0
 800c620:	4639      	mov	r1, r7
 800c622:	4630      	mov	r0, r6
 800c624:	f7fb fc42 	bl	8007eac <_malloc_r>
 800c628:	b948      	cbnz	r0, 800c63e <__smakebuf_r+0x46>
 800c62a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c62e:	059a      	lsls	r2, r3, #22
 800c630:	d4ee      	bmi.n	800c610 <__smakebuf_r+0x18>
 800c632:	f023 0303 	bic.w	r3, r3, #3
 800c636:	f043 0302 	orr.w	r3, r3, #2
 800c63a:	81a3      	strh	r3, [r4, #12]
 800c63c:	e7e2      	b.n	800c604 <__smakebuf_r+0xc>
 800c63e:	89a3      	ldrh	r3, [r4, #12]
 800c640:	6020      	str	r0, [r4, #0]
 800c642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c646:	81a3      	strh	r3, [r4, #12]
 800c648:	9b01      	ldr	r3, [sp, #4]
 800c64a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c64e:	b15b      	cbz	r3, 800c668 <__smakebuf_r+0x70>
 800c650:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c654:	4630      	mov	r0, r6
 800c656:	f000 f81d 	bl	800c694 <_isatty_r>
 800c65a:	b128      	cbz	r0, 800c668 <__smakebuf_r+0x70>
 800c65c:	89a3      	ldrh	r3, [r4, #12]
 800c65e:	f023 0303 	bic.w	r3, r3, #3
 800c662:	f043 0301 	orr.w	r3, r3, #1
 800c666:	81a3      	strh	r3, [r4, #12]
 800c668:	89a3      	ldrh	r3, [r4, #12]
 800c66a:	431d      	orrs	r5, r3
 800c66c:	81a5      	strh	r5, [r4, #12]
 800c66e:	e7cf      	b.n	800c610 <__smakebuf_r+0x18>

0800c670 <_fstat_r>:
 800c670:	b538      	push	{r3, r4, r5, lr}
 800c672:	4d07      	ldr	r5, [pc, #28]	@ (800c690 <_fstat_r+0x20>)
 800c674:	2300      	movs	r3, #0
 800c676:	4604      	mov	r4, r0
 800c678:	4608      	mov	r0, r1
 800c67a:	4611      	mov	r1, r2
 800c67c:	602b      	str	r3, [r5, #0]
 800c67e:	f7f6 fe21 	bl	80032c4 <_fstat>
 800c682:	1c43      	adds	r3, r0, #1
 800c684:	d102      	bne.n	800c68c <_fstat_r+0x1c>
 800c686:	682b      	ldr	r3, [r5, #0]
 800c688:	b103      	cbz	r3, 800c68c <_fstat_r+0x1c>
 800c68a:	6023      	str	r3, [r4, #0]
 800c68c:	bd38      	pop	{r3, r4, r5, pc}
 800c68e:	bf00      	nop
 800c690:	20005e04 	.word	0x20005e04

0800c694 <_isatty_r>:
 800c694:	b538      	push	{r3, r4, r5, lr}
 800c696:	4d06      	ldr	r5, [pc, #24]	@ (800c6b0 <_isatty_r+0x1c>)
 800c698:	2300      	movs	r3, #0
 800c69a:	4604      	mov	r4, r0
 800c69c:	4608      	mov	r0, r1
 800c69e:	602b      	str	r3, [r5, #0]
 800c6a0:	f7f6 fe20 	bl	80032e4 <_isatty>
 800c6a4:	1c43      	adds	r3, r0, #1
 800c6a6:	d102      	bne.n	800c6ae <_isatty_r+0x1a>
 800c6a8:	682b      	ldr	r3, [r5, #0]
 800c6aa:	b103      	cbz	r3, 800c6ae <_isatty_r+0x1a>
 800c6ac:	6023      	str	r3, [r4, #0]
 800c6ae:	bd38      	pop	{r3, r4, r5, pc}
 800c6b0:	20005e04 	.word	0x20005e04

0800c6b4 <_init>:
 800c6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6b6:	bf00      	nop
 800c6b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6ba:	bc08      	pop	{r3}
 800c6bc:	469e      	mov	lr, r3
 800c6be:	4770      	bx	lr

0800c6c0 <_fini>:
 800c6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6c2:	bf00      	nop
 800c6c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6c6:	bc08      	pop	{r3}
 800c6c8:	469e      	mov	lr, r3
 800c6ca:	4770      	bx	lr
