-sverilog
+incdir+${AIDC_LITE_HOME}/design/interface
${AIDC_LITE_HOME}/design/interface/AHB2_INTF.sv
${AIDC_LITE_HOME}/design/interface/APB_INTF.sv

+incdir+${AIDC_LITE_HOME}/design/sverilog
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_BUFFER.sv

${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_COMP_CFG.sv
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_CODE_CONCATENATE.sv
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_COMP_ZRLE.sv
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_COMP_SR.sv
//${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_COMP_BPC.sv
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_COMP_ENGINE.sv
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_COMP_TOP.sv

${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_DECOMP_CFG.sv
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_DECOMP_ZRLE.sv
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_DECOMP_SR.sv
//${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_DECOMP_BPC.sv
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_DECOMP_ENGINE.sv
${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_DECOMP_TOP.sv

${AIDC_LITE_HOME}/design/sverilog/AIDC_LITE_TOP_WRAPPER.sv
