// Code authored by Dean Edis (DeanTheCoder).
// Anyone is free to copy, modify, use, compile, or distribute this software,
// either in source code form or as a compiled binary, for any purpose.
// 
// If you modify the code, please retain this copyright header,
// and consider contributing back to the repository or letting us know
// about your modifications. Your contributions are valued!
// 
// THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND.

namespace DTC.SM83.Extensions;

public static class CpuExtensions
{
    /// <summary>
    /// Standard register values after the DMG boot ROM has completed.
    /// </summary>
    private static readonly Registers BootState = new Registers
    {
        A = 0x01,
        BC = 0x0013,
        DE = 0x00D8,
        HL = 0x014D,
        SP = 0xFFFE,
        PC = 0x0100,
        Zf = true,
        Nf = false,
        Hf = true,
        Cf = true
    };

    /// <summary>
    /// Hardware register defaults that the boot ROM programs before handing control to the cartridge (DMG/MGB column).
    /// </summary>
    private static readonly (ushort Address, byte Value)[] BootIoDefaults =
    {
        (0xFF00, 0xCF), // P1
        (0xFF01, 0x00), // SB
        (0xFF02, 0x7E), // SC
        (0xFF04, 0xAB), // DIV
        (0xFF05, 0x00), // TIMA
        (0xFF06, 0x00), // TMA
        (0xFF07, 0xF8), // TAC
        (0xFF0F, 0xE1), // IF
        (0xFF10, 0x80), // NR10
        (0xFF11, 0xBF), // NR11
        (0xFF12, 0xF3), // NR12
        (0xFF13, 0xFF), // NR13
        (0xFF14, 0xBF), // NR14
        (0xFF16, 0x3F), // NR21
        (0xFF17, 0x00), // NR22
        (0xFF18, 0xFF), // NR23
        (0xFF19, 0xBF), // NR24
        (0xFF1A, 0x7F), // NR30
        (0xFF1B, 0xFF), // NR31
        (0xFF1C, 0x9F), // NR32
        (0xFF1D, 0xFF), // NR33
        (0xFF1E, 0xBF), // NR34
        (0xFF20, 0xFF), // NR41
        (0xFF21, 0x00), // NR42
        (0xFF22, 0x00), // NR43
        (0xFF23, 0xBF), // NR44
        (0xFF24, 0x77), // NR50
        (0xFF25, 0xF3), // NR51
        (0xFF26, 0xF1), // NR52
        (0xFF40, 0x91), // LCDC
        (0xFF41, 0x85), // STAT
        (0xFF42, 0x00), // SCY
        (0xFF43, 0x00), // SCX
        (0xFF44, 0x00), // LY
        (0xFF45, 0x00), // LYC
        (0xFF46, 0xFF), // DMA
        (0xFF47, 0xFC), // BGP
        (0xFF48, 0xFF), // OBP0
        (0xFF49, 0xFF), // OBP1
        (0xFF4A, 0x00), // WY
        (0xFF4B, 0x00), // WX
        (0xFF50, 0x01), // BOOT (disable boot ROM)
        (0xFFFF, 0x00)  // IE
    };

    /// <summary>
    /// Mimic the state the CPU and IO registers are left in once the DMG boot ROM hands off to the cartridge.
    /// </summary>
    public static Cpu SkipBootRom(this Cpu cpu)
    {
        if (cpu == null)
            throw new ArgumentNullException(nameof(cpu));

        BootState.CopyTo(cpu.Reg);
        cpu.IME = true;
        cpu.PendingIME = false;
        cpu.IsHalted = false;

        foreach (var (address, value) in BootIoDefaults)
            cpu.Bus.Write8(address, value);

        cpu.Bus.ResetClock();
        cpu.Fetch8(); // Prime the pipeline with the opcode at 0x0100.

        return cpu;
    }

    /// <summary>
    /// Load a ROM into the CPU's memory.
    /// </summary>
    public static Cpu LoadRom(this Cpu cpu, byte[] rom)
    {
        cpu.Bus.Load(0x0000, rom);
        return cpu;
    }

    /// <summary>
    /// Get the GameBoy boot ROM.
    /// </summary>
    public static byte[] GetBootROM(this Cpu _) =>
    [
        0x31, 0xfe, 0xff, 0xaf, 0x21, 0xff, 0x9f, 0x32, 0xcb, 0x7c, 0x20, 0xfb, 0x21, 0x26, 0xff, 0x0e,
        0x11, 0x3e, 0x80, 0x32, 0xe2, 0x0c, 0x3e, 0xf3, 0xe2, 0x32, 0x3e, 0x77, 0x77, 0x3e, 0xfc, 0xe0,
        0x47, 0x11, 0x04, 0x01, 0x21, 0x10, 0x80, 0x1a, 0xcd, 0x95, 0x00, 0xcd, 0x96, 0x00, 0x13, 0x7b,
        0xfe, 0x34, 0x20, 0xf3, 0x11, 0xd8, 0x00, 0x06, 0x08, 0x1a, 0x13, 0x22, 0x23, 0x05, 0x20, 0xf9,
        0x3e, 0x19, 0xea, 0x10, 0x99, 0x21, 0x2f, 0x99, 0x0e, 0x0c, 0x3d, 0x28, 0x08, 0x32, 0x0d, 0x20,
        0xf9, 0x2e, 0x0f, 0x18, 0xf3, 0x67, 0x3e, 0x64, 0x57, 0xe0, 0x42, 0x3e, 0x91, 0xe0, 0x40, 0x04,
        0x1e, 0x02, 0x0e, 0x0c, 0xf0, 0x44, 0xfe, 0x90, 0x20, 0xfa, 0x0d, 0x20, 0xf7, 0x1d, 0x20, 0xf2,
        0x0e, 0x13, 0x24, 0x7c, 0x1e, 0x83, 0xfe, 0x62, 0x28, 0x06, 0x1e, 0xc1, 0xfe, 0x64, 0x20, 0x06,
        0x7b, 0xe2, 0x0c, 0x3e, 0x87, 0xe2, 0xf0, 0x42, 0x90, 0xe0, 0x42, 0x15, 0x20, 0xd2, 0x05, 0x20,
        0x4f, 0x16, 0x20, 0x18, 0xcb, 0x4f, 0x06, 0x04, 0xc5, 0xcb, 0x11, 0x17, 0xc1, 0xcb, 0x11, 0x17,
        0x05, 0x20, 0xf5, 0x22, 0x23, 0x22, 0x23, 0xc9, 0xce, 0xed, 0x66, 0x66, 0xcc, 0x0d, 0x00, 0x0b,
        0x03, 0x73, 0x00, 0x83, 0x00, 0x0c, 0x00, 0x0d, 0x00, 0x08, 0x11, 0x1f, 0x88, 0x89, 0x00, 0x0e,
        0xdc, 0xcc, 0x6e, 0xe6, 0xdd, 0xdd, 0xd9, 0x99, 0xbb, 0xbb, 0x67, 0x63, 0x6e, 0x0e, 0xec, 0xcc,
        0xdd, 0xdc, 0x99, 0x9f, 0xbb, 0xb9, 0x33, 0x3e, 0x3c, 0x42, 0xb9, 0xa5, 0xb9, 0xa5, 0x42, 0x3c,
        0x21, 0x04, 0x01, 0x11, 0xa8, 0x00, 0x1a, 0x13, 0xbe, 0x20, 0xfe, 0x23, 0x7d, 0xfe, 0x34, 0x20,
        0xf5, 0x06, 0x19, 0x78, 0x86, 0x23, 0x05, 0x20, 0xfb, 0x86, 0x20, 0xfe, 0x3e, 0x01, 0xe0, 0x50
    ];
}
