/*
 * Generated by mrmac-reggen 2022-05-03
 * ./reggen-csv.py regs-complete.csv
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:

 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */
#ifndef REGS_MRMAC_H
#define REGS_MRMAC_H

REG32(CONFIGURATION_REVISION_REG, 0x0)
	FIELD(CONFIGURATION_REVISION_REG, ctl_revision, 0, 32)
REG32(RESET_REG_0, 0x4)
	FIELD(RESET_REG_0, rx_serdes_reset_0, 0, 4)
	FIELD(RESET_REG_0, tx_serdes_reset_0, 4, 1)
	FIELD(RESET_REG_0, rx_reset_0, 5, 1)
	FIELD(RESET_REG_0, tx_reset_0, 6, 1)
	FIELD(RESET_REG_0, rx_flexif_reset_0, 7, 1)
	FIELD(RESET_REG_0, rx_axi_reset_0, 8, 1)
	FIELD(RESET_REG_0, tx_axi_reset_0, 9, 1)
REG32(MODE_REG_0, 0x8)
	FIELD(MODE_REG_0, ctl_data_rate_0, 0, 3)
	FIELD(MODE_REG_0, ctl_serdes_width_0, 4, 3)
	FIELD(MODE_REG_0, ctl_preempt_enable_0, 8, 1)
	FIELD(MODE_REG_0, ctl_axis_cfg_0, 9, 3)
	FIELD(MODE_REG_0, ctl_pcs_rx_ts_en_0, 12, 1)
	FIELD(MODE_REG_0, ctl_custom_tx_ams_0, 13, 1)
	FIELD(MODE_REG_0, ctl_custom_rx_ams_0, 14, 1)
	FIELD(MODE_REG_0, ctl_counter_extend_0, 15, 1)
	FIELD(MODE_REG_0, ctl_serdes_passthru_0, 16, 1)
	FIELD(MODE_REG_0, tick_reg_mode_sel_0, 30, 1)
REG32(CONFIGURATION_TX_REG1_0, 0xc)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_enable_0, 0, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_fcs_ins_enable_0, 1, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_ignore_fcs_0, 2, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_send_lfi_0, 3, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_send_rfi_0, 4, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_send_idle_0, 5, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_ipg_value_0, 8, 4)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_test_pattern_0, 12, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_test_pattern_enable_0, 13, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_test_pattern_select_0, 14, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_data_pattern_select_0, 15, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_custom_preamble_enable_0, 16, 1)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_corrupt_fcs_on_err_0, 21, 2)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_flexif_select_0, 24, 3)
	FIELD(CONFIGURATION_TX_REG1_0, ctl_tx_flexif_input_enable_0, 27, 1)
REG32(CONFIGURATION_RX_REG1_0, 0x10)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_enable_0, 0, 1)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_delete_fcs_0, 1, 1)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_ignore_fcs_0, 2, 1)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_process_lfi_0, 3, 1)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_check_sfd_0, 4, 1)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_check_preamble_0, 5, 1)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_test_pattern_0, 6, 1)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_test_pattern_enable_0, 7, 1)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_data_pattern_select_0, 8, 1)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_flexif_select_0, 10, 4)
	FIELD(CONFIGURATION_RX_REG1_0, ctl_rx_flexif_input_enable_0, 14, 1)
REG32(CONFIGURATION_RX_MTU_0, 0x14)
	FIELD(CONFIGURATION_RX_MTU_0, ctl_rx_min_packet_len_0, 0, 8)
	FIELD(CONFIGURATION_RX_MTU_0, ctl_rx_max_packet_len_0, 16, 15)
REG32(CONFIGURATION_VL_LENGTH_REG1_0, 0x18)
	FIELD(CONFIGURATION_VL_LENGTH_REG1_0, ctl_tx_vl_length_minus1_25ge_0, 0, 16)
	FIELD(CONFIGURATION_VL_LENGTH_REG1_0, ctl_rx_vl_length_minus1_25ge_0, 16, 16)
REG32(CONFIGURATION_VL_LENGTH_REG2_0, 0x20)
	FIELD(CONFIGURATION_VL_LENGTH_REG2_0, ctl_tx_vl_length_minus1_50ge_0, 0, 16)
	FIELD(CONFIGURATION_VL_LENGTH_REG2_0, ctl_rx_vl_length_minus1_50ge_0, 16, 16)
REG32(CONFIGURATION_VL_LENGTH_REG3_0, 0x24)
	FIELD(CONFIGURATION_VL_LENGTH_REG3_0, ctl_tx_vl_length_minus1_40ge_0, 0, 16)
	FIELD(CONFIGURATION_VL_LENGTH_REG3_0, ctl_rx_vl_length_minus1_40ge_0, 16, 16)
REG32(CONFIGURATION_VL_LENGTH_REG4_0, 0x28)
	FIELD(CONFIGURATION_VL_LENGTH_REG4_0, ctl_tx_vl_length_minus1_100ge_0, 0, 16)
	FIELD(CONFIGURATION_VL_LENGTH_REG4_0, ctl_rx_vl_length_minus1_100ge_0, 16, 16)
REG32(TICK_REG_0, 0x2c)
	FIELD(TICK_REG_0, tick_reg_0, 0, 1)
REG32(CONFIGURATION_TX_TEST_PAT_SEED_A_0_LSB, 0x30)
	FIELD(CONFIGURATION_TX_TEST_PAT_SEED_A_0_LSB, ctl_tx_test_pattern_seed_a_0_31_0_, 0, 32)
REG32(CONFIGURATION_TX_TEST_PAT_SEED_A_0_MSB, 0x34)
	FIELD(CONFIGURATION_TX_TEST_PAT_SEED_A_0_MSB, ctl_tx_test_pattern_seed_a_0_57_32_, 0, 26)
REG32(CONFIGURATION_TX_TEST_PAT_SEED_B_0_LSB, 0x38)
	FIELD(CONFIGURATION_TX_TEST_PAT_SEED_B_0_LSB, ctl_tx_test_pattern_seed_b_0_31_0_, 0, 32)
REG32(CONFIGURATION_TX_TEST_PAT_SEED_B_0_MSB, 0x3c)
	FIELD(CONFIGURATION_TX_TEST_PAT_SEED_B_0_MSB, ctl_tx_test_pattern_seed_b_0_57_32_, 0, 26)
REG32(CONFIGURATION_1588_REG_0, 0x40)
	FIELD(CONFIGURATION_1588_REG_0, ctl_tx_ptp_1step_enable_0, 0, 1)
	FIELD(CONFIGURATION_1588_REG_0, ctl_tx_ptp_sat_enable_0, 1, 2)
	FIELD(CONFIGURATION_1588_REG_0, ctl_tx_ptp_rsfec_comp_en_0, 3, 1)
REG32(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_0, 0x4c)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_0, ctl_tx_pause_refresh_timer0_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_0, ctl_tx_pause_refresh_timer1_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_0, 0x50)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_0, ctl_tx_pause_refresh_timer2_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_0, ctl_tx_pause_refresh_timer3_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_0, 0x54)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_0, ctl_tx_pause_refresh_timer4_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_0, ctl_tx_pause_refresh_timer5_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_0, 0x58)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_0, ctl_tx_pause_refresh_timer6_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_0, ctl_tx_pause_refresh_timer7_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_0, 0x5c)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_0, ctl_tx_pause_refresh_timer8_0, 0, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_0, 0x60)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_0, ctl_tx_pause_quanta0_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_0, ctl_tx_pause_quanta1_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_0, 0x64)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_0, ctl_tx_pause_quanta2_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_0, ctl_tx_pause_quanta3_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_0, 0x68)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_0, ctl_tx_pause_quanta4_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_0, ctl_tx_pause_quanta5_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_0, 0x6c)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_0, ctl_tx_pause_quanta6_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_0, ctl_tx_pause_quanta7_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_0, 0x70)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_0, ctl_tx_pause_quanta8_0, 0, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0, 0x74)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0, ctl_tx_ethertype_ppp_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0, ctl_tx_opcode_ppp_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0, 0x78)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0, ctl_tx_ethertype_gpp_0, 0, 16)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0, ctl_tx_opcode_gpp_0, 16, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_0_LSB, 0x7c)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_0_LSB, ctl_tx_da_gpp_0_31_0_, 0, 32)
REG32(CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_0_MSB, 0x80)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_0_MSB, ctl_tx_da_gpp_0_47_32_, 0, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_0_LSB, 0x84)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_0_LSB, ctl_tx_sa_gpp_0_31_0_, 0, 32)
REG32(CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_0_MSB, 0x88)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_0_MSB, ctl_tx_sa_gpp_0_47_32_, 0, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_0_LSB, 0x8c)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_0_LSB, ctl_tx_da_ppp_0_31_0_, 0, 32)
REG32(CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_0_MSB, 0x90)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_0_MSB, ctl_tx_da_ppp_0_47_32_, 0, 16)
REG32(CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_0_LSB, 0x94)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_0_LSB, ctl_tx_sa_ppp_0_31_0_, 0, 32)
REG32(CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_0_MSB, 0x98)
	FIELD(CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_0_MSB, ctl_tx_sa_ppp_0_47_32_, 0, 16)
REG32(CONFIGURATION_RX_FLOW_CONTROL_REG1_0, 0x9c)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG1_0, ctl_rx_enable_gcp_0, 0, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG1_0, ctl_rx_enable_pcp_0, 1, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG1_0, ctl_rx_enable_gpp_0, 2, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG1_0, ctl_rx_enable_ppp_0, 3, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG1_0, ctl_rx_check_ack_0, 4, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG1_0, ctl_rx_ignore_inrange_0, 5, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG1_0, ctl_rx_forward_control_0, 6, 1)
REG32(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, 0xa0)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_mcast_gcp_0, 0, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_ucast_gcp_0, 1, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_sa_gcp_0, 2, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_etype_gcp_0, 3, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_opcode_gcp_0, 4, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_mcast_pcp_0, 5, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_ucast_pcp_0, 6, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_sa_pcp_0, 7, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_etype_pcp_0, 8, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_opcode_pcp_0, 9, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_mcast_gpp_0, 10, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_ucast_gpp_0, 11, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_sa_gpp_0, 12, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_etype_gpp_0, 13, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_opcode_gpp_0, 14, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_mcast_ppp_0, 15, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_ucast_ppp_0, 16, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_sa_ppp_0, 17, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_etype_ppp_0, 18, 1)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_REG2_0, ctl_rx_check_opcode_ppp_0, 19, 1)
REG32(CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0, 0xa4)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0, ctl_rx_etype_ppp_0, 0, 16)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0, ctl_rx_opcode_ppp_0, 16, 16)
REG32(CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0, 0xa8)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0, ctl_rx_etype_gpp_0, 0, 16)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0, ctl_rx_opcode_gpp_0, 16, 16)
REG32(CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_0, 0xac)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_0, ctl_rx_etype_gcp_0, 0, 16)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_0, ctl_rx_etype_pcp_0, 16, 16)
REG32(CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_0, 0xb0)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_0, ctl_rx_opcode_min_pcp_0, 0, 16)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_0, ctl_rx_opcode_max_pcp_0, 16, 16)
REG32(CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_0, 0xb4)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_0, ctl_rx_opcode_min_gcp_0, 0, 16)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_0, ctl_rx_opcode_max_gcp_0, 16, 16)
REG32(CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_0_LSB, 0xb8)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_0_LSB, ctl_rx_pause_da_ucast_0_31_0_, 0, 32)
REG32(CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_0_MSB, 0xbc)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_0_MSB, ctl_rx_pause_da_ucast_0_47_32_, 0, 16)
REG32(CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_0_LSB, 0xc0)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_0_LSB, ctl_rx_pause_da_mcast_0_31_0_, 0, 32)
REG32(CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_0_MSB, 0xc4)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_0_MSB, ctl_rx_pause_da_mcast_0_47_32_, 0, 16)
REG32(CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_0_LSB, 0xc8)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_0_LSB, ctl_rx_pause_sa_0_31_0_, 0, 32)
REG32(CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_0_MSB, 0xcc)
	FIELD(CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_0_MSB, ctl_rx_pause_sa_0_47_32_, 0, 16)
REG32(FEC_CONFIGURATION_REG1_0, 0xd0)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_fec_mode_0, 0, 4)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_rx_fec_bypass_indication_0, 4, 1)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_rx_fec_bypass_correction_0, 5, 1)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_rx_fec_transcode_clause49_0, 6, 1)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_rx_fec_alignment_bypass_0, 7, 1)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_tx_fec_transcode_bypass_0, 8, 1)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_rx_fec_transcode_bypass_0, 9, 1)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_rx_fec_cdc_bypass_01, 10, 1)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_rx_fec_errind_mode, 11, 1)
	FIELD(FEC_CONFIGURATION_REG1_0, ctl_tx_fec_four_lane_pmd, 12, 1)
REG32(FEC_CONFIGURATION_REG2_0, 0xd4)
	FIELD(FEC_CONFIGURATION_REG2_0, ctl_rx01_degrade_enable, 0, 1)
	FIELD(FEC_CONFIGURATION_REG2_0, ctl_rx01_degrade_interval, 1, 16)
REG32(FEC_CONFIGURATION_REG3_0, 0xd8)
	FIELD(FEC_CONFIGURATION_REG3_0, ctl_rx01_degrade_act_thresh, 0, 16)
	FIELD(FEC_CONFIGURATION_REG3_0, ctl_rx01_degrade_deact_thresh, 16, 16)
REG32(EMA_CONFIGURATION_REG1_0, 0xe4)
	FIELD(EMA_CONFIGURATION_REG1_0, mem_ctrl, 0, 8)
REG32(CONFIGURATION_TX_AXI_FIFO_0, 0xe8)
	FIELD(CONFIGURATION_TX_AXI_FIFO_0, ctl_tx_axi_fifo_high_threshold_0, 0, 4)
	FIELD(CONFIGURATION_TX_AXI_FIFO_0, ctl_tx_axi_fifo_low_threshold_0, 4, 3)
	FIELD(CONFIGURATION_TX_AXI_FIFO_0, ctl_tx_axi_fifo_low_threshold_alt_0, 7, 3)
REG32(USER_REG_0, 0xec)
	FIELD(USER_REG_0, user_reg_0, 0, 32)
REG32(TEST_REG_0, 0xf0)
	FIELD(TEST_REG_0, ctl_test_mode_pin_char, 0, 1)
REG32(CONFIGURATION_VL_MARKER_ID0_0_LSB, 0x100)
	FIELD(CONFIGURATION_VL_MARKER_ID0_0_LSB, ctl_vl_marker_id0_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID0_0_MSB, 0x104)
	FIELD(CONFIGURATION_VL_MARKER_ID0_0_MSB, ctl_vl_marker_id0_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID1_0_LSB, 0x108)
	FIELD(CONFIGURATION_VL_MARKER_ID1_0_LSB, ctl_vl_marker_id1_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID1_0_MSB, 0x10c)
	FIELD(CONFIGURATION_VL_MARKER_ID1_0_MSB, ctl_vl_marker_id1_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID2_0_LSB, 0x110)
	FIELD(CONFIGURATION_VL_MARKER_ID2_0_LSB, ctl_vl_marker_id2_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID2_0_MSB, 0x114)
	FIELD(CONFIGURATION_VL_MARKER_ID2_0_MSB, ctl_vl_marker_id2_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID3_0_LSB, 0x118)
	FIELD(CONFIGURATION_VL_MARKER_ID3_0_LSB, ctl_vl_marker_id3_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID3_0_MSB, 0x11c)
	FIELD(CONFIGURATION_VL_MARKER_ID3_0_MSB, ctl_vl_marker_id3_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID4_0_LSB, 0x120)
	FIELD(CONFIGURATION_VL_MARKER_ID4_0_LSB, ctl_vl_marker_id4_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID4_0_MSB, 0x124)
	FIELD(CONFIGURATION_VL_MARKER_ID4_0_MSB, ctl_vl_marker_id4_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID5_0_LSB, 0x128)
	FIELD(CONFIGURATION_VL_MARKER_ID5_0_LSB, ctl_vl_marker_id5_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID5_0_MSB, 0x12c)
	FIELD(CONFIGURATION_VL_MARKER_ID5_0_MSB, ctl_vl_marker_id5_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID6_0_LSB, 0x130)
	FIELD(CONFIGURATION_VL_MARKER_ID6_0_LSB, ctl_vl_marker_id6_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID6_0_MSB, 0x134)
	FIELD(CONFIGURATION_VL_MARKER_ID6_0_MSB, ctl_vl_marker_id6_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID7_0_LSB, 0x138)
	FIELD(CONFIGURATION_VL_MARKER_ID7_0_LSB, ctl_vl_marker_id7_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID7_0_MSB, 0x13c)
	FIELD(CONFIGURATION_VL_MARKER_ID7_0_MSB, ctl_vl_marker_id7_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID8_0_LSB, 0x140)
	FIELD(CONFIGURATION_VL_MARKER_ID8_0_LSB, ctl_vl_marker_id8_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID8_0_MSB, 0x144)
	FIELD(CONFIGURATION_VL_MARKER_ID8_0_MSB, ctl_vl_marker_id8_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID9_0_LSB, 0x148)
	FIELD(CONFIGURATION_VL_MARKER_ID9_0_LSB, ctl_vl_marker_id9_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID9_0_MSB, 0x14c)
	FIELD(CONFIGURATION_VL_MARKER_ID9_0_MSB, ctl_vl_marker_id9_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID10_0_LSB, 0x150)
	FIELD(CONFIGURATION_VL_MARKER_ID10_0_LSB, ctl_vl_marker_id10_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID10_0_MSB, 0x154)
	FIELD(CONFIGURATION_VL_MARKER_ID10_0_MSB, ctl_vl_marker_id10_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID11_0_LSB, 0x158)
	FIELD(CONFIGURATION_VL_MARKER_ID11_0_LSB, ctl_vl_marker_id11_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID11_0_MSB, 0x15c)
	FIELD(CONFIGURATION_VL_MARKER_ID11_0_MSB, ctl_vl_marker_id11_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID12_0_LSB, 0x160)
	FIELD(CONFIGURATION_VL_MARKER_ID12_0_LSB, ctl_vl_marker_id12_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID12_0_MSB, 0x164)
	FIELD(CONFIGURATION_VL_MARKER_ID12_0_MSB, ctl_vl_marker_id12_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID13_0_LSB, 0x168)
	FIELD(CONFIGURATION_VL_MARKER_ID13_0_LSB, ctl_vl_marker_id13_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID13_0_MSB, 0x16c)
	FIELD(CONFIGURATION_VL_MARKER_ID13_0_MSB, ctl_vl_marker_id13_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID14_0_LSB, 0x170)
	FIELD(CONFIGURATION_VL_MARKER_ID14_0_LSB, ctl_vl_marker_id14_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID14_0_MSB, 0x174)
	FIELD(CONFIGURATION_VL_MARKER_ID14_0_MSB, ctl_vl_marker_id14_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID15_0_LSB, 0x178)
	FIELD(CONFIGURATION_VL_MARKER_ID15_0_LSB, ctl_vl_marker_id15_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID15_0_MSB, 0x17c)
	FIELD(CONFIGURATION_VL_MARKER_ID15_0_MSB, ctl_vl_marker_id15_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID16_0_LSB, 0x180)
	FIELD(CONFIGURATION_VL_MARKER_ID16_0_LSB, ctl_vl_marker_id16_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID16_0_MSB, 0x184)
	FIELD(CONFIGURATION_VL_MARKER_ID16_0_MSB, ctl_vl_marker_id16_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID17_0_LSB, 0x188)
	FIELD(CONFIGURATION_VL_MARKER_ID17_0_LSB, ctl_vl_marker_id17_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID17_0_MSB, 0x18c)
	FIELD(CONFIGURATION_VL_MARKER_ID17_0_MSB, ctl_vl_marker_id17_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID18_0_LSB, 0x190)
	FIELD(CONFIGURATION_VL_MARKER_ID18_0_LSB, ctl_vl_marker_id18_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID18_0_MSB, 0x194)
	FIELD(CONFIGURATION_VL_MARKER_ID18_0_MSB, ctl_vl_marker_id18_63_32_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID19_0_LSB, 0x198)
	FIELD(CONFIGURATION_VL_MARKER_ID19_0_LSB, ctl_vl_marker_id19_31_0_, 0, 32)
REG32(CONFIGURATION_VL_MARKER_ID19_0_MSB, 0x19c)
	FIELD(CONFIGURATION_VL_MARKER_ID19_0_MSB, ctl_vl_marker_id19_63_32_, 0, 32)
REG32(CONFIGURATION_EMPTY0_0, 0x220)
	FIELD(CONFIGURATION_EMPTY0_0, rsvd0, 0, 32)
REG32(CONFIGURATION_EMPTY1_0, 0x224)
	FIELD(CONFIGURATION_EMPTY1_0, rsvd1, 0, 32)
REG32(CONFIGURATION_EMPTY2_0, 0x228)
	FIELD(CONFIGURATION_EMPTY2_0, rsvd2, 0, 32)
REG32(CONFIGURATION_EMPTY3_0, 0x22c)
	FIELD(CONFIGURATION_EMPTY3_0, rsvd3, 0, 32)
REG32(CONFIGURATION_EMPTY4_0, 0x230)
	FIELD(CONFIGURATION_EMPTY4_0, rsvd4, 0, 32)
REG32(CONFIGURATION_EMPTY5_0, 0x234)
	FIELD(CONFIGURATION_EMPTY5_0, rsvd5, 0, 32)
REG32(CONFIGURATION_EMPTY6_0, 0x238)
	FIELD(CONFIGURATION_EMPTY6_0, rsvd6, 0, 32)
REG32(CONFIGURATION_EMPTY7_0, 0x23c)
	FIELD(CONFIGURATION_EMPTY7_0, rsvd7, 0, 32)
REG32(CONFIGURATION_EMPTY8_0, 0x240)
	FIELD(CONFIGURATION_EMPTY8_0, rsvd8, 0, 32)
REG32(CONFIGURATION_EMPTY9_0, 0x244)
	FIELD(CONFIGURATION_EMPTY9_0, rsvd9, 0, 32)
REG32(CONFIGURATION_TX_1588_SYSTIMER_CONFIG_0, 0x24c)
	FIELD(CONFIGURATION_TX_1588_SYSTIMER_CONFIG_0, ctl_tx_ptp_st_offset_0, 0, 16)
REG32(CONFIGURATION_TX_1588_TIMESTAMP_CONFIG_0, 0x250)
	FIELD(CONFIGURATION_TX_1588_TIMESTAMP_CONFIG_0, ctl_tx_ptp_latency_adjust_0, 0, 20)
REG32(CONFIGURATION_TX_1588_OFFSET_TABLE_CONFIG_0, 0x254)
	FIELD(CONFIGURATION_TX_1588_OFFSET_TABLE_CONFIG_0, ctl_tx_ptp_block_period_0, 0, 13)
REG32(CONFIGURATION_RX_1588_SYSTIMER_CONFIG_0, 0x25c)
	FIELD(CONFIGURATION_RX_1588_SYSTIMER_CONFIG_0, ctl_rx_ptp_st_offset_0, 0, 16)
REG32(CONFIGURATION_RX_1588_TIMESTAMP_CONFIG_0, 0x260)
	FIELD(CONFIGURATION_RX_1588_TIMESTAMP_CONFIG_0, ctl_rx_ptp_latency_adjust_0, 0, 20)
REG32(CONFIGURATION_RX_1588_OFFSET_TABLE_CONFIG_0, 0x264)
	FIELD(CONFIGURATION_RX_1588_OFFSET_TABLE_CONFIG_0, ctl_rx_ptp_block_period_0, 0, 13)
REG32(MONITOR_TX_1588_SAMPLE_SYSTIMER_0_LSB, 0x268)
	FIELD(MONITOR_TX_1588_SAMPLE_SYSTIMER_0_LSB, sample_tx_ptp_systimer_0, 0, 32)
REG32(MONITOR_TX_1588_SAMPLE_SYSTIMER_0_MSB, 0x26c)
	FIELD(MONITOR_TX_1588_SAMPLE_SYSTIMER_0_MSB, sample_tx_ptp_systimer_0_54_32_, 0, 23)
REG32(MONITOR_TX_1588_INCR_SYSTIMER_0_LSB, 0x270)
	FIELD(MONITOR_TX_1588_INCR_SYSTIMER_0_LSB, sample_tx_ptp_increment_0, 0, 32)
REG32(MONITOR_TX_1588_INCR_SYSTIMER_0_MSB, 0x274)
	FIELD(MONITOR_TX_1588_INCR_SYSTIMER_0_MSB, sample_tx_ptp_increment_0_49_32_, 0, 18)
REG32(MONITOR_RX_1588_SAMPLE_SYSTIMER_0_LSB, 0x278)
	FIELD(MONITOR_RX_1588_SAMPLE_SYSTIMER_0_LSB, sample_rx_ptp_systimer_0, 0, 32)
REG32(MONITOR_RX_1588_SAMPLE_SYSTIMER_0_MSB, 0x27c)
	FIELD(MONITOR_RX_1588_SAMPLE_SYSTIMER_0_MSB, sample_rx_ptp_systimer_0_54_32_, 0, 23)
REG32(MONITOR_RX_1588_INCR_SYSTIMER_0_LSB, 0x280)
	FIELD(MONITOR_RX_1588_INCR_SYSTIMER_0_LSB, sample_rx_ptp_increment_0, 0, 32)
REG32(MONITOR_RX_1588_INCR_SYSTIMER_0_MSB, 0x284)
	FIELD(MONITOR_RX_1588_INCR_SYSTIMER_0_MSB, sample_rx_ptp_increment_0_49_32_, 0, 18)
REG32(STAT_TX_STATUS_REG1_0, 0x740)
	FIELD(STAT_TX_STATUS_REG1_0, stat_tx_local_fault_0, 0, 1)
	FIELD(STAT_TX_STATUS_REG1_0, stat_tx_axis_unf_0, 7, 1)
	FIELD(STAT_TX_STATUS_REG1_0, stat_tx_axis_err_0, 8, 1)
	FIELD(STAT_TX_STATUS_REG1_0, stat_tx_flexif_err_0, 9, 1)
	FIELD(STAT_TX_STATUS_REG1_0, stat_tx_pcs_bad_code_0, 10, 1)
	FIELD(STAT_TX_STATUS_REG1_0, stat_tx_cl82_49_convert_err_0, 11, 1)
	FIELD(STAT_TX_STATUS_REG1_0, stat_tx_flex_fifo_ovf_0, 12, 1)
	FIELD(STAT_TX_STATUS_REG1_0, stat_tx_flex_fifo_udf_0, 13, 1)
REG32(STAT_RX_STATUS_REG1_0, 0x744)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_status_0, 0, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_aligned_0, 1, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_misaligned_0, 2, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_aligned_err_0, 3, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_hi_ber_0, 4, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_remote_fault_0, 5, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_local_fault_0, 6, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_internal_local_fault_0, 7, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_received_local_fault_0, 8, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_bad_code_0, 9, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_bad_preamble_0, 10, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_bad_sfd_0, 11, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_got_signal_os_0, 12, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_flexif_err_0, 13, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_cl49_82_convert_err_0, 14, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_pcs_bad_code_0, 15, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_axis_fifo_overflow_0, 16, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_axis_err_0, 17, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_invalid_start_0, 18, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_flex_fifo_ovf_0, 19, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_flex_fifo_udf_0, 20, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_flex_mon_fifo_ovf_0, 21, 1)
	FIELD(STAT_RX_STATUS_REG1_0, stat_rx_flex_mon_fifo_udf_0, 22, 1)
REG32(STAT_TX_RT_STATUS_REG1_0, 0x748)
	FIELD(STAT_TX_RT_STATUS_REG1_0, stat_tx_local_fault_0, 0, 1)
	FIELD(STAT_TX_RT_STATUS_REG1_0, stat_tx_axis_unf_0, 7, 1)
	FIELD(STAT_TX_RT_STATUS_REG1_0, stat_tx_axis_err_0, 8, 1)
	FIELD(STAT_TX_RT_STATUS_REG1_0, stat_tx_flexif_err_0, 9, 1)
	FIELD(STAT_TX_RT_STATUS_REG1_0, stat_tx_pcs_bad_code_0, 10, 1)
	FIELD(STAT_TX_RT_STATUS_REG1_0, stat_tx_cl82_49_convert_err_0, 11, 1)
	FIELD(STAT_TX_RT_STATUS_REG1_0, stat_tx_flex_fifo_ovf_0, 12, 1)
	FIELD(STAT_TX_RT_STATUS_REG1_0, stat_tx_flex_fifo_udf_0, 13, 1)
REG32(STAT_RX_RT_STATUS_REG1_0, 0x74c)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_status_0, 0, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_aligned_0, 1, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_misaligned_0, 2, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_aligned_err_0, 3, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_hi_ber_0, 4, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_remote_fault_0, 5, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_local_fault_0, 6, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_internal_local_fault_0, 7, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_received_local_fault_0, 8, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_bad_code_0, 9, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_bad_preamble_0, 10, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_bad_sfd_0, 11, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_got_signal_os_0, 12, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_flexif_err_0, 13, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_cl49_82_convert_err_0, 14, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_pcs_bad_code_0, 15, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_axis_fifo_overflow_0, 16, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_axis_err_0, 17, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_invalid_start_0, 18, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_flex_fifo_ovf_0, 19, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_flex_fifo_udf_0, 20, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_flex_mon_fifo_ovf_0, 21, 1)
	FIELD(STAT_RX_RT_STATUS_REG1_0, stat_rx_flex_mon_fifo_udf_0, 22, 1)
REG32(STAT_RX_BLOCK_LOCK_REG_0, 0x754)
	FIELD(STAT_RX_BLOCK_LOCK_REG_0, stat_rx_block_lock_0, 0, 20)
REG32(STAT_RX_LANE_SYNC_REG_0, 0x758)
	FIELD(STAT_RX_LANE_SYNC_REG_0, stat_rx_synced_0, 0, 20)
REG32(STAT_RX_LANE_SYNC_ERR_REG_0, 0x75c)
	FIELD(STAT_RX_LANE_SYNC_ERR_REG_0, stat_rx_synced_err_0, 0, 20)
REG32(STAT_RX_AM_ERR_REG_0, 0x760)
	FIELD(STAT_RX_AM_ERR_REG_0, stat_rx_mf_err_0, 0, 20)
REG32(STAT_RX_AM_LEN_ERR_REG_0, 0x764)
	FIELD(STAT_RX_AM_LEN_ERR_REG_0, stat_rx_mf_len_err_0, 0, 20)
REG32(STAT_RX_AM_REPEAT_ERR_REG_0, 0x768)
	FIELD(STAT_RX_AM_REPEAT_ERR_REG_0, stat_rx_mf_repeat_err_0, 0, 20)
REG32(STAT_RX_LANE_DEMUXED_0, 0x76c)
	FIELD(STAT_RX_LANE_DEMUXED_0, stat_rx_vl_demuxed_0, 0, 20)
REG32(STAT_RX_PCS_LANE_NUM_REG1_0, 0x770)
	FIELD(STAT_RX_PCS_LANE_NUM_REG1_0, stat_rx_vl_number_0_0, 0, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG1_0, stat_rx_vl_number_0_1, 5, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG1_0, stat_rx_vl_number_0_2, 10, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG1_0, stat_rx_vl_number_0_3, 15, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG1_0, stat_rx_vl_number_0_4, 20, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG1_0, stat_rx_vl_number_0_5, 25, 5)
REG32(STAT_RX_PCS_LANE_NUM_REG2_0, 0x774)
	FIELD(STAT_RX_PCS_LANE_NUM_REG2_0, stat_rx_vl_number_0_6, 0, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG2_0, stat_rx_vl_number_0_7, 5, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG2_0, stat_rx_vl_number_0_8, 10, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG2_0, stat_rx_vl_number_0_9, 15, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG2_0, stat_rx_vl_number_0_10, 20, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG2_0, stat_rx_vl_number_0_11, 25, 5)
REG32(STAT_RX_PCS_LANE_NUM_REG3_0, 0x778)
	FIELD(STAT_RX_PCS_LANE_NUM_REG3_0, stat_rx_vl_number_0_12, 0, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG3_0, stat_rx_vl_number_0_13, 5, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG3_0, stat_rx_vl_number_0_14, 10, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG3_0, stat_rx_vl_number_0_15, 15, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG3_0, stat_rx_vl_number_0_16, 20, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG3_0, stat_rx_vl_number_0_17, 25, 5)
REG32(STAT_RX_PCS_LANE_NUM_REG4_0, 0x77c)
	FIELD(STAT_RX_PCS_LANE_NUM_REG4_0, stat_rx_vl_number_0_18, 0, 5)
	FIELD(STAT_RX_PCS_LANE_NUM_REG4_0, stat_rx_vl_number_0_19, 5, 5)
REG32(STAT_RX_BIP_OVERRIDE_REG_0, 0x780)
	FIELD(STAT_RX_BIP_OVERRIDE_REG_0, stat_rx_lane0_vlm_bip7_0, 0, 8)
	FIELD(STAT_RX_BIP_OVERRIDE_REG_0, stat_rx_lane0_vlm_bip7_valid_0, 8, 1)
REG32(STAT_RX_FEC_STATUS_REG_0, 0x784)
	FIELD(STAT_RX_FEC_STATUS_REG_0, stat_rx_fec_aligned_0, 0, 1)
	FIELD(STAT_RX_FEC_STATUS_REG_0, stat_rx_fec_hi_ser_0, 1, 1)
	FIELD(STAT_RX_FEC_STATUS_REG_0, stat_rx_fec_lane_lock_0, 4, 4)
REG32(STAT_RX_FEC_RT_STATUS_REG_0, 0x788)
	FIELD(STAT_RX_FEC_RT_STATUS_REG_0, stat_rx_fec_aligned_0, 0, 1)
	FIELD(STAT_RX_FEC_RT_STATUS_REG_0, stat_rx_fec_hi_ser_0, 1, 1)
	FIELD(STAT_RX_FEC_RT_STATUS_REG_0, stat_rx_fec_lane_lock_0, 4, 4)
REG32(STAT_RX_FEC_MAP_REG1_0, 0x78c)
	FIELD(STAT_RX_FEC_MAP_REG1_0, stat_rx_fec_mapping_0, 0, 2)
	FIELD(STAT_RX_FEC_MAP_REG1_0, stat_rx_fec_mapping_1, 2, 2)
	FIELD(STAT_RX_FEC_MAP_REG1_0, stat_rx_fec_mapping_2, 4, 2)
	FIELD(STAT_RX_FEC_MAP_REG1_0, stat_rx_fec_mapping_3, 6, 2)
REG32(STAT_RX_FEC_LANE_FILL_REG_0, 0x790)
	FIELD(STAT_RX_FEC_LANE_FILL_REG_0, stat_rx_fec_delay_0, 0, 15)
	FIELD(STAT_RX_FEC_LANE_FILL_REG_0, stat_rx_fec_delay_1, 16, 15)
REG32(STAT_RX_FEC_LANE_FILL_REG1_0, 0x794)
	FIELD(STAT_RX_FEC_LANE_FILL_REG1_0, stat_rx_fec_delay_2, 0, 15)
	FIELD(STAT_RX_FEC_LANE_FILL_REG1_0, stat_rx_fec_delay_3, 16, 15)
REG32(STAT_TX_FEC_STATUS_REG_0, 0x798)
	FIELD(STAT_TX_FEC_STATUS_REG_0, stat_tx_fec_pcs_lane_align_0, 0, 1)
	FIELD(STAT_TX_FEC_STATUS_REG_0, stat_tx_fec_pcs_block_lock_0, 1, 5)
	FIELD(STAT_TX_FEC_STATUS_REG_0, stat_tx_fec_pcs_am_lock_0, 6, 5)
REG32(STAT_TX_FEC_RT_STATUS_REG_0, 0x79c)
	FIELD(STAT_TX_FEC_RT_STATUS_REG_0, stat_tx_fec_pcs_lane_align_0, 0, 1)
	FIELD(STAT_TX_FEC_RT_STATUS_REG_0, stat_tx_fec_pcs_block_lock_0, 1, 5)
	FIELD(STAT_TX_FEC_RT_STATUS_REG_0, stat_tx_fec_pcs_am_lock_0, 6, 5)
REG32(STAT_TX_FLOW_CONTROL_REG1_0, 0x7a0)
	FIELD(STAT_TX_FLOW_CONTROL_REG1_0, stat_tx_pause_valid_0, 0, 9)
REG32(STAT_RX_FLOW_CONTROL_REG1_0, 0x7a4)
	FIELD(STAT_RX_FLOW_CONTROL_REG1_0, stat_rx_pause_req_0, 0, 9)
	FIELD(STAT_RX_FLOW_CONTROL_REG1_0, stat_rx_pause_valid_0, 9, 9)
REG32(STAT_TX_1588_TOD_0_LSB, 0x7a8)
	FIELD(STAT_TX_1588_TOD_0_LSB, stat_tx_ptp_systemtimer_0_31_0_, 0, 32)
REG32(STAT_TX_1588_TOD_0_MSB, 0x7ac)
	FIELD(STAT_TX_1588_TOD_0_MSB, stat_tx_ptp_systemtimer_0_54_32_, 0, 23)
REG32(STAT_RX_1588_TOD_0_LSB, 0x7b0)
	FIELD(STAT_RX_1588_TOD_0_LSB, stat_rx_ptp_systemtimer_0_31_0_, 0, 32)
REG32(STAT_RX_1588_TOD_0_MSB, 0x7b4)
	FIELD(STAT_RX_1588_TOD_0_MSB, stat_rx_ptp_systemtimer_0_54_32_, 0, 23)
REG32(STAT_RX_VALID_CTRL_CODE_0, 0x7b8)
	FIELD(STAT_RX_VALID_CTRL_CODE_0, stat_rx_valid_ctrl_code_0, 0, 1)
REG32(STAT_TX_ECC_ERROR_0, 0x7c8)
	FIELD(STAT_TX_ECC_ERROR_0, stat_tx_proc_ecc_err_0, 0, 2)
	FIELD(STAT_TX_ECC_ERROR_0, stat_tx_ecc_err_0, 2, 2)
REG32(STAT_RX_ECC_ERROR_0, 0x7cc)
	FIELD(STAT_RX_ECC_ERROR_0, stat_rx_albuf_ecc_err_0, 0, 2)
	FIELD(STAT_RX_ECC_ERROR_0, stat_rx_fec_if_ecc_err_0, 2, 2)
	FIELD(STAT_RX_ECC_ERROR_0, stat_rx_proc_ecc_err_0, 4, 2)
	FIELD(STAT_RX_ECC_ERROR_0, stat_rx_ecc_err_0, 6, 2)
REG32(STAT_STATISTICS_READY_0, 0x7d0)
	FIELD(STAT_STATISTICS_READY_0, stat_statistics_ready_0, 0, 2)
REG32(STAT_TX_CYCLE_COUNT_0_LSB, 0x800)
	FIELD(STAT_TX_CYCLE_COUNT_0_LSB, stat_tx_cycle_count_0_count_31_0_, 0, 32)
REG32(STAT_TX_CYCLE_COUNT_0_MSB, 0x804)
	FIELD(STAT_TX_CYCLE_COUNT_0_MSB, stat_tx_cycle_count_0_count_47_32_, 0, 16)
REG32(STAT_TX_FRAME_ERROR_0_LSB, 0x808)
	FIELD(STAT_TX_FRAME_ERROR_0_LSB, stat_tx_frame_error_0_count_31_0_, 0, 32)
REG32(STAT_TX_FRAME_ERROR_0_MSB, 0x80c)
	FIELD(STAT_TX_FRAME_ERROR_0_MSB, stat_tx_frame_error_0_count_47_32_, 0, 16)
REG32(STAT_TX_TOTAL_PACKETS_0_LSB, 0x818)
	FIELD(STAT_TX_TOTAL_PACKETS_0_LSB, stat_tx_total_packets_0_count_31_0_, 0, 32)
REG32(STAT_TX_TOTAL_PACKETS_0_MSB, 0x81c)
	FIELD(STAT_TX_TOTAL_PACKETS_0_MSB, stat_tx_total_packets_0_count_47_32_, 0, 16)
REG32(STAT_TX_TOTAL_GOOD_PACKETS_0_LSB, 0x820)
	FIELD(STAT_TX_TOTAL_GOOD_PACKETS_0_LSB, stat_tx_total_good_packets_0_count_31_0_, 0, 32)
REG32(STAT_TX_TOTAL_GOOD_PACKETS_0_MSB, 0x824)
	FIELD(STAT_TX_TOTAL_GOOD_PACKETS_0_MSB, stat_tx_total_good_packets_0_count_47_32_, 0, 16)
REG32(STAT_TX_TOTAL_BYTES_0_LSB, 0x828)
	FIELD(STAT_TX_TOTAL_BYTES_0_LSB, stat_tx_total_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_TOTAL_BYTES_0_MSB, 0x82c)
	FIELD(STAT_TX_TOTAL_BYTES_0_MSB, stat_tx_total_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_TOTAL_GOOD_BYTES_0_LSB, 0x830)
	FIELD(STAT_TX_TOTAL_GOOD_BYTES_0_LSB, stat_tx_total_good_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_TOTAL_GOOD_BYTES_0_MSB, 0x834)
	FIELD(STAT_TX_TOTAL_GOOD_BYTES_0_MSB, stat_tx_total_good_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_64_BYTES_0_LSB, 0x838)
	FIELD(STAT_TX_PACKET_64_BYTES_0_LSB, stat_tx_packet_64_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_64_BYTES_0_MSB, 0x83c)
	FIELD(STAT_TX_PACKET_64_BYTES_0_MSB, stat_tx_packet_64_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_65_127_BYTES_0_LSB, 0x840)
	FIELD(STAT_TX_PACKET_65_127_BYTES_0_LSB, stat_tx_packet_65_127_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_65_127_BYTES_0_MSB, 0x844)
	FIELD(STAT_TX_PACKET_65_127_BYTES_0_MSB, stat_tx_packet_65_127_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_128_255_BYTES_0_LSB, 0x848)
	FIELD(STAT_TX_PACKET_128_255_BYTES_0_LSB, stat_tx_packet_128_255_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_128_255_BYTES_0_MSB, 0x84c)
	FIELD(STAT_TX_PACKET_128_255_BYTES_0_MSB, stat_tx_packet_128_255_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_256_511_BYTES_0_LSB, 0x850)
	FIELD(STAT_TX_PACKET_256_511_BYTES_0_LSB, stat_tx_packet_256_511_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_256_511_BYTES_0_MSB, 0x854)
	FIELD(STAT_TX_PACKET_256_511_BYTES_0_MSB, stat_tx_packet_256_511_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_512_1023_BYTES_0_LSB, 0x858)
	FIELD(STAT_TX_PACKET_512_1023_BYTES_0_LSB, stat_tx_packet_512_1023_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_512_1023_BYTES_0_MSB, 0x85c)
	FIELD(STAT_TX_PACKET_512_1023_BYTES_0_MSB, stat_tx_packet_512_1023_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_1024_1518_BYTES_0_LSB, 0x860)
	FIELD(STAT_TX_PACKET_1024_1518_BYTES_0_LSB, stat_tx_packet_1024_1518_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_1024_1518_BYTES_0_MSB, 0x864)
	FIELD(STAT_TX_PACKET_1024_1518_BYTES_0_MSB, stat_tx_packet_1024_1518_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_1519_1522_BYTES_0_LSB, 0x868)
	FIELD(STAT_TX_PACKET_1519_1522_BYTES_0_LSB, stat_tx_packet_1519_1522_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_1519_1522_BYTES_0_MSB, 0x86c)
	FIELD(STAT_TX_PACKET_1519_1522_BYTES_0_MSB, stat_tx_packet_1519_1522_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_1523_1548_BYTES_0_LSB, 0x870)
	FIELD(STAT_TX_PACKET_1523_1548_BYTES_0_LSB, stat_tx_packet_1523_1548_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_1523_1548_BYTES_0_MSB, 0x874)
	FIELD(STAT_TX_PACKET_1523_1548_BYTES_0_MSB, stat_tx_packet_1523_1548_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_1549_2047_BYTES_0_LSB, 0x878)
	FIELD(STAT_TX_PACKET_1549_2047_BYTES_0_LSB, stat_tx_packet_1549_2047_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_1549_2047_BYTES_0_MSB, 0x87c)
	FIELD(STAT_TX_PACKET_1549_2047_BYTES_0_MSB, stat_tx_packet_1549_2047_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_2048_4095_BYTES_0_LSB, 0x880)
	FIELD(STAT_TX_PACKET_2048_4095_BYTES_0_LSB, stat_tx_packet_2048_4095_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_2048_4095_BYTES_0_MSB, 0x884)
	FIELD(STAT_TX_PACKET_2048_4095_BYTES_0_MSB, stat_tx_packet_2048_4095_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_4096_8191_BYTES_0_LSB, 0x888)
	FIELD(STAT_TX_PACKET_4096_8191_BYTES_0_LSB, stat_tx_packet_4096_8191_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_4096_8191_BYTES_0_MSB, 0x88c)
	FIELD(STAT_TX_PACKET_4096_8191_BYTES_0_MSB, stat_tx_packet_4096_8191_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_8192_9215_BYTES_0_LSB, 0x890)
	FIELD(STAT_TX_PACKET_8192_9215_BYTES_0_LSB, stat_tx_packet_8192_9215_bytes_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_8192_9215_BYTES_0_MSB, 0x894)
	FIELD(STAT_TX_PACKET_8192_9215_BYTES_0_MSB, stat_tx_packet_8192_9215_bytes_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_LARGE_0_LSB, 0x898)
	FIELD(STAT_TX_PACKET_LARGE_0_LSB, stat_tx_packet_large_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_LARGE_0_MSB, 0x89c)
	FIELD(STAT_TX_PACKET_LARGE_0_MSB, stat_tx_packet_large_0_count_47_32_, 0, 16)
REG32(STAT_TX_PACKET_SMALL_0_LSB, 0x8a0)
	FIELD(STAT_TX_PACKET_SMALL_0_LSB, stat_tx_packet_small_0_count_31_0_, 0, 32)
REG32(STAT_TX_PACKET_SMALL_0_MSB, 0x8a4)
	FIELD(STAT_TX_PACKET_SMALL_0_MSB, stat_tx_packet_small_0_count_47_32_, 0, 16)
REG32(STAT_TX_BAD_FCS_0_LSB, 0x8d0)
	FIELD(STAT_TX_BAD_FCS_0_LSB, stat_tx_bad_fcs_0_count_31_0_, 0, 32)
REG32(STAT_TX_BAD_FCS_0_MSB, 0x8d4)
	FIELD(STAT_TX_BAD_FCS_0_MSB, stat_tx_bad_fcs_0_count_47_32_, 0, 16)
REG32(STAT_TX_UNICAST_0_LSB, 0x8e8)
	FIELD(STAT_TX_UNICAST_0_LSB, stat_tx_unicast_0_count_31_0_, 0, 32)
REG32(STAT_TX_UNICAST_0_MSB, 0x8ec)
	FIELD(STAT_TX_UNICAST_0_MSB, stat_tx_unicast_0_count_47_32_, 0, 16)
REG32(STAT_TX_MULTICAST_0_LSB, 0x8f0)
	FIELD(STAT_TX_MULTICAST_0_LSB, stat_tx_multicast_0_count_31_0_, 0, 32)
REG32(STAT_TX_MULTICAST_0_MSB, 0x8f4)
	FIELD(STAT_TX_MULTICAST_0_MSB, stat_tx_multicast_0_count_47_32_, 0, 16)
REG32(STAT_TX_BROADCAST_0_LSB, 0x8f8)
	FIELD(STAT_TX_BROADCAST_0_LSB, stat_tx_broadcast_0_count_31_0_, 0, 32)
REG32(STAT_TX_BROADCAST_0_MSB, 0x8fc)
	FIELD(STAT_TX_BROADCAST_0_MSB, stat_tx_broadcast_0_count_47_32_, 0, 16)
REG32(STAT_TX_VLAN_0_LSB, 0x900)
	FIELD(STAT_TX_VLAN_0_LSB, stat_tx_vlan_0_count_31_0_, 0, 32)
REG32(STAT_TX_VLAN_0_MSB, 0x904)
	FIELD(STAT_TX_VLAN_0_MSB, stat_tx_vlan_0_count_47_32_, 0, 16)
REG32(STAT_TX_PAUSE_0_LSB, 0x908)
	FIELD(STAT_TX_PAUSE_0_LSB, stat_tx_pause_0_count_31_0_, 0, 32)
REG32(STAT_TX_PAUSE_0_MSB, 0x90c)
	FIELD(STAT_TX_PAUSE_0_MSB, stat_tx_pause_0_count_47_32_, 0, 16)
REG32(STAT_TX_USER_PAUSE_0_LSB, 0x910)
	FIELD(STAT_TX_USER_PAUSE_0_LSB, stat_tx_user_pause_0_count_31_0_, 0, 32)
REG32(STAT_TX_USER_PAUSE_0_MSB, 0x914)
	FIELD(STAT_TX_USER_PAUSE_0_MSB, stat_tx_user_pause_0_count_47_32_, 0, 16)
REG32(STAT_TX_TSN_PREEMPTED_PKT_0_LSB, 0x920)
	FIELD(STAT_TX_TSN_PREEMPTED_PKT_0_LSB, stat_tx_tsn_preempted_pkt_0_count_31_0_, 0, 32)
REG32(STAT_TX_TSN_PREEMPTED_PKT_0_MSB, 0x924)
	FIELD(STAT_TX_TSN_PREEMPTED_PKT_0_MSB, stat_tx_tsn_preempted_pkt_0_count_47_32_, 0, 16)
REG32(STAT_TX_TSN_FRAGMENT_0_LSB, 0x928)
	FIELD(STAT_TX_TSN_FRAGMENT_0_LSB, stat_tx_tsn_fragment_0_count_31_0_, 0, 32)
REG32(STAT_TX_TSN_FRAGMENT_0_MSB, 0x92c)
	FIELD(STAT_TX_TSN_FRAGMENT_0_MSB, stat_tx_tsn_fragment_0_count_47_32_, 0, 16)
REG32(STAT_TX_PCS_BAD_CODE_0_LSB, 0x930)
	FIELD(STAT_TX_PCS_BAD_CODE_0_LSB, stat_tx_pcs_bad_code_0_count_31_0_, 0, 32)
REG32(STAT_TX_PCS_BAD_CODE_0_MSB, 0x934)
	FIELD(STAT_TX_PCS_BAD_CODE_0_MSB, stat_tx_pcs_bad_code_0_count_47_32_, 0, 16)
REG32(STAT_TX_CL82_49_CONVERT_ERR_0_LSB, 0x938)
	FIELD(STAT_TX_CL82_49_CONVERT_ERR_0_LSB, stat_tx_cl82_49_convert_err_0_count_31_0_, 0, 32)
REG32(STAT_TX_CL82_49_CONVERT_ERR_0_MSB, 0x93c)
	FIELD(STAT_TX_CL82_49_CONVERT_ERR_0_MSB, stat_tx_cl82_49_convert_err_0_count_47_32_, 0, 16)
REG32(STAT_TX_ECC_ERR0_0_LSB, 0x940)
	FIELD(STAT_TX_ECC_ERR0_0_LSB, stat_tx_ecc_err0_0_count_31_0_, 0, 32)
REG32(STAT_TX_ECC_ERR0_0_MSB, 0x944)
	FIELD(STAT_TX_ECC_ERR0_0_MSB, stat_tx_ecc_err0_0_count_47_32_, 0, 16)
REG32(STAT_TX_ECC_ERR1_0_LSB, 0x948)
	FIELD(STAT_TX_ECC_ERR1_0_LSB, stat_tx_ecc_err1_0_count_31_0_, 0, 32)
REG32(STAT_TX_ECC_ERR1_0_MSB, 0x94c)
	FIELD(STAT_TX_ECC_ERR1_0_MSB, stat_tx_ecc_err1_0_count_47_32_, 0, 16)
REG32(STAT_RX_CYCLE_COUNT_0_LSB, 0xc00)
	FIELD(STAT_RX_CYCLE_COUNT_0_LSB, stat_rx_cycle_count_0_count_31_0_, 0, 32)
REG32(STAT_RX_CYCLE_COUNT_0_MSB, 0xc04)
	FIELD(STAT_RX_CYCLE_COUNT_0_MSB, stat_rx_cycle_count_0_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_0_LSB, 0xc08)
	FIELD(STAT_RX_BIP_ERR_0_0_LSB, stat_rx_bip_err_0_0_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_0_MSB, 0xc0c)
	FIELD(STAT_RX_BIP_ERR_0_0_MSB, stat_rx_bip_err_0_0_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_1_LSB, 0xc10)
	FIELD(STAT_RX_BIP_ERR_0_1_LSB, stat_rx_bip_err_0_1_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_1_MSB, 0xc14)
	FIELD(STAT_RX_BIP_ERR_0_1_MSB, stat_rx_bip_err_0_1_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_2_LSB, 0xc18)
	FIELD(STAT_RX_BIP_ERR_0_2_LSB, stat_rx_bip_err_0_2_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_2_MSB, 0xc1c)
	FIELD(STAT_RX_BIP_ERR_0_2_MSB, stat_rx_bip_err_0_2_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_3_LSB, 0xc20)
	FIELD(STAT_RX_BIP_ERR_0_3_LSB, stat_rx_bip_err_0_3_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_3_MSB, 0xc24)
	FIELD(STAT_RX_BIP_ERR_0_3_MSB, stat_rx_bip_err_0_3_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_4_LSB, 0xc28)
	FIELD(STAT_RX_BIP_ERR_0_4_LSB, stat_rx_bip_err_0_4_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_4_MSB, 0xc2c)
	FIELD(STAT_RX_BIP_ERR_0_4_MSB, stat_rx_bip_err_0_4_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_5_LSB, 0xc30)
	FIELD(STAT_RX_BIP_ERR_0_5_LSB, stat_rx_bip_err_0_5_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_5_MSB, 0xc34)
	FIELD(STAT_RX_BIP_ERR_0_5_MSB, stat_rx_bip_err_0_5_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_6_LSB, 0xc38)
	FIELD(STAT_RX_BIP_ERR_0_6_LSB, stat_rx_bip_err_0_6_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_6_MSB, 0xc3c)
	FIELD(STAT_RX_BIP_ERR_0_6_MSB, stat_rx_bip_err_0_6_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_7_LSB, 0xc40)
	FIELD(STAT_RX_BIP_ERR_0_7_LSB, stat_rx_bip_err_0_7_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_7_MSB, 0xc44)
	FIELD(STAT_RX_BIP_ERR_0_7_MSB, stat_rx_bip_err_0_7_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_8_LSB, 0xc48)
	FIELD(STAT_RX_BIP_ERR_0_8_LSB, stat_rx_bip_err_0_8_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_8_MSB, 0xc4c)
	FIELD(STAT_RX_BIP_ERR_0_8_MSB, stat_rx_bip_err_0_8_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_9_LSB, 0xc50)
	FIELD(STAT_RX_BIP_ERR_0_9_LSB, stat_rx_bip_err_0_9_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_9_MSB, 0xc54)
	FIELD(STAT_RX_BIP_ERR_0_9_MSB, stat_rx_bip_err_0_9_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_10_LSB, 0xc58)
	FIELD(STAT_RX_BIP_ERR_0_10_LSB, stat_rx_bip_err_0_10_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_10_MSB, 0xc5c)
	FIELD(STAT_RX_BIP_ERR_0_10_MSB, stat_rx_bip_err_0_10_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_11_LSB, 0xc60)
	FIELD(STAT_RX_BIP_ERR_0_11_LSB, stat_rx_bip_err_0_11_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_11_MSB, 0xc64)
	FIELD(STAT_RX_BIP_ERR_0_11_MSB, stat_rx_bip_err_0_11_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_12_LSB, 0xc68)
	FIELD(STAT_RX_BIP_ERR_0_12_LSB, stat_rx_bip_err_0_12_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_12_MSB, 0xc6c)
	FIELD(STAT_RX_BIP_ERR_0_12_MSB, stat_rx_bip_err_0_12_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_13_LSB, 0xc70)
	FIELD(STAT_RX_BIP_ERR_0_13_LSB, stat_rx_bip_err_0_13_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_13_MSB, 0xc74)
	FIELD(STAT_RX_BIP_ERR_0_13_MSB, stat_rx_bip_err_0_13_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_14_LSB, 0xc78)
	FIELD(STAT_RX_BIP_ERR_0_14_LSB, stat_rx_bip_err_0_14_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_14_MSB, 0xc7c)
	FIELD(STAT_RX_BIP_ERR_0_14_MSB, stat_rx_bip_err_0_14_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_15_LSB, 0xc80)
	FIELD(STAT_RX_BIP_ERR_0_15_LSB, stat_rx_bip_err_0_15_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_15_MSB, 0xc84)
	FIELD(STAT_RX_BIP_ERR_0_15_MSB, stat_rx_bip_err_0_15_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_16_LSB, 0xc88)
	FIELD(STAT_RX_BIP_ERR_0_16_LSB, stat_rx_bip_err_0_16_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_16_MSB, 0xc8c)
	FIELD(STAT_RX_BIP_ERR_0_16_MSB, stat_rx_bip_err_0_16_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_17_LSB, 0xc90)
	FIELD(STAT_RX_BIP_ERR_0_17_LSB, stat_rx_bip_err_0_17_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_17_MSB, 0xc94)
	FIELD(STAT_RX_BIP_ERR_0_17_MSB, stat_rx_bip_err_0_17_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_18_LSB, 0xc98)
	FIELD(STAT_RX_BIP_ERR_0_18_LSB, stat_rx_bip_err_0_18_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_18_MSB, 0xc9c)
	FIELD(STAT_RX_BIP_ERR_0_18_MSB, stat_rx_bip_err_0_18_count_47_32_, 0, 16)
REG32(STAT_RX_BIP_ERR_0_19_LSB, 0xca0)
	FIELD(STAT_RX_BIP_ERR_0_19_LSB, stat_rx_bip_err_0_19_count_31_0_, 0, 32)
REG32(STAT_RX_BIP_ERR_0_19_MSB, 0xca4)
	FIELD(STAT_RX_BIP_ERR_0_19_MSB, stat_rx_bip_err_0_19_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_0_LSB, 0xca8)
	FIELD(STAT_RX_FRAMING_ERR_0_0_LSB, stat_rx_framing_err_0_0_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_0_MSB, 0xcac)
	FIELD(STAT_RX_FRAMING_ERR_0_0_MSB, stat_rx_framing_err_0_0_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_1_LSB, 0xcb0)
	FIELD(STAT_RX_FRAMING_ERR_0_1_LSB, stat_rx_framing_err_0_1_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_1_MSB, 0xcb4)
	FIELD(STAT_RX_FRAMING_ERR_0_1_MSB, stat_rx_framing_err_0_1_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_2_LSB, 0xcb8)
	FIELD(STAT_RX_FRAMING_ERR_0_2_LSB, stat_rx_framing_err_0_2_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_2_MSB, 0xcbc)
	FIELD(STAT_RX_FRAMING_ERR_0_2_MSB, stat_rx_framing_err_0_2_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_3_LSB, 0xcc0)
	FIELD(STAT_RX_FRAMING_ERR_0_3_LSB, stat_rx_framing_err_0_3_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_3_MSB, 0xcc4)
	FIELD(STAT_RX_FRAMING_ERR_0_3_MSB, stat_rx_framing_err_0_3_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_4_LSB, 0xcc8)
	FIELD(STAT_RX_FRAMING_ERR_0_4_LSB, stat_rx_framing_err_0_4_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_4_MSB, 0xccc)
	FIELD(STAT_RX_FRAMING_ERR_0_4_MSB, stat_rx_framing_err_0_4_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_5_LSB, 0xcd0)
	FIELD(STAT_RX_FRAMING_ERR_0_5_LSB, stat_rx_framing_err_0_5_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_5_MSB, 0xcd4)
	FIELD(STAT_RX_FRAMING_ERR_0_5_MSB, stat_rx_framing_err_0_5_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_6_LSB, 0xcd8)
	FIELD(STAT_RX_FRAMING_ERR_0_6_LSB, stat_rx_framing_err_0_6_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_6_MSB, 0xcdc)
	FIELD(STAT_RX_FRAMING_ERR_0_6_MSB, stat_rx_framing_err_0_6_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_7_LSB, 0xce0)
	FIELD(STAT_RX_FRAMING_ERR_0_7_LSB, stat_rx_framing_err_0_7_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_7_MSB, 0xce4)
	FIELD(STAT_RX_FRAMING_ERR_0_7_MSB, stat_rx_framing_err_0_7_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_8_LSB, 0xce8)
	FIELD(STAT_RX_FRAMING_ERR_0_8_LSB, stat_rx_framing_err_0_8_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_8_MSB, 0xcec)
	FIELD(STAT_RX_FRAMING_ERR_0_8_MSB, stat_rx_framing_err_0_8_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_9_LSB, 0xcf0)
	FIELD(STAT_RX_FRAMING_ERR_0_9_LSB, stat_rx_framing_err_0_9_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_9_MSB, 0xcf4)
	FIELD(STAT_RX_FRAMING_ERR_0_9_MSB, stat_rx_framing_err_0_9_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_10_LSB, 0xcf8)
	FIELD(STAT_RX_FRAMING_ERR_0_10_LSB, stat_rx_framing_err_0_10_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_10_MSB, 0xcfc)
	FIELD(STAT_RX_FRAMING_ERR_0_10_MSB, stat_rx_framing_err_0_10_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_11_LSB, 0xd00)
	FIELD(STAT_RX_FRAMING_ERR_0_11_LSB, stat_rx_framing_err_0_11_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_11_MSB, 0xd04)
	FIELD(STAT_RX_FRAMING_ERR_0_11_MSB, stat_rx_framing_err_0_11_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_12_LSB, 0xd08)
	FIELD(STAT_RX_FRAMING_ERR_0_12_LSB, stat_rx_framing_err_0_12_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_12_MSB, 0xd0c)
	FIELD(STAT_RX_FRAMING_ERR_0_12_MSB, stat_rx_framing_err_0_12_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_13_LSB, 0xd10)
	FIELD(STAT_RX_FRAMING_ERR_0_13_LSB, stat_rx_framing_err_0_13_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_13_MSB, 0xd14)
	FIELD(STAT_RX_FRAMING_ERR_0_13_MSB, stat_rx_framing_err_0_13_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_14_LSB, 0xd18)
	FIELD(STAT_RX_FRAMING_ERR_0_14_LSB, stat_rx_framing_err_0_14_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_14_MSB, 0xd1c)
	FIELD(STAT_RX_FRAMING_ERR_0_14_MSB, stat_rx_framing_err_0_14_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_15_LSB, 0xd20)
	FIELD(STAT_RX_FRAMING_ERR_0_15_LSB, stat_rx_framing_err_0_15_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_15_MSB, 0xd24)
	FIELD(STAT_RX_FRAMING_ERR_0_15_MSB, stat_rx_framing_err_0_15_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_16_LSB, 0xd28)
	FIELD(STAT_RX_FRAMING_ERR_0_16_LSB, stat_rx_framing_err_0_16_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_16_MSB, 0xd2c)
	FIELD(STAT_RX_FRAMING_ERR_0_16_MSB, stat_rx_framing_err_0_16_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_17_LSB, 0xd30)
	FIELD(STAT_RX_FRAMING_ERR_0_17_LSB, stat_rx_framing_err_0_17_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_17_MSB, 0xd34)
	FIELD(STAT_RX_FRAMING_ERR_0_17_MSB, stat_rx_framing_err_0_17_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_18_LSB, 0xd38)
	FIELD(STAT_RX_FRAMING_ERR_0_18_LSB, stat_rx_framing_err_0_18_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_18_MSB, 0xd3c)
	FIELD(STAT_RX_FRAMING_ERR_0_18_MSB, stat_rx_framing_err_0_18_count_47_32_, 0, 16)
REG32(STAT_RX_FRAMING_ERR_0_19_LSB, 0xd40)
	FIELD(STAT_RX_FRAMING_ERR_0_19_LSB, stat_rx_framing_err_0_19_count_31_0_, 0, 32)
REG32(STAT_RX_FRAMING_ERR_0_19_MSB, 0xd44)
	FIELD(STAT_RX_FRAMING_ERR_0_19_MSB, stat_rx_framing_err_0_19_count_47_32_, 0, 16)
REG32(STAT_RX_BAD_CODE_0_LSB, 0xd58)
	FIELD(STAT_RX_BAD_CODE_0_LSB, stat_rx_bad_code_0_count_31_0_, 0, 32)
REG32(STAT_RX_BAD_CODE_0_MSB, 0xd5c)
	FIELD(STAT_RX_BAD_CODE_0_MSB, stat_rx_bad_code_0_count_47_32_, 0, 16)
REG32(STAT_RX_PCS_BAD_CODE_0_LSB, 0xd60)
	FIELD(STAT_RX_PCS_BAD_CODE_0_LSB, stat_rx_pcs_bad_code_0_count_31_0_, 0, 32)
REG32(STAT_RX_PCS_BAD_CODE_0_MSB, 0xd64)
	FIELD(STAT_RX_PCS_BAD_CODE_0_MSB, stat_rx_pcs_bad_code_0_count_47_32_, 0, 16)
REG32(STAT_RX_INVALID_START_0_LSB, 0xd68)
	FIELD(STAT_RX_INVALID_START_0_LSB, stat_rx_invalid_start_0_count_31_0_, 0, 32)
REG32(STAT_RX_INVALID_START_0_MSB, 0xd6c)
	FIELD(STAT_RX_INVALID_START_0_MSB, stat_rx_invalid_start_0_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_CW_0_0_LSB, 0xd70)
	FIELD(STAT_RX_FEC_CW_0_0_LSB, stat_rx_fec_cw_0_0_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_CW_0_0_MSB, 0xd74)
	FIELD(STAT_RX_FEC_CW_0_0_MSB, stat_rx_fec_cw_0_0_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_CW_0_1_LSB, 0xd78)
	FIELD(STAT_RX_FEC_CW_0_1_LSB, stat_rx_fec_cw_0_1_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_CW_0_1_MSB, 0xd7c)
	FIELD(STAT_RX_FEC_CW_0_1_MSB, stat_rx_fec_cw_0_1_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_CW_0_2_LSB, 0xd80)
	FIELD(STAT_RX_FEC_CW_0_2_LSB, stat_rx_fec_cw_0_2_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_CW_0_2_MSB, 0xd84)
	FIELD(STAT_RX_FEC_CW_0_2_MSB, stat_rx_fec_cw_0_2_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_CW_0_3_LSB, 0xd88)
	FIELD(STAT_RX_FEC_CW_0_3_LSB, stat_rx_fec_cw_0_3_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_CW_0_3_MSB, 0xd8c)
	FIELD(STAT_RX_FEC_CW_0_3_MSB, stat_rx_fec_cw_0_3_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_CORRECTED_CW_0_0_LSB, 0xd90)
	FIELD(STAT_RX_FEC_CORRECTED_CW_0_0_LSB, stat_rx_fec_corrected_cw_0_0_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_CORRECTED_CW_0_0_MSB, 0xd94)
	FIELD(STAT_RX_FEC_CORRECTED_CW_0_0_MSB, stat_rx_fec_corrected_cw_0_0_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_CORRECTED_CW_0_1_LSB, 0xd98)
	FIELD(STAT_RX_FEC_CORRECTED_CW_0_1_LSB, stat_rx_fec_corrected_cw_0_1_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_CORRECTED_CW_0_1_MSB, 0xd9c)
	FIELD(STAT_RX_FEC_CORRECTED_CW_0_1_MSB, stat_rx_fec_corrected_cw_0_1_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_CORRECTED_CW_0_2_LSB, 0xda0)
	FIELD(STAT_RX_FEC_CORRECTED_CW_0_2_LSB, stat_rx_fec_corrected_cw_0_2_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_CORRECTED_CW_0_2_MSB, 0xda4)
	FIELD(STAT_RX_FEC_CORRECTED_CW_0_2_MSB, stat_rx_fec_corrected_cw_0_2_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_CORRECTED_CW_0_3_LSB, 0xda8)
	FIELD(STAT_RX_FEC_CORRECTED_CW_0_3_LSB, stat_rx_fec_corrected_cw_0_3_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_CORRECTED_CW_0_3_MSB, 0xdac)
	FIELD(STAT_RX_FEC_CORRECTED_CW_0_3_MSB, stat_rx_fec_corrected_cw_0_3_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_UNCORRECTED_CW_0_0_LSB, 0xdb0)
	FIELD(STAT_RX_FEC_UNCORRECTED_CW_0_0_LSB, stat_rx_fec_uncorrected_cw_0_0_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_UNCORRECTED_CW_0_0_MSB, 0xdb4)
	FIELD(STAT_RX_FEC_UNCORRECTED_CW_0_0_MSB, stat_rx_fec_uncorrected_cw_0_0_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_UNCORRECTED_CW_0_1_LSB, 0xdb8)
	FIELD(STAT_RX_FEC_UNCORRECTED_CW_0_1_LSB, stat_rx_fec_uncorrected_cw_0_1_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_UNCORRECTED_CW_0_1_MSB, 0xdbc)
	FIELD(STAT_RX_FEC_UNCORRECTED_CW_0_1_MSB, stat_rx_fec_uncorrected_cw_0_1_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_UNCORRECTED_CW_0_2_LSB, 0xdc0)
	FIELD(STAT_RX_FEC_UNCORRECTED_CW_0_2_LSB, stat_rx_fec_uncorrected_cw_0_2_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_UNCORRECTED_CW_0_2_MSB, 0xdc4)
	FIELD(STAT_RX_FEC_UNCORRECTED_CW_0_2_MSB, stat_rx_fec_uncorrected_cw_0_2_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_UNCORRECTED_CW_0_3_LSB, 0xdc8)
	FIELD(STAT_RX_FEC_UNCORRECTED_CW_0_3_LSB, stat_rx_fec_uncorrected_cw_0_3_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_UNCORRECTED_CW_0_3_MSB, 0xdcc)
	FIELD(STAT_RX_FEC_UNCORRECTED_CW_0_3_MSB, stat_rx_fec_uncorrected_cw_0_3_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_BIT_ERR_0TO1_0_0_LSB, 0xdd0)
	FIELD(STAT_RX_FEC_BIT_ERR_0TO1_0_0_LSB, stat_rx_fec_bit_err_0to1_0_0_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_BIT_ERR_0TO1_0_0_MSB, 0xdd4)
	FIELD(STAT_RX_FEC_BIT_ERR_0TO1_0_0_MSB, stat_rx_fec_bit_err_0to1_0_0_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_BIT_ERR_0TO1_0_1_LSB, 0xdd8)
	FIELD(STAT_RX_FEC_BIT_ERR_0TO1_0_1_LSB, stat_rx_fec_bit_err_0to1_0_1_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_BIT_ERR_0TO1_0_1_MSB, 0xddc)
	FIELD(STAT_RX_FEC_BIT_ERR_0TO1_0_1_MSB, stat_rx_fec_bit_err_0to1_0_1_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_BIT_ERR_0TO1_0_2_LSB, 0xde0)
	FIELD(STAT_RX_FEC_BIT_ERR_0TO1_0_2_LSB, stat_rx_fec_bit_err_0to1_0_2_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_BIT_ERR_0TO1_0_2_MSB, 0xde4)
	FIELD(STAT_RX_FEC_BIT_ERR_0TO1_0_2_MSB, stat_rx_fec_bit_err_0to1_0_2_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_BIT_ERR_0TO1_0_3_LSB, 0xde8)
	FIELD(STAT_RX_FEC_BIT_ERR_0TO1_0_3_LSB, stat_rx_fec_bit_err_0to1_0_3_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_BIT_ERR_0TO1_0_3_MSB, 0xdec)
	FIELD(STAT_RX_FEC_BIT_ERR_0TO1_0_3_MSB, stat_rx_fec_bit_err_0to1_0_3_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_BIT_ERR_1TO0_0_0_LSB, 0xdf0)
	FIELD(STAT_RX_FEC_BIT_ERR_1TO0_0_0_LSB, stat_rx_fec_bit_err_1to0_0_0_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_BIT_ERR_1TO0_0_0_MSB, 0xdf4)
	FIELD(STAT_RX_FEC_BIT_ERR_1TO0_0_0_MSB, stat_rx_fec_bit_err_1to0_0_0_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_BIT_ERR_1TO0_0_1_LSB, 0xdf8)
	FIELD(STAT_RX_FEC_BIT_ERR_1TO0_0_1_LSB, stat_rx_fec_bit_err_1to0_0_1_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_BIT_ERR_1TO0_0_1_MSB, 0xdfc)
	FIELD(STAT_RX_FEC_BIT_ERR_1TO0_0_1_MSB, stat_rx_fec_bit_err_1to0_0_1_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_BIT_ERR_1TO0_0_2_LSB, 0xe00)
	FIELD(STAT_RX_FEC_BIT_ERR_1TO0_0_2_LSB, stat_rx_fec_bit_err_1to0_0_2_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_BIT_ERR_1TO0_0_2_MSB, 0xe04)
	FIELD(STAT_RX_FEC_BIT_ERR_1TO0_0_2_MSB, stat_rx_fec_bit_err_1to0_0_2_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_BIT_ERR_1TO0_0_3_LSB, 0xe08)
	FIELD(STAT_RX_FEC_BIT_ERR_1TO0_0_3_LSB, stat_rx_fec_bit_err_1to0_0_3_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_BIT_ERR_1TO0_0_3_MSB, 0xe0c)
	FIELD(STAT_RX_FEC_BIT_ERR_1TO0_0_3_MSB, stat_rx_fec_bit_err_1to0_0_3_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_ERR_COUNT_0_0_LSB, 0xe10)
	FIELD(STAT_RX_FEC_ERR_COUNT_0_0_LSB, stat_rx_fec_err_count_0_0_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_ERR_COUNT_0_0_MSB, 0xe14)
	FIELD(STAT_RX_FEC_ERR_COUNT_0_0_MSB, stat_rx_fec_err_count_0_0_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_ERR_COUNT_0_1_LSB, 0xe18)
	FIELD(STAT_RX_FEC_ERR_COUNT_0_1_LSB, stat_rx_fec_err_count_0_1_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_ERR_COUNT_0_1_MSB, 0xe1c)
	FIELD(STAT_RX_FEC_ERR_COUNT_0_1_MSB, stat_rx_fec_err_count_0_1_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_ERR_COUNT_0_2_LSB, 0xe20)
	FIELD(STAT_RX_FEC_ERR_COUNT_0_2_LSB, stat_rx_fec_err_count_0_2_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_ERR_COUNT_0_2_MSB, 0xe24)
	FIELD(STAT_RX_FEC_ERR_COUNT_0_2_MSB, stat_rx_fec_err_count_0_2_count_47_32_, 0, 16)
REG32(STAT_RX_FEC_ERR_COUNT_0_3_LSB, 0xe28)
	FIELD(STAT_RX_FEC_ERR_COUNT_0_3_LSB, stat_rx_fec_err_count_0_3_count_31_0_, 0, 32)
REG32(STAT_RX_FEC_ERR_COUNT_0_3_MSB, 0xe2c)
	FIELD(STAT_RX_FEC_ERR_COUNT_0_3_MSB, stat_rx_fec_err_count_0_3_count_47_32_, 0, 16)
REG32(STAT_RX_TOTAL_PACKETS_0_LSB, 0xe30)
	FIELD(STAT_RX_TOTAL_PACKETS_0_LSB, stat_rx_total_packets_0_count_31_0_, 0, 32)
REG32(STAT_RX_TOTAL_PACKETS_0_MSB, 0xe34)
	FIELD(STAT_RX_TOTAL_PACKETS_0_MSB, stat_rx_total_packets_0_count_47_32_, 0, 16)
REG32(STAT_RX_TOTAL_GOOD_PACKETS_0_LSB, 0xe38)
	FIELD(STAT_RX_TOTAL_GOOD_PACKETS_0_LSB, stat_rx_total_good_packets_0_count_31_0_, 0, 32)
REG32(STAT_RX_TOTAL_GOOD_PACKETS_0_MSB, 0xe3c)
	FIELD(STAT_RX_TOTAL_GOOD_PACKETS_0_MSB, stat_rx_total_good_packets_0_count_47_32_, 0, 16)
REG32(STAT_RX_TOTAL_BYTES_0_LSB, 0xe40)
	FIELD(STAT_RX_TOTAL_BYTES_0_LSB, stat_rx_total_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_TOTAL_BYTES_0_MSB, 0xe44)
	FIELD(STAT_RX_TOTAL_BYTES_0_MSB, stat_rx_total_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_TOTAL_GOOD_BYTES_0_LSB, 0xe48)
	FIELD(STAT_RX_TOTAL_GOOD_BYTES_0_LSB, stat_rx_total_good_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_TOTAL_GOOD_BYTES_0_MSB, 0xe4c)
	FIELD(STAT_RX_TOTAL_GOOD_BYTES_0_MSB, stat_rx_total_good_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_64_BYTES_0_LSB, 0xe50)
	FIELD(STAT_RX_PACKET_64_BYTES_0_LSB, stat_rx_packet_64_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_64_BYTES_0_MSB, 0xe54)
	FIELD(STAT_RX_PACKET_64_BYTES_0_MSB, stat_rx_packet_64_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_65_127_BYTES_0_LSB, 0xe58)
	FIELD(STAT_RX_PACKET_65_127_BYTES_0_LSB, stat_rx_packet_65_127_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_65_127_BYTES_0_MSB, 0xe5c)
	FIELD(STAT_RX_PACKET_65_127_BYTES_0_MSB, stat_rx_packet_65_127_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_128_255_BYTES_0_LSB, 0xe60)
	FIELD(STAT_RX_PACKET_128_255_BYTES_0_LSB, stat_rx_packet_128_255_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_128_255_BYTES_0_MSB, 0xe64)
	FIELD(STAT_RX_PACKET_128_255_BYTES_0_MSB, stat_rx_packet_128_255_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_256_511_BYTES_0_LSB, 0xe68)
	FIELD(STAT_RX_PACKET_256_511_BYTES_0_LSB, stat_rx_packet_256_511_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_256_511_BYTES_0_MSB, 0xe6c)
	FIELD(STAT_RX_PACKET_256_511_BYTES_0_MSB, stat_rx_packet_256_511_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_512_1023_BYTES_0_LSB, 0xe70)
	FIELD(STAT_RX_PACKET_512_1023_BYTES_0_LSB, stat_rx_packet_512_1023_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_512_1023_BYTES_0_MSB, 0xe74)
	FIELD(STAT_RX_PACKET_512_1023_BYTES_0_MSB, stat_rx_packet_512_1023_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_1024_1518_BYTES_0_LSB, 0xe78)
	FIELD(STAT_RX_PACKET_1024_1518_BYTES_0_LSB, stat_rx_packet_1024_1518_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_1024_1518_BYTES_0_MSB, 0xe7c)
	FIELD(STAT_RX_PACKET_1024_1518_BYTES_0_MSB, stat_rx_packet_1024_1518_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_1519_1522_BYTES_0_LSB, 0xe80)
	FIELD(STAT_RX_PACKET_1519_1522_BYTES_0_LSB, stat_rx_packet_1519_1522_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_1519_1522_BYTES_0_MSB, 0xe84)
	FIELD(STAT_RX_PACKET_1519_1522_BYTES_0_MSB, stat_rx_packet_1519_1522_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_1523_1548_BYTES_0_LSB, 0xe88)
	FIELD(STAT_RX_PACKET_1523_1548_BYTES_0_LSB, stat_rx_packet_1523_1548_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_1523_1548_BYTES_0_MSB, 0xe8c)
	FIELD(STAT_RX_PACKET_1523_1548_BYTES_0_MSB, stat_rx_packet_1523_1548_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_1549_2047_BYTES_0_LSB, 0xe90)
	FIELD(STAT_RX_PACKET_1549_2047_BYTES_0_LSB, stat_rx_packet_1549_2047_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_1549_2047_BYTES_0_MSB, 0xe94)
	FIELD(STAT_RX_PACKET_1549_2047_BYTES_0_MSB, stat_rx_packet_1549_2047_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_2048_4095_BYTES_0_LSB, 0xe98)
	FIELD(STAT_RX_PACKET_2048_4095_BYTES_0_LSB, stat_rx_packet_2048_4095_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_2048_4095_BYTES_0_MSB, 0xe9c)
	FIELD(STAT_RX_PACKET_2048_4095_BYTES_0_MSB, stat_rx_packet_2048_4095_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_4096_8191_BYTES_0_LSB, 0xea0)
	FIELD(STAT_RX_PACKET_4096_8191_BYTES_0_LSB, stat_rx_packet_4096_8191_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_4096_8191_BYTES_0_MSB, 0xea4)
	FIELD(STAT_RX_PACKET_4096_8191_BYTES_0_MSB, stat_rx_packet_4096_8191_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_8192_9215_BYTES_0_LSB, 0xea8)
	FIELD(STAT_RX_PACKET_8192_9215_BYTES_0_LSB, stat_rx_packet_8192_9215_bytes_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_8192_9215_BYTES_0_MSB, 0xeac)
	FIELD(STAT_RX_PACKET_8192_9215_BYTES_0_MSB, stat_rx_packet_8192_9215_bytes_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_LARGE_0_LSB, 0xeb0)
	FIELD(STAT_RX_PACKET_LARGE_0_LSB, stat_rx_packet_large_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_LARGE_0_MSB, 0xeb4)
	FIELD(STAT_RX_PACKET_LARGE_0_MSB, stat_rx_packet_large_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_SMALL_0_LSB, 0xeb8)
	FIELD(STAT_RX_PACKET_SMALL_0_LSB, stat_rx_packet_small_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_SMALL_0_MSB, 0xebc)
	FIELD(STAT_RX_PACKET_SMALL_0_MSB, stat_rx_packet_small_0_count_47_32_, 0, 16)
REG32(STAT_RX_UNDERSIZE_0_LSB, 0xec0)
	FIELD(STAT_RX_UNDERSIZE_0_LSB, stat_rx_undersize_0_count_31_0_, 0, 32)
REG32(STAT_RX_UNDERSIZE_0_MSB, 0xec4)
	FIELD(STAT_RX_UNDERSIZE_0_MSB, stat_rx_undersize_0_count_47_32_, 0, 16)
REG32(STAT_RX_FRAGMENT_0_LSB, 0xec8)
	FIELD(STAT_RX_FRAGMENT_0_LSB, stat_rx_fragment_0_count_31_0_, 0, 32)
REG32(STAT_RX_FRAGMENT_0_MSB, 0xecc)
	FIELD(STAT_RX_FRAGMENT_0_MSB, stat_rx_fragment_0_count_47_32_, 0, 16)
REG32(STAT_RX_OVERSIZE_0_LSB, 0xed0)
	FIELD(STAT_RX_OVERSIZE_0_LSB, stat_rx_oversize_0_count_31_0_, 0, 32)
REG32(STAT_RX_OVERSIZE_0_MSB, 0xed4)
	FIELD(STAT_RX_OVERSIZE_0_MSB, stat_rx_oversize_0_count_47_32_, 0, 16)
REG32(STAT_RX_TOOLONG_0_LSB, 0xed8)
	FIELD(STAT_RX_TOOLONG_0_LSB, stat_rx_toolong_0_count_31_0_, 0, 32)
REG32(STAT_RX_TOOLONG_0_MSB, 0xedc)
	FIELD(STAT_RX_TOOLONG_0_MSB, stat_rx_toolong_0_count_47_32_, 0, 16)
REG32(STAT_RX_JABBER_0_LSB, 0xee0)
	FIELD(STAT_RX_JABBER_0_LSB, stat_rx_jabber_0_count_31_0_, 0, 32)
REG32(STAT_RX_JABBER_0_MSB, 0xee4)
	FIELD(STAT_RX_JABBER_0_MSB, stat_rx_jabber_0_count_47_32_, 0, 16)
REG32(STAT_RX_BAD_FCS_0_LSB, 0xee8)
	FIELD(STAT_RX_BAD_FCS_0_LSB, stat_rx_bad_fcs_0_count_31_0_, 0, 32)
REG32(STAT_RX_BAD_FCS_0_MSB, 0xeec)
	FIELD(STAT_RX_BAD_FCS_0_MSB, stat_rx_bad_fcs_0_count_47_32_, 0, 16)
REG32(STAT_RX_PACKET_BAD_FCS_0_LSB, 0xef0)
	FIELD(STAT_RX_PACKET_BAD_FCS_0_LSB, stat_rx_packet_bad_fcs_0_count_31_0_, 0, 32)
REG32(STAT_RX_PACKET_BAD_FCS_0_MSB, 0xef4)
	FIELD(STAT_RX_PACKET_BAD_FCS_0_MSB, stat_rx_packet_bad_fcs_0_count_47_32_, 0, 16)
REG32(STAT_RX_STOMPED_FCS_0_LSB, 0xef8)
	FIELD(STAT_RX_STOMPED_FCS_0_LSB, stat_rx_stomped_fcs_0_count_31_0_, 0, 32)
REG32(STAT_RX_STOMPED_FCS_0_MSB, 0xefc)
	FIELD(STAT_RX_STOMPED_FCS_0_MSB, stat_rx_stomped_fcs_0_count_47_32_, 0, 16)
REG32(STAT_RX_UNICAST_0_LSB, 0xf00)
	FIELD(STAT_RX_UNICAST_0_LSB, stat_rx_unicast_0_count_31_0_, 0, 32)
REG32(STAT_RX_UNICAST_0_MSB, 0xf04)
	FIELD(STAT_RX_UNICAST_0_MSB, stat_rx_unicast_0_count_47_32_, 0, 16)
REG32(STAT_RX_MULTICAST_0_LSB, 0xf08)
	FIELD(STAT_RX_MULTICAST_0_LSB, stat_rx_multicast_0_count_31_0_, 0, 32)
REG32(STAT_RX_MULTICAST_0_MSB, 0xf0c)
	FIELD(STAT_RX_MULTICAST_0_MSB, stat_rx_multicast_0_count_47_32_, 0, 16)
REG32(STAT_RX_BROADCAST_0_LSB, 0xf10)
	FIELD(STAT_RX_BROADCAST_0_LSB, stat_rx_broadcast_0_count_31_0_, 0, 32)
REG32(STAT_RX_BROADCAST_0_MSB, 0xf14)
	FIELD(STAT_RX_BROADCAST_0_MSB, stat_rx_broadcast_0_count_47_32_, 0, 16)
REG32(STAT_RX_VLAN_0_LSB, 0xf18)
	FIELD(STAT_RX_VLAN_0_LSB, stat_rx_vlan_0_count_31_0_, 0, 32)
REG32(STAT_RX_VLAN_0_MSB, 0xf1c)
	FIELD(STAT_RX_VLAN_0_MSB, stat_rx_vlan_0_count_47_32_, 0, 16)
REG32(STAT_RX_PAUSE_0_LSB, 0xf20)
	FIELD(STAT_RX_PAUSE_0_LSB, stat_rx_pause_0_count_31_0_, 0, 32)
REG32(STAT_RX_PAUSE_0_MSB, 0xf24)
	FIELD(STAT_RX_PAUSE_0_MSB, stat_rx_pause_0_count_47_32_, 0, 16)
REG32(STAT_RX_USER_PAUSE_0_LSB, 0xf28)
	FIELD(STAT_RX_USER_PAUSE_0_LSB, stat_rx_user_pause_0_count_31_0_, 0, 32)
REG32(STAT_RX_USER_PAUSE_0_MSB, 0xf2c)
	FIELD(STAT_RX_USER_PAUSE_0_MSB, stat_rx_user_pause_0_count_47_32_, 0, 16)
REG32(STAT_RX_INRANGEERR_0_LSB, 0xf30)
	FIELD(STAT_RX_INRANGEERR_0_LSB, stat_rx_inrangeerr_0_count_31_0_, 0, 32)
REG32(STAT_RX_INRANGEERR_0_MSB, 0xf34)
	FIELD(STAT_RX_INRANGEERR_0_MSB, stat_rx_inrangeerr_0_count_47_32_, 0, 16)
REG32(STAT_RX_TRUNCATED_0_LSB, 0xf38)
	FIELD(STAT_RX_TRUNCATED_0_LSB, stat_rx_truncated_0_count_31_0_, 0, 32)
REG32(STAT_RX_TRUNCATED_0_MSB, 0xf3c)
	FIELD(STAT_RX_TRUNCATED_0_MSB, stat_rx_truncated_0_count_47_32_, 0, 16)
REG32(STAT_RX_TEST_PATTERN_MISMATCH_0_LSB, 0xf40)
	FIELD(STAT_RX_TEST_PATTERN_MISMATCH_0_LSB, stat_rx_test_pattern_mismatch_0_count_31_0_, 0, 32)
REG32(STAT_RX_TEST_PATTERN_MISMATCH_0_MSB, 0xf44)
	FIELD(STAT_RX_TEST_PATTERN_MISMATCH_0_MSB, stat_rx_test_pattern_mismatch_0_count_47_32_, 0, 16)
REG32(STAT_RX_CL49_82_CONVERT_ERR_0_LSB, 0xf48)
	FIELD(STAT_RX_CL49_82_CONVERT_ERR_0_LSB, stat_rx_cl49_82_convert_err_0_count_31_0_, 0, 32)
REG32(STAT_RX_CL49_82_CONVERT_ERR_0_MSB, 0xf4c)
	FIELD(STAT_RX_CL49_82_CONVERT_ERR_0_MSB, stat_rx_cl49_82_convert_err_0_count_47_32_, 0, 16)
REG32(STAT_RX_TSN_PREEMPTED_PKT_0_LSB, 0xf50)
	FIELD(STAT_RX_TSN_PREEMPTED_PKT_0_LSB, stat_rx_tsn_preempted_pkt_0_count_31_0_, 0, 32)
REG32(STAT_RX_TSN_PREEMPTED_PKT_0_MSB, 0xf54)
	FIELD(STAT_RX_TSN_PREEMPTED_PKT_0_MSB, stat_rx_tsn_preempted_pkt_0_count_47_32_, 0, 16)
REG32(STAT_RX_TSN_FRAGMENT_0_LSB, 0xf58)
	FIELD(STAT_RX_TSN_FRAGMENT_0_LSB, stat_rx_tsn_fragment_0_count_31_0_, 0, 32)
REG32(STAT_RX_TSN_FRAGMENT_0_MSB, 0xf5c)
	FIELD(STAT_RX_TSN_FRAGMENT_0_MSB, stat_rx_tsn_fragment_0_count_47_32_, 0, 16)
REG32(STAT_RX_ECC_ERR0_0_LSB, 0xf60)
	FIELD(STAT_RX_ECC_ERR0_0_LSB, stat_rx_ecc_err0_0_count_31_0_, 0, 32)
REG32(STAT_RX_ECC_ERR0_0_MSB, 0xf64)
	FIELD(STAT_RX_ECC_ERR0_0_MSB, stat_rx_ecc_err0_0_count_47_32_, 0, 16)
REG32(STAT_RX_ECC_ERR1_0_LSB, 0xf68)
	FIELD(STAT_RX_ECC_ERR1_0_LSB, stat_rx_ecc_err1_0_count_31_0_, 0, 32)
REG32(STAT_RX_ECC_ERR1_0_MSB, 0xf6c)
	FIELD(STAT_RX_ECC_ERR1_0_MSB, stat_rx_ecc_err1_0_count_47_32_, 0, 16)


static const regapi_info<uint32_t> mrmac_reginfo[] = {
	{ .name = "CONFIGURATION_REVISION_REG", .reset = 0x1, .addr = A_CONFIGURATION_REVISION_REG },
	{ .name = "RESET_REG_0", .addr = A_RESET_REG_0 },
	{ .name = "MODE_REG_0", .addr = A_MODE_REG_0 },
	{ .name = "CONFIGURATION_TX_REG1_0", .reset = 0xc03, .addr = A_CONFIGURATION_TX_REG1_0 },
	{ .name = "CONFIGURATION_RX_REG1_0", .reset = 0x33, .addr = A_CONFIGURATION_RX_REG1_0 },
	{ .name = "CONFIGURATION_RX_MTU_0", .reset = 0x25800040, .addr = A_CONFIGURATION_RX_MTU_0 },
	{ .name = "CONFIGURATION_VL_LENGTH_REG1_0", .reset = 0x4fff4fff, .addr = A_CONFIGURATION_VL_LENGTH_REG1_0 },
	{ .name = "CONFIGURATION_VL_LENGTH_REG2_0", .reset = 0x3fff3fff, .addr = A_CONFIGURATION_VL_LENGTH_REG2_0 },
	{ .name = "CONFIGURATION_VL_LENGTH_REG3_0", .reset = 0x3fff3fff, .addr = A_CONFIGURATION_VL_LENGTH_REG3_0 },
	{ .name = "CONFIGURATION_VL_LENGTH_REG4_0", .reset = 0x3fff3fff, .addr = A_CONFIGURATION_VL_LENGTH_REG4_0 },
	{ .name = "TICK_REG_0", .w1c = 0x1, .addr = A_TICK_REG_0 },
	{ .name = "CONFIGURATION_TX_TEST_PAT_SEED_A_0_LSB", .addr = A_CONFIGURATION_TX_TEST_PAT_SEED_A_0_LSB },
	{ .name = "CONFIGURATION_TX_TEST_PAT_SEED_A_0_MSB", .addr = A_CONFIGURATION_TX_TEST_PAT_SEED_A_0_MSB },
	{ .name = "CONFIGURATION_TX_TEST_PAT_SEED_B_0_LSB", .addr = A_CONFIGURATION_TX_TEST_PAT_SEED_B_0_LSB },
	{ .name = "CONFIGURATION_TX_TEST_PAT_SEED_B_0_MSB", .addr = A_CONFIGURATION_TX_TEST_PAT_SEED_B_0_MSB },
	{ .name = "CONFIGURATION_1588_REG_0", .addr = A_CONFIGURATION_1588_REG_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_0", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0", .reset = 0x1018808, .addr = A_CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0", .reset = 0x18808, .addr = A_CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0 },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_0_LSB", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_0_LSB },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_0_MSB", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_0_MSB },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_0_LSB", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_0_LSB },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_0_MSB", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_0_MSB },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_0_LSB", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_0_LSB },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_0_MSB", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_0_MSB },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_0_LSB", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_0_LSB },
	{ .name = "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_0_MSB", .addr = A_CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_0_MSB },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_REG1_0", .addr = A_CONFIGURATION_RX_FLOW_CONTROL_REG1_0 },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_REG2_0", .addr = A_CONFIGURATION_RX_FLOW_CONTROL_REG2_0 },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0", .reset = 0x1018808, .addr = A_CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_0 },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0", .reset = 0x18808, .addr = A_CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_0 },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_0", .reset = 0x88088808, .addr = A_CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_0 },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_0", .reset = 0x1010101, .addr = A_CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_0 },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_0", .reset = 0x60001, .addr = A_CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_0 },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_0_LSB", .addr = A_CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_0_LSB },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_0_MSB", .addr = A_CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_0_MSB },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_0_LSB", .addr = A_CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_0_LSB },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_0_MSB", .addr = A_CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_0_MSB },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_0_LSB", .addr = A_CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_0_LSB },
	{ .name = "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_0_MSB", .addr = A_CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_0_MSB },
	{ .name = "FEC_CONFIGURATION_REG1_0", .addr = A_FEC_CONFIGURATION_REG1_0 },
	{ .name = "FEC_CONFIGURATION_REG2_0", .addr = A_FEC_CONFIGURATION_REG2_0 },
	{ .name = "FEC_CONFIGURATION_REG3_0", .addr = A_FEC_CONFIGURATION_REG3_0 },
	{ .name = "EMA_CONFIGURATION_REG1_0", .reset = 0x1b, .addr = A_EMA_CONFIGURATION_REG1_0 },
	{ .name = "CONFIGURATION_TX_AXI_FIFO_0", .reset = 0x23c, .addr = A_CONFIGURATION_TX_AXI_FIFO_0 },
	{ .name = "USER_REG_0", .addr = A_USER_REG_0 },
	{ .name = "TEST_REG_0", .addr = A_TEST_REG_0 },
	{ .name = "CONFIGURATION_VL_MARKER_ID0_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID0_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID0_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID0_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID1_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID1_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID1_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID1_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID2_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID2_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID2_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID2_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID3_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID3_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID3_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID3_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID4_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID4_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID4_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID4_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID5_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID5_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID5_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID5_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID6_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID6_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID6_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID6_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID7_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID7_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID7_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID7_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID8_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID8_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID8_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID8_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID9_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID9_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID9_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID9_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID10_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID10_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID10_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID10_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID11_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID11_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID11_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID11_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID12_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID12_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID12_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID12_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID13_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID13_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID13_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID13_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID14_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID14_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID14_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID14_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID15_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID15_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID15_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID15_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID16_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID16_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID16_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID16_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID17_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID17_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID17_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID17_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID18_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID18_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID18_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID18_0_MSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID19_0_LSB", .addr = A_CONFIGURATION_VL_MARKER_ID19_0_LSB },
	{ .name = "CONFIGURATION_VL_MARKER_ID19_0_MSB", .addr = A_CONFIGURATION_VL_MARKER_ID19_0_MSB },
	{ .name = "CONFIGURATION_EMPTY0_0", .addr = A_CONFIGURATION_EMPTY0_0 },
	{ .name = "CONFIGURATION_EMPTY1_0", .addr = A_CONFIGURATION_EMPTY1_0 },
	{ .name = "CONFIGURATION_EMPTY2_0", .addr = A_CONFIGURATION_EMPTY2_0 },
	{ .name = "CONFIGURATION_EMPTY3_0", .addr = A_CONFIGURATION_EMPTY3_0 },
	{ .name = "CONFIGURATION_EMPTY4_0", .addr = A_CONFIGURATION_EMPTY4_0 },
	{ .name = "CONFIGURATION_EMPTY5_0", .addr = A_CONFIGURATION_EMPTY5_0 },
	{ .name = "CONFIGURATION_EMPTY6_0", .addr = A_CONFIGURATION_EMPTY6_0 },
	{ .name = "CONFIGURATION_EMPTY7_0", .addr = A_CONFIGURATION_EMPTY7_0 },
	{ .name = "CONFIGURATION_EMPTY8_0", .addr = A_CONFIGURATION_EMPTY8_0 },
	{ .name = "CONFIGURATION_EMPTY9_0", .addr = A_CONFIGURATION_EMPTY9_0 },
	{ .name = "CONFIGURATION_TX_1588_SYSTIMER_CONFIG_0", .addr = A_CONFIGURATION_TX_1588_SYSTIMER_CONFIG_0 },
	{ .name = "CONFIGURATION_TX_1588_TIMESTAMP_CONFIG_0", .addr = A_CONFIGURATION_TX_1588_TIMESTAMP_CONFIG_0 },
	{ .name = "CONFIGURATION_TX_1588_OFFSET_TABLE_CONFIG_0", .addr = A_CONFIGURATION_TX_1588_OFFSET_TABLE_CONFIG_0 },
	{ .name = "CONFIGURATION_RX_1588_SYSTIMER_CONFIG_0", .addr = A_CONFIGURATION_RX_1588_SYSTIMER_CONFIG_0 },
	{ .name = "CONFIGURATION_RX_1588_TIMESTAMP_CONFIG_0", .addr = A_CONFIGURATION_RX_1588_TIMESTAMP_CONFIG_0 },
	{ .name = "CONFIGURATION_RX_1588_OFFSET_TABLE_CONFIG_0", .addr = A_CONFIGURATION_RX_1588_OFFSET_TABLE_CONFIG_0 },
	{ .name = "MONITOR_TX_1588_SAMPLE_SYSTIMER_0_LSB", .addr = A_MONITOR_TX_1588_SAMPLE_SYSTIMER_0_LSB },
	{ .name = "MONITOR_TX_1588_SAMPLE_SYSTIMER_0_MSB", .addr = A_MONITOR_TX_1588_SAMPLE_SYSTIMER_0_MSB },
	{ .name = "MONITOR_TX_1588_INCR_SYSTIMER_0_LSB", .addr = A_MONITOR_TX_1588_INCR_SYSTIMER_0_LSB },
	{ .name = "MONITOR_TX_1588_INCR_SYSTIMER_0_MSB", .addr = A_MONITOR_TX_1588_INCR_SYSTIMER_0_MSB },
	{ .name = "MONITOR_RX_1588_SAMPLE_SYSTIMER_0_LSB", .addr = A_MONITOR_RX_1588_SAMPLE_SYSTIMER_0_LSB },
	{ .name = "MONITOR_RX_1588_SAMPLE_SYSTIMER_0_MSB", .addr = A_MONITOR_RX_1588_SAMPLE_SYSTIMER_0_MSB },
	{ .name = "MONITOR_RX_1588_INCR_SYSTIMER_0_LSB", .addr = A_MONITOR_RX_1588_INCR_SYSTIMER_0_LSB },
	{ .name = "MONITOR_RX_1588_INCR_SYSTIMER_0_MSB", .addr = A_MONITOR_RX_1588_INCR_SYSTIMER_0_MSB },
	{ .name = "STAT_TX_STATUS_REG1_0", .w1c = 0xFFFFFFFF, .addr = A_STAT_TX_STATUS_REG1_0 },
	{ .name = "STAT_RX_STATUS_REG1_0", .ro = 0xFFFFFFFF, .w1c = 0xFFFFFFFe, .reset = 0x3, .addr = A_STAT_RX_STATUS_REG1_0 },
	{ .name = "STAT_TX_RT_STATUS_REG1_0", .addr = A_STAT_TX_RT_STATUS_REG1_0 },
	{ .name = "STAT_RX_RT_STATUS_REG1_0", .addr = A_STAT_RX_RT_STATUS_REG1_0 },
	{ .name = "STAT_RX_BLOCK_LOCK_REG_0", .addr = A_STAT_RX_BLOCK_LOCK_REG_0 },
	{ .name = "STAT_RX_LANE_SYNC_REG_0", .addr = A_STAT_RX_LANE_SYNC_REG_0 },
	{ .name = "STAT_RX_LANE_SYNC_ERR_REG_0", .addr = A_STAT_RX_LANE_SYNC_ERR_REG_0 },
	{ .name = "STAT_RX_AM_ERR_REG_0", .addr = A_STAT_RX_AM_ERR_REG_0 },
	{ .name = "STAT_RX_AM_LEN_ERR_REG_0", .addr = A_STAT_RX_AM_LEN_ERR_REG_0 },
	{ .name = "STAT_RX_AM_REPEAT_ERR_REG_0", .addr = A_STAT_RX_AM_REPEAT_ERR_REG_0 },
	{ .name = "STAT_RX_LANE_DEMUXED_0", .addr = A_STAT_RX_LANE_DEMUXED_0 },
	{ .name = "STAT_RX_PCS_LANE_NUM_REG1_0", .addr = A_STAT_RX_PCS_LANE_NUM_REG1_0 },
	{ .name = "STAT_RX_PCS_LANE_NUM_REG2_0", .addr = A_STAT_RX_PCS_LANE_NUM_REG2_0 },
	{ .name = "STAT_RX_PCS_LANE_NUM_REG3_0", .addr = A_STAT_RX_PCS_LANE_NUM_REG3_0 },
	{ .name = "STAT_RX_PCS_LANE_NUM_REG4_0", .addr = A_STAT_RX_PCS_LANE_NUM_REG4_0 },
	{ .name = "STAT_RX_BIP_OVERRIDE_REG_0", .addr = A_STAT_RX_BIP_OVERRIDE_REG_0 },
	{ .name = "STAT_RX_FEC_STATUS_REG_0", .addr = A_STAT_RX_FEC_STATUS_REG_0 },
	{ .name = "STAT_RX_FEC_RT_STATUS_REG_0", .addr = A_STAT_RX_FEC_RT_STATUS_REG_0 },
	{ .name = "STAT_RX_FEC_MAP_REG1_0", .addr = A_STAT_RX_FEC_MAP_REG1_0 },
	{ .name = "STAT_RX_FEC_LANE_FILL_REG_0", .addr = A_STAT_RX_FEC_LANE_FILL_REG_0 },
	{ .name = "STAT_RX_FEC_LANE_FILL_REG1_0", .addr = A_STAT_RX_FEC_LANE_FILL_REG1_0 },
	{ .name = "STAT_TX_FEC_STATUS_REG_0", .addr = A_STAT_TX_FEC_STATUS_REG_0 },
	{ .name = "STAT_TX_FEC_RT_STATUS_REG_0", .addr = A_STAT_TX_FEC_RT_STATUS_REG_0 },
	{ .name = "STAT_TX_FLOW_CONTROL_REG1_0", .addr = A_STAT_TX_FLOW_CONTROL_REG1_0 },
	{ .name = "STAT_RX_FLOW_CONTROL_REG1_0", .addr = A_STAT_RX_FLOW_CONTROL_REG1_0 },
	{ .name = "STAT_TX_1588_TOD_0_LSB", .addr = A_STAT_TX_1588_TOD_0_LSB },
	{ .name = "STAT_TX_1588_TOD_0_MSB", .addr = A_STAT_TX_1588_TOD_0_MSB },
	{ .name = "STAT_RX_1588_TOD_0_LSB", .addr = A_STAT_RX_1588_TOD_0_LSB },
	{ .name = "STAT_RX_1588_TOD_0_MSB", .addr = A_STAT_RX_1588_TOD_0_MSB },
	{ .name = "STAT_RX_VALID_CTRL_CODE_0", .addr = A_STAT_RX_VALID_CTRL_CODE_0 },
	{ .name = "STAT_TX_ECC_ERROR_0", .addr = A_STAT_TX_ECC_ERROR_0 },
	{ .name = "STAT_RX_ECC_ERROR_0", .addr = A_STAT_RX_ECC_ERROR_0 },
	{ .name = "STAT_STATISTICS_READY_0", .w1c = 0x1, .addr = A_STAT_STATISTICS_READY_0 },
	{ .name = "STAT_TX_CYCLE_COUNT_0_LSB", .addr = A_STAT_TX_CYCLE_COUNT_0_LSB },
	{ .name = "STAT_TX_CYCLE_COUNT_0_MSB", .addr = A_STAT_TX_CYCLE_COUNT_0_MSB },
	{ .name = "STAT_TX_FRAME_ERROR_0_LSB", .addr = A_STAT_TX_FRAME_ERROR_0_LSB },
	{ .name = "STAT_TX_FRAME_ERROR_0_MSB", .addr = A_STAT_TX_FRAME_ERROR_0_MSB },
	{ .name = "STAT_TX_TOTAL_PACKETS_0_LSB", .addr = A_STAT_TX_TOTAL_PACKETS_0_LSB },
	{ .name = "STAT_TX_TOTAL_PACKETS_0_MSB", .addr = A_STAT_TX_TOTAL_PACKETS_0_MSB },
	{ .name = "STAT_TX_TOTAL_GOOD_PACKETS_0_LSB", .addr = A_STAT_TX_TOTAL_GOOD_PACKETS_0_LSB },
	{ .name = "STAT_TX_TOTAL_GOOD_PACKETS_0_MSB", .addr = A_STAT_TX_TOTAL_GOOD_PACKETS_0_MSB },
	{ .name = "STAT_TX_TOTAL_BYTES_0_LSB", .addr = A_STAT_TX_TOTAL_BYTES_0_LSB },
	{ .name = "STAT_TX_TOTAL_BYTES_0_MSB", .addr = A_STAT_TX_TOTAL_BYTES_0_MSB },
	{ .name = "STAT_TX_TOTAL_GOOD_BYTES_0_LSB", .addr = A_STAT_TX_TOTAL_GOOD_BYTES_0_LSB },
	{ .name = "STAT_TX_TOTAL_GOOD_BYTES_0_MSB", .addr = A_STAT_TX_TOTAL_GOOD_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_64_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_64_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_64_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_64_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_65_127_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_65_127_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_65_127_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_65_127_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_128_255_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_128_255_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_128_255_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_128_255_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_256_511_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_256_511_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_256_511_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_256_511_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_512_1023_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_512_1023_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_512_1023_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_512_1023_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_1024_1518_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_1024_1518_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_1024_1518_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_1024_1518_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_1519_1522_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_1519_1522_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_1519_1522_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_1519_1522_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_1523_1548_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_1523_1548_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_1523_1548_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_1523_1548_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_1549_2047_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_1549_2047_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_1549_2047_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_1549_2047_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_2048_4095_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_2048_4095_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_2048_4095_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_2048_4095_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_4096_8191_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_4096_8191_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_4096_8191_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_4096_8191_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_8192_9215_BYTES_0_LSB", .addr = A_STAT_TX_PACKET_8192_9215_BYTES_0_LSB },
	{ .name = "STAT_TX_PACKET_8192_9215_BYTES_0_MSB", .addr = A_STAT_TX_PACKET_8192_9215_BYTES_0_MSB },
	{ .name = "STAT_TX_PACKET_LARGE_0_LSB", .addr = A_STAT_TX_PACKET_LARGE_0_LSB },
	{ .name = "STAT_TX_PACKET_LARGE_0_MSB", .addr = A_STAT_TX_PACKET_LARGE_0_MSB },
	{ .name = "STAT_TX_PACKET_SMALL_0_LSB", .addr = A_STAT_TX_PACKET_SMALL_0_LSB },
	{ .name = "STAT_TX_PACKET_SMALL_0_MSB", .addr = A_STAT_TX_PACKET_SMALL_0_MSB },
	{ .name = "STAT_TX_BAD_FCS_0_LSB", .addr = A_STAT_TX_BAD_FCS_0_LSB },
	{ .name = "STAT_TX_BAD_FCS_0_MSB", .addr = A_STAT_TX_BAD_FCS_0_MSB },
	{ .name = "STAT_TX_UNICAST_0_LSB", .addr = A_STAT_TX_UNICAST_0_LSB },
	{ .name = "STAT_TX_UNICAST_0_MSB", .addr = A_STAT_TX_UNICAST_0_MSB },
	{ .name = "STAT_TX_MULTICAST_0_LSB", .addr = A_STAT_TX_MULTICAST_0_LSB },
	{ .name = "STAT_TX_MULTICAST_0_MSB", .addr = A_STAT_TX_MULTICAST_0_MSB },
	{ .name = "STAT_TX_BROADCAST_0_LSB", .addr = A_STAT_TX_BROADCAST_0_LSB },
	{ .name = "STAT_TX_BROADCAST_0_MSB", .addr = A_STAT_TX_BROADCAST_0_MSB },
	{ .name = "STAT_TX_VLAN_0_LSB", .addr = A_STAT_TX_VLAN_0_LSB },
	{ .name = "STAT_TX_VLAN_0_MSB", .addr = A_STAT_TX_VLAN_0_MSB },
	{ .name = "STAT_TX_PAUSE_0_LSB", .addr = A_STAT_TX_PAUSE_0_LSB },
	{ .name = "STAT_TX_PAUSE_0_MSB", .addr = A_STAT_TX_PAUSE_0_MSB },
	{ .name = "STAT_TX_USER_PAUSE_0_LSB", .addr = A_STAT_TX_USER_PAUSE_0_LSB },
	{ .name = "STAT_TX_USER_PAUSE_0_MSB", .addr = A_STAT_TX_USER_PAUSE_0_MSB },
	{ .name = "STAT_TX_TSN_PREEMPTED_PKT_0_LSB", .addr = A_STAT_TX_TSN_PREEMPTED_PKT_0_LSB },
	{ .name = "STAT_TX_TSN_PREEMPTED_PKT_0_MSB", .addr = A_STAT_TX_TSN_PREEMPTED_PKT_0_MSB },
	{ .name = "STAT_TX_TSN_FRAGMENT_0_LSB", .addr = A_STAT_TX_TSN_FRAGMENT_0_LSB },
	{ .name = "STAT_TX_TSN_FRAGMENT_0_MSB", .addr = A_STAT_TX_TSN_FRAGMENT_0_MSB },
	{ .name = "STAT_TX_PCS_BAD_CODE_0_LSB", .addr = A_STAT_TX_PCS_BAD_CODE_0_LSB },
	{ .name = "STAT_TX_PCS_BAD_CODE_0_MSB", .addr = A_STAT_TX_PCS_BAD_CODE_0_MSB },
	{ .name = "STAT_TX_CL82_49_CONVERT_ERR_0_LSB", .addr = A_STAT_TX_CL82_49_CONVERT_ERR_0_LSB },
	{ .name = "STAT_TX_CL82_49_CONVERT_ERR_0_MSB", .addr = A_STAT_TX_CL82_49_CONVERT_ERR_0_MSB },
	{ .name = "STAT_TX_ECC_ERR0_0_LSB", .addr = A_STAT_TX_ECC_ERR0_0_LSB },
	{ .name = "STAT_TX_ECC_ERR0_0_MSB", .addr = A_STAT_TX_ECC_ERR0_0_MSB },
	{ .name = "STAT_TX_ECC_ERR1_0_LSB", .addr = A_STAT_TX_ECC_ERR1_0_LSB },
	{ .name = "STAT_TX_ECC_ERR1_0_MSB", .addr = A_STAT_TX_ECC_ERR1_0_MSB },
	{ .name = "STAT_RX_CYCLE_COUNT_0_LSB", .addr = A_STAT_RX_CYCLE_COUNT_0_LSB },
	{ .name = "STAT_RX_CYCLE_COUNT_0_MSB", .addr = A_STAT_RX_CYCLE_COUNT_0_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_0_LSB", .addr = A_STAT_RX_BIP_ERR_0_0_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_0_MSB", .addr = A_STAT_RX_BIP_ERR_0_0_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_1_LSB", .addr = A_STAT_RX_BIP_ERR_0_1_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_1_MSB", .addr = A_STAT_RX_BIP_ERR_0_1_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_2_LSB", .addr = A_STAT_RX_BIP_ERR_0_2_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_2_MSB", .addr = A_STAT_RX_BIP_ERR_0_2_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_3_LSB", .addr = A_STAT_RX_BIP_ERR_0_3_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_3_MSB", .addr = A_STAT_RX_BIP_ERR_0_3_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_4_LSB", .addr = A_STAT_RX_BIP_ERR_0_4_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_4_MSB", .addr = A_STAT_RX_BIP_ERR_0_4_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_5_LSB", .addr = A_STAT_RX_BIP_ERR_0_5_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_5_MSB", .addr = A_STAT_RX_BIP_ERR_0_5_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_6_LSB", .addr = A_STAT_RX_BIP_ERR_0_6_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_6_MSB", .addr = A_STAT_RX_BIP_ERR_0_6_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_7_LSB", .addr = A_STAT_RX_BIP_ERR_0_7_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_7_MSB", .addr = A_STAT_RX_BIP_ERR_0_7_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_8_LSB", .addr = A_STAT_RX_BIP_ERR_0_8_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_8_MSB", .addr = A_STAT_RX_BIP_ERR_0_8_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_9_LSB", .addr = A_STAT_RX_BIP_ERR_0_9_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_9_MSB", .addr = A_STAT_RX_BIP_ERR_0_9_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_10_LSB", .addr = A_STAT_RX_BIP_ERR_0_10_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_10_MSB", .addr = A_STAT_RX_BIP_ERR_0_10_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_11_LSB", .addr = A_STAT_RX_BIP_ERR_0_11_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_11_MSB", .addr = A_STAT_RX_BIP_ERR_0_11_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_12_LSB", .addr = A_STAT_RX_BIP_ERR_0_12_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_12_MSB", .addr = A_STAT_RX_BIP_ERR_0_12_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_13_LSB", .addr = A_STAT_RX_BIP_ERR_0_13_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_13_MSB", .addr = A_STAT_RX_BIP_ERR_0_13_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_14_LSB", .addr = A_STAT_RX_BIP_ERR_0_14_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_14_MSB", .addr = A_STAT_RX_BIP_ERR_0_14_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_15_LSB", .addr = A_STAT_RX_BIP_ERR_0_15_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_15_MSB", .addr = A_STAT_RX_BIP_ERR_0_15_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_16_LSB", .addr = A_STAT_RX_BIP_ERR_0_16_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_16_MSB", .addr = A_STAT_RX_BIP_ERR_0_16_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_17_LSB", .addr = A_STAT_RX_BIP_ERR_0_17_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_17_MSB", .addr = A_STAT_RX_BIP_ERR_0_17_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_18_LSB", .addr = A_STAT_RX_BIP_ERR_0_18_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_18_MSB", .addr = A_STAT_RX_BIP_ERR_0_18_MSB },
	{ .name = "STAT_RX_BIP_ERR_0_19_LSB", .addr = A_STAT_RX_BIP_ERR_0_19_LSB },
	{ .name = "STAT_RX_BIP_ERR_0_19_MSB", .addr = A_STAT_RX_BIP_ERR_0_19_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_0_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_0_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_0_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_0_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_1_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_1_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_1_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_1_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_2_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_2_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_2_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_2_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_3_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_3_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_3_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_3_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_4_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_4_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_4_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_4_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_5_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_5_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_5_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_5_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_6_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_6_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_6_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_6_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_7_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_7_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_7_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_7_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_8_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_8_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_8_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_8_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_9_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_9_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_9_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_9_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_10_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_10_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_10_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_10_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_11_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_11_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_11_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_11_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_12_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_12_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_12_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_12_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_13_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_13_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_13_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_13_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_14_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_14_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_14_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_14_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_15_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_15_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_15_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_15_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_16_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_16_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_16_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_16_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_17_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_17_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_17_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_17_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_18_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_18_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_18_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_18_MSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_19_LSB", .addr = A_STAT_RX_FRAMING_ERR_0_19_LSB },
	{ .name = "STAT_RX_FRAMING_ERR_0_19_MSB", .addr = A_STAT_RX_FRAMING_ERR_0_19_MSB },
	{ .name = "STAT_RX_BAD_CODE_0_LSB", .addr = A_STAT_RX_BAD_CODE_0_LSB },
	{ .name = "STAT_RX_BAD_CODE_0_MSB", .addr = A_STAT_RX_BAD_CODE_0_MSB },
	{ .name = "STAT_RX_PCS_BAD_CODE_0_LSB", .addr = A_STAT_RX_PCS_BAD_CODE_0_LSB },
	{ .name = "STAT_RX_PCS_BAD_CODE_0_MSB", .addr = A_STAT_RX_PCS_BAD_CODE_0_MSB },
	{ .name = "STAT_RX_INVALID_START_0_LSB", .addr = A_STAT_RX_INVALID_START_0_LSB },
	{ .name = "STAT_RX_INVALID_START_0_MSB", .addr = A_STAT_RX_INVALID_START_0_MSB },
	{ .name = "STAT_RX_FEC_CW_0_0_LSB", .addr = A_STAT_RX_FEC_CW_0_0_LSB },
	{ .name = "STAT_RX_FEC_CW_0_0_MSB", .addr = A_STAT_RX_FEC_CW_0_0_MSB },
	{ .name = "STAT_RX_FEC_CW_0_1_LSB", .addr = A_STAT_RX_FEC_CW_0_1_LSB },
	{ .name = "STAT_RX_FEC_CW_0_1_MSB", .addr = A_STAT_RX_FEC_CW_0_1_MSB },
	{ .name = "STAT_RX_FEC_CW_0_2_LSB", .addr = A_STAT_RX_FEC_CW_0_2_LSB },
	{ .name = "STAT_RX_FEC_CW_0_2_MSB", .addr = A_STAT_RX_FEC_CW_0_2_MSB },
	{ .name = "STAT_RX_FEC_CW_0_3_LSB", .addr = A_STAT_RX_FEC_CW_0_3_LSB },
	{ .name = "STAT_RX_FEC_CW_0_3_MSB", .addr = A_STAT_RX_FEC_CW_0_3_MSB },
	{ .name = "STAT_RX_FEC_CORRECTED_CW_0_0_LSB", .addr = A_STAT_RX_FEC_CORRECTED_CW_0_0_LSB },
	{ .name = "STAT_RX_FEC_CORRECTED_CW_0_0_MSB", .addr = A_STAT_RX_FEC_CORRECTED_CW_0_0_MSB },
	{ .name = "STAT_RX_FEC_CORRECTED_CW_0_1_LSB", .addr = A_STAT_RX_FEC_CORRECTED_CW_0_1_LSB },
	{ .name = "STAT_RX_FEC_CORRECTED_CW_0_1_MSB", .addr = A_STAT_RX_FEC_CORRECTED_CW_0_1_MSB },
	{ .name = "STAT_RX_FEC_CORRECTED_CW_0_2_LSB", .addr = A_STAT_RX_FEC_CORRECTED_CW_0_2_LSB },
	{ .name = "STAT_RX_FEC_CORRECTED_CW_0_2_MSB", .addr = A_STAT_RX_FEC_CORRECTED_CW_0_2_MSB },
	{ .name = "STAT_RX_FEC_CORRECTED_CW_0_3_LSB", .addr = A_STAT_RX_FEC_CORRECTED_CW_0_3_LSB },
	{ .name = "STAT_RX_FEC_CORRECTED_CW_0_3_MSB", .addr = A_STAT_RX_FEC_CORRECTED_CW_0_3_MSB },
	{ .name = "STAT_RX_FEC_UNCORRECTED_CW_0_0_LSB", .addr = A_STAT_RX_FEC_UNCORRECTED_CW_0_0_LSB },
	{ .name = "STAT_RX_FEC_UNCORRECTED_CW_0_0_MSB", .addr = A_STAT_RX_FEC_UNCORRECTED_CW_0_0_MSB },
	{ .name = "STAT_RX_FEC_UNCORRECTED_CW_0_1_LSB", .addr = A_STAT_RX_FEC_UNCORRECTED_CW_0_1_LSB },
	{ .name = "STAT_RX_FEC_UNCORRECTED_CW_0_1_MSB", .addr = A_STAT_RX_FEC_UNCORRECTED_CW_0_1_MSB },
	{ .name = "STAT_RX_FEC_UNCORRECTED_CW_0_2_LSB", .addr = A_STAT_RX_FEC_UNCORRECTED_CW_0_2_LSB },
	{ .name = "STAT_RX_FEC_UNCORRECTED_CW_0_2_MSB", .addr = A_STAT_RX_FEC_UNCORRECTED_CW_0_2_MSB },
	{ .name = "STAT_RX_FEC_UNCORRECTED_CW_0_3_LSB", .addr = A_STAT_RX_FEC_UNCORRECTED_CW_0_3_LSB },
	{ .name = "STAT_RX_FEC_UNCORRECTED_CW_0_3_MSB", .addr = A_STAT_RX_FEC_UNCORRECTED_CW_0_3_MSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_0TO1_0_0_LSB", .addr = A_STAT_RX_FEC_BIT_ERR_0TO1_0_0_LSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_0TO1_0_0_MSB", .addr = A_STAT_RX_FEC_BIT_ERR_0TO1_0_0_MSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_0TO1_0_1_LSB", .addr = A_STAT_RX_FEC_BIT_ERR_0TO1_0_1_LSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_0TO1_0_1_MSB", .addr = A_STAT_RX_FEC_BIT_ERR_0TO1_0_1_MSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_0TO1_0_2_LSB", .addr = A_STAT_RX_FEC_BIT_ERR_0TO1_0_2_LSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_0TO1_0_2_MSB", .addr = A_STAT_RX_FEC_BIT_ERR_0TO1_0_2_MSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_0TO1_0_3_LSB", .addr = A_STAT_RX_FEC_BIT_ERR_0TO1_0_3_LSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_0TO1_0_3_MSB", .addr = A_STAT_RX_FEC_BIT_ERR_0TO1_0_3_MSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_1TO0_0_0_LSB", .addr = A_STAT_RX_FEC_BIT_ERR_1TO0_0_0_LSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_1TO0_0_0_MSB", .addr = A_STAT_RX_FEC_BIT_ERR_1TO0_0_0_MSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_1TO0_0_1_LSB", .addr = A_STAT_RX_FEC_BIT_ERR_1TO0_0_1_LSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_1TO0_0_1_MSB", .addr = A_STAT_RX_FEC_BIT_ERR_1TO0_0_1_MSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_1TO0_0_2_LSB", .addr = A_STAT_RX_FEC_BIT_ERR_1TO0_0_2_LSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_1TO0_0_2_MSB", .addr = A_STAT_RX_FEC_BIT_ERR_1TO0_0_2_MSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_1TO0_0_3_LSB", .addr = A_STAT_RX_FEC_BIT_ERR_1TO0_0_3_LSB },
	{ .name = "STAT_RX_FEC_BIT_ERR_1TO0_0_3_MSB", .addr = A_STAT_RX_FEC_BIT_ERR_1TO0_0_3_MSB },
	{ .name = "STAT_RX_FEC_ERR_COUNT_0_0_LSB", .addr = A_STAT_RX_FEC_ERR_COUNT_0_0_LSB },
	{ .name = "STAT_RX_FEC_ERR_COUNT_0_0_MSB", .addr = A_STAT_RX_FEC_ERR_COUNT_0_0_MSB },
	{ .name = "STAT_RX_FEC_ERR_COUNT_0_1_LSB", .addr = A_STAT_RX_FEC_ERR_COUNT_0_1_LSB },
	{ .name = "STAT_RX_FEC_ERR_COUNT_0_1_MSB", .addr = A_STAT_RX_FEC_ERR_COUNT_0_1_MSB },
	{ .name = "STAT_RX_FEC_ERR_COUNT_0_2_LSB", .addr = A_STAT_RX_FEC_ERR_COUNT_0_2_LSB },
	{ .name = "STAT_RX_FEC_ERR_COUNT_0_2_MSB", .addr = A_STAT_RX_FEC_ERR_COUNT_0_2_MSB },
	{ .name = "STAT_RX_FEC_ERR_COUNT_0_3_LSB", .addr = A_STAT_RX_FEC_ERR_COUNT_0_3_LSB },
	{ .name = "STAT_RX_FEC_ERR_COUNT_0_3_MSB", .addr = A_STAT_RX_FEC_ERR_COUNT_0_3_MSB },
	{ .name = "STAT_RX_TOTAL_PACKETS_0_LSB", .addr = A_STAT_RX_TOTAL_PACKETS_0_LSB },
	{ .name = "STAT_RX_TOTAL_PACKETS_0_MSB", .addr = A_STAT_RX_TOTAL_PACKETS_0_MSB },
	{ .name = "STAT_RX_TOTAL_GOOD_PACKETS_0_LSB", .addr = A_STAT_RX_TOTAL_GOOD_PACKETS_0_LSB },
	{ .name = "STAT_RX_TOTAL_GOOD_PACKETS_0_MSB", .addr = A_STAT_RX_TOTAL_GOOD_PACKETS_0_MSB },
	{ .name = "STAT_RX_TOTAL_BYTES_0_LSB", .addr = A_STAT_RX_TOTAL_BYTES_0_LSB },
	{ .name = "STAT_RX_TOTAL_BYTES_0_MSB", .addr = A_STAT_RX_TOTAL_BYTES_0_MSB },
	{ .name = "STAT_RX_TOTAL_GOOD_BYTES_0_LSB", .addr = A_STAT_RX_TOTAL_GOOD_BYTES_0_LSB },
	{ .name = "STAT_RX_TOTAL_GOOD_BYTES_0_MSB", .addr = A_STAT_RX_TOTAL_GOOD_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_64_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_64_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_64_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_64_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_65_127_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_65_127_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_65_127_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_65_127_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_128_255_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_128_255_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_128_255_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_128_255_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_256_511_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_256_511_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_256_511_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_256_511_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_512_1023_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_512_1023_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_512_1023_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_512_1023_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_1024_1518_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_1024_1518_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_1024_1518_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_1024_1518_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_1519_1522_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_1519_1522_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_1519_1522_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_1519_1522_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_1523_1548_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_1523_1548_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_1523_1548_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_1523_1548_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_1549_2047_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_1549_2047_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_1549_2047_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_1549_2047_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_2048_4095_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_2048_4095_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_2048_4095_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_2048_4095_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_4096_8191_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_4096_8191_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_4096_8191_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_4096_8191_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_8192_9215_BYTES_0_LSB", .addr = A_STAT_RX_PACKET_8192_9215_BYTES_0_LSB },
	{ .name = "STAT_RX_PACKET_8192_9215_BYTES_0_MSB", .addr = A_STAT_RX_PACKET_8192_9215_BYTES_0_MSB },
	{ .name = "STAT_RX_PACKET_LARGE_0_LSB", .addr = A_STAT_RX_PACKET_LARGE_0_LSB },
	{ .name = "STAT_RX_PACKET_LARGE_0_MSB", .addr = A_STAT_RX_PACKET_LARGE_0_MSB },
	{ .name = "STAT_RX_PACKET_SMALL_0_LSB", .addr = A_STAT_RX_PACKET_SMALL_0_LSB },
	{ .name = "STAT_RX_PACKET_SMALL_0_MSB", .addr = A_STAT_RX_PACKET_SMALL_0_MSB },
	{ .name = "STAT_RX_UNDERSIZE_0_LSB", .addr = A_STAT_RX_UNDERSIZE_0_LSB },
	{ .name = "STAT_RX_UNDERSIZE_0_MSB", .addr = A_STAT_RX_UNDERSIZE_0_MSB },
	{ .name = "STAT_RX_FRAGMENT_0_LSB", .addr = A_STAT_RX_FRAGMENT_0_LSB },
	{ .name = "STAT_RX_FRAGMENT_0_MSB", .addr = A_STAT_RX_FRAGMENT_0_MSB },
	{ .name = "STAT_RX_OVERSIZE_0_LSB", .addr = A_STAT_RX_OVERSIZE_0_LSB },
	{ .name = "STAT_RX_OVERSIZE_0_MSB", .addr = A_STAT_RX_OVERSIZE_0_MSB },
	{ .name = "STAT_RX_TOOLONG_0_LSB", .addr = A_STAT_RX_TOOLONG_0_LSB },
	{ .name = "STAT_RX_TOOLONG_0_MSB", .addr = A_STAT_RX_TOOLONG_0_MSB },
	{ .name = "STAT_RX_JABBER_0_LSB", .addr = A_STAT_RX_JABBER_0_LSB },
	{ .name = "STAT_RX_JABBER_0_MSB", .addr = A_STAT_RX_JABBER_0_MSB },
	{ .name = "STAT_RX_BAD_FCS_0_LSB", .addr = A_STAT_RX_BAD_FCS_0_LSB },
	{ .name = "STAT_RX_BAD_FCS_0_MSB", .addr = A_STAT_RX_BAD_FCS_0_MSB },
	{ .name = "STAT_RX_PACKET_BAD_FCS_0_LSB", .addr = A_STAT_RX_PACKET_BAD_FCS_0_LSB },
	{ .name = "STAT_RX_PACKET_BAD_FCS_0_MSB", .addr = A_STAT_RX_PACKET_BAD_FCS_0_MSB },
	{ .name = "STAT_RX_STOMPED_FCS_0_LSB", .addr = A_STAT_RX_STOMPED_FCS_0_LSB },
	{ .name = "STAT_RX_STOMPED_FCS_0_MSB", .addr = A_STAT_RX_STOMPED_FCS_0_MSB },
	{ .name = "STAT_RX_UNICAST_0_LSB", .addr = A_STAT_RX_UNICAST_0_LSB },
	{ .name = "STAT_RX_UNICAST_0_MSB", .addr = A_STAT_RX_UNICAST_0_MSB },
	{ .name = "STAT_RX_MULTICAST_0_LSB", .addr = A_STAT_RX_MULTICAST_0_LSB },
	{ .name = "STAT_RX_MULTICAST_0_MSB", .addr = A_STAT_RX_MULTICAST_0_MSB },
	{ .name = "STAT_RX_BROADCAST_0_LSB", .addr = A_STAT_RX_BROADCAST_0_LSB },
	{ .name = "STAT_RX_BROADCAST_0_MSB", .addr = A_STAT_RX_BROADCAST_0_MSB },
	{ .name = "STAT_RX_VLAN_0_LSB", .addr = A_STAT_RX_VLAN_0_LSB },
	{ .name = "STAT_RX_VLAN_0_MSB", .addr = A_STAT_RX_VLAN_0_MSB },
	{ .name = "STAT_RX_PAUSE_0_LSB", .addr = A_STAT_RX_PAUSE_0_LSB },
	{ .name = "STAT_RX_PAUSE_0_MSB", .addr = A_STAT_RX_PAUSE_0_MSB },
	{ .name = "STAT_RX_USER_PAUSE_0_LSB", .addr = A_STAT_RX_USER_PAUSE_0_LSB },
	{ .name = "STAT_RX_USER_PAUSE_0_MSB", .addr = A_STAT_RX_USER_PAUSE_0_MSB },
	{ .name = "STAT_RX_INRANGEERR_0_LSB", .addr = A_STAT_RX_INRANGEERR_0_LSB },
	{ .name = "STAT_RX_INRANGEERR_0_MSB", .addr = A_STAT_RX_INRANGEERR_0_MSB },
	{ .name = "STAT_RX_TRUNCATED_0_LSB", .addr = A_STAT_RX_TRUNCATED_0_LSB },
	{ .name = "STAT_RX_TRUNCATED_0_MSB", .addr = A_STAT_RX_TRUNCATED_0_MSB },
	{ .name = "STAT_RX_TEST_PATTERN_MISMATCH_0_LSB", .addr = A_STAT_RX_TEST_PATTERN_MISMATCH_0_LSB },
	{ .name = "STAT_RX_TEST_PATTERN_MISMATCH_0_MSB", .addr = A_STAT_RX_TEST_PATTERN_MISMATCH_0_MSB },
	{ .name = "STAT_RX_CL49_82_CONVERT_ERR_0_LSB", .addr = A_STAT_RX_CL49_82_CONVERT_ERR_0_LSB },
	{ .name = "STAT_RX_CL49_82_CONVERT_ERR_0_MSB", .addr = A_STAT_RX_CL49_82_CONVERT_ERR_0_MSB },
	{ .name = "STAT_RX_TSN_PREEMPTED_PKT_0_LSB", .addr = A_STAT_RX_TSN_PREEMPTED_PKT_0_LSB },
	{ .name = "STAT_RX_TSN_PREEMPTED_PKT_0_MSB", .addr = A_STAT_RX_TSN_PREEMPTED_PKT_0_MSB },
	{ .name = "STAT_RX_TSN_FRAGMENT_0_LSB", .addr = A_STAT_RX_TSN_FRAGMENT_0_LSB },
	{ .name = "STAT_RX_TSN_FRAGMENT_0_MSB", .addr = A_STAT_RX_TSN_FRAGMENT_0_MSB },
	{ .name = "STAT_RX_ECC_ERR0_0_LSB", .addr = A_STAT_RX_ECC_ERR0_0_LSB },
	{ .name = "STAT_RX_ECC_ERR0_0_MSB", .addr = A_STAT_RX_ECC_ERR0_0_MSB },
	{ .name = "STAT_RX_ECC_ERR1_0_LSB", .addr = A_STAT_RX_ECC_ERR1_0_LSB },
	{ .name = "STAT_RX_ECC_ERR1_0_MSB", .addr = A_STAT_RX_ECC_ERR1_0_MSB },
	{}
};
#endif
