strict digraph "" {
	node [label="\N"];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ef8115d90>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef8115dd0>",
		fillcolor=cadetblue,
		label="32:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef8115dd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:IF" -> "32:BS"	[cond="['x']",
		label=x,
		lineno=32];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7ef8115f50>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ef8115b90>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:CA" -> "30:IF"	[cond="[]",
		lineno=None];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7ef812a050>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ef812a0d0>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:CA" -> "33:IF"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7ef812a2d0>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ef812a350>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:CA" -> "31:IF"	[cond="[]",
		lineno=None];
	"Leaf_28:AL"	[def_var="['next_state']",
		label="Leaf_28:AL"];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef812a390>",
		fillcolor=cadetblue,
		label="31:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef812a390>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:IF" -> "31:BS"	[cond="['x']",
		label=x,
		lineno=31];
	"32:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef812a110>",
		fillcolor=cadetblue,
		label="33:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef812a110>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:IF" -> "33:BS"	[cond="['x']",
		label=x,
		lineno=33];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7ef812a590>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:CA" -> "32:IF"	[cond="[]",
		lineno=None];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef8115bd0>",
		fillcolor=cadetblue,
		label="30:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef8115bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"31:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef812a650>",
		fillcolor=cadetblue,
		label="34:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ef812a650>]",
		style=filled,
		typ=BlockingSubstitution];
	"34:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"34:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7ef812a790>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"34:CA" -> "34:BS"	[cond="[]",
		lineno=None];
	"29:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f7ef812a7d0>",
		fillcolor=linen,
		label="29:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"29:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "34:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"28:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7ef812a910>",
		clk_sens=False,
		fillcolor=gold,
		label="28:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"28:AL" -> "29:CS"	[cond="[]",
		lineno=None];
	"33:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"30:IF" -> "30:BS"	[cond="['x']",
		label=x,
		lineno=30];
}
