// Seed: 1207377142
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  always @(posedge 1) {id_3 !== "" * id_3, id_2, id_3 + 1} = 1 & 1 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_0(
      id_5, id_5, id_5
  );
  always @(posedge (id_5)) begin
    id_4 = #1 1;
  end
endmodule
