Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan 28 19:45:32 2025
| Host         : iwolfs-Aspire-A14-51z running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |              18 |            5 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------+----------------------+------------------+----------------+--------------+
|   Clock Signal   |             Enable Signal             |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------+----------------------+------------------+----------------+--------------+
|  clk_reg_BUFG    | UART_TX_Inst/o_TX_Done_i_1_n_0        | UART_TX_Inst/rst_n_i |                1 |              1 |         1.00 |
|  clk_reg_BUFG    | UART_TX_Inst/r_SM_Main[2]             | UART_TX_Inst/rst_n_i |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG |                                       | UART_TX_Inst/rst_n_i |                1 |              2 |         2.00 |
|  clk_reg_BUFG    |                                       |                      |                1 |              3 |         3.00 |
|  clk_reg_BUFG    |                                       | UART_TX_Inst/rst_n_i |                4 |              5 |         1.25 |
|  clk_reg_BUFG    | UART_TX_Inst/r_TX_Data[6]_i_1_n_0     |                      |                2 |              5 |         2.50 |
|  clk_reg_BUFG    | UART_TX_Inst/o_TX_Active_reg_0[0]     |                      |                1 |              5 |         5.00 |
|  clk_reg_BUFG    | UART_TX_Inst/r_Clock_Count[7]_i_1_n_0 |                      |                2 |              8 |         4.00 |
|  clk_reg_BUFG    | UART_TX_Inst/E[0]                     | UART_TX_Inst/rst_n_i |                8 |             20 |         2.50 |
+------------------+---------------------------------------+----------------------+------------------+----------------+--------------+


