library ieee;
use ieee.std_logic_1164.all;

entity Clap is
	port(CLK, RESET, Ci: in std_logic;
		  Co: out std_logic);
end Clap;

architecture struct of Clap is
	begin
	process(CLK, RESET, Ci)
	begin
	if(RESET = '1')then
		Co <= '0';
	elsif(CLK'event and CLK = '1')then
		Co <= Ci;
	end if;
	end process;
end struct;

	