
****** PlanAhead v14.4 (64-bit)
  **** Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Kris/Dropbox/FPGA/PROJECT/pa.fromNetlist.tcl
# create_project -name kcpsm6_atlys -dir "C:/Users/Kris/Dropbox/FPGA/PROJECT/planAhead_run_2" -part xc6slx45csg324-3
create_project: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 410.914 ; gain = 53.164
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Kris/Dropbox/FPGA/PROJECT/uart6_atlys.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Kris/Dropbox/FPGA/PROJECT} }
# set_property target_constrs_file "uart6_atlys.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Kris/Dropbox/FPGA/PROJECT/uart6_atlys.ucf' to fileset 'constrs_1'
# add_files [list {uart6_atlys.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design uart6_atlys.ngc ...
WARNING:NetListWriters:298 - No output is written to uart6_atlys.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   program_rom/instantiate_loader.jtag_loader_6_inst/jtag_addr_int[3]_GND_35_o_w
   ide_mux_8_OUT<7 : 0> on block uart6_atlys is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   program_rom/instantiate_loader.jtag_loader_6_inst/control_dout_int<7 : 0> on
   block uart6_atlys is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file uart6_atlys.edif ...
ngc2edif: Total memory usage is 76748 kilobytes

Parsing EDIF File [./planAhead_run_2/kcpsm6_atlys.data/cache/uart6_atlys_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/kcpsm6_atlys.data/cache/uart6_atlys_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Kris/Dropbox/FPGA/PROJECT/uart6_atlys.ucf]
Finished Parsing UCF File [C:/Users/Kris/Dropbox/FPGA/PROJECT/uart6_atlys.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 69 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Phase 0 | Netlist Checksum: 3d4fa700
link_design: Time (s): elapsed = 00:00:39 . Memory (MB): peak = 591.504 ; gain = 175.566
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 11 17:47:58 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
