{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557906281157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557906281157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 15:44:40 2019 " "Processing started: Wed May 15 15:44:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557906281157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557906281157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ap3216c_top -c ap3216c_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ap3216c_top -c ap3216c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557906281158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1557906281536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/23_ap3216c_top/rtl/led_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/23_ap3216c_top/rtl/led_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_disp " "Found entity 1: led_disp" {  } { { "../rtl/led_disp.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/led_disp.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557906281583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557906281583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/23_ap3216c_top/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/23_ap3216c_top/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557906281586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557906281586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/23_ap3216c_top/rtl/ap3216c_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/23_ap3216c_top/rtl/ap3216c_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap3216c_top " "Found entity 1: ap3216c_top" {  } { { "../rtl/ap3216c_top.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557906281589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557906281589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/23_ap3216c_top/rtl/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/23_ap3216c_top/rtl/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/i2c_dri.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557906281593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557906281593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/23_ap3216c_top/rtl/ap3216c.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/23_ap3216c_top/rtl/ap3216c.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap3216c " "Found entity 1: ap3216c" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557906281596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557906281596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ap3216c_top " "Elaborating entity \"ap3216c_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557906281836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dri\"" {  } { { "../rtl/ap3216c_top.v" "u_i2c_dri" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c_top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557906281849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)" {  } { { "../rtl/i2c_dri.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906281850 "|ap3216c_top|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ap3216c ap3216c:u_ap3216c " "Elaborating entity \"ap3216c\" for hierarchy \"ap3216c:u_ap3216c\"" {  } { { "../rtl/ap3216c_top.v" "u_ap3216c" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557906281883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_of ap3216c.v(51) " "Verilog HDL or VHDL warning at ap3216c.v(51): object \"ir_of\" assigned a value but never read" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557906281884 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obj ap3216c.v(52) " "Verilog HDL or VHDL warning at ap3216c.v(52): object \"obj\" assigned a value but never read" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557906281884 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "als_data ap3216c.v(204) " "Verilog HDL Always Construct warning at ap3216c.v(204): inferring latch(es) for variable \"als_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1557906281886 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[0\] ap3216c.v(204) " "Inferred latch for \"als_data\[0\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281888 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[1\] ap3216c.v(204) " "Inferred latch for \"als_data\[1\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[2\] ap3216c.v(204) " "Inferred latch for \"als_data\[2\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[3\] ap3216c.v(204) " "Inferred latch for \"als_data\[3\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[4\] ap3216c.v(204) " "Inferred latch for \"als_data\[4\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[5\] ap3216c.v(204) " "Inferred latch for \"als_data\[5\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[6\] ap3216c.v(204) " "Inferred latch for \"als_data\[6\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[7\] ap3216c.v(204) " "Inferred latch for \"als_data\[7\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[8\] ap3216c.v(204) " "Inferred latch for \"als_data\[8\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[9\] ap3216c.v(204) " "Inferred latch for \"als_data\[9\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[10\] ap3216c.v(204) " "Inferred latch for \"als_data\[10\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[11\] ap3216c.v(204) " "Inferred latch for \"als_data\[11\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[12\] ap3216c.v(204) " "Inferred latch for \"als_data\[12\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281889 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[13\] ap3216c.v(204) " "Inferred latch for \"als_data\[13\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281890 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[14\] ap3216c.v(204) " "Inferred latch for \"als_data\[14\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281890 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[15\] ap3216c.v(204) " "Inferred latch for \"als_data\[15\]\" at ap3216c.v(204)" {  } { { "../rtl/ap3216c.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c.v" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557906281890 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/ap3216c_top.v" "u_seg_led" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557906281904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(62) " "Verilog HDL assignment warning at seg_led.v(62): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/seg_led.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906281905 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(63) " "Verilog HDL assignment warning at seg_led.v(63): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/seg_led.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906281905 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(64) " "Verilog HDL assignment warning at seg_led.v(64): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/seg_led.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906281905 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(65) " "Verilog HDL assignment warning at seg_led.v(65): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/seg_led.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906281905 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(66) " "Verilog HDL assignment warning at seg_led.v(66): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/seg_led.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906281906 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(67) " "Verilog HDL assignment warning at seg_led.v(67): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/seg_led.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557906281906 "|ap3216c_top|seg_led:u_seg_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_disp led_disp:u_led_disp " "Elaborating entity \"led_disp\" for hierarchy \"led_disp:u_led_disp\"" {  } { { "../rtl/ap3216c_top.v" "u_led_disp" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557906281919 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sel u_seg_led " "Port \"sel\" does not exist in macrofunction \"u_seg_led\"" {  } { { "../rtl/ap3216c_top.v" "u_seg_led" { Text "E:/SMG_TEST/23_ap3216c_top/rtl/ap3216c_top.v" 111 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557906281952 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1557906281960 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557906282052 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 15:44:42 2019 " "Processing ended: Wed May 15 15:44:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557906282052 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557906282052 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557906282052 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557906282052 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557906282631 ""}
