{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633691846808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633691846808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 13:17:26 2021 " "Processing started: Fri Oct 08 13:17:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633691846808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633691846808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sound -c Sound " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633691846808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_7_1200mv_85c_slow.vho X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/ simulation " "Generated file Sound_7_1200mv_85c_slow.vho in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633691848224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_7_1200mv_0c_slow.vho X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/ simulation " "Generated file Sound_7_1200mv_0c_slow.vho in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633691848694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_min_1200mv_0c_fast.vho X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/ simulation " "Generated file Sound_min_1200mv_0c_fast.vho in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633691849123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound.vho X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/ simulation " "Generated file Sound.vho in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633691849583 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_7_1200mv_85c_vhd_slow.sdo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/ simulation " "Generated file Sound_7_1200mv_85c_vhd_slow.sdo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633691849755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_7_1200mv_0c_vhd_slow.sdo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/ simulation " "Generated file Sound_7_1200mv_0c_vhd_slow.sdo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633691849903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_min_1200mv_0c_vhd_fast.sdo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/ simulation " "Generated file Sound_min_1200mv_0c_vhd_fast.sdo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633691850104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_vhd.sdo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/ simulation " "Generated file Sound_vhd.sdo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Volume and Balance/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633691850284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633691850489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 13:17:30 2021 " "Processing ended: Fri Oct 08 13:17:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633691850489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633691850489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633691850489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633691850489 ""}
