###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        60619   # Number of WRITE/WRITEP commands
num_reads_done                 =       484699   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       379841   # Number of read row buffer hits
num_read_cmds                  =       484699   # Number of READ/READP commands
num_writes_done                =        60624   # Number of read requests issued
num_write_row_hits             =        41497   # Number of write row buffer hits
num_act_cmds                   =       124377   # Number of ACT commands
num_pre_cmds                   =       124346   # Number of PRE commands
num_ondemand_pres              =       102959   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9227876   # Cyles of rank active rank.0
rank_active_cycles.1           =      8879423   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       772124   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1120577   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       501967   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7296   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3406   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6455   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4651   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          502   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          222   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          334   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          522   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          741   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19227   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =          112   # Write cmd latency (cycles)
write_latency[40-59]           =          139   # Write cmd latency (cycles)
write_latency[60-79]           =          286   # Write cmd latency (cycles)
write_latency[80-99]           =          559   # Write cmd latency (cycles)
write_latency[100-119]         =          970   # Write cmd latency (cycles)
write_latency[120-139]         =         1636   # Write cmd latency (cycles)
write_latency[140-159]         =         2266   # Write cmd latency (cycles)
write_latency[160-179]         =         2710   # Write cmd latency (cycles)
write_latency[180-199]         =         2992   # Write cmd latency (cycles)
write_latency[200-]            =        48948   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       225088   # Read request latency (cycles)
read_latency[40-59]            =        65730   # Read request latency (cycles)
read_latency[60-79]            =        69854   # Read request latency (cycles)
read_latency[80-99]            =        25990   # Read request latency (cycles)
read_latency[100-119]          =        19264   # Read request latency (cycles)
read_latency[120-139]          =        14569   # Read request latency (cycles)
read_latency[140-159]          =         8410   # Read request latency (cycles)
read_latency[160-179]          =         6164   # Read request latency (cycles)
read_latency[180-199]          =         4799   # Read request latency (cycles)
read_latency[200-]             =        44831   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.0261e+08   # Write energy
read_energy                    =  1.95431e+09   # Read energy
act_energy                     =  3.40295e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.7062e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.37877e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75819e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.54076e+09   # Active standby energy rank.1
average_read_latency           =      87.1764   # Average read request latency (cycles)
average_interarrival           =      18.3376   # Average request interarrival latency (cycles)
total_energy                   =  1.55093e+10   # Total energy (pJ)
average_power                  =      1550.93   # Average power (mW)
average_bandwidth              =      4.65342   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        83845   # Number of WRITE/WRITEP commands
num_reads_done                 =       574266   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       443658   # Number of read row buffer hits
num_read_cmds                  =       574269   # Number of READ/READP commands
num_writes_done                =        83865   # Number of read requests issued
num_write_row_hits             =        53321   # Number of write row buffer hits
num_act_cmds                   =       161734   # Number of ACT commands
num_pre_cmds                   =       161706   # Number of PRE commands
num_ondemand_pres              =       138313   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9011039   # Cyles of rank active rank.0
rank_active_cycles.1           =      8998436   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       988961   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1001564   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       617949   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4560   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3333   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6734   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4211   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          382   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          233   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          345   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          509   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          758   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19121   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           82   # Write cmd latency (cycles)
write_latency[40-59]           =           77   # Write cmd latency (cycles)
write_latency[60-79]           =          183   # Write cmd latency (cycles)
write_latency[80-99]           =          378   # Write cmd latency (cycles)
write_latency[100-119]         =          684   # Write cmd latency (cycles)
write_latency[120-139]         =         1405   # Write cmd latency (cycles)
write_latency[140-159]         =         2185   # Write cmd latency (cycles)
write_latency[160-179]         =         2867   # Write cmd latency (cycles)
write_latency[180-199]         =         3501   # Write cmd latency (cycles)
write_latency[200-]            =        72483   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       223643   # Read request latency (cycles)
read_latency[40-59]            =        75515   # Read request latency (cycles)
read_latency[60-79]            =        79445   # Read request latency (cycles)
read_latency[80-99]            =        34537   # Read request latency (cycles)
read_latency[100-119]          =        25774   # Read request latency (cycles)
read_latency[120-139]          =        20721   # Read request latency (cycles)
read_latency[140-159]          =        13753   # Read request latency (cycles)
read_latency[160-179]          =        10382   # Read request latency (cycles)
read_latency[180-199]          =         8286   # Read request latency (cycles)
read_latency[200-]             =        82209   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.18554e+08   # Write energy
read_energy                    =  2.31545e+09   # Read energy
act_energy                     =  4.42504e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.74701e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.80751e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.62289e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61502e+09   # Active standby energy rank.1
average_read_latency           =      122.219   # Average read request latency (cycles)
average_interarrival           =      15.1943   # Average request interarrival latency (cycles)
total_energy                   =  1.60745e+10   # Total energy (pJ)
average_power                  =      1607.45   # Average power (mW)
average_bandwidth              =      5.61605   # Average bandwidth
