4_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_142__GraphicsLevel_4_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_143__GraphicsLevel_4_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_143__GraphicsLevel_4_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_144__GraphicsLevel_4_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_144__GraphicsLevel_4_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_145__GraphicsLevel_4_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_145__GraphicsLevel_4_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_146__GraphicsLevel_4_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_146__GraphicsLevel_4_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_147__GraphicsLevel_4_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_147__GraphicsLevel_4_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_148__GraphicsLevel_4_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_148__GraphicsLevel_4_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_148__GraphicsLevel_4_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_148__GraphicsLevel_4_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_148__GraphicsLevel_4_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_148__GraphicsLevel_4_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_148__GraphicsLevel_4_SclkDid_MASK 0xff000000
#define DPM_TABLE_148__GraphicsLevel_4_SclkDid__SHIFT 0x18
#define DPM_TABLE_149__GraphicsLevel_4_PowerThrottle_MASK 0xff
#define DPM_TABLE_149__GraphicsLevel_4_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_149__GraphicsLevel_4_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_149__GraphicsLevel_4_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_149__GraphicsLevel_4_DownHyst_MASK 0xff0000
#define DPM_TABLE_149__GraphicsLevel_4_DownHyst__SHIFT 0x10
#define DPM_TABLE_149__GraphicsLevel_4_UpHyst_MASK 0xff000000
#define DPM_TABLE_149__GraphicsLevel_4_UpHyst__SHIFT 0x18
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_151__GraphicsLevel_5_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_151__GraphicsLevel_5_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_152__GraphicsLevel_5_ActivityLevel_MASK 0xffff
#define DPM_TABLE_152__GraphicsLevel_5_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_152__GraphicsLevel_5_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_152__GraphicsLevel_5_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_152__GraphicsLevel_5_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_152__GraphicsLevel_5_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_153__GraphicsLevel_5_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_153__GraphicsLevel_5_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_154__GraphicsLevel_5_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_154__GraphicsLevel_5_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_155__GraphicsLevel_5_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_155__GraphicsLevel_5_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_156__GraphicsLevel_5_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_156__GraphicsLevel_5_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_157__GraphicsLevel_5_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_157__GraphicsLevel_5_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_158__GraphicsLevel_5_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_158__GraphicsLevel_5_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_159__GraphicsLevel_5_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_159__GraphicsLevel_5_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_159__GraphicsLevel_5_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_159__GraphicsLevel_5_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_159__GraphicsLevel_5_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_159__GraphicsLevel_5_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_159__GraphicsLevel_5_SclkDid_MASK 0xff000000
#define DPM_TABLE_159__GraphicsLevel_5_SclkDid__SHIFT 0x18
#define DPM_TABLE_160__GraphicsLevel_5_PowerThrottle_MASK 0xff
#define DPM_TABLE_160__GraphicsLevel_5_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_160__GraphicsLevel_5_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_160__GraphicsLevel_5_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_160__GraphicsLevel_5_DownHyst_MASK 0xff0000
#define DPM_TABLE_160__GraphicsLevel_5_DownHyst__SHIFT 0x10
#define DPM_TABLE_160__GraphicsLevel_5_UpHyst_MASK 0xff000000
#define DPM_TABLE_160__GraphicsLevel_5_UpHyst__SHIFT 0x18
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_162__GraphicsLevel_6_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_162__GraphicsLevel_6_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_163__GraphicsLevel_6_ActivityLevel_MASK 0xffff
#define DPM_TABLE_163__GraphicsLevel_6_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_163__GraphicsLevel_6_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_163__GraphicsLevel_6_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_163__GraphicsLevel_6_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_163__GraphicsLevel_6_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_164__GraphicsLevel_6_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_164__GraphicsLevel_6_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_165__GraphicsLevel_6_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_165__GraphicsLevel_6_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_166__GraphicsLevel_6_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_166__GraphicsLevel_6_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_167__GraphicsLevel_6_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_167__GraphicsLevel_6_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_168__GraphicsLevel_6_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_168__GraphicsLevel_6_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_169__GraphicsLevel_6_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_169__GraphicsLevel_6_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_170__GraphicsLevel_6_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_170__GraphicsLevel_6_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_170__GraphicsLevel_6_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_170__GraphicsLevel_6_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_170__GraphicsLevel_6_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_170__GraphicsLevel_6_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_170__GraphicsLevel_6_SclkDid_MASK 0xff000000
#define DPM_TABLE_170__GraphicsLevel_6_SclkDid__SHIFT 0x18
#define DPM_TABLE_171__GraphicsLevel_6_PowerThrottle_MASK 0xff
#define DPM_TABLE_171__GraphicsLevel_6_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_171__GraphicsLevel_6_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_171__GraphicsLevel_6_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_171__GraphicsLevel_6_DownHyst_MASK 0xff0000
#define DPM_TABLE_171__GraphicsLevel_6_DownHyst__SHIFT 0x10
#define DPM_TABLE_171__GraphicsLevel_6_UpHyst_MASK 0xff000000
#define DPM_TABLE_171__GraphicsLevel_6_UpHyst__SHIFT 0x18
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_173__GraphicsLevel_7_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_173__GraphicsLevel_7_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_174__GraphicsLevel_7_ActivityLevel_MASK 0xffff
#define DPM_TABLE_174__GraphicsLevel_7_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_174__GraphicsLevel_7_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_174__GraphicsLevel_7_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_174__GraphicsLevel_7_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_174__GraphicsLevel_7_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_175__GraphicsLevel_7_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_175__GraphicsLevel_7_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_176__GraphicsLevel_7_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_176__GraphicsLevel_7_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_177__GraphicsLevel_7_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_177__GraphicsLevel_7_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_178__GraphicsLevel_7_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_178__GraphicsLevel_7_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_179__GraphicsLevel_7_CcPwrDynRm_MASK 0xffffffff
#defi