<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pci › pci-lantiq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci-lantiq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License version 2 as published</span>
<span class="cm"> *  by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2010 John Crispin &lt;blogic@openwrt.org&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/vmalloc.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/of_gpio.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>
<span class="cp">#include &lt;linux/of_pci.h&gt;</span>

<span class="cp">#include &lt;asm/pci.h&gt;</span>
<span class="cp">#include &lt;asm/gpio.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>

<span class="cp">#include &lt;lantiq_soc.h&gt;</span>
<span class="cp">#include &lt;lantiq_irq.h&gt;</span>

<span class="cp">#include &quot;pci-lantiq.h&quot;</span>

<span class="cp">#define PCI_CR_FCI_ADDR_MAP0		0x00C0</span>
<span class="cp">#define PCI_CR_FCI_ADDR_MAP1		0x00C4</span>
<span class="cp">#define PCI_CR_FCI_ADDR_MAP2		0x00C8</span>
<span class="cp">#define PCI_CR_FCI_ADDR_MAP3		0x00CC</span>
<span class="cp">#define PCI_CR_FCI_ADDR_MAP4		0x00D0</span>
<span class="cp">#define PCI_CR_FCI_ADDR_MAP5		0x00D4</span>
<span class="cp">#define PCI_CR_FCI_ADDR_MAP6		0x00D8</span>
<span class="cp">#define PCI_CR_FCI_ADDR_MAP7		0x00DC</span>
<span class="cp">#define PCI_CR_CLK_CTRL			0x0000</span>
<span class="cp">#define PCI_CR_PCI_MOD			0x0030</span>
<span class="cp">#define PCI_CR_PC_ARB			0x0080</span>
<span class="cp">#define PCI_CR_FCI_ADDR_MAP11hg		0x00E4</span>
<span class="cp">#define PCI_CR_BAR11MASK		0x0044</span>
<span class="cp">#define PCI_CR_BAR12MASK		0x0048</span>
<span class="cp">#define PCI_CR_BAR13MASK		0x004C</span>
<span class="cp">#define PCI_CS_BASE_ADDR1		0x0010</span>
<span class="cp">#define PCI_CR_PCI_ADDR_MAP11		0x0064</span>
<span class="cp">#define PCI_CR_FCI_BURST_LENGTH		0x00E8</span>
<span class="cp">#define PCI_CR_PCI_EOI			0x002C</span>
<span class="cp">#define PCI_CS_STS_CMD			0x0004</span>

<span class="cp">#define PCI_MASTER0_REQ_MASK_2BITS	8</span>
<span class="cp">#define PCI_MASTER1_REQ_MASK_2BITS	10</span>
<span class="cp">#define PCI_MASTER2_REQ_MASK_2BITS	12</span>
<span class="cp">#define INTERNAL_ARB_ENABLE_BIT		0</span>

<span class="cp">#define LTQ_CGU_IFCCR		0x0018</span>
<span class="cp">#define LTQ_CGU_PCICR		0x0034</span>

<span class="cp">#define ltq_pci_w32(x, y)	ltq_w32((x), ltq_pci_membase + (y))</span>
<span class="cp">#define ltq_pci_r32(x)		ltq_r32(ltq_pci_membase + (x))</span>

<span class="cp">#define ltq_pci_cfg_w32(x, y)	ltq_w32((x), ltq_pci_mapped_cfg + (y))</span>
<span class="cp">#define ltq_pci_cfg_r32(x)	ltq_r32(ltq_pci_mapped_cfg + (x))</span>

<span class="n">__iomem</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ltq_pci_mapped_cfg</span><span class="p">;</span>
<span class="k">static</span> <span class="n">__iomem</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ltq_pci_membase</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">reset_gpio</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_pci</span><span class="p">,</span> <span class="o">*</span><span class="n">clk_external</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">pci_io_resource</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">pci_mem_resource</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">pci_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span>	<span class="o">=</span> <span class="n">ltq_pci_read_config_dword</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>	<span class="o">=</span> <span class="n">ltq_pci_write_config_dword</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="n">pci_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pci_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">pci_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">pci_mem_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_offset</span>	<span class="o">=</span> <span class="mh">0x00000000UL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">pci_io_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_offset</span>	<span class="o">=</span> <span class="mh">0x00000000UL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">ltq_calc_bar11mask</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mem</span><span class="p">,</span> <span class="n">bar11mask</span><span class="p">;</span>

	<span class="cm">/* BAR11MASK value depends on available memory on system. */</span>
	<span class="n">mem</span> <span class="o">=</span> <span class="n">num_physpages</span> <span class="o">*</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
	<span class="n">bar11mask</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x0ffffff0</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">fls</span><span class="p">(</span><span class="n">mem</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">|</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">bar11mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ltq_pci_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">req_mask</span><span class="p">,</span> <span class="o">*</span><span class="n">bus_clk</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp_buffer</span><span class="p">;</span>

	<span class="cm">/* get our clocks */</span>
	<span class="n">clk_pci</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk_pci</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get pci clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk_pci</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clk_external</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;external&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk_external</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">clk_pci</span><span class="p">);</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get external pci clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk_external</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* read the bus speed that we want */</span>
	<span class="n">bus_clk</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;lantiq,bus-clock&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus_clk</span><span class="p">)</span>
		<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">clk_pci</span><span class="p">,</span> <span class="o">*</span><span class="n">bus_clk</span><span class="p">);</span>

	<span class="cm">/* and enable the clocks */</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk_pci</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_find_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;lantiq,external-clock&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk_external</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">clk_external</span><span class="p">);</span>

	<span class="cm">/* setup reset gpio used by pci */</span>
	<span class="n">reset_gpio</span> <span class="o">=</span> <span class="n">of_get_named_gpio</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;gpio-reset&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reset_gpio</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">devm_gpio_request</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">reset_gpio</span><span class="p">,</span> <span class="s">&quot;pci-reset&quot;</span><span class="p">);</span>

	<span class="cm">/* enable auto-switching between PCI and EBU */</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0xa</span><span class="p">,</span> <span class="n">PCI_CR_CLK_CTRL</span><span class="p">);</span>

	<span class="cm">/* busy, i.e. configuration is not done, PCI access has to be retried */</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="n">ltq_pci_r32</span><span class="p">(</span><span class="n">PCI_CR_PCI_MOD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span> <span class="n">PCI_CR_PCI_MOD</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="cm">/* BUS Master/IO/MEM access */</span>
	<span class="n">ltq_pci_cfg_w32</span><span class="p">(</span><span class="n">ltq_pci_cfg_r32</span><span class="p">(</span><span class="n">PCI_CS_STS_CMD</span><span class="p">)</span> <span class="o">|</span> <span class="mi">7</span><span class="p">,</span> <span class="n">PCI_CS_STS_CMD</span><span class="p">);</span>

	<span class="cm">/* enable external 2 PCI masters */</span>
	<span class="n">temp_buffer</span> <span class="o">=</span> <span class="n">ltq_pci_r32</span><span class="p">(</span><span class="n">PCI_CR_PC_ARB</span><span class="p">);</span>
	<span class="cm">/* setup the request mask */</span>
	<span class="n">req_mask</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;req-mask&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">req_mask</span><span class="p">)</span>
		<span class="n">temp_buffer</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="o">*</span><span class="n">req_mask</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">temp_buffer</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xf0000</span><span class="p">;</span>
	<span class="cm">/* enable internal arbiter */</span>
	<span class="n">temp_buffer</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">INTERNAL_ARB_ENABLE_BIT</span><span class="p">);</span>
	<span class="cm">/* enable internal PCI master reqest */</span>
	<span class="n">temp_buffer</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_MASTER0_REQ_MASK_2BITS</span><span class="p">));</span>

	<span class="cm">/* enable EBU request */</span>
	<span class="n">temp_buffer</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_MASTER1_REQ_MASK_2BITS</span><span class="p">));</span>

	<span class="cm">/* enable all external masters request */</span>
	<span class="n">temp_buffer</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_MASTER2_REQ_MASK_2BITS</span><span class="p">));</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="n">temp_buffer</span><span class="p">,</span> <span class="n">PCI_CR_PC_ARB</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>

	<span class="cm">/* setup BAR memory regions */</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x18000000</span><span class="p">,</span> <span class="n">PCI_CR_FCI_ADDR_MAP0</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x18400000</span><span class="p">,</span> <span class="n">PCI_CR_FCI_ADDR_MAP1</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x18800000</span><span class="p">,</span> <span class="n">PCI_CR_FCI_ADDR_MAP2</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x18c00000</span><span class="p">,</span> <span class="n">PCI_CR_FCI_ADDR_MAP3</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x19000000</span><span class="p">,</span> <span class="n">PCI_CR_FCI_ADDR_MAP4</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x19400000</span><span class="p">,</span> <span class="n">PCI_CR_FCI_ADDR_MAP5</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x19800000</span><span class="p">,</span> <span class="n">PCI_CR_FCI_ADDR_MAP6</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x19c00000</span><span class="p">,</span> <span class="n">PCI_CR_FCI_ADDR_MAP7</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x1ae00000</span><span class="p">,</span> <span class="n">PCI_CR_FCI_ADDR_MAP11hg</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="n">ltq_calc_bar11mask</span><span class="p">(),</span> <span class="n">PCI_CR_BAR11MASK</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">PCI_CR_PCI_ADDR_MAP11</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">PCI_CS_BASE_ADDR1</span><span class="p">);</span>
	<span class="cm">/* both TX and RX endian swap are enabled */</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="n">ltq_pci_r32</span><span class="p">(</span><span class="n">PCI_CR_PCI_EOI</span><span class="p">)</span> <span class="o">|</span> <span class="mi">3</span><span class="p">,</span> <span class="n">PCI_CR_PCI_EOI</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="n">ltq_pci_r32</span><span class="p">(</span><span class="n">PCI_CR_BAR12MASK</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80000000</span><span class="p">,</span>
		<span class="n">PCI_CR_BAR12MASK</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="n">ltq_pci_r32</span><span class="p">(</span><span class="n">PCI_CR_BAR13MASK</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80000000</span><span class="p">,</span>
		<span class="n">PCI_CR_BAR13MASK</span><span class="p">);</span>
	<span class="cm">/*use 8 dw burst length */</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="mh">0x303</span><span class="p">,</span> <span class="n">PCI_CR_FCI_BURST_LENGTH</span><span class="p">);</span>
	<span class="n">ltq_pci_w32</span><span class="p">(</span><span class="n">ltq_pci_r32</span><span class="p">(</span><span class="n">PCI_CR_PCI_MOD</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span> <span class="n">PCI_CR_PCI_MOD</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>

	<span class="cm">/* setup irq line */</span>
	<span class="n">ltq_ebu_w32</span><span class="p">(</span><span class="n">ltq_ebu_r32</span><span class="p">(</span><span class="n">LTQ_EBU_PCC_CON</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0xc</span><span class="p">,</span> <span class="n">LTQ_EBU_PCC_CON</span><span class="p">);</span>
	<span class="n">ltq_ebu_w32</span><span class="p">(</span><span class="n">ltq_ebu_r32</span><span class="p">(</span><span class="n">LTQ_EBU_PCC_IEN</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">,</span> <span class="n">LTQ_EBU_PCC_IEN</span><span class="p">);</span>

	<span class="cm">/* toggle reset pin */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reset_gpio</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__gpio_set_value</span><span class="p">(</span><span class="n">reset_gpio</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">__gpio_set_value</span><span class="p">(</span><span class="n">reset_gpio</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ltq_pci_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res_cfg</span><span class="p">,</span> <span class="o">*</span><span class="n">res_bridge</span><span class="p">;</span>

	<span class="n">pci_clear_flags</span><span class="p">(</span><span class="n">PCI_PROBE_ONLY</span><span class="p">);</span>

	<span class="n">res_cfg</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">res_bridge</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res_cfg</span> <span class="o">||</span> <span class="o">!</span><span class="n">res_bridge</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;missing memory reources</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ltq_pci_membase</span> <span class="o">=</span> <span class="n">devm_request_and_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res_bridge</span><span class="p">);</span>
	<span class="n">ltq_pci_mapped_cfg</span> <span class="o">=</span> <span class="n">devm_request_and_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res_cfg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ltq_pci_membase</span> <span class="o">||</span> <span class="o">!</span><span class="n">ltq_pci_mapped_cfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to remap resources</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ltq_pci_startup</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">pci_load_of_ranges</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_controller</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">);</span>
	<span class="n">register_pci_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_controller</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">ltq_pci_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;lantiq,pci-xway&quot;</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">ltq_pci_match</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">ltq_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">ltq_pci_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pci-xway&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">ltq_pci_match</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">pcibios_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ltq_pci_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;pci-xway: Error registering platform driver!&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">pcibios_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
