Alaa R. Alameldeen , David A. Wood, IPC Considered Harmful for Multiprocessor Workloads, IEEE Micro, v.26 n.4, p.8-17, July 2006[doi>10.1109/MM.2006.73]
Trevor E. Carlson , Wim Heirman , Lieven Eeckhout, Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063454]
T. E. Carlson, W. Heirman, K. Van Craeynest, and L. Eeckhout. 2014. BarrierPoint: Sampled simulation of multi-threaded applications. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS’14).
A. Carlton. 1995. CINT92 and CFP92 Homogeneous Capacity Method Offers Fair Measure of Processing Capacity. Retrieved from http://www.spec.org/cpu92/specrate.txt.
Timothy Creech , Aparna Kotha , Rajeev Barua, Efficient multiprogramming for multicores with SCAF, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540737]
Stijn Eyerman , Lieven Eeckhout, System-Level Performance Metrics for Multiprogram Workloads, IEEE Micro, v.28 n.3, p.42-53, May 2008[doi>10.1109/MM.2008.44]
Stijn Eyerman , Lieven Eeckhout, Probabilistic job symbiosis modeling for SMT processor scheduling, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736033]
S. Eyerman and L. Eeckhout. 2013. Restating the case for weighted-IPC metrics to evaluate multiprogram workload performance. IEEE Computer Architecture Letters (April 2013).
A. Glew. 1998. MLP yes&excl; ILP no&excl;. In ASPLOS Wild and Crazy Idea Session. 26--34.
A. Hilton, N. Eswaran, and A. Roth. 2009. FIESTA: A sample-balanced multi-program workload methodology. In Workshop on Modeling, Benchmarking and Simulation (MoBS).
L. K. John. 2006. Aggregating performance metrics over a benchmark suite. In Performance Evaluation and Benchmarking, L. K. John and L. Eeckhout (Eds.). CRC Press, 47--58.
J. L. Kihm, T. Moseley, and D. A. Connors. 2005. A mathematical model for accurately balancing co-phase effects in simulated multithreaded programs. In Proceedings of the Workshop on Modeling, Benchmarking and Simulation (MoBS’05).
Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st annual international symposium on Computer architecture, p.64, June 19-23, 2004, München, Germany
K. Luo, J. Gummaraju, and M. Franklin. 2001. Balancing throughput and fairness in SMT processors. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS’01). 164--171.
P. Michaud. 2012. Constant-Work Multiprogram Throughput Metrics for Microarchitecture Studies. Technical Report RR-8150. INRIA.
Pierre Michaud, Demystifying multicore throughput metrics, IEEE Computer Architecture Letters, v.12 n.2, p.63-66, July 2013[doi>10.1109/L-CA.2012.25]
Hashem H. Najaf-abadi , Eric Rotenberg, The importance of accurate task arrival characterization in the design of processing cores, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.75-85, October 04-06, 2009[doi>10.1109/IISWC.2009.5306795]
S. Parekh, S. Eggers, H. Levy, and J. Lo. 2000. Thread-Sensitive Scheduling for SMT Processors. Technical Report UW-CSE-00-04-02. University of Washington.
M. Pinsky and S. Karlin. 2010. An Introduction to Stochastic Modeling. Academic Press.
Steven E. Raasch , Steven K. Reinhardt, The Impact of Resource Partitioning on SMT Processors, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.15, September 27-October 01, 2003
Y. Sazeides and T. Juan. 2001. How to compare the performance of two SMT microarchitectures. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS’01). 180--183.
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
Nathan Tuck , Dean M. Tullsen, Initial Observations of the Simultaneous Multithreading Pentium 4 Processor, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.26, September 27-October 01, 2003
Dean M. Tullsen , Jeffery A. Brown, Handling long-latency loads in a simultaneous multithreading processor, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
M. Van Biesbrouck, L. Eeckhout, and B. Calder. 2006. Considering all starting points for simultaneous multithreading simulation. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS’06). 143--153.
Michael Van Biesbrouck , Lieven Eeckhout , Brad Calder, Representative Multiprogram Workloads for Multithreaded Processor Simulation, Proceedings of the 2007 IEEE 10th International Symposium on Workload Characterization, p.193-203, September 27-29, 2007[doi>10.1109/IISWC.2007.4362195]
M. Van Biesbrouck , T. Sherwood , B. Calder, A co-phase matrix to guide simultaneous multithreading simulation, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.45-56, March 10-12, 2004
Kenzo Van Craeynest , Lieven Eeckhout, The Multi-Program Performance Model: Debunking current practice in multi-core simulation, Proceedings of the 2011 IEEE International Symposium on Workload Characterization, p.26-37, November 06-08, 2011[doi>10.1109/IISWC.2011.6114194]
Hans Vandierendonck , Andre Seznec, Fairness Metrics for Multi-Threaded Processors, IEEE Computer Architecture Letters, v.10 n.1, p.4-7, January 2011[doi>10.1109/L-CA.2011.1]
R. A. Velásquez, P. Michaud, and A. Seznec. 2013. Selecting benchmark combinations for the evaluation of multicore throughput. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS’13). 173--182.
Javier Vera , Francisco J. Cazorla , Alex Pajuelo , Oliverio J. Santana , Enrique Fernandez , Mateo Valero, FAME: FAirly MEasuring Multithreaded Architectures, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.305-316, September 15-19, 2007[doi>10.1109/PACT.2007.33]
