# Final_project

A VHDL voter circuit project 
