#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 22 13:39:18 2017
# Process ID: 8716
# Current directory: C:/Vivado_projects/Geyser_mem_ver1.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8556 C:\Vivado_projects\Geyser_mem_ver1.1\Geyser_mem_ver1.1.xpr
# Log file: C:/Vivado_projects/Geyser_mem_ver1.1/vivado.log
# Journal file: C:/Vivado_projects/Geyser_mem_ver1.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_projects/Geyser_mem_ver1.1/Geyser_mem_ver1.1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 710.512 ; gain = 129.641
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/b16rom_18kb.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/b16rom_18kb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/b16testmem_init.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/b16testmem_init.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/buscon16-mram.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/buscon16-mram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/buscon16.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/buscon16.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [C:/Vivado_projects/source_code/Geyser_mem_01/buscon16.v:404]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/uartlite.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/uartlite.v:1]
[Wed Nov 22 13:47:58 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/Geyser_mem_ver1.1/Geyser_mem_ver1.1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/b16rom_18kb.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/b16rom_18kb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/b16testmem_init.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/b16testmem_init.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/buscon16-mram.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/buscon16-mram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/buscon16.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/buscon16.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/source_code/Geyser_mem_01/uartlite.v" into library work [C:/Vivado_projects/source_code/Geyser_mem_01/uartlite.v:1]
[Wed Nov 22 13:48:32 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/Geyser_mem_ver1.1/Geyser_mem_ver1.1.runs/synth_1/runme.log
ipx::package_project -root_dir C:/Vivado_projects/source_code/Buscon_IP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Vivado_projects/source_code/Geyser_mem_01/b16testmem_init.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Vivado_projects/source_code/Geyser_mem_01/buscon16-mram.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Vivado_projects/source_code/Geyser_mem_01/b16rom_18kb.v'.
INFO: [IP_Flow 19-2228] Inferred bus interface "Reset_" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "reset_n" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "Clk" of definition type "xilinx.com:signal:clock:1.0".
ipx::unload_core c:/Vivado_projects/source_code/Buscon_IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Vivado_projects/source_code/Buscon_IP c:/Vivado_projects/source_code/Buscon_IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
current_project Geyser_mem_ver1.1
current_project tmp_edit_project
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/vivado_projects/source_code/buscon_ip/tmp_edit_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 13:50:31 2017...
set_property  ip_repo_paths  {c:/vivado_projects/source_code/buscon_ip c:/Vivado_projects/source_code/Geyser_mem_01} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_projects/source_code/buscon_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:BusController16:1.0'. The one found in IP location 'c:/vivado_projects/source_code/buscon_ip' will take precedence over the same IP in location c:/Vivado_projects/source_code/Geyser_mem_01
