# verilog

These are all labs done for the Verilog course in second year of UofT Engineering. The folders contain lab instructions and code which was used with the DE1-SoC FPGA.
