$date
  Thu Jan  5 20:50:47 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module adder $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 5 # x[4:0] $end
$upscope $end
$enddefinitions $end
#0
b0101 !
b1010 "
b01111 #
#2000000
#2000001
b1100 !
b1001 "
b10101 #
#4000001
b0101 "
b10001 #
#6000001
b1011 !
b10000 #
#8000001
b1010 !
b1100 "
b10110 #
#10000001
b0110 !
b1010 "
b10000 #
#12000001
b1011 !
b0111 "
b10010 #
#14000001
b1101 !
b1011 "
b11000 #
#16000001
b0101 !
b0000 "
b00101 #
#18000001
b0111 !
b0011 "
b01010 #
#20000001
b0110 !
b1011 "
b10001 #
#22000001
