// Seed: 1361658228
module module_0 #(
    parameter id_4 = 32'd16
) (
    output uwire   id_0,
    output uwire   id_1,
    output supply0 id_2
);
  wire _id_4;
  wand [id_4 : {  id_4  }] id_5 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd75
) (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    output logic id_3,
    output wor id_4,
    output wand id_5,
    input wire id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    input supply1 _id_12,
    output wor id_13
    , id_18, id_19,
    output wire id_14,
    output wor id_15,
    input wire id_16
);
  logic id_20 = 1;
  assign id_14 = id_2;
  assign id_18 = id_11;
  always @(posedge -1'b0 or posedge -1) begin : LABEL_0
    id_3 <= 1;
  end
  always @(posedge -1 or posedge 1) begin : LABEL_1
    id_18 <= #1 -1;
  end
  logic id_21;
  ;
  logic ["" : "" &  id_12] id_22;
  ;
  wire id_23 = id_10;
  module_0 modCall_1 (
      id_15,
      id_4,
      id_8
  );
  assign id_4 = 1;
  parameter id_24 = 1;
  wor [-1 : -1] id_25 = -1 | id_25;
endmodule
