INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:00:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 buffer42/fifo/Memory_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Destination:            buffer11/dataReg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.150ns period=4.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.300ns  (clk rise@4.300ns - clk rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.603ns (14.368%)  route 3.594ns (85.632%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.783 - 4.300 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    buffer42/fifo/clk
    SLICE_X23Y108        FDRE                                         r  buffer42/fifo/Memory_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer42/fifo/Memory_reg[6][0]/Q
                         net (fo=2, routed)           0.441     1.165    buffer42/fifo/Memory_reg[6]_6
    SLICE_X20Y108        LUT4 (Prop_lut4_I1_O)        0.043     1.208 f  buffer42/fifo/fullReg_i_6/O
                         net (fo=1, routed)           0.344     1.552    buffer42/fifo/fullReg_i_6_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.043     1.595 f  buffer42/fifo/fullReg_i_5__0/O
                         net (fo=2, routed)           0.221     1.816    buffer42/fifo/buffer42_outs
    SLICE_X19Y108        LUT4 (Prop_lut4_I3_O)        0.043     1.859 f  buffer42/fifo/Head[2]_i_3__1/O
                         net (fo=3, routed)           0.384     2.242    buffer18/control/Empty_reg_0
    SLICE_X17Y108        LUT6 (Prop_lut6_I1_O)        0.043     2.285 f  buffer18/control/Head[2]_i_2/O
                         net (fo=10, routed)          0.373     2.658    buffer18/control/fullReg_reg
    SLICE_X18Y101        LUT5 (Prop_lut5_I2_O)        0.043     2.701 r  buffer18/control/transmitValue_i_3__27/O
                         net (fo=5, routed)           0.317     3.019    buffer49/fifo/fullReg_i_8_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I0_O)        0.043     3.062 f  buffer49/fifo/transmitValue_i_3__21/O
                         net (fo=2, routed)           0.364     3.426    buffer49/fifo/transmitValue_i_3__21_n_0
    SLICE_X17Y101        LUT6 (Prop_lut6_I3_O)        0.043     3.469 r  buffer49/fifo/fullReg_i_8/O
                         net (fo=1, routed)           0.507     3.976    fork6/control/generateBlocks[7].regblock/transmitValue_reg_6
    SLICE_X16Y102        LUT6 (Prop_lut6_I2_O)        0.043     4.019 f  fork6/control/generateBlocks[7].regblock/fullReg_i_4__2/O
                         net (fo=29, routed)          0.303     4.322    fork3/control/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X18Y101        LUT6 (Prop_lut6_I2_O)        0.043     4.365 r  fork3/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.340     4.705    buffer11/E[0]
    SLICE_X17Y98         FDRE                                         r  buffer11/dataReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.300     4.300 r  
                                                      0.000     4.300 r  clk (IN)
                         net (fo=1851, unset)         0.483     4.783    buffer11/clk
    SLICE_X17Y98         FDRE                                         r  buffer11/dataReg_reg[20]/C
                         clock pessimism              0.000     4.783    
                         clock uncertainty           -0.035     4.747    
    SLICE_X17Y98         FDRE (Setup_fdre_C_CE)      -0.194     4.553    buffer11/dataReg_reg[20]
  -------------------------------------------------------------------
                         required time                          4.553    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                 -0.151    




