ARM GAS  Build/main.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB89:
   1:../Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/main.c **** /**
   3:../Core/Src/main.c ****   ******************************************************************************
   4:../Core/Src/main.c ****   * @file           : main.c
   5:../Core/Src/main.c ****   * @brief          : Main program body
   6:../Core/Src/main.c ****   ******************************************************************************
   7:../Core/Src/main.c ****   * @attention
   8:../Core/Src/main.c ****   *
   9:../Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:../Core/Src/main.c ****   * All rights reserved.
  11:../Core/Src/main.c ****   *
  12:../Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../Core/Src/main.c ****   * in the root directory of this software component.
  14:../Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../Core/Src/main.c ****   *
  16:../Core/Src/main.c ****   ******************************************************************************
  17:../Core/Src/main.c ****   */
  18:../Core/Src/main.c **** /* USER CODE END Header */
  19:../Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../Core/Src/main.c **** #include "main.h"
  21:../Core/Src/main.c **** 
  22:../Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../Core/Src/main.c **** //#include <err.h>
  25:../Core/Src/main.c **** #include <stdio.h>
  26:../Core/Src/main.c **** #include <string.h>
  27:../Core/Src/main.c **** 
  28:../Core/Src/main.c **** #include "tee_client_api.h"
  29:../Core/Src/main.c **** #include "keylogger_ta.h"
  30:../Core/Src/main.c **** 
  31:../Core/Src/main.c **** /* USER CODE END Includes */
  32:../Core/Src/main.c **** 
  33:../Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  Build/main.s 			page 2


  34:../Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:../Core/Src/main.c **** 
  36:../Core/Src/main.c **** /* USER CODE END PTD */
  37:../Core/Src/main.c **** 
  38:../Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:../Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:../Core/Src/main.c **** 
  41:../Core/Src/main.c **** /* USER CODE END PD */
  42:../Core/Src/main.c **** 
  43:../Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:../Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:../Core/Src/main.c **** 
  46:../Core/Src/main.c **** /* USER CODE END PM */
  47:../Core/Src/main.c **** 
  48:../Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:../Core/Src/main.c **** DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;
  50:../Core/Src/main.c **** 
  51:../Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  52:../Core/Src/main.c **** 
  53:../Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  54:../Core/Src/main.c **** 
  55:../Core/Src/main.c **** RNG_HandleTypeDef hrng;
  56:../Core/Src/main.c **** 
  57:../Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  58:../Core/Src/main.c **** 
  59:../Core/Src/main.c **** UART_HandleTypeDef huart1;
  60:../Core/Src/main.c **** UART_HandleTypeDef huart3;
  61:../Core/Src/main.c **** 
  62:../Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  63:../Core/Src/main.c **** 
  64:../Core/Src/main.c **** /* USER CODE BEGIN PV */
  65:../Core/Src/main.c **** 
  66:../Core/Src/main.c **** /* USER CODE END PV */
  67:../Core/Src/main.c **** 
  68:../Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  69:../Core/Src/main.c **** void SystemClock_Config(void);
  70:../Core/Src/main.c **** void PeriphCommonClock_Config(void);
  71:../Core/Src/main.c **** static void MX_GPIO_Init(void);
  72:../Core/Src/main.c **** static void MX_DFSDM1_Init(void);
  73:../Core/Src/main.c **** static void MX_I2C2_Init(void);
  74:../Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  75:../Core/Src/main.c **** static void MX_SPI3_Init(void);
  76:../Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  77:../Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  78:../Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  79:../Core/Src/main.c **** static void MX_RNG_Init(void);
  80:../Core/Src/main.c **** /* USER CODE BEGIN PFP */
  81:../Core/Src/main.c **** 
  82:../Core/Src/main.c **** /* USER CODE END PFP */
  83:../Core/Src/main.c **** 
  84:../Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  85:../Core/Src/main.c **** /* USER CODE BEGIN 0 */
  86:../Core/Src/main.c **** int __io_putchar(int ch){
  87:../Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
  88:../Core/Src/main.c ****     return ch;
  89:../Core/Src/main.c **** }
  90:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 3


  91:../Core/Src/main.c **** 
  92:../Core/Src/main.c **** /* USER CODE END 0 */
  93:../Core/Src/main.c **** 
  94:../Core/Src/main.c **** /**
  95:../Core/Src/main.c ****   * @brief  The application entry point.
  96:../Core/Src/main.c ****   * @retval int
  97:../Core/Src/main.c ****   */
  98:../Core/Src/main.c **** int main(void)
  99:../Core/Src/main.c **** {
 100:../Core/Src/main.c **** 
 101:../Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 102:../Core/Src/main.c **** 
 103:../Core/Src/main.c ****   /* USER CODE END 1 */
 104:../Core/Src/main.c **** 
 105:../Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 106:../Core/Src/main.c **** 
 107:../Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 108:../Core/Src/main.c ****   HAL_Init();
 109:../Core/Src/main.c **** 
 110:../Core/Src/main.c ****   /* USER CODE BEGIN Init */
 111:../Core/Src/main.c **** 
 112:../Core/Src/main.c ****   /* USER CODE END Init */
 113:../Core/Src/main.c **** 
 114:../Core/Src/main.c ****   /* Configure the system clock */
 115:../Core/Src/main.c ****   SystemClock_Config();
 116:../Core/Src/main.c **** 
 117:../Core/Src/main.c ****   /* Configure the peripherals common clocks */
 118:../Core/Src/main.c ****   PeriphCommonClock_Config();
 119:../Core/Src/main.c **** 
 120:../Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 121:../Core/Src/main.c **** 
 122:../Core/Src/main.c ****   /* USER CODE END SysInit */
 123:../Core/Src/main.c **** 
 124:../Core/Src/main.c ****   /* Initialize all configured peripherals */
 125:../Core/Src/main.c ****   MX_GPIO_Init();
 126:../Core/Src/main.c ****   MX_DFSDM1_Init();
 127:../Core/Src/main.c ****   MX_I2C2_Init();
 128:../Core/Src/main.c ****   MX_QUADSPI_Init();
 129:../Core/Src/main.c ****   MX_SPI3_Init();
 130:../Core/Src/main.c ****   MX_USART1_UART_Init();
 131:../Core/Src/main.c ****   MX_USART3_UART_Init();
 132:../Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 133:../Core/Src/main.c ****   MX_RNG_Init();
 134:../Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 135:../Core/Src/main.c ****   HAL_GPIO_TogglePin(LogicAnalyzer_GPIO_Port, LogicAnalyzer_Pin);
 136:../Core/Src/main.c **** 
 137:../Core/Src/main.c ****   TEEC_Result res;
 138:../Core/Src/main.c ****   TEEC_Context ctx;
 139:../Core/Src/main.c ****   TEEC_Session sess;
 140:../Core/Src/main.c ****   TEEC_Operation op;
 141:../Core/Src/main.c ****   TEEC_UUID uuid = TA_KEYLOGGER_UUID;
 142:../Core/Src/main.c ****   uint32_t err_origin;
 143:../Core/Src/main.c **** 
 144:../Core/Src/main.c ****   /* Initialize a context connecting us to the TEE */
 145:../Core/Src/main.c ****   res = TEEC_InitializeContext(NULL, &ctx);
 146:../Core/Src/main.c ****   if (res != TEEC_SUCCESS)
 147:../Core/Src/main.c ****     printf("TEEC_InitializeContext failed with code 0x%x", res);
ARM GAS  Build/main.s 			page 4


 148:../Core/Src/main.c **** 
 149:../Core/Src/main.c ****   /*
 150:../Core/Src/main.c ****    * Open a session to the "keylogger" TA
 151:../Core/Src/main.c ****   */
 152:../Core/Src/main.c ****   res = TEEC_OpenSession(&ctx, &sess, &uuid,
 153:../Core/Src/main.c **** 			   TEEC_LOGIN_PUBLIC, NULL, NULL, &err_origin);
 154:../Core/Src/main.c ****   if (res != TEEC_SUCCESS)
 155:../Core/Src/main.c ****     printf("TEEC_Opensession failed with code 0x%x origin 0x%x", res, err_origin);
 156:../Core/Src/main.c **** 
 157:../Core/Src/main.c ****   /*
 158:../Core/Src/main.c ****   * Execute a function in the TA by invoking it, in this case
 159:../Core/Src/main.c ****   * we're incrementing a number.
 160:../Core/Src/main.c ****   *
 161:../Core/Src/main.c ****   * The value of command ID part and how the parameters are
 162:../Core/Src/main.c ****   * interpreted is part of the interface provided by the TA.
 163:../Core/Src/main.c ****   */
 164:../Core/Src/main.c **** 
 165:../Core/Src/main.c ****   /* Clear the TEEC_Operation struct */
 166:../Core/Src/main.c ****   memset(&op, 0, sizeof(op));
 167:../Core/Src/main.c **** 
 168:../Core/Src/main.c ****   /*
 169:../Core/Src/main.c ****   * Prepare the argument. Pass a value in the first parameter,
 170:../Core/Src/main.c ****   * the remaining three parameters are unused.
 171:../Core/Src/main.c ****   */
 172:../Core/Src/main.c ****   op.paramTypes = TEEC_PARAM_TYPES(TEEC_VALUE_INOUT, TEEC_NONE,
 173:../Core/Src/main.c **** 				 TEEC_NONE, TEEC_NONE);
 174:../Core/Src/main.c **** 
 175:../Core/Src/main.c ****   /*
 176:../Core/Src/main.c ****   * TA_KEYLOGGER_CMD_READ_KEY is the actual function in the TA to be
 177:../Core/Src/main.c ****   * called.
 178:../Core/Src/main.c ****   */
 179:../Core/Src/main.c ****   printf("Invoking TA to get enter PIN to access protected data\n");
 180:../Core/Src/main.c ****   res = TEEC_InvokeCommand(&sess, TA_KEYLOGGER_CMD_READ_KEY, &op,
 181:../Core/Src/main.c **** 			 &err_origin);
 182:../Core/Src/main.c ****   if (res != TEEC_SUCCESS)
 183:../Core/Src/main.c ****     printf("TEEC_InvokeCommand failed with code 0x%x origin 0x%x",
 184:../Core/Src/main.c **** 		res, err_origin);
 185:../Core/Src/main.c ****   printf("Device key is: %x\n", op.params[0].value.a);
 186:../Core/Src/main.c **** 
 187:../Core/Src/main.c ****   /*
 188:../Core/Src/main.c ****    * We're done with the TA, close the session and
 189:../Core/Src/main.c ****    * destroy the context.
 190:../Core/Src/main.c ****    *
 191:../Core/Src/main.c ****    * The TA will print "Goodbye!" in the log when the
 192:../Core/Src/main.c ****    * session is closed.
 193:../Core/Src/main.c ****    */
 194:../Core/Src/main.c **** 
 195:../Core/Src/main.c ****   TEEC_CloseSession(&sess);
 196:../Core/Src/main.c **** 
 197:../Core/Src/main.c ****   TEEC_FinalizeContext(&ctx);
 198:../Core/Src/main.c **** 
 199:../Core/Src/main.c ****   HAL_GPIO_TogglePin(LogicAnalyzer_GPIO_Port, LogicAnalyzer_Pin);
 200:../Core/Src/main.c **** 
 201:../Core/Src/main.c ****   goto exit;
 202:../Core/Src/main.c **** 
 203:../Core/Src/main.c ****   /* USER CODE END 2 */
 204:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 5


 205:../Core/Src/main.c ****   /* Infinite loop */
 206:../Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 207:../Core/Src/main.c ****   while (1)
 208:../Core/Src/main.c ****   {
 209:../Core/Src/main.c ****     /* USER CODE END WHILE */
 210:../Core/Src/main.c **** 
 211:../Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 212:../Core/Src/main.c ****   }
 213:../Core/Src/main.c **** 
 214:../Core/Src/main.c **** exit:
 215:../Core/Src/main.c **** 	return 0;
 216:../Core/Src/main.c ****   /* USER CODE END 3 */
 217:../Core/Src/main.c **** }
 218:../Core/Src/main.c **** 
 219:../Core/Src/main.c **** /**
 220:../Core/Src/main.c ****   * @brief System Clock Configuration
 221:../Core/Src/main.c ****   * @retval None
 222:../Core/Src/main.c ****   */
 223:../Core/Src/main.c **** void SystemClock_Config(void)
 224:../Core/Src/main.c **** {
 225:../Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 226:../Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 227:../Core/Src/main.c **** 
 228:../Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 229:../Core/Src/main.c ****   */
 230:../Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 231:../Core/Src/main.c ****   {
 232:../Core/Src/main.c ****     Error_Handler();
 233:../Core/Src/main.c ****   }
 234:../Core/Src/main.c **** 
 235:../Core/Src/main.c ****   /** Configure LSE Drive Capability
 236:../Core/Src/main.c ****   */
 237:../Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 238:../Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 239:../Core/Src/main.c **** 
 240:../Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 241:../Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 242:../Core/Src/main.c ****   */
 243:../Core/Src/main.c **** 
 244:../Core/Src/main.c ****   /* MSI is enabled after System reset, activate PLL with MSI as source */
 245:../Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 246:../Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 247:../Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 248:../Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 249:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 250:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 251:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 252:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 253:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 254:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 7;
 255:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 256:../Core/Src/main.c ****   if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 257:../Core/Src/main.c ****   {
 258:../Core/Src/main.c ****     /* Initialization Error */
 259:../Core/Src/main.c ****     Error_Handler();
 260:../Core/Src/main.c ****   }
 261:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 6


 262:../Core/Src/main.c ****   /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
 263:../Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 264:../Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 265:../Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 266:../Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 267:../Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 268:../Core/Src/main.c ****   if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 269:../Core/Src/main.c ****   {
 270:../Core/Src/main.c ****     /* Initialization Error */
 271:../Core/Src/main.c ****     Error_Handler();
 272:../Core/Src/main.c ****   }
 273:../Core/Src/main.c **** 
 274:../Core/Src/main.c ****   /** Enable MSI Auto calibration
 275:../Core/Src/main.c ****   */
 276:../Core/Src/main.c ****   HAL_RCCEx_EnableMSIPLLMode();
 277:../Core/Src/main.c **** }
 278:../Core/Src/main.c **** 
 279:../Core/Src/main.c **** /**
 280:../Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 281:../Core/Src/main.c ****   * @retval None
 282:../Core/Src/main.c ****   */
 283:../Core/Src/main.c **** void PeriphCommonClock_Config(void)
 284:../Core/Src/main.c **** {
 285:../Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 286:../Core/Src/main.c **** 
 287:../Core/Src/main.c ****   /** Initializes the peripherals clock
 288:../Core/Src/main.c ****   */
 289:../Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_RNG;
 290:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 291:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 292:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 293:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 294:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 295:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 296:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 297:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 298:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 299:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 300:../Core/Src/main.c ****   {
 301:../Core/Src/main.c ****     Error_Handler();
 302:../Core/Src/main.c ****   }
 303:../Core/Src/main.c **** }
 304:../Core/Src/main.c **** 
 305:../Core/Src/main.c **** /**
 306:../Core/Src/main.c ****   * @brief DFSDM1 Initialization Function
 307:../Core/Src/main.c ****   * @param None
 308:../Core/Src/main.c ****   * @retval None
 309:../Core/Src/main.c ****   */
 310:../Core/Src/main.c **** static void MX_DFSDM1_Init(void)
 311:../Core/Src/main.c **** {
 312:../Core/Src/main.c **** 
 313:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 0 */
 314:../Core/Src/main.c **** 
 315:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 0 */
 316:../Core/Src/main.c **** 
 317:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 1 */
 318:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 7


 319:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 1 */
 320:../Core/Src/main.c ****   hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 321:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 322:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 323:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 324:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 325:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 326:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 327:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 328:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 329:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 330:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 331:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 332:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 333:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 334:../Core/Src/main.c ****   {
 335:../Core/Src/main.c ****     Error_Handler();
 336:../Core/Src/main.c ****   }
 337:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 2 */
 338:../Core/Src/main.c **** 
 339:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 2 */
 340:../Core/Src/main.c **** 
 341:../Core/Src/main.c **** }
 342:../Core/Src/main.c **** 
 343:../Core/Src/main.c **** /**
 344:../Core/Src/main.c ****   * @brief I2C2 Initialization Function
 345:../Core/Src/main.c ****   * @param None
 346:../Core/Src/main.c ****   * @retval None
 347:../Core/Src/main.c ****   */
 348:../Core/Src/main.c **** static void MX_I2C2_Init(void)
 349:../Core/Src/main.c **** {
 350:../Core/Src/main.c **** 
 351:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 352:../Core/Src/main.c **** 
 353:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 354:../Core/Src/main.c **** 
 355:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 356:../Core/Src/main.c **** 
 357:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 358:../Core/Src/main.c ****   hi2c2.Instance = I2C2;
 359:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 360:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 361:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 362:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 363:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 364:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 365:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 366:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 367:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 368:../Core/Src/main.c ****   {
 369:../Core/Src/main.c ****     Error_Handler();
 370:../Core/Src/main.c ****   }
 371:../Core/Src/main.c **** 
 372:../Core/Src/main.c ****   /** Configure Analogue filter
 373:../Core/Src/main.c ****   */
 374:../Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 375:../Core/Src/main.c ****   {
ARM GAS  Build/main.s 			page 8


 376:../Core/Src/main.c ****     Error_Handler();
 377:../Core/Src/main.c ****   }
 378:../Core/Src/main.c **** 
 379:../Core/Src/main.c ****   /** Configure Digital filter
 380:../Core/Src/main.c ****   */
 381:../Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 382:../Core/Src/main.c ****   {
 383:../Core/Src/main.c ****     Error_Handler();
 384:../Core/Src/main.c ****   }
 385:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 386:../Core/Src/main.c **** 
 387:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 388:../Core/Src/main.c **** 
 389:../Core/Src/main.c **** }
 390:../Core/Src/main.c **** 
 391:../Core/Src/main.c **** /**
 392:../Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 393:../Core/Src/main.c ****   * @param None
 394:../Core/Src/main.c ****   * @retval None
 395:../Core/Src/main.c ****   */
 396:../Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 397:../Core/Src/main.c **** {
 398:../Core/Src/main.c **** 
 399:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 400:../Core/Src/main.c **** 
 401:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 402:../Core/Src/main.c **** 
 403:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 404:../Core/Src/main.c **** 
 405:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 406:../Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 407:../Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 408:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 409:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 410:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 411:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 412:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 413:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 414:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 415:../Core/Src/main.c ****   {
 416:../Core/Src/main.c ****     Error_Handler();
 417:../Core/Src/main.c ****   }
 418:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 419:../Core/Src/main.c **** 
 420:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 421:../Core/Src/main.c **** 
 422:../Core/Src/main.c **** }
 423:../Core/Src/main.c **** 
 424:../Core/Src/main.c **** /**
 425:../Core/Src/main.c ****   * @brief RNG Initialization Function
 426:../Core/Src/main.c ****   * @param None
 427:../Core/Src/main.c ****   * @retval None
 428:../Core/Src/main.c ****   */
 429:../Core/Src/main.c **** static void MX_RNG_Init(void)
 430:../Core/Src/main.c **** {
 431:../Core/Src/main.c **** 
 432:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 0 */
ARM GAS  Build/main.s 			page 9


 433:../Core/Src/main.c **** 
 434:../Core/Src/main.c ****   /* USER CODE END RNG_Init 0 */
 435:../Core/Src/main.c **** 
 436:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 1 */
 437:../Core/Src/main.c **** 
 438:../Core/Src/main.c ****   /* USER CODE END RNG_Init 1 */
 439:../Core/Src/main.c ****   hrng.Instance = RNG;
 440:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 441:../Core/Src/main.c ****   {
 442:../Core/Src/main.c ****     Error_Handler();
 443:../Core/Src/main.c ****   }
 444:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 2 */
 445:../Core/Src/main.c **** 
 446:../Core/Src/main.c ****   /* USER CODE END RNG_Init 2 */
 447:../Core/Src/main.c **** 
 448:../Core/Src/main.c **** }
 449:../Core/Src/main.c **** 
 450:../Core/Src/main.c **** /**
 451:../Core/Src/main.c ****   * @brief SPI3 Initialization Function
 452:../Core/Src/main.c ****   * @param None
 453:../Core/Src/main.c ****   * @retval None
 454:../Core/Src/main.c ****   */
 455:../Core/Src/main.c **** static void MX_SPI3_Init(void)
 456:../Core/Src/main.c **** {
 457:../Core/Src/main.c **** 
 458:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 459:../Core/Src/main.c **** 
 460:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 461:../Core/Src/main.c **** 
 462:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 463:../Core/Src/main.c **** 
 464:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 465:../Core/Src/main.c ****   /* SPI3 parameter configuration*/
 466:../Core/Src/main.c ****   hspi3.Instance = SPI3;
 467:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 468:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 469:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 470:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 471:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 472:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 473:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 474:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 475:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 476:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 477:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 478:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 479:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 480:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 481:../Core/Src/main.c ****   {
 482:../Core/Src/main.c ****     Error_Handler();
 483:../Core/Src/main.c ****   }
 484:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 485:../Core/Src/main.c **** 
 486:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 487:../Core/Src/main.c **** 
 488:../Core/Src/main.c **** }
 489:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 10


 490:../Core/Src/main.c **** /**
 491:../Core/Src/main.c ****   * @brief USART1 Initialization Function
 492:../Core/Src/main.c ****   * @param None
 493:../Core/Src/main.c ****   * @retval None
 494:../Core/Src/main.c ****   */
 495:../Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 496:../Core/Src/main.c **** {
 497:../Core/Src/main.c **** 
 498:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 499:../Core/Src/main.c **** 
 500:../Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 501:../Core/Src/main.c **** 
 502:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 503:../Core/Src/main.c **** 
 504:../Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 505:../Core/Src/main.c ****   huart1.Instance = USART1;
 506:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 507:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 508:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 509:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 510:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 511:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 512:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 513:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 514:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 515:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 516:../Core/Src/main.c ****   {
 517:../Core/Src/main.c ****     Error_Handler();
 518:../Core/Src/main.c ****   }
 519:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 520:../Core/Src/main.c **** 
 521:../Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 522:../Core/Src/main.c **** 
 523:../Core/Src/main.c **** }
 524:../Core/Src/main.c **** 
 525:../Core/Src/main.c **** /**
 526:../Core/Src/main.c ****   * @brief USART3 Initialization Function
 527:../Core/Src/main.c ****   * @param None
 528:../Core/Src/main.c ****   * @retval None
 529:../Core/Src/main.c ****   */
 530:../Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 531:../Core/Src/main.c **** {
 532:../Core/Src/main.c **** 
 533:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 534:../Core/Src/main.c **** 
 535:../Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 536:../Core/Src/main.c **** 
 537:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 538:../Core/Src/main.c **** 
 539:../Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 540:../Core/Src/main.c ****   huart3.Instance = USART3;
 541:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 542:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 543:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 544:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 545:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 546:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  Build/main.s 			page 11


 547:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 548:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 549:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 550:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 551:../Core/Src/main.c ****   {
 552:../Core/Src/main.c ****     Error_Handler();
 553:../Core/Src/main.c ****   }
 554:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 555:../Core/Src/main.c **** 
 556:../Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 557:../Core/Src/main.c **** 
 558:../Core/Src/main.c **** }
 559:../Core/Src/main.c **** 
 560:../Core/Src/main.c **** /**
 561:../Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 562:../Core/Src/main.c ****   * @param None
 563:../Core/Src/main.c ****   * @retval None
 564:../Core/Src/main.c ****   */
 565:../Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 566:../Core/Src/main.c **** {
 567:../Core/Src/main.c **** 
 568:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 569:../Core/Src/main.c **** 
 570:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 571:../Core/Src/main.c **** 
 572:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 573:../Core/Src/main.c **** 
 574:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 575:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 576:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 577:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 578:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 579:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 580:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 581:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 582:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 583:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 584:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 585:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 586:../Core/Src/main.c ****   {
 587:../Core/Src/main.c ****     Error_Handler();
 588:../Core/Src/main.c ****   }
 589:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 590:../Core/Src/main.c **** 
 591:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 592:../Core/Src/main.c **** 
 593:../Core/Src/main.c **** }
 594:../Core/Src/main.c **** 
 595:../Core/Src/main.c **** /**
 596:../Core/Src/main.c ****   * @brief GPIO Initialization Function
 597:../Core/Src/main.c ****   * @param None
 598:../Core/Src/main.c ****   * @retval None
 599:../Core/Src/main.c ****   */
 600:../Core/Src/main.c **** static void MX_GPIO_Init(void)
 601:../Core/Src/main.c **** {
  26              		.loc 1 601 1 view -0
  27              		.cfi_startproc
ARM GAS  Build/main.s 			page 12


  28              		@ args = 0, pretend = 0, frame = 40
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 36
  33              		.cfi_offset 4, -36
  34              		.cfi_offset 5, -32
  35              		.cfi_offset 6, -28
  36              		.cfi_offset 7, -24
  37              		.cfi_offset 8, -20
  38              		.cfi_offset 9, -16
  39              		.cfi_offset 10, -12
  40              		.cfi_offset 11, -8
  41              		.cfi_offset 14, -4
  42 0004 8BB0     		sub	sp, sp, #44
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 80
 602:../Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 602 3 view .LVU1
  46              		.loc 1 602 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 603:../Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 604:../Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 605:../Core/Src/main.c **** 
 606:../Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 607:../Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  53              		.loc 1 607 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 607 3 view .LVU4
  56              		.loc 1 607 3 view .LVU5
  57 0012 A24B     		ldr	r3, .L3
  58 0014 DA6C     		ldr	r2, [r3, #76]
  59 0016 42F01002 		orr	r2, r2, #16
  60 001a DA64     		str	r2, [r3, #76]
  61              		.loc 1 607 3 view .LVU6
  62 001c DA6C     		ldr	r2, [r3, #76]
  63 001e 02F01002 		and	r2, r2, #16
  64 0022 0092     		str	r2, [sp]
  65              		.loc 1 607 3 view .LVU7
  66 0024 009A     		ldr	r2, [sp]
  67              	.LBE4:
  68              		.loc 1 607 3 view .LVU8
 608:../Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  69              		.loc 1 608 3 view .LVU9
  70              	.LBB5:
  71              		.loc 1 608 3 view .LVU10
  72              		.loc 1 608 3 view .LVU11
  73 0026 DA6C     		ldr	r2, [r3, #76]
  74 0028 42F00402 		orr	r2, r2, #4
  75 002c DA64     		str	r2, [r3, #76]
  76              		.loc 1 608 3 view .LVU12
  77 002e DA6C     		ldr	r2, [r3, #76]
ARM GAS  Build/main.s 			page 13


  78 0030 02F00402 		and	r2, r2, #4
  79 0034 0192     		str	r2, [sp, #4]
  80              		.loc 1 608 3 view .LVU13
  81 0036 019A     		ldr	r2, [sp, #4]
  82              	.LBE5:
  83              		.loc 1 608 3 view .LVU14
 609:../Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 609 3 view .LVU15
  85              	.LBB6:
  86              		.loc 1 609 3 view .LVU16
  87              		.loc 1 609 3 view .LVU17
  88 0038 DA6C     		ldr	r2, [r3, #76]
  89 003a 42F00102 		orr	r2, r2, #1
  90 003e DA64     		str	r2, [r3, #76]
  91              		.loc 1 609 3 view .LVU18
  92 0040 DA6C     		ldr	r2, [r3, #76]
  93 0042 02F00102 		and	r2, r2, #1
  94 0046 0292     		str	r2, [sp, #8]
  95              		.loc 1 609 3 view .LVU19
  96 0048 029A     		ldr	r2, [sp, #8]
  97              	.LBE6:
  98              		.loc 1 609 3 view .LVU20
 610:../Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  99              		.loc 1 610 3 view .LVU21
 100              	.LBB7:
 101              		.loc 1 610 3 view .LVU22
 102              		.loc 1 610 3 view .LVU23
 103 004a DA6C     		ldr	r2, [r3, #76]
 104 004c 42F00202 		orr	r2, r2, #2
 105 0050 DA64     		str	r2, [r3, #76]
 106              		.loc 1 610 3 view .LVU24
 107 0052 DA6C     		ldr	r2, [r3, #76]
 108 0054 02F00202 		and	r2, r2, #2
 109 0058 0392     		str	r2, [sp, #12]
 110              		.loc 1 610 3 view .LVU25
 111 005a 039A     		ldr	r2, [sp, #12]
 112              	.LBE7:
 113              		.loc 1 610 3 view .LVU26
 611:../Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 114              		.loc 1 611 3 view .LVU27
 115              	.LBB8:
 116              		.loc 1 611 3 view .LVU28
 117              		.loc 1 611 3 view .LVU29
 118 005c DA6C     		ldr	r2, [r3, #76]
 119 005e 42F00802 		orr	r2, r2, #8
 120 0062 DA64     		str	r2, [r3, #76]
 121              		.loc 1 611 3 view .LVU30
 122 0064 DB6C     		ldr	r3, [r3, #76]
 123 0066 03F00803 		and	r3, r3, #8
 124 006a 0493     		str	r3, [sp, #16]
 125              		.loc 1 611 3 view .LVU31
 126 006c 049B     		ldr	r3, [sp, #16]
 127              	.LBE8:
 128              		.loc 1 611 3 view .LVU32
 612:../Core/Src/main.c **** 
 613:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 614:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RE
ARM GAS  Build/main.s 			page 14


 129              		.loc 1 614 3 view .LVU33
 130 006e 8C4D     		ldr	r5, .L3+4
 131 0070 2246     		mov	r2, r4
 132 0072 4FF48A71 		mov	r1, #276
 133 0076 2846     		mov	r0, r5
 134 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 135              	.LVL0:
 615:../Core/Src/main.c **** 
 616:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 617:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 136              		.loc 1 617 3 view .LVU34
 137 007c 2246     		mov	r2, r4
 138 007e 48F20411 		movw	r1, #33028
 139 0082 4FF09040 		mov	r0, #1207959552
 140 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL1:
 618:../Core/Src/main.c **** 
 619:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 620:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, LogicAnalyzer_Pin|VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RE
 142              		.loc 1 620 3 view .LVU35
 143 008a DFF818A2 		ldr	r10, .L3+8
 144 008e 2246     		mov	r2, r4
 145 0090 4FF41871 		mov	r1, #608
 146 0094 5046     		mov	r0, r10
 147 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL2:
 621:../Core/Src/main.c **** 
 622:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 623:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 149              		.loc 1 623 3 view .LVU36
 150 009a 834F     		ldr	r7, .L3+12
 151 009c 2246     		mov	r2, r4
 152 009e 4FF21401 		movw	r1, #61460
 153 00a2 3846     		mov	r0, r7
 154 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL3:
 624:../Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);
 625:../Core/Src/main.c **** 
 626:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 627:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RES
 156              		.loc 1 627 3 view .LVU37
 157 00a8 DFF80092 		ldr	r9, .L3+16
 158 00ac 2246     		mov	r2, r4
 159 00ae 41F28101 		movw	r1, #4225
 160 00b2 4846     		mov	r0, r9
 161 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 162              	.LVL4:
 628:../Core/Src/main.c **** 
 629:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 630:../Core/Src/main.c ****   HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 163              		.loc 1 630 3 view .LVU38
 164 00b8 0122     		movs	r2, #1
 165 00ba 4FF40051 		mov	r1, #8192
 166 00be 4846     		mov	r0, r9
 167 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 168              	.LVL5:
 631:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 15


 632:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 633:../Core/Src/main.c ****   HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 169              		.loc 1 633 3 view .LVU39
 170 00c4 0122     		movs	r2, #1
 171 00c6 2021     		movs	r1, #32
 172 00c8 3846     		mov	r0, r7
 173 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 174              	.LVL6:
 634:../Core/Src/main.c **** 
 635:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 636:../Core/Src/main.c ****   HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 175              		.loc 1 636 3 view .LVU40
 176 00ce 0122     		movs	r2, #1
 177 00d0 1146     		mov	r1, r2
 178 00d2 2846     		mov	r0, r5
 179 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL7:
 637:../Core/Src/main.c **** 
 638:../Core/Src/main.c ****   /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3
 639:../Core/Src/main.c ****   GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_C
 181              		.loc 1 639 3 view .LVU41
 182              		.loc 1 639 23 is_stmt 0 view .LVU42
 183 00d8 40F21513 		movw	r3, #277
 184 00dc 0593     		str	r3, [sp, #20]
 640:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 185              		.loc 1 640 3 is_stmt 1 view .LVU43
 186              		.loc 1 640 24 is_stmt 0 view .LVU44
 187 00de 0126     		movs	r6, #1
 188 00e0 0696     		str	r6, [sp, #24]
 641:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 641 3 is_stmt 1 view .LVU45
 190              		.loc 1 641 24 is_stmt 0 view .LVU46
 191 00e2 0794     		str	r4, [sp, #28]
 642:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 642 3 is_stmt 1 view .LVU47
 193              		.loc 1 642 25 is_stmt 0 view .LVU48
 194 00e4 0894     		str	r4, [sp, #32]
 643:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 195              		.loc 1 643 3 is_stmt 1 view .LVU49
 196 00e6 05A9     		add	r1, sp, #20
 197 00e8 2846     		mov	r0, r5
 198 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL8:
 644:../Core/Src/main.c **** 
 645:../Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6
 646:../Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_P
 200              		.loc 1 646 3 view .LVU50
 201              		.loc 1 646 23 is_stmt 0 view .LVU51
 202 00ee 6A23     		movs	r3, #106
 203 00f0 0593     		str	r3, [sp, #20]
 647:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 204              		.loc 1 647 3 is_stmt 1 view .LVU52
 205              		.loc 1 647 24 is_stmt 0 view .LVU53
 206 00f2 4FF4881B 		mov	fp, #1114112
 207 00f6 CDF818B0 		str	fp, [sp, #24]
 648:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 648 3 is_stmt 1 view .LVU54
ARM GAS  Build/main.s 			page 16


 209              		.loc 1 648 24 is_stmt 0 view .LVU55
 210 00fa 0794     		str	r4, [sp, #28]
 649:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 211              		.loc 1 649 3 is_stmt 1 view .LVU56
 212 00fc 05A9     		add	r1, sp, #20
 213 00fe 2846     		mov	r0, r5
 214 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL9:
 650:../Core/Src/main.c **** 
 651:../Core/Src/main.c ****   /*Configure GPIO pin : BUTTON_EXTI13_Pin */
 652:../Core/Src/main.c ****   GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 216              		.loc 1 652 3 view .LVU57
 217              		.loc 1 652 23 is_stmt 0 view .LVU58
 218 0104 4FF40053 		mov	r3, #8192
 219 0108 0593     		str	r3, [sp, #20]
 653:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 220              		.loc 1 653 3 is_stmt 1 view .LVU59
 221              		.loc 1 653 24 is_stmt 0 view .LVU60
 222 010a 4FF40413 		mov	r3, #2162688
 223 010e 0693     		str	r3, [sp, #24]
 654:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 654 3 is_stmt 1 view .LVU61
 225              		.loc 1 654 24 is_stmt 0 view .LVU62
 226 0110 0794     		str	r4, [sp, #28]
 655:../Core/Src/main.c ****   HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 227              		.loc 1 655 3 is_stmt 1 view .LVU63
 228 0112 05A9     		add	r1, sp, #20
 229 0114 5046     		mov	r0, r10
 230 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL10:
 656:../Core/Src/main.c **** 
 657:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
 658:../Core/Src/main.c ****                            ARD_A1_Pin */
 659:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 232              		.loc 1 659 3 view .LVU64
 233              		.loc 1 659 23 is_stmt 0 view .LVU65
 234 011a 1F23     		movs	r3, #31
 235 011c 0593     		str	r3, [sp, #20]
 660:../Core/Src/main.c ****                           |ARD_A1_Pin;
 661:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 236              		.loc 1 661 3 is_stmt 1 view .LVU66
 237              		.loc 1 661 24 is_stmt 0 view .LVU67
 238 011e 0B23     		movs	r3, #11
 239 0120 0693     		str	r3, [sp, #24]
 662:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 662 3 is_stmt 1 view .LVU68
 241              		.loc 1 662 24 is_stmt 0 view .LVU69
 242 0122 0794     		str	r4, [sp, #28]
 663:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 243              		.loc 1 663 3 is_stmt 1 view .LVU70
 244 0124 05A9     		add	r1, sp, #20
 245 0126 5046     		mov	r0, r10
 246 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 247              	.LVL11:
 664:../Core/Src/main.c **** 
 665:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
 666:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
ARM GAS  Build/main.s 			page 17


 248              		.loc 1 666 3 view .LVU71
 249              		.loc 1 666 23 is_stmt 0 view .LVU72
 250 012c 4FF00308 		mov	r8, #3
 251 0130 CDF81480 		str	r8, [sp, #20]
 667:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 667 3 is_stmt 1 view .LVU73
 253              		.loc 1 667 24 is_stmt 0 view .LVU74
 254 0134 0225     		movs	r5, #2
 255 0136 0695     		str	r5, [sp, #24]
 668:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 668 3 is_stmt 1 view .LVU75
 257              		.loc 1 668 24 is_stmt 0 view .LVU76
 258 0138 0794     		str	r4, [sp, #28]
 669:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 259              		.loc 1 669 3 is_stmt 1 view .LVU77
 260              		.loc 1 669 25 is_stmt 0 view .LVU78
 261 013a CDF82080 		str	r8, [sp, #32]
 670:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 262              		.loc 1 670 3 is_stmt 1 view .LVU79
 263              		.loc 1 670 29 is_stmt 0 view .LVU80
 264 013e 0822     		movs	r2, #8
 265 0140 0992     		str	r2, [sp, #36]
 671:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 266              		.loc 1 671 3 is_stmt 1 view .LVU81
 267 0142 05A9     		add	r1, sp, #20
 268 0144 4FF09040 		mov	r0, #1207959552
 269 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL12:
 672:../Core/Src/main.c **** 
 673:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
 674:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 271              		.loc 1 674 3 view .LVU82
 272              		.loc 1 674 23 is_stmt 0 view .LVU83
 273 014c 48F20413 		movw	r3, #33028
 274 0150 0593     		str	r3, [sp, #20]
 675:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 275              		.loc 1 675 3 is_stmt 1 view .LVU84
 276              		.loc 1 675 24 is_stmt 0 view .LVU85
 277 0152 0696     		str	r6, [sp, #24]
 676:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 278              		.loc 1 676 3 is_stmt 1 view .LVU86
 279              		.loc 1 676 24 is_stmt 0 view .LVU87
 280 0154 0794     		str	r4, [sp, #28]
 677:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 281              		.loc 1 677 3 is_stmt 1 view .LVU88
 282              		.loc 1 677 25 is_stmt 0 view .LVU89
 283 0156 0894     		str	r4, [sp, #32]
 678:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 284              		.loc 1 678 3 is_stmt 1 view .LVU90
 285 0158 05A9     		add	r1, sp, #20
 286 015a 4FF09040 		mov	r0, #1207959552
 287 015e FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL13:
 679:../Core/Src/main.c **** 
 680:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D4_Pin */
 681:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D4_Pin;
 289              		.loc 1 681 3 view .LVU91
ARM GAS  Build/main.s 			page 18


 290              		.loc 1 681 23 is_stmt 0 view .LVU92
 291 0162 0822     		movs	r2, #8
 292 0164 0592     		str	r2, [sp, #20]
 682:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 293              		.loc 1 682 3 is_stmt 1 view .LVU93
 294              		.loc 1 682 24 is_stmt 0 view .LVU94
 295 0166 0695     		str	r5, [sp, #24]
 683:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 683 3 is_stmt 1 view .LVU95
 297              		.loc 1 683 24 is_stmt 0 view .LVU96
 298 0168 0794     		str	r4, [sp, #28]
 684:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 299              		.loc 1 684 3 is_stmt 1 view .LVU97
 300              		.loc 1 684 25 is_stmt 0 view .LVU98
 301 016a 0894     		str	r4, [sp, #32]
 685:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 302              		.loc 1 685 3 is_stmt 1 view .LVU99
 303              		.loc 1 685 29 is_stmt 0 view .LVU100
 304 016c 0996     		str	r6, [sp, #36]
 686:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 305              		.loc 1 686 3 is_stmt 1 view .LVU101
 306 016e 05A9     		add	r1, sp, #20
 307 0170 4FF09040 		mov	r0, #1207959552
 308 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 309              	.LVL14:
 687:../Core/Src/main.c **** 
 688:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D7_Pin */
 689:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D7_Pin;
 310              		.loc 1 689 3 view .LVU102
 311              		.loc 1 689 23 is_stmt 0 view .LVU103
 312 0178 1023     		movs	r3, #16
 313 017a 0593     		str	r3, [sp, #20]
 690:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 314              		.loc 1 690 3 is_stmt 1 view .LVU104
 315              		.loc 1 690 24 is_stmt 0 view .LVU105
 316 017c 0B23     		movs	r3, #11
 317 017e 0693     		str	r3, [sp, #24]
 691:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 691 3 is_stmt 1 view .LVU106
 319              		.loc 1 691 24 is_stmt 0 view .LVU107
 320 0180 0794     		str	r4, [sp, #28]
 692:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 321              		.loc 1 692 3 is_stmt 1 view .LVU108
 322 0182 05A9     		add	r1, sp, #20
 323 0184 4FF09040 		mov	r0, #1207959552
 324 0188 FFF7FEFF 		bl	HAL_GPIO_Init
 325              	.LVL15:
 693:../Core/Src/main.c **** 
 694:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
 695:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 326              		.loc 1 695 3 view .LVU109
 327              		.loc 1 695 23 is_stmt 0 view .LVU110
 328 018c E023     		movs	r3, #224
 329 018e 0593     		str	r3, [sp, #20]
 696:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 696 3 is_stmt 1 view .LVU111
 331              		.loc 1 696 24 is_stmt 0 view .LVU112
ARM GAS  Build/main.s 			page 19


 332 0190 0695     		str	r5, [sp, #24]
 697:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 697 3 is_stmt 1 view .LVU113
 334              		.loc 1 697 24 is_stmt 0 view .LVU114
 335 0192 0794     		str	r4, [sp, #28]
 698:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 336              		.loc 1 698 3 is_stmt 1 view .LVU115
 337              		.loc 1 698 25 is_stmt 0 view .LVU116
 338 0194 CDF82080 		str	r8, [sp, #32]
 699:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 339              		.loc 1 699 3 is_stmt 1 view .LVU117
 340              		.loc 1 699 29 is_stmt 0 view .LVU118
 341 0198 0522     		movs	r2, #5
 342 019a 0992     		str	r2, [sp, #36]
 700:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 343              		.loc 1 700 3 is_stmt 1 view .LVU119
 344 019c 05A9     		add	r1, sp, #20
 345 019e 4FF09040 		mov	r0, #1207959552
 346 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 347              	.LVL16:
 701:../Core/Src/main.c **** 
 702:../Core/Src/main.c ****   /*Configure GPIO pins : LogicAnalyzer_Pin VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
 703:../Core/Src/main.c ****   GPIO_InitStruct.Pin = LogicAnalyzer_Pin|VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 348              		.loc 1 703 3 view .LVU120
 349              		.loc 1 703 23 is_stmt 0 view .LVU121
 350 01a6 4FF41873 		mov	r3, #608
 351 01aa 0593     		str	r3, [sp, #20]
 704:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 352              		.loc 1 704 3 is_stmt 1 view .LVU122
 353              		.loc 1 704 24 is_stmt 0 view .LVU123
 354 01ac 0696     		str	r6, [sp, #24]
 705:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 355              		.loc 1 705 3 is_stmt 1 view .LVU124
 356              		.loc 1 705 24 is_stmt 0 view .LVU125
 357 01ae 0794     		str	r4, [sp, #28]
 706:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 358              		.loc 1 706 3 is_stmt 1 view .LVU126
 359              		.loc 1 706 25 is_stmt 0 view .LVU127
 360 01b0 0894     		str	r4, [sp, #32]
 707:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 361              		.loc 1 707 3 is_stmt 1 view .LVU128
 362 01b2 05A9     		add	r1, sp, #20
 363 01b4 5046     		mov	r0, r10
 364 01b6 FFF7FEFF 		bl	HAL_GPIO_Init
 365              	.LVL17:
 708:../Core/Src/main.c **** 
 709:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D3_Pin */
 710:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D3_Pin;
 366              		.loc 1 710 3 view .LVU129
 367              		.loc 1 710 23 is_stmt 0 view .LVU130
 368 01ba 0596     		str	r6, [sp, #20]
 711:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 369              		.loc 1 711 3 is_stmt 1 view .LVU131
 370              		.loc 1 711 24 is_stmt 0 view .LVU132
 371 01bc CDF818B0 		str	fp, [sp, #24]
 712:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 372              		.loc 1 712 3 is_stmt 1 view .LVU133
ARM GAS  Build/main.s 			page 20


 373              		.loc 1 712 24 is_stmt 0 view .LVU134
 374 01c0 0794     		str	r4, [sp, #28]
 713:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 375              		.loc 1 713 3 is_stmt 1 view .LVU135
 376 01c2 05A9     		add	r1, sp, #20
 377 01c4 3846     		mov	r0, r7
 378 01c6 FFF7FEFF 		bl	HAL_GPIO_Init
 379              	.LVL18:
 714:../Core/Src/main.c **** 
 715:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D6_Pin */
 716:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D6_Pin;
 380              		.loc 1 716 3 view .LVU136
 381              		.loc 1 716 23 is_stmt 0 view .LVU137
 382 01ca 0595     		str	r5, [sp, #20]
 717:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 383              		.loc 1 717 3 is_stmt 1 view .LVU138
 384              		.loc 1 717 24 is_stmt 0 view .LVU139
 385 01cc 0B23     		movs	r3, #11
 386 01ce 0693     		str	r3, [sp, #24]
 718:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 387              		.loc 1 718 3 is_stmt 1 view .LVU140
 388              		.loc 1 718 24 is_stmt 0 view .LVU141
 389 01d0 0794     		str	r4, [sp, #28]
 719:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 390              		.loc 1 719 3 is_stmt 1 view .LVU142
 391 01d2 05A9     		add	r1, sp, #20
 392 01d4 3846     		mov	r0, r7
 393 01d6 FFF7FEFF 		bl	HAL_GPIO_Init
 394              	.LVL19:
 720:../Core/Src/main.c **** 
 721:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
 722:../Core/Src/main.c ****                            SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
 723:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 395              		.loc 1 723 3 view .LVU143
 396              		.loc 1 723 23 is_stmt 0 view .LVU144
 397 01da 4FF23403 		movw	r3, #61492
 398 01de 0593     		str	r3, [sp, #20]
 724:../Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
 725:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 399              		.loc 1 725 3 is_stmt 1 view .LVU145
 400              		.loc 1 725 24 is_stmt 0 view .LVU146
 401 01e0 0696     		str	r6, [sp, #24]
 726:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 402              		.loc 1 726 3 is_stmt 1 view .LVU147
 403              		.loc 1 726 24 is_stmt 0 view .LVU148
 404 01e2 0794     		str	r4, [sp, #28]
 727:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 405              		.loc 1 727 3 is_stmt 1 view .LVU149
 406              		.loc 1 727 25 is_stmt 0 view .LVU150
 407 01e4 0894     		str	r4, [sp, #32]
 728:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 408              		.loc 1 728 3 is_stmt 1 view .LVU151
 409 01e6 05A9     		add	r1, sp, #20
 410 01e8 3846     		mov	r0, r7
 411 01ea FFF7FEFF 		bl	HAL_GPIO_Init
 412              	.LVL20:
 729:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 21


 730:../Core/Src/main.c ****   /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY
 731:../Core/Src/main.c ****                            PMOD_IRQ_EXTI12_Pin */
 732:../Core/Src/main.c ****   GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_E
 413              		.loc 1 732 3 view .LVU152
 414              		.loc 1 732 23 is_stmt 0 view .LVU153
 415 01ee 4CF60443 		movw	r3, #52228
 416 01f2 0593     		str	r3, [sp, #20]
 733:../Core/Src/main.c ****                           |PMOD_IRQ_EXTI12_Pin;
 734:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 417              		.loc 1 734 3 is_stmt 1 view .LVU154
 418              		.loc 1 734 24 is_stmt 0 view .LVU155
 419 01f4 CDF818B0 		str	fp, [sp, #24]
 735:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 420              		.loc 1 735 3 is_stmt 1 view .LVU156
 421              		.loc 1 735 24 is_stmt 0 view .LVU157
 422 01f8 0794     		str	r4, [sp, #28]
 736:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 423              		.loc 1 736 3 is_stmt 1 view .LVU158
 424 01fa 05A9     		add	r1, sp, #20
 425 01fc 4846     		mov	r0, r9
 426 01fe FFF7FEFF 		bl	HAL_GPIO_Init
 427              	.LVL21:
 737:../Core/Src/main.c **** 
 738:../Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_R
 739:../Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RES
 428              		.loc 1 739 3 view .LVU159
 429              		.loc 1 739 23 is_stmt 0 view .LVU160
 430 0202 43F28103 		movw	r3, #12417
 431 0206 0593     		str	r3, [sp, #20]
 740:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 432              		.loc 1 740 3 is_stmt 1 view .LVU161
 433              		.loc 1 740 24 is_stmt 0 view .LVU162
 434 0208 0696     		str	r6, [sp, #24]
 741:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 435              		.loc 1 741 3 is_stmt 1 view .LVU163
 436              		.loc 1 741 24 is_stmt 0 view .LVU164
 437 020a 0794     		str	r4, [sp, #28]
 742:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 438              		.loc 1 742 3 is_stmt 1 view .LVU165
 439              		.loc 1 742 25 is_stmt 0 view .LVU166
 440 020c 0894     		str	r4, [sp, #32]
 743:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 441              		.loc 1 743 3 is_stmt 1 view .LVU167
 442 020e 05A9     		add	r1, sp, #20
 443 0210 4846     		mov	r0, r9
 444 0212 FFF7FEFF 		bl	HAL_GPIO_Init
 445              	.LVL22:
 744:../Core/Src/main.c **** 
 745:../Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
 746:../Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 446              		.loc 1 746 3 view .LVU168
 447              		.loc 1 746 23 is_stmt 0 view .LVU169
 448 0216 4FF4C073 		mov	r3, #384
 449 021a 0593     		str	r3, [sp, #20]
 747:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 450              		.loc 1 747 3 is_stmt 1 view .LVU170
 451              		.loc 1 747 24 is_stmt 0 view .LVU171
ARM GAS  Build/main.s 			page 22


 452 021c CDF818B0 		str	fp, [sp, #24]
 748:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 453              		.loc 1 748 3 is_stmt 1 view .LVU172
 454              		.loc 1 748 24 is_stmt 0 view .LVU173
 455 0220 0794     		str	r4, [sp, #28]
 749:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 456              		.loc 1 749 3 is_stmt 1 view .LVU174
 457 0222 05A9     		add	r1, sp, #20
 458 0224 5046     		mov	r0, r10
 459 0226 FFF7FEFF 		bl	HAL_GPIO_Init
 460              	.LVL23:
 750:../Core/Src/main.c **** 
 751:../Core/Src/main.c ****   /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
 752:../Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 461              		.loc 1 752 3 view .LVU175
 462              		.loc 1 752 23 is_stmt 0 view .LVU176
 463 022a 0595     		str	r5, [sp, #20]
 753:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464              		.loc 1 753 3 is_stmt 1 view .LVU177
 465              		.loc 1 753 24 is_stmt 0 view .LVU178
 466 022c 0695     		str	r5, [sp, #24]
 754:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 467              		.loc 1 754 3 is_stmt 1 view .LVU179
 468              		.loc 1 754 24 is_stmt 0 view .LVU180
 469 022e 0794     		str	r4, [sp, #28]
 755:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 470              		.loc 1 755 3 is_stmt 1 view .LVU181
 471              		.loc 1 755 25 is_stmt 0 view .LVU182
 472 0230 CDF82080 		str	r8, [sp, #32]
 756:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 473              		.loc 1 756 3 is_stmt 1 view .LVU183
 474              		.loc 1 756 29 is_stmt 0 view .LVU184
 475 0234 0522     		movs	r2, #5
 476 0236 0992     		str	r2, [sp, #36]
 757:../Core/Src/main.c ****   HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 477              		.loc 1 757 3 is_stmt 1 view .LVU185
 478 0238 05A9     		add	r1, sp, #20
 479 023a 4846     		mov	r0, r9
 480 023c FFF7FEFF 		bl	HAL_GPIO_Init
 481              	.LVL24:
 758:../Core/Src/main.c **** 
 759:../Core/Src/main.c ****   /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin
 760:../Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 482              		.loc 1 760 3 view .LVU186
 483              		.loc 1 760 23 is_stmt 0 view .LVU187
 484 0240 7823     		movs	r3, #120
 485 0242 0593     		str	r3, [sp, #20]
 761:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486              		.loc 1 761 3 is_stmt 1 view .LVU188
 487              		.loc 1 761 24 is_stmt 0 view .LVU189
 488 0244 0695     		str	r5, [sp, #24]
 762:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 489              		.loc 1 762 3 is_stmt 1 view .LVU190
 490              		.loc 1 762 24 is_stmt 0 view .LVU191
 491 0246 0794     		str	r4, [sp, #28]
 763:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 492              		.loc 1 763 3 is_stmt 1 view .LVU192
ARM GAS  Build/main.s 			page 23


 493              		.loc 1 763 25 is_stmt 0 view .LVU193
 494 0248 CDF82080 		str	r8, [sp, #32]
 764:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 495              		.loc 1 764 3 is_stmt 1 view .LVU194
 496              		.loc 1 764 29 is_stmt 0 view .LVU195
 497 024c 0723     		movs	r3, #7
 498 024e 0993     		str	r3, [sp, #36]
 765:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 499              		.loc 1 765 3 is_stmt 1 view .LVU196
 500 0250 05A9     		add	r1, sp, #20
 501 0252 4846     		mov	r0, r9
 502 0254 FFF7FEFF 		bl	HAL_GPIO_Init
 503              	.LVL25:
 766:../Core/Src/main.c **** 
 767:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
 768:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 504              		.loc 1 768 3 view .LVU197
 505              		.loc 1 768 23 is_stmt 0 view .LVU198
 506 0258 4FF44073 		mov	r3, #768
 507 025c 0593     		str	r3, [sp, #20]
 769:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 508              		.loc 1 769 3 is_stmt 1 view .LVU199
 509              		.loc 1 769 24 is_stmt 0 view .LVU200
 510 025e 1223     		movs	r3, #18
 511 0260 0693     		str	r3, [sp, #24]
 770:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 512              		.loc 1 770 3 is_stmt 1 view .LVU201
 513              		.loc 1 770 24 is_stmt 0 view .LVU202
 514 0262 0794     		str	r4, [sp, #28]
 771:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 515              		.loc 1 771 3 is_stmt 1 view .LVU203
 516              		.loc 1 771 25 is_stmt 0 view .LVU204
 517 0264 CDF82080 		str	r8, [sp, #32]
 772:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 518              		.loc 1 772 3 is_stmt 1 view .LVU205
 519              		.loc 1 772 29 is_stmt 0 view .LVU206
 520 0268 0423     		movs	r3, #4
 521 026a 0993     		str	r3, [sp, #36]
 773:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 522              		.loc 1 773 3 is_stmt 1 view .LVU207
 523 026c 05A9     		add	r1, sp, #20
 524 026e 3846     		mov	r0, r7
 525 0270 FFF7FEFF 		bl	HAL_GPIO_Init
 526              	.LVL26:
 774:../Core/Src/main.c **** 
 775:../Core/Src/main.c ****   /* EXTI interrupt init*/
 776:../Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 527              		.loc 1 776 3 view .LVU208
 528 0274 2246     		mov	r2, r4
 529 0276 2146     		mov	r1, r4
 530 0278 1720     		movs	r0, #23
 531 027a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 532              	.LVL27:
 777:../Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 533              		.loc 1 777 3 view .LVU209
 534 027e 1720     		movs	r0, #23
 535 0280 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  Build/main.s 			page 24


 536              	.LVL28:
 778:../Core/Src/main.c **** 
 779:../Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 537              		.loc 1 779 3 view .LVU210
 538 0284 2246     		mov	r2, r4
 539 0286 2146     		mov	r1, r4
 540 0288 2820     		movs	r0, #40
 541 028a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 542              	.LVL29:
 780:../Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 543              		.loc 1 780 3 view .LVU211
 544 028e 2820     		movs	r0, #40
 545 0290 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 546              	.LVL30:
 781:../Core/Src/main.c **** 
 782:../Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 783:../Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 784:../Core/Src/main.c **** }
 547              		.loc 1 784 1 is_stmt 0 view .LVU212
 548 0294 0BB0     		add	sp, sp, #44
 549              	.LCFI2:
 550              		.cfi_def_cfa_offset 36
 551              		@ sp needed
 552 0296 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 553              	.L4:
 554 029a 00BF     		.align	2
 555              	.L3:
 556 029c 00100240 		.word	1073876992
 557 02a0 00100048 		.word	1207963648
 558 02a4 00080048 		.word	1207961600
 559 02a8 00040048 		.word	1207960576
 560 02ac 000C0048 		.word	1207962624
 561              		.cfi_endproc
 562              	.LFE89:
 564              		.section	.text.__io_putchar,"ax",%progbits
 565              		.align	1
 566              		.global	__io_putchar
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 571              	__io_putchar:
 572              	.LVL31:
 573              	.LFB77:
  86:../Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
 574              		.loc 1 86 25 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 8
 577              		@ frame_needed = 0, uses_anonymous_args = 0
  86:../Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
 578              		.loc 1 86 25 is_stmt 0 view .LVU214
 579 0000 00B5     		push	{lr}
 580              	.LCFI3:
 581              		.cfi_def_cfa_offset 4
 582              		.cfi_offset 14, -4
 583 0002 83B0     		sub	sp, sp, #12
 584              	.LCFI4:
 585              		.cfi_def_cfa_offset 16
ARM GAS  Build/main.s 			page 25


 586 0004 0190     		str	r0, [sp, #4]
  87:../Core/Src/main.c ****     return ch;
 587              		.loc 1 87 5 is_stmt 1 view .LVU215
 588 0006 4FF0FF33 		mov	r3, #-1
 589 000a 0122     		movs	r2, #1
 590 000c 01A9     		add	r1, sp, #4
 591 000e 0348     		ldr	r0, .L7
 592              	.LVL32:
  87:../Core/Src/main.c ****     return ch;
 593              		.loc 1 87 5 is_stmt 0 view .LVU216
 594 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 595              	.LVL33:
  88:../Core/Src/main.c **** }
 596              		.loc 1 88 5 is_stmt 1 view .LVU217
  89:../Core/Src/main.c **** 
 597              		.loc 1 89 1 is_stmt 0 view .LVU218
 598 0014 0198     		ldr	r0, [sp, #4]
 599 0016 03B0     		add	sp, sp, #12
 600              	.LCFI5:
 601              		.cfi_def_cfa_offset 4
 602              		@ sp needed
 603 0018 5DF804FB 		ldr	pc, [sp], #4
 604              	.L8:
 605              		.align	2
 606              	.L7:
 607 001c 00000000 		.word	huart1
 608              		.cfi_endproc
 609              	.LFE77:
 611              		.section	.text.Error_Handler,"ax",%progbits
 612              		.align	1
 613              		.global	Error_Handler
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 618              	Error_Handler:
 619              	.LFB90:
 785:../Core/Src/main.c **** 
 786:../Core/Src/main.c **** /* USER CODE BEGIN 4 */
 787:../Core/Src/main.c **** 
 788:../Core/Src/main.c **** /* USER CODE END 4 */
 789:../Core/Src/main.c **** 
 790:../Core/Src/main.c **** /**
 791:../Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 792:../Core/Src/main.c ****   * @retval None
 793:../Core/Src/main.c ****   */
 794:../Core/Src/main.c **** void Error_Handler(void)
 795:../Core/Src/main.c **** {
 620              		.loc 1 795 1 is_stmt 1 view -0
 621              		.cfi_startproc
 622              		@ Volatile: function does not return.
 623              		@ args = 0, pretend = 0, frame = 0
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		@ link register save eliminated.
 796:../Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 797:../Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 798:../Core/Src/main.c ****   __disable_irq();
 626              		.loc 1 798 3 view .LVU220
ARM GAS  Build/main.s 			page 26


 627              	.LBB9:
 628              	.LBI9:
 629              		.file 2 "../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  Build/main.s 			page 27


  55:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
ARM GAS  Build/main.s 			page 28


 112:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  Build/main.s 			page 29


 169:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 630              		.loc 2 207 27 view .LVU221
 631              	.LBB10:
 208:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 632              		.loc 2 209 3 view .LVU222
 633              		.syntax unified
 634              	@ 209 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 635 0000 00DF     		svc 0
 636 0002 72B6     		cpsid i 
 637              	@ 0 "" 2
 638              		.thumb
 639              		.syntax unified
 640              	.L10:
 641              	.LBE10:
 642              	.LBE9:
 799:../Core/Src/main.c ****   while (1)
 643              		.loc 1 799 3 discriminator 1 view .LVU223
 800:../Core/Src/main.c ****   {
ARM GAS  Build/main.s 			page 30


 801:../Core/Src/main.c ****   }
 644              		.loc 1 801 3 discriminator 1 view .LVU224
 799:../Core/Src/main.c ****   while (1)
 645              		.loc 1 799 9 discriminator 1 view .LVU225
 646 0004 FEE7     		b	.L10
 647              		.cfi_endproc
 648              	.LFE90:
 650              		.section	.text.MX_DFSDM1_Init,"ax",%progbits
 651              		.align	1
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 656              	MX_DFSDM1_Init:
 657              	.LFB81:
 311:../Core/Src/main.c **** 
 658              		.loc 1 311 1 view -0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662 0000 08B5     		push	{r3, lr}
 663              	.LCFI6:
 664              		.cfi_def_cfa_offset 8
 665              		.cfi_offset 3, -8
 666              		.cfi_offset 14, -4
 320:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 667              		.loc 1 320 3 view .LVU227
 320:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 668              		.loc 1 320 29 is_stmt 0 view .LVU228
 669 0002 0D48     		ldr	r0, .L15
 670 0004 0D4B     		ldr	r3, .L15+4
 671 0006 0360     		str	r3, [r0]
 321:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 672              		.loc 1 321 3 is_stmt 1 view .LVU229
 321:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 673              		.loc 1 321 48 is_stmt 0 view .LVU230
 674 0008 0122     		movs	r2, #1
 675 000a 0271     		strb	r2, [r0, #4]
 322:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 676              		.loc 1 322 3 is_stmt 1 view .LVU231
 322:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 677              		.loc 1 322 47 is_stmt 0 view .LVU232
 678 000c 0023     		movs	r3, #0
 679 000e 8360     		str	r3, [r0, #8]
 323:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 680              		.loc 1 323 3 is_stmt 1 view .LVU233
 323:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 681              		.loc 1 323 45 is_stmt 0 view .LVU234
 682 0010 0221     		movs	r1, #2
 683 0012 C160     		str	r1, [r0, #12]
 324:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 684              		.loc 1 324 3 is_stmt 1 view .LVU235
 324:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 685              		.loc 1 324 43 is_stmt 0 view .LVU236
 686 0014 0361     		str	r3, [r0, #16]
 325:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 687              		.loc 1 325 3 is_stmt 1 view .LVU237
 325:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
ARM GAS  Build/main.s 			page 31


 688              		.loc 1 325 43 is_stmt 0 view .LVU238
 689 0016 4361     		str	r3, [r0, #20]
 326:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 690              		.loc 1 326 3 is_stmt 1 view .LVU239
 326:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 691              		.loc 1 326 36 is_stmt 0 view .LVU240
 692 0018 4FF48071 		mov	r1, #256
 693 001c 8161     		str	r1, [r0, #24]
 327:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 694              		.loc 1 327 3 is_stmt 1 view .LVU241
 327:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 695              		.loc 1 327 46 is_stmt 0 view .LVU242
 696 001e C361     		str	r3, [r0, #28]
 328:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 697              		.loc 1 328 3 is_stmt 1 view .LVU243
 328:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 698              		.loc 1 328 50 is_stmt 0 view .LVU244
 699 0020 0421     		movs	r1, #4
 700 0022 0162     		str	r1, [r0, #32]
 329:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 701              		.loc 1 329 3 is_stmt 1 view .LVU245
 329:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 702              		.loc 1 329 41 is_stmt 0 view .LVU246
 703 0024 4362     		str	r3, [r0, #36]
 330:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 704              		.loc 1 330 3 is_stmt 1 view .LVU247
 330:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 705              		.loc 1 330 42 is_stmt 0 view .LVU248
 706 0026 8262     		str	r2, [r0, #40]
 331:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 707              		.loc 1 331 3 is_stmt 1 view .LVU249
 331:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 708              		.loc 1 331 32 is_stmt 0 view .LVU250
 709 0028 C362     		str	r3, [r0, #44]
 332:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 710              		.loc 1 332 3 is_stmt 1 view .LVU251
 332:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 711              		.loc 1 332 39 is_stmt 0 view .LVU252
 712 002a 0363     		str	r3, [r0, #48]
 333:../Core/Src/main.c ****   {
 713              		.loc 1 333 3 is_stmt 1 view .LVU253
 333:../Core/Src/main.c ****   {
 714              		.loc 1 333 7 is_stmt 0 view .LVU254
 715 002c FFF7FEFF 		bl	HAL_DFSDM_ChannelInit
 716              	.LVL34:
 333:../Core/Src/main.c ****   {
 717              		.loc 1 333 6 view .LVU255
 718 0030 00B9     		cbnz	r0, .L14
 341:../Core/Src/main.c **** 
 719              		.loc 1 341 1 view .LVU256
 720 0032 08BD     		pop	{r3, pc}
 721              	.L14:
 335:../Core/Src/main.c ****   }
 722              		.loc 1 335 5 is_stmt 1 view .LVU257
 723 0034 FFF7FEFF 		bl	Error_Handler
 724              	.LVL35:
 725              	.L16:
ARM GAS  Build/main.s 			page 32


 726              		.align	2
 727              	.L15:
 728 0038 00000000 		.word	hdfsdm1_channel1
 729 003c 20600140 		.word	1073831968
 730              		.cfi_endproc
 731              	.LFE81:
 733              		.section	.text.MX_I2C2_Init,"ax",%progbits
 734              		.align	1
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 739              	MX_I2C2_Init:
 740              	.LFB82:
 349:../Core/Src/main.c **** 
 741              		.loc 1 349 1 view -0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745 0000 08B5     		push	{r3, lr}
 746              	.LCFI7:
 747              		.cfi_def_cfa_offset 8
 748              		.cfi_offset 3, -8
 749              		.cfi_offset 14, -4
 358:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 750              		.loc 1 358 3 view .LVU259
 358:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 751              		.loc 1 358 18 is_stmt 0 view .LVU260
 752 0002 1148     		ldr	r0, .L25
 753 0004 114B     		ldr	r3, .L25+4
 754 0006 0360     		str	r3, [r0]
 359:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 755              		.loc 1 359 3 is_stmt 1 view .LVU261
 359:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 756              		.loc 1 359 21 is_stmt 0 view .LVU262
 757 0008 40F61463 		movw	r3, #3604
 758 000c 4360     		str	r3, [r0, #4]
 360:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 759              		.loc 1 360 3 is_stmt 1 view .LVU263
 360:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 760              		.loc 1 360 26 is_stmt 0 view .LVU264
 761 000e 0023     		movs	r3, #0
 762 0010 8360     		str	r3, [r0, #8]
 361:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 763              		.loc 1 361 3 is_stmt 1 view .LVU265
 361:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 764              		.loc 1 361 29 is_stmt 0 view .LVU266
 765 0012 0122     		movs	r2, #1
 766 0014 C260     		str	r2, [r0, #12]
 362:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 767              		.loc 1 362 3 is_stmt 1 view .LVU267
 362:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 768              		.loc 1 362 30 is_stmt 0 view .LVU268
 769 0016 0361     		str	r3, [r0, #16]
 363:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 770              		.loc 1 363 3 is_stmt 1 view .LVU269
 363:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 771              		.loc 1 363 26 is_stmt 0 view .LVU270
ARM GAS  Build/main.s 			page 33


 772 0018 4361     		str	r3, [r0, #20]
 364:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 773              		.loc 1 364 3 is_stmt 1 view .LVU271
 364:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 774              		.loc 1 364 31 is_stmt 0 view .LVU272
 775 001a 8361     		str	r3, [r0, #24]
 365:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 776              		.loc 1 365 3 is_stmt 1 view .LVU273
 365:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 777              		.loc 1 365 30 is_stmt 0 view .LVU274
 778 001c C361     		str	r3, [r0, #28]
 366:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 779              		.loc 1 366 3 is_stmt 1 view .LVU275
 366:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 780              		.loc 1 366 28 is_stmt 0 view .LVU276
 781 001e 0362     		str	r3, [r0, #32]
 367:../Core/Src/main.c ****   {
 782              		.loc 1 367 3 is_stmt 1 view .LVU277
 367:../Core/Src/main.c ****   {
 783              		.loc 1 367 7 is_stmt 0 view .LVU278
 784 0020 FFF7FEFF 		bl	HAL_I2C_Init
 785              	.LVL36:
 367:../Core/Src/main.c ****   {
 786              		.loc 1 367 6 view .LVU279
 787 0024 50B9     		cbnz	r0, .L22
 374:../Core/Src/main.c ****   {
 788              		.loc 1 374 3 is_stmt 1 view .LVU280
 374:../Core/Src/main.c ****   {
 789              		.loc 1 374 7 is_stmt 0 view .LVU281
 790 0026 0021     		movs	r1, #0
 791 0028 0748     		ldr	r0, .L25
 792 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 793              	.LVL37:
 374:../Core/Src/main.c ****   {
 794              		.loc 1 374 6 view .LVU282
 795 002e 38B9     		cbnz	r0, .L23
 381:../Core/Src/main.c ****   {
 796              		.loc 1 381 3 is_stmt 1 view .LVU283
 381:../Core/Src/main.c ****   {
 797              		.loc 1 381 7 is_stmt 0 view .LVU284
 798 0030 0021     		movs	r1, #0
 799 0032 0548     		ldr	r0, .L25
 800 0034 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 801              	.LVL38:
 381:../Core/Src/main.c ****   {
 802              		.loc 1 381 6 view .LVU285
 803 0038 20B9     		cbnz	r0, .L24
 389:../Core/Src/main.c **** 
 804              		.loc 1 389 1 view .LVU286
 805 003a 08BD     		pop	{r3, pc}
 806              	.L22:
 369:../Core/Src/main.c ****   }
 807              		.loc 1 369 5 is_stmt 1 view .LVU287
 808 003c FFF7FEFF 		bl	Error_Handler
 809              	.LVL39:
 810              	.L23:
 376:../Core/Src/main.c ****   }
ARM GAS  Build/main.s 			page 34


 811              		.loc 1 376 5 view .LVU288
 812 0040 FFF7FEFF 		bl	Error_Handler
 813              	.LVL40:
 814              	.L24:
 383:../Core/Src/main.c ****   }
 815              		.loc 1 383 5 view .LVU289
 816 0044 FFF7FEFF 		bl	Error_Handler
 817              	.LVL41:
 818              	.L26:
 819              		.align	2
 820              	.L25:
 821 0048 00000000 		.word	hi2c2
 822 004c 00580040 		.word	1073764352
 823              		.cfi_endproc
 824              	.LFE82:
 826              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 827              		.align	1
 828              		.syntax unified
 829              		.thumb
 830              		.thumb_func
 832              	MX_QUADSPI_Init:
 833              	.LFB83:
 397:../Core/Src/main.c **** 
 834              		.loc 1 397 1 view -0
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 0
 837              		@ frame_needed = 0, uses_anonymous_args = 0
 838 0000 08B5     		push	{r3, lr}
 839              	.LCFI8:
 840              		.cfi_def_cfa_offset 8
 841              		.cfi_offset 3, -8
 842              		.cfi_offset 14, -4
 407:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 843              		.loc 1 407 3 view .LVU291
 407:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 844              		.loc 1 407 18 is_stmt 0 view .LVU292
 845 0002 0A48     		ldr	r0, .L31
 846 0004 0A4B     		ldr	r3, .L31+4
 847 0006 0360     		str	r3, [r0]
 408:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 848              		.loc 1 408 3 is_stmt 1 view .LVU293
 408:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 849              		.loc 1 408 29 is_stmt 0 view .LVU294
 850 0008 0223     		movs	r3, #2
 851 000a 4360     		str	r3, [r0, #4]
 409:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 852              		.loc 1 409 3 is_stmt 1 view .LVU295
 409:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 853              		.loc 1 409 28 is_stmt 0 view .LVU296
 854 000c 0423     		movs	r3, #4
 855 000e 8360     		str	r3, [r0, #8]
 410:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 856              		.loc 1 410 3 is_stmt 1 view .LVU297
 410:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 857              		.loc 1 410 29 is_stmt 0 view .LVU298
 858 0010 1023     		movs	r3, #16
 859 0012 C360     		str	r3, [r0, #12]
ARM GAS  Build/main.s 			page 35


 411:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 860              		.loc 1 411 3 is_stmt 1 view .LVU299
 411:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 861              		.loc 1 411 24 is_stmt 0 view .LVU300
 862 0014 1723     		movs	r3, #23
 863 0016 0361     		str	r3, [r0, #16]
 412:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 864              		.loc 1 412 3 is_stmt 1 view .LVU301
 412:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 865              		.loc 1 412 33 is_stmt 0 view .LVU302
 866 0018 0023     		movs	r3, #0
 867 001a 4361     		str	r3, [r0, #20]
 413:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 868              		.loc 1 413 3 is_stmt 1 view .LVU303
 413:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 869              		.loc 1 413 24 is_stmt 0 view .LVU304
 870 001c 8361     		str	r3, [r0, #24]
 414:../Core/Src/main.c ****   {
 871              		.loc 1 414 3 is_stmt 1 view .LVU305
 414:../Core/Src/main.c ****   {
 872              		.loc 1 414 7 is_stmt 0 view .LVU306
 873 001e FFF7FEFF 		bl	HAL_QSPI_Init
 874              	.LVL42:
 414:../Core/Src/main.c ****   {
 875              		.loc 1 414 6 view .LVU307
 876 0022 00B9     		cbnz	r0, .L30
 422:../Core/Src/main.c **** 
 877              		.loc 1 422 1 view .LVU308
 878 0024 08BD     		pop	{r3, pc}
 879              	.L30:
 416:../Core/Src/main.c ****   }
 880              		.loc 1 416 5 is_stmt 1 view .LVU309
 881 0026 FFF7FEFF 		bl	Error_Handler
 882              	.LVL43:
 883              	.L32:
 884 002a 00BF     		.align	2
 885              	.L31:
 886 002c 00000000 		.word	hqspi
 887 0030 001000A0 		.word	-1610608640
 888              		.cfi_endproc
 889              	.LFE83:
 891              		.section	.text.MX_SPI3_Init,"ax",%progbits
 892              		.align	1
 893              		.syntax unified
 894              		.thumb
 895              		.thumb_func
 897              	MX_SPI3_Init:
 898              	.LFB85:
 456:../Core/Src/main.c **** 
 899              		.loc 1 456 1 view -0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 0
 902              		@ frame_needed = 0, uses_anonymous_args = 0
 903 0000 08B5     		push	{r3, lr}
 904              	.LCFI9:
 905              		.cfi_def_cfa_offset 8
 906              		.cfi_offset 3, -8
ARM GAS  Build/main.s 			page 36


 907              		.cfi_offset 14, -4
 466:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 908              		.loc 1 466 3 view .LVU311
 466:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 909              		.loc 1 466 18 is_stmt 0 view .LVU312
 910 0002 0F48     		ldr	r0, .L37
 911 0004 0F4B     		ldr	r3, .L37+4
 912 0006 0360     		str	r3, [r0]
 467:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 913              		.loc 1 467 3 is_stmt 1 view .LVU313
 467:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 914              		.loc 1 467 19 is_stmt 0 view .LVU314
 915 0008 4FF48273 		mov	r3, #260
 916 000c 4360     		str	r3, [r0, #4]
 468:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 917              		.loc 1 468 3 is_stmt 1 view .LVU315
 468:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 918              		.loc 1 468 24 is_stmt 0 view .LVU316
 919 000e 0023     		movs	r3, #0
 920 0010 8360     		str	r3, [r0, #8]
 469:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 921              		.loc 1 469 3 is_stmt 1 view .LVU317
 469:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 922              		.loc 1 469 23 is_stmt 0 view .LVU318
 923 0012 4FF44072 		mov	r2, #768
 924 0016 C260     		str	r2, [r0, #12]
 470:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 925              		.loc 1 470 3 is_stmt 1 view .LVU319
 470:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 926              		.loc 1 470 26 is_stmt 0 view .LVU320
 927 0018 0361     		str	r3, [r0, #16]
 471:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 928              		.loc 1 471 3 is_stmt 1 view .LVU321
 471:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 929              		.loc 1 471 23 is_stmt 0 view .LVU322
 930 001a 4361     		str	r3, [r0, #20]
 472:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 931              		.loc 1 472 3 is_stmt 1 view .LVU323
 472:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 932              		.loc 1 472 18 is_stmt 0 view .LVU324
 933 001c 4FF40072 		mov	r2, #512
 934 0020 8261     		str	r2, [r0, #24]
 473:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 935              		.loc 1 473 3 is_stmt 1 view .LVU325
 473:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 936              		.loc 1 473 32 is_stmt 0 view .LVU326
 937 0022 C361     		str	r3, [r0, #28]
 474:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 938              		.loc 1 474 3 is_stmt 1 view .LVU327
 474:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 939              		.loc 1 474 23 is_stmt 0 view .LVU328
 940 0024 0362     		str	r3, [r0, #32]
 475:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 941              		.loc 1 475 3 is_stmt 1 view .LVU329
 475:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 942              		.loc 1 475 21 is_stmt 0 view .LVU330
 943 0026 4362     		str	r3, [r0, #36]
ARM GAS  Build/main.s 			page 37


 476:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 944              		.loc 1 476 3 is_stmt 1 view .LVU331
 476:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 945              		.loc 1 476 29 is_stmt 0 view .LVU332
 946 0028 8362     		str	r3, [r0, #40]
 477:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 947              		.loc 1 477 3 is_stmt 1 view .LVU333
 477:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 948              		.loc 1 477 28 is_stmt 0 view .LVU334
 949 002a 0722     		movs	r2, #7
 950 002c C262     		str	r2, [r0, #44]
 478:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 951              		.loc 1 478 3 is_stmt 1 view .LVU335
 478:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 952              		.loc 1 478 24 is_stmt 0 view .LVU336
 953 002e 0363     		str	r3, [r0, #48]
 479:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 954              		.loc 1 479 3 is_stmt 1 view .LVU337
 479:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 955              		.loc 1 479 23 is_stmt 0 view .LVU338
 956 0030 0823     		movs	r3, #8
 957 0032 4363     		str	r3, [r0, #52]
 480:../Core/Src/main.c ****   {
 958              		.loc 1 480 3 is_stmt 1 view .LVU339
 480:../Core/Src/main.c ****   {
 959              		.loc 1 480 7 is_stmt 0 view .LVU340
 960 0034 FFF7FEFF 		bl	HAL_SPI_Init
 961              	.LVL44:
 480:../Core/Src/main.c ****   {
 962              		.loc 1 480 6 view .LVU341
 963 0038 00B9     		cbnz	r0, .L36
 488:../Core/Src/main.c **** 
 964              		.loc 1 488 1 view .LVU342
 965 003a 08BD     		pop	{r3, pc}
 966              	.L36:
 482:../Core/Src/main.c ****   }
 967              		.loc 1 482 5 is_stmt 1 view .LVU343
 968 003c FFF7FEFF 		bl	Error_Handler
 969              	.LVL45:
 970              	.L38:
 971              		.align	2
 972              	.L37:
 973 0040 00000000 		.word	hspi3
 974 0044 003C0040 		.word	1073757184
 975              		.cfi_endproc
 976              	.LFE85:
 978              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 979              		.align	1
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 984              	MX_USART1_UART_Init:
 985              	.LFB86:
 496:../Core/Src/main.c **** 
 986              		.loc 1 496 1 view -0
 987              		.cfi_startproc
 988              		@ args = 0, pretend = 0, frame = 0
ARM GAS  Build/main.s 			page 38


 989              		@ frame_needed = 0, uses_anonymous_args = 0
 990 0000 08B5     		push	{r3, lr}
 991              	.LCFI10:
 992              		.cfi_def_cfa_offset 8
 993              		.cfi_offset 3, -8
 994              		.cfi_offset 14, -4
 505:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 995              		.loc 1 505 3 view .LVU345
 505:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 996              		.loc 1 505 19 is_stmt 0 view .LVU346
 997 0002 0B48     		ldr	r0, .L43
 998 0004 0B4B     		ldr	r3, .L43+4
 999 0006 0360     		str	r3, [r0]
 506:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1000              		.loc 1 506 3 is_stmt 1 view .LVU347
 506:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1001              		.loc 1 506 24 is_stmt 0 view .LVU348
 1002 0008 4FF4E133 		mov	r3, #115200
 1003 000c 4360     		str	r3, [r0, #4]
 507:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1004              		.loc 1 507 3 is_stmt 1 view .LVU349
 507:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1005              		.loc 1 507 26 is_stmt 0 view .LVU350
 1006 000e 0023     		movs	r3, #0
 1007 0010 8360     		str	r3, [r0, #8]
 508:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1008              		.loc 1 508 3 is_stmt 1 view .LVU351
 508:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1009              		.loc 1 508 24 is_stmt 0 view .LVU352
 1010 0012 C360     		str	r3, [r0, #12]
 509:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1011              		.loc 1 509 3 is_stmt 1 view .LVU353
 509:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1012              		.loc 1 509 22 is_stmt 0 view .LVU354
 1013 0014 0361     		str	r3, [r0, #16]
 510:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1014              		.loc 1 510 3 is_stmt 1 view .LVU355
 510:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1015              		.loc 1 510 20 is_stmt 0 view .LVU356
 1016 0016 0C22     		movs	r2, #12
 1017 0018 4261     		str	r2, [r0, #20]
 511:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1018              		.loc 1 511 3 is_stmt 1 view .LVU357
 511:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1019              		.loc 1 511 25 is_stmt 0 view .LVU358
 1020 001a 8361     		str	r3, [r0, #24]
 512:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1021              		.loc 1 512 3 is_stmt 1 view .LVU359
 512:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1022              		.loc 1 512 28 is_stmt 0 view .LVU360
 1023 001c C361     		str	r3, [r0, #28]
 513:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1024              		.loc 1 513 3 is_stmt 1 view .LVU361
 513:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1025              		.loc 1 513 30 is_stmt 0 view .LVU362
 1026 001e 0362     		str	r3, [r0, #32]
 514:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
ARM GAS  Build/main.s 			page 39


 1027              		.loc 1 514 3 is_stmt 1 view .LVU363
 514:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1028              		.loc 1 514 38 is_stmt 0 view .LVU364
 1029 0020 4362     		str	r3, [r0, #36]
 515:../Core/Src/main.c ****   {
 1030              		.loc 1 515 3 is_stmt 1 view .LVU365
 515:../Core/Src/main.c ****   {
 1031              		.loc 1 515 7 is_stmt 0 view .LVU366
 1032 0022 FFF7FEFF 		bl	HAL_UART_Init
 1033              	.LVL46:
 515:../Core/Src/main.c ****   {
 1034              		.loc 1 515 6 view .LVU367
 1035 0026 00B9     		cbnz	r0, .L42
 523:../Core/Src/main.c **** 
 1036              		.loc 1 523 1 view .LVU368
 1037 0028 08BD     		pop	{r3, pc}
 1038              	.L42:
 517:../Core/Src/main.c ****   }
 1039              		.loc 1 517 5 is_stmt 1 view .LVU369
 1040 002a FFF7FEFF 		bl	Error_Handler
 1041              	.LVL47:
 1042              	.L44:
 1043 002e 00BF     		.align	2
 1044              	.L43:
 1045 0030 00000000 		.word	huart1
 1046 0034 00380140 		.word	1073821696
 1047              		.cfi_endproc
 1048              	.LFE86:
 1050              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1051              		.align	1
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1056              	MX_USART3_UART_Init:
 1057              	.LFB87:
 531:../Core/Src/main.c **** 
 1058              		.loc 1 531 1 view -0
 1059              		.cfi_startproc
 1060              		@ args = 0, pretend = 0, frame = 0
 1061              		@ frame_needed = 0, uses_anonymous_args = 0
 1062 0000 08B5     		push	{r3, lr}
 1063              	.LCFI11:
 1064              		.cfi_def_cfa_offset 8
 1065              		.cfi_offset 3, -8
 1066              		.cfi_offset 14, -4
 540:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1067              		.loc 1 540 3 view .LVU371
 540:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1068              		.loc 1 540 19 is_stmt 0 view .LVU372
 1069 0002 0B48     		ldr	r0, .L49
 1070 0004 0B4B     		ldr	r3, .L49+4
 1071 0006 0360     		str	r3, [r0]
 541:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1072              		.loc 1 541 3 is_stmt 1 view .LVU373
 541:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1073              		.loc 1 541 24 is_stmt 0 view .LVU374
 1074 0008 4FF4E133 		mov	r3, #115200
ARM GAS  Build/main.s 			page 40


 1075 000c 4360     		str	r3, [r0, #4]
 542:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1076              		.loc 1 542 3 is_stmt 1 view .LVU375
 542:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1077              		.loc 1 542 26 is_stmt 0 view .LVU376
 1078 000e 0023     		movs	r3, #0
 1079 0010 8360     		str	r3, [r0, #8]
 543:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1080              		.loc 1 543 3 is_stmt 1 view .LVU377
 543:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1081              		.loc 1 543 24 is_stmt 0 view .LVU378
 1082 0012 C360     		str	r3, [r0, #12]
 544:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1083              		.loc 1 544 3 is_stmt 1 view .LVU379
 544:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1084              		.loc 1 544 22 is_stmt 0 view .LVU380
 1085 0014 0361     		str	r3, [r0, #16]
 545:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1086              		.loc 1 545 3 is_stmt 1 view .LVU381
 545:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1087              		.loc 1 545 20 is_stmt 0 view .LVU382
 1088 0016 0C22     		movs	r2, #12
 1089 0018 4261     		str	r2, [r0, #20]
 546:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1090              		.loc 1 546 3 is_stmt 1 view .LVU383
 546:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1091              		.loc 1 546 25 is_stmt 0 view .LVU384
 1092 001a 8361     		str	r3, [r0, #24]
 547:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1093              		.loc 1 547 3 is_stmt 1 view .LVU385
 547:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1094              		.loc 1 547 28 is_stmt 0 view .LVU386
 1095 001c C361     		str	r3, [r0, #28]
 548:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1096              		.loc 1 548 3 is_stmt 1 view .LVU387
 548:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1097              		.loc 1 548 30 is_stmt 0 view .LVU388
 1098 001e 0362     		str	r3, [r0, #32]
 549:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1099              		.loc 1 549 3 is_stmt 1 view .LVU389
 549:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1100              		.loc 1 549 38 is_stmt 0 view .LVU390
 1101 0020 4362     		str	r3, [r0, #36]
 550:../Core/Src/main.c ****   {
 1102              		.loc 1 550 3 is_stmt 1 view .LVU391
 550:../Core/Src/main.c ****   {
 1103              		.loc 1 550 7 is_stmt 0 view .LVU392
 1104 0022 FFF7FEFF 		bl	HAL_UART_Init
 1105              	.LVL48:
 550:../Core/Src/main.c ****   {
 1106              		.loc 1 550 6 view .LVU393
 1107 0026 00B9     		cbnz	r0, .L48
 558:../Core/Src/main.c **** 
 1108              		.loc 1 558 1 view .LVU394
 1109 0028 08BD     		pop	{r3, pc}
 1110              	.L48:
 552:../Core/Src/main.c ****   }
ARM GAS  Build/main.s 			page 41


 1111              		.loc 1 552 5 is_stmt 1 view .LVU395
 1112 002a FFF7FEFF 		bl	Error_Handler
 1113              	.LVL49:
 1114              	.L50:
 1115 002e 00BF     		.align	2
 1116              	.L49:
 1117 0030 00000000 		.word	huart3
 1118 0034 00480040 		.word	1073760256
 1119              		.cfi_endproc
 1120              	.LFE87:
 1122              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1123              		.align	1
 1124              		.syntax unified
 1125              		.thumb
 1126              		.thumb_func
 1128              	MX_USB_OTG_FS_PCD_Init:
 1129              	.LFB88:
 566:../Core/Src/main.c **** 
 1130              		.loc 1 566 1 view -0
 1131              		.cfi_startproc
 1132              		@ args = 0, pretend = 0, frame = 0
 1133              		@ frame_needed = 0, uses_anonymous_args = 0
 1134 0000 08B5     		push	{r3, lr}
 1135              	.LCFI12:
 1136              		.cfi_def_cfa_offset 8
 1137              		.cfi_offset 3, -8
 1138              		.cfi_offset 14, -4
 575:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1139              		.loc 1 575 3 view .LVU397
 575:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1140              		.loc 1 575 28 is_stmt 0 view .LVU398
 1141 0002 0B48     		ldr	r0, .L55
 1142 0004 4FF0A043 		mov	r3, #1342177280
 1143 0008 0360     		str	r3, [r0]
 576:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1144              		.loc 1 576 3 is_stmt 1 view .LVU399
 576:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1145              		.loc 1 576 38 is_stmt 0 view .LVU400
 1146 000a 0623     		movs	r3, #6
 1147 000c 0371     		strb	r3, [r0, #4]
 577:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1148              		.loc 1 577 3 is_stmt 1 view .LVU401
 577:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1149              		.loc 1 577 30 is_stmt 0 view .LVU402
 1150 000e 0223     		movs	r3, #2
 1151 0010 C371     		strb	r3, [r0, #7]
 578:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1152              		.loc 1 578 3 is_stmt 1 view .LVU403
 578:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1153              		.loc 1 578 35 is_stmt 0 view .LVU404
 1154 0012 4372     		strb	r3, [r0, #9]
 579:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1155              		.loc 1 579 3 is_stmt 1 view .LVU405
 579:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1156              		.loc 1 579 35 is_stmt 0 view .LVU406
 1157 0014 0023     		movs	r3, #0
 1158 0016 8372     		strb	r3, [r0, #10]
ARM GAS  Build/main.s 			page 42


 580:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1159              		.loc 1 580 3 is_stmt 1 view .LVU407
 580:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1160              		.loc 1 580 41 is_stmt 0 view .LVU408
 1161 0018 C372     		strb	r3, [r0, #11]
 581:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1162              		.loc 1 581 3 is_stmt 1 view .LVU409
 581:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1163              		.loc 1 581 35 is_stmt 0 view .LVU410
 1164 001a 0373     		strb	r3, [r0, #12]
 582:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1165              		.loc 1 582 3 is_stmt 1 view .LVU411
 582:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1166              		.loc 1 582 48 is_stmt 0 view .LVU412
 1167 001c 4373     		strb	r3, [r0, #13]
 583:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1168              		.loc 1 583 3 is_stmt 1 view .LVU413
 583:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1169              		.loc 1 583 42 is_stmt 0 view .LVU414
 1170 001e C373     		strb	r3, [r0, #15]
 584:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1171              		.loc 1 584 3 is_stmt 1 view .LVU415
 584:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1172              		.loc 1 584 44 is_stmt 0 view .LVU416
 1173 0020 8373     		strb	r3, [r0, #14]
 585:../Core/Src/main.c ****   {
 1174              		.loc 1 585 3 is_stmt 1 view .LVU417
 585:../Core/Src/main.c ****   {
 1175              		.loc 1 585 7 is_stmt 0 view .LVU418
 1176 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1177              	.LVL50:
 585:../Core/Src/main.c ****   {
 1178              		.loc 1 585 6 view .LVU419
 1179 0026 00B9     		cbnz	r0, .L54
 593:../Core/Src/main.c **** 
 1180              		.loc 1 593 1 view .LVU420
 1181 0028 08BD     		pop	{r3, pc}
 1182              	.L54:
 587:../Core/Src/main.c ****   }
 1183              		.loc 1 587 5 is_stmt 1 view .LVU421
 1184 002a FFF7FEFF 		bl	Error_Handler
 1185              	.LVL51:
 1186              	.L56:
 1187 002e 00BF     		.align	2
 1188              	.L55:
 1189 0030 00000000 		.word	hpcd_USB_OTG_FS
 1190              		.cfi_endproc
 1191              	.LFE88:
 1193              		.section	.text.MX_RNG_Init,"ax",%progbits
 1194              		.align	1
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1199              	MX_RNG_Init:
 1200              	.LFB84:
 430:../Core/Src/main.c **** 
 1201              		.loc 1 430 1 view -0
ARM GAS  Build/main.s 			page 43


 1202              		.cfi_startproc
 1203              		@ args = 0, pretend = 0, frame = 0
 1204              		@ frame_needed = 0, uses_anonymous_args = 0
 1205 0000 08B5     		push	{r3, lr}
 1206              	.LCFI13:
 1207              		.cfi_def_cfa_offset 8
 1208              		.cfi_offset 3, -8
 1209              		.cfi_offset 14, -4
 439:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 1210              		.loc 1 439 3 view .LVU423
 439:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 1211              		.loc 1 439 17 is_stmt 0 view .LVU424
 1212 0002 0448     		ldr	r0, .L61
 1213 0004 044B     		ldr	r3, .L61+4
 1214 0006 0360     		str	r3, [r0]
 440:../Core/Src/main.c ****   {
 1215              		.loc 1 440 3 is_stmt 1 view .LVU425
 440:../Core/Src/main.c ****   {
 1216              		.loc 1 440 7 is_stmt 0 view .LVU426
 1217 0008 FFF7FEFF 		bl	HAL_RNG_Init
 1218              	.LVL52:
 440:../Core/Src/main.c ****   {
 1219              		.loc 1 440 6 view .LVU427
 1220 000c 00B9     		cbnz	r0, .L60
 448:../Core/Src/main.c **** 
 1221              		.loc 1 448 1 view .LVU428
 1222 000e 08BD     		pop	{r3, pc}
 1223              	.L60:
 442:../Core/Src/main.c ****   }
 1224              		.loc 1 442 5 is_stmt 1 view .LVU429
 1225 0010 FFF7FEFF 		bl	Error_Handler
 1226              	.LVL53:
 1227              	.L62:
 1228              		.align	2
 1229              	.L61:
 1230 0014 00000000 		.word	hrng
 1231 0018 00080650 		.word	1342572544
 1232              		.cfi_endproc
 1233              	.LFE84:
 1235              		.section	.text.SystemClock_Config,"ax",%progbits
 1236              		.align	1
 1237              		.global	SystemClock_Config
 1238              		.syntax unified
 1239              		.thumb
 1240              		.thumb_func
 1242              	SystemClock_Config:
 1243              	.LFB79:
 224:../Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1244              		.loc 1 224 1 view -0
 1245              		.cfi_startproc
 1246              		@ args = 0, pretend = 0, frame = 88
 1247              		@ frame_needed = 0, uses_anonymous_args = 0
 1248 0000 00B5     		push	{lr}
 1249              	.LCFI14:
 1250              		.cfi_def_cfa_offset 4
 1251              		.cfi_offset 14, -4
 1252 0002 97B0     		sub	sp, sp, #92
ARM GAS  Build/main.s 			page 44


 1253              	.LCFI15:
 1254              		.cfi_def_cfa_offset 96
 225:../Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1255              		.loc 1 225 3 view .LVU431
 225:../Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1256              		.loc 1 225 22 is_stmt 0 view .LVU432
 1257 0004 4422     		movs	r2, #68
 1258 0006 0021     		movs	r1, #0
 1259 0008 05A8     		add	r0, sp, #20
 1260 000a FFF7FEFF 		bl	memset
 1261              	.LVL54:
 226:../Core/Src/main.c **** 
 1262              		.loc 1 226 3 is_stmt 1 view .LVU433
 226:../Core/Src/main.c **** 
 1263              		.loc 1 226 22 is_stmt 0 view .LVU434
 1264 000e 0023     		movs	r3, #0
 1265 0010 0093     		str	r3, [sp]
 1266 0012 0193     		str	r3, [sp, #4]
 1267 0014 0293     		str	r3, [sp, #8]
 1268 0016 0393     		str	r3, [sp, #12]
 1269 0018 0493     		str	r3, [sp, #16]
 230:../Core/Src/main.c ****   {
 1270              		.loc 1 230 3 is_stmt 1 view .LVU435
 230:../Core/Src/main.c ****   {
 1271              		.loc 1 230 7 is_stmt 0 view .LVU436
 1272 001a 4FF40070 		mov	r0, #512
 1273 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1274              	.LVL55:
 230:../Core/Src/main.c ****   {
 1275              		.loc 1 230 6 view .LVU437
 1276 0022 0028     		cmp	r0, #0
 1277 0024 31D1     		bne	.L68
 237:../Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1278              		.loc 1 237 3 is_stmt 1 view .LVU438
 1279 0026 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1280              	.LVL56:
 238:../Core/Src/main.c **** 
 1281              		.loc 1 238 3 view .LVU439
 1282 002a 1B4A     		ldr	r2, .L71
 1283 002c D2F89030 		ldr	r3, [r2, #144]
 1284 0030 23F01803 		bic	r3, r3, #24
 1285 0034 C2F89030 		str	r3, [r2, #144]
 245:../Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1286              		.loc 1 245 3 view .LVU440
 245:../Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1287              		.loc 1 245 36 is_stmt 0 view .LVU441
 1288 0038 1023     		movs	r3, #16
 1289 003a 0593     		str	r3, [sp, #20]
 246:../Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1290              		.loc 1 246 3 is_stmt 1 view .LVU442
 246:../Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1291              		.loc 1 246 30 is_stmt 0 view .LVU443
 1292 003c 0123     		movs	r3, #1
 1293 003e 0B93     		str	r3, [sp, #44]
 247:../Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1294              		.loc 1 247 3 is_stmt 1 view .LVU444
 247:../Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
ARM GAS  Build/main.s 			page 45


 1295              		.loc 1 247 35 is_stmt 0 view .LVU445
 1296 0040 6022     		movs	r2, #96
 1297 0042 0D92     		str	r2, [sp, #52]
 248:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1298              		.loc 1 248 3 is_stmt 1 view .LVU446
 248:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1299              		.loc 1 248 41 is_stmt 0 view .LVU447
 1300 0044 0022     		movs	r2, #0
 1301 0046 0C92     		str	r2, [sp, #48]
 249:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1302              		.loc 1 249 3 is_stmt 1 view .LVU448
 249:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1303              		.loc 1 249 34 is_stmt 0 view .LVU449
 1304 0048 0222     		movs	r2, #2
 1305 004a 0F92     		str	r2, [sp, #60]
 250:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1306              		.loc 1 250 3 is_stmt 1 view .LVU450
 250:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1307              		.loc 1 250 35 is_stmt 0 view .LVU451
 1308 004c 1093     		str	r3, [sp, #64]
 251:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1309              		.loc 1 251 3 is_stmt 1 view .LVU452
 251:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1310              		.loc 1 251 30 is_stmt 0 view .LVU453
 1311 004e 1193     		str	r3, [sp, #68]
 252:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1312              		.loc 1 252 3 is_stmt 1 view .LVU454
 252:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1313              		.loc 1 252 30 is_stmt 0 view .LVU455
 1314 0050 2823     		movs	r3, #40
 1315 0052 1293     		str	r3, [sp, #72]
 253:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 7;
 1316              		.loc 1 253 3 is_stmt 1 view .LVU456
 253:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 7;
 1317              		.loc 1 253 30 is_stmt 0 view .LVU457
 1318 0054 1592     		str	r2, [sp, #84]
 254:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1319              		.loc 1 254 3 is_stmt 1 view .LVU458
 254:../Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1320              		.loc 1 254 30 is_stmt 0 view .LVU459
 1321 0056 0723     		movs	r3, #7
 1322 0058 1393     		str	r3, [sp, #76]
 255:../Core/Src/main.c ****   if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1323              		.loc 1 255 3 is_stmt 1 view .LVU460
 255:../Core/Src/main.c ****   if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1324              		.loc 1 255 30 is_stmt 0 view .LVU461
 1325 005a 0423     		movs	r3, #4
 1326 005c 1493     		str	r3, [sp, #80]
 256:../Core/Src/main.c ****   {
 1327              		.loc 1 256 3 is_stmt 1 view .LVU462
 256:../Core/Src/main.c ****   {
 1328              		.loc 1 256 6 is_stmt 0 view .LVU463
 1329 005e 05A8     		add	r0, sp, #20
 1330 0060 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1331              	.LVL57:
 256:../Core/Src/main.c ****   {
 1332              		.loc 1 256 5 view .LVU464
ARM GAS  Build/main.s 			page 46


 1333 0064 98B9     		cbnz	r0, .L69
 263:../Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1334              		.loc 1 263 3 is_stmt 1 view .LVU465
 263:../Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1335              		.loc 1 263 31 is_stmt 0 view .LVU466
 1336 0066 0F23     		movs	r3, #15
 1337 0068 0093     		str	r3, [sp]
 264:../Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1338              		.loc 1 264 3 is_stmt 1 view .LVU467
 264:../Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1339              		.loc 1 264 34 is_stmt 0 view .LVU468
 1340 006a 0323     		movs	r3, #3
 1341 006c 0193     		str	r3, [sp, #4]
 265:../Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1342              		.loc 1 265 3 is_stmt 1 view .LVU469
 265:../Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1343              		.loc 1 265 35 is_stmt 0 view .LVU470
 1344 006e 0023     		movs	r3, #0
 1345 0070 0293     		str	r3, [sp, #8]
 266:../Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1346              		.loc 1 266 3 is_stmt 1 view .LVU471
 266:../Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1347              		.loc 1 266 36 is_stmt 0 view .LVU472
 1348 0072 0393     		str	r3, [sp, #12]
 267:../Core/Src/main.c ****   if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 1349              		.loc 1 267 3 is_stmt 1 view .LVU473
 267:../Core/Src/main.c ****   if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 1350              		.loc 1 267 36 is_stmt 0 view .LVU474
 1351 0074 0493     		str	r3, [sp, #16]
 268:../Core/Src/main.c ****   {
 1352              		.loc 1 268 3 is_stmt 1 view .LVU475
 268:../Core/Src/main.c ****   {
 1353              		.loc 1 268 6 is_stmt 0 view .LVU476
 1354 0076 0421     		movs	r1, #4
 1355 0078 6846     		mov	r0, sp
 1356 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1357              	.LVL58:
 268:../Core/Src/main.c ****   {
 1358              		.loc 1 268 5 view .LVU477
 1359 007e 40B9     		cbnz	r0, .L70
 276:../Core/Src/main.c **** }
 1360              		.loc 1 276 3 is_stmt 1 view .LVU478
 1361 0080 FFF7FEFF 		bl	HAL_RCCEx_EnableMSIPLLMode
 1362              	.LVL59:
 277:../Core/Src/main.c **** 
 1363              		.loc 1 277 1 is_stmt 0 view .LVU479
 1364 0084 17B0     		add	sp, sp, #92
 1365              	.LCFI16:
 1366              		.cfi_remember_state
 1367              		.cfi_def_cfa_offset 4
 1368              		@ sp needed
 1369 0086 5DF804FB 		ldr	pc, [sp], #4
 1370              	.L68:
 1371              	.LCFI17:
 1372              		.cfi_restore_state
 232:../Core/Src/main.c ****   }
 1373              		.loc 1 232 5 is_stmt 1 view .LVU480
ARM GAS  Build/main.s 			page 47


 1374 008a FFF7FEFF 		bl	Error_Handler
 1375              	.LVL60:
 1376              	.L69:
 259:../Core/Src/main.c ****   }
 1377              		.loc 1 259 5 view .LVU481
 1378 008e FFF7FEFF 		bl	Error_Handler
 1379              	.LVL61:
 1380              	.L70:
 271:../Core/Src/main.c ****   }
 1381              		.loc 1 271 5 view .LVU482
 1382 0092 FFF7FEFF 		bl	Error_Handler
 1383              	.LVL62:
 1384              	.L72:
 1385 0096 00BF     		.align	2
 1386              	.L71:
 1387 0098 00100240 		.word	1073876992
 1388              		.cfi_endproc
 1389              	.LFE79:
 1391              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 1392              		.align	1
 1393              		.global	PeriphCommonClock_Config
 1394              		.syntax unified
 1395              		.thumb
 1396              		.thumb_func
 1398              	PeriphCommonClock_Config:
 1399              	.LFB80:
 284:../Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1400              		.loc 1 284 1 view -0
 1401              		.cfi_startproc
 1402              		@ args = 0, pretend = 0, frame = 136
 1403              		@ frame_needed = 0, uses_anonymous_args = 0
 1404 0000 00B5     		push	{lr}
 1405              	.LCFI18:
 1406              		.cfi_def_cfa_offset 4
 1407              		.cfi_offset 14, -4
 1408 0002 A3B0     		sub	sp, sp, #140
 1409              	.LCFI19:
 1410              		.cfi_def_cfa_offset 144
 285:../Core/Src/main.c **** 
 1411              		.loc 1 285 3 view .LVU484
 285:../Core/Src/main.c **** 
 1412              		.loc 1 285 28 is_stmt 0 view .LVU485
 1413 0004 8822     		movs	r2, #136
 1414 0006 0021     		movs	r1, #0
 1415 0008 6846     		mov	r0, sp
 1416 000a FFF7FEFF 		bl	memset
 1417              	.LVL63:
 289:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1418              		.loc 1 289 3 is_stmt 1 view .LVU486
 289:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1419              		.loc 1 289 38 is_stmt 0 view .LVU487
 1420 000e 4FF48423 		mov	r3, #270336
 1421 0012 0093     		str	r3, [sp]
 290:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 1422              		.loc 1 290 3 is_stmt 1 view .LVU488
 290:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 1423              		.loc 1 290 35 is_stmt 0 view .LVU489
ARM GAS  Build/main.s 			page 48


 1424 0014 4FF08063 		mov	r3, #67108864
 1425 0018 1B93     		str	r3, [sp, #108]
 291:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1426              		.loc 1 291 3 is_stmt 1 view .LVU490
 291:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1427              		.loc 1 291 35 is_stmt 0 view .LVU491
 1428 001a 1D93     		str	r3, [sp, #116]
 292:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1429              		.loc 1 292 3 is_stmt 1 view .LVU492
 292:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1430              		.loc 1 292 39 is_stmt 0 view .LVU493
 1431 001c 0123     		movs	r3, #1
 1432 001e 0193     		str	r3, [sp, #4]
 293:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1433              		.loc 1 293 3 is_stmt 1 view .LVU494
 293:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1434              		.loc 1 293 34 is_stmt 0 view .LVU495
 1435 0020 0293     		str	r3, [sp, #8]
 294:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1436              		.loc 1 294 3 is_stmt 1 view .LVU496
 294:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1437              		.loc 1 294 34 is_stmt 0 view .LVU497
 1438 0022 1823     		movs	r3, #24
 1439 0024 0393     		str	r3, [sp, #12]
 295:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1440              		.loc 1 295 3 is_stmt 1 view .LVU498
 295:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1441              		.loc 1 295 34 is_stmt 0 view .LVU499
 1442 0026 0723     		movs	r3, #7
 1443 0028 0493     		str	r3, [sp, #16]
 296:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1444              		.loc 1 296 3 is_stmt 1 view .LVU500
 296:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1445              		.loc 1 296 34 is_stmt 0 view .LVU501
 1446 002a 0223     		movs	r3, #2
 1447 002c 0593     		str	r3, [sp, #20]
 297:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1448              		.loc 1 297 3 is_stmt 1 view .LVU502
 297:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1449              		.loc 1 297 34 is_stmt 0 view .LVU503
 1450 002e 0693     		str	r3, [sp, #24]
 298:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1451              		.loc 1 298 3 is_stmt 1 view .LVU504
 298:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1452              		.loc 1 298 41 is_stmt 0 view .LVU505
 1453 0030 4FF48013 		mov	r3, #1048576
 1454 0034 0793     		str	r3, [sp, #28]
 299:../Core/Src/main.c ****   {
 1455              		.loc 1 299 3 is_stmt 1 view .LVU506
 299:../Core/Src/main.c ****   {
 1456              		.loc 1 299 7 is_stmt 0 view .LVU507
 1457 0036 6846     		mov	r0, sp
 1458 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1459              	.LVL64:
 299:../Core/Src/main.c ****   {
 1460              		.loc 1 299 6 view .LVU508
 1461 003c 10B9     		cbnz	r0, .L76
ARM GAS  Build/main.s 			page 49


 303:../Core/Src/main.c **** 
 1462              		.loc 1 303 1 view .LVU509
 1463 003e 23B0     		add	sp, sp, #140
 1464              	.LCFI20:
 1465              		.cfi_remember_state
 1466              		.cfi_def_cfa_offset 4
 1467              		@ sp needed
 1468 0040 5DF804FB 		ldr	pc, [sp], #4
 1469              	.L76:
 1470              	.LCFI21:
 1471              		.cfi_restore_state
 301:../Core/Src/main.c ****   }
 1472              		.loc 1 301 5 is_stmt 1 view .LVU510
 1473 0044 FFF7FEFF 		bl	Error_Handler
 1474              	.LVL65:
 1475              		.cfi_endproc
 1476              	.LFE80:
 1478              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1479              		.align	2
 1480              	.LC1:
 1481 0000 54454543 		.ascii	"TEEC_InitializeContext failed with code 0x%x\000"
 1481      5F496E69 
 1481      7469616C 
 1481      697A6543 
 1481      6F6E7465 
 1482 002d 000000   		.align	2
 1483              	.LC2:
 1484 0030 54454543 		.ascii	"TEEC_Opensession failed with code 0x%x origin 0x%x\000"
 1484      5F4F7065 
 1484      6E736573 
 1484      73696F6E 
 1484      20666169 
 1485 0063 00       		.align	2
 1486              	.LC3:
 1487 0064 496E766F 		.ascii	"Invoking TA to get enter PIN to access protected da"
 1487      6B696E67 
 1487      20544120 
 1487      746F2067 
 1487      65742065 
 1488 0097 746100   		.ascii	"ta\000"
 1489 009a 0000     		.align	2
 1490              	.LC4:
 1491 009c 54454543 		.ascii	"TEEC_InvokeCommand failed with code 0x%x origin 0x%"
 1491      5F496E76 
 1491      6F6B6543 
 1491      6F6D6D61 
 1491      6E642066 
 1492 00cf 7800     		.ascii	"x\000"
 1493 00d1 000000   		.align	2
 1494              	.LC5:
 1495 00d4 44657669 		.ascii	"Device key is: %x\012\000"
 1495      6365206B 
 1495      65792069 
 1495      733A2025 
 1495      780A00
 1496              		.section	.text.main,"ax",%progbits
 1497              		.align	1
ARM GAS  Build/main.s 			page 50


 1498              		.global	main
 1499              		.syntax unified
 1500              		.thumb
 1501              		.thumb_func
 1503              	main:
 1504              	.LFB78:
  99:../Core/Src/main.c **** 
 1505              		.loc 1 99 1 view -0
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 160
 1508              		@ frame_needed = 0, uses_anonymous_args = 0
 1509 0000 00B5     		push	{lr}
 1510              	.LCFI22:
 1511              		.cfi_def_cfa_offset 4
 1512              		.cfi_offset 14, -4
 1513 0002 ADB0     		sub	sp, sp, #180
 1514              	.LCFI23:
 1515              		.cfi_def_cfa_offset 184
 108:../Core/Src/main.c **** 
 1516              		.loc 1 108 3 view .LVU512
 1517 0004 FFF7FEFF 		bl	HAL_Init
 1518              	.LVL66:
 115:../Core/Src/main.c **** 
 1519              		.loc 1 115 3 view .LVU513
 1520 0008 FFF7FEFF 		bl	SystemClock_Config
 1521              	.LVL67:
 118:../Core/Src/main.c **** 
 1522              		.loc 1 118 3 view .LVU514
 1523 000c FFF7FEFF 		bl	PeriphCommonClock_Config
 1524              	.LVL68:
 125:../Core/Src/main.c ****   MX_DFSDM1_Init();
 1525              		.loc 1 125 3 view .LVU515
 1526 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1527              	.LVL69:
 126:../Core/Src/main.c ****   MX_I2C2_Init();
 1528              		.loc 1 126 3 view .LVU516
 1529 0014 FFF7FEFF 		bl	MX_DFSDM1_Init
 1530              	.LVL70:
 127:../Core/Src/main.c ****   MX_QUADSPI_Init();
 1531              		.loc 1 127 3 view .LVU517
 1532 0018 FFF7FEFF 		bl	MX_I2C2_Init
 1533              	.LVL71:
 128:../Core/Src/main.c ****   MX_SPI3_Init();
 1534              		.loc 1 128 3 view .LVU518
 1535 001c FFF7FEFF 		bl	MX_QUADSPI_Init
 1536              	.LVL72:
 129:../Core/Src/main.c ****   MX_USART1_UART_Init();
 1537              		.loc 1 129 3 view .LVU519
 1538 0020 FFF7FEFF 		bl	MX_SPI3_Init
 1539              	.LVL73:
 130:../Core/Src/main.c ****   MX_USART3_UART_Init();
 1540              		.loc 1 130 3 view .LVU520
 1541 0024 FFF7FEFF 		bl	MX_USART1_UART_Init
 1542              	.LVL74:
 131:../Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1543              		.loc 1 131 3 view .LVU521
 1544 0028 FFF7FEFF 		bl	MX_USART3_UART_Init
ARM GAS  Build/main.s 			page 51


 1545              	.LVL75:
 132:../Core/Src/main.c ****   MX_RNG_Init();
 1546              		.loc 1 132 3 view .LVU522
 1547 002c FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1548              	.LVL76:
 133:../Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1549              		.loc 1 133 3 view .LVU523
 1550 0030 FFF7FEFF 		bl	MX_RNG_Init
 1551              	.LVL77:
 135:../Core/Src/main.c **** 
 1552              		.loc 1 135 3 view .LVU524
 1553 0034 2021     		movs	r1, #32
 1554 0036 2748     		ldr	r0, .L85
 1555 0038 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1556              	.LVL78:
 137:../Core/Src/main.c ****   TEEC_Context ctx;
 1557              		.loc 1 137 3 view .LVU525
 138:../Core/Src/main.c ****   TEEC_Session sess;
 1558              		.loc 1 138 3 view .LVU526
 139:../Core/Src/main.c ****   TEEC_Operation op;
 1559              		.loc 1 139 3 view .LVU527
 140:../Core/Src/main.c ****   TEEC_UUID uuid = TA_KEYLOGGER_UUID;
 1560              		.loc 1 140 3 view .LVU528
 141:../Core/Src/main.c ****   uint32_t err_origin;
 1561              		.loc 1 141 3 view .LVU529
 141:../Core/Src/main.c ****   uint32_t err_origin;
 1562              		.loc 1 141 13 is_stmt 0 view .LVU530
 1563 003c 264B     		ldr	r3, .L85+4
 1564 003e 0DF1180C 		add	ip, sp, #24
 1565 0042 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1566 0044 8CE80F00 		stm	ip, {r0, r1, r2, r3}
 142:../Core/Src/main.c **** 
 1567              		.loc 1 142 3 is_stmt 1 view .LVU531
 145:../Core/Src/main.c ****   if (res != TEEC_SUCCESS)
 1568              		.loc 1 145 3 view .LVU532
 145:../Core/Src/main.c ****   if (res != TEEC_SUCCESS)
 1569              		.loc 1 145 9 is_stmt 0 view .LVU533
 1570 0048 2AA9     		add	r1, sp, #168
 1571 004a 0020     		movs	r0, #0
 1572 004c FFF7FEFF 		bl	TEEC_InitializeContext
 1573              	.LVL79:
 146:../Core/Src/main.c ****     printf("TEEC_InitializeContext failed with code 0x%x", res);
 1574              		.loc 1 146 3 is_stmt 1 view .LVU534
 146:../Core/Src/main.c ****     printf("TEEC_InitializeContext failed with code 0x%x", res);
 1575              		.loc 1 146 6 is_stmt 0 view .LVU535
 1576 0050 0028     		cmp	r0, #0
 1577 0052 2FD1     		bne	.L82
 1578              	.LVL80:
 1579              	.L78:
 152:../Core/Src/main.c **** 			   TEEC_LOGIN_PUBLIC, NULL, NULL, &err_origin);
 1580              		.loc 1 152 3 is_stmt 1 view .LVU536
 152:../Core/Src/main.c **** 			   TEEC_LOGIN_PUBLIC, NULL, NULL, &err_origin);
 1581              		.loc 1 152 9 is_stmt 0 view .LVU537
 1582 0054 05AB     		add	r3, sp, #20
 1583 0056 0293     		str	r3, [sp, #8]
 1584 0058 0023     		movs	r3, #0
 1585 005a 0193     		str	r3, [sp, #4]
ARM GAS  Build/main.s 			page 52


 1586 005c 0093     		str	r3, [sp]
 1587 005e 06AA     		add	r2, sp, #24
 1588 0060 28A9     		add	r1, sp, #160
 1589 0062 2AA8     		add	r0, sp, #168
 1590 0064 FFF7FEFF 		bl	TEEC_OpenSession
 1591              	.LVL81:
 154:../Core/Src/main.c ****     printf("TEEC_Opensession failed with code 0x%x origin 0x%x", res, err_origin);
 1592              		.loc 1 154 3 is_stmt 1 view .LVU538
 154:../Core/Src/main.c ****     printf("TEEC_Opensession failed with code 0x%x origin 0x%x", res, err_origin);
 1593              		.loc 1 154 6 is_stmt 0 view .LVU539
 1594 0068 0146     		mov	r1, r0
 1595 006a 40BB     		cbnz	r0, .L83
 1596              	.LVL82:
 1597              	.L79:
 166:../Core/Src/main.c **** 
 1598              		.loc 1 166 3 is_stmt 1 view .LVU540
 1599 006c 7822     		movs	r2, #120
 1600 006e 0021     		movs	r1, #0
 1601 0070 0AA8     		add	r0, sp, #40
 1602 0072 FFF7FEFF 		bl	memset
 1603              	.LVL83:
 172:../Core/Src/main.c **** 				 TEEC_NONE, TEEC_NONE);
 1604              		.loc 1 172 3 view .LVU541
 172:../Core/Src/main.c **** 				 TEEC_NONE, TEEC_NONE);
 1605              		.loc 1 172 17 is_stmt 0 view .LVU542
 1606 0076 0323     		movs	r3, #3
 1607 0078 0B93     		str	r3, [sp, #44]
 179:../Core/Src/main.c ****   res = TEEC_InvokeCommand(&sess, TA_KEYLOGGER_CMD_READ_KEY, &op,
 1608              		.loc 1 179 3 is_stmt 1 view .LVU543
 1609 007a 1848     		ldr	r0, .L85+8
 1610 007c FFF7FEFF 		bl	puts
 1611              	.LVL84:
 180:../Core/Src/main.c **** 			 &err_origin);
 1612              		.loc 1 180 3 view .LVU544
 180:../Core/Src/main.c **** 			 &err_origin);
 1613              		.loc 1 180 9 is_stmt 0 view .LVU545
 1614 0080 05AB     		add	r3, sp, #20
 1615 0082 0AAA     		add	r2, sp, #40
 1616 0084 0021     		movs	r1, #0
 1617 0086 28A8     		add	r0, sp, #160
 1618 0088 FFF7FEFF 		bl	TEEC_InvokeCommand
 1619              	.LVL85:
 182:../Core/Src/main.c ****     printf("TEEC_InvokeCommand failed with code 0x%x origin 0x%x",
 1620              		.loc 1 182 3 is_stmt 1 view .LVU546
 182:../Core/Src/main.c ****     printf("TEEC_InvokeCommand failed with code 0x%x origin 0x%x",
 1621              		.loc 1 182 6 is_stmt 0 view .LVU547
 1622 008c 0146     		mov	r1, r0
 1623 008e D8B9     		cbnz	r0, .L84
 1624              	.LVL86:
 1625              	.L80:
 185:../Core/Src/main.c **** 
 1626              		.loc 1 185 3 is_stmt 1 view .LVU548
 1627 0090 1199     		ldr	r1, [sp, #68]
 1628 0092 1348     		ldr	r0, .L85+12
 1629 0094 FFF7FEFF 		bl	printf
 1630              	.LVL87:
 195:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 53


 1631              		.loc 1 195 3 view .LVU549
 1632 0098 28A8     		add	r0, sp, #160
 1633 009a FFF7FEFF 		bl	TEEC_CloseSession
 1634              	.LVL88:
 197:../Core/Src/main.c **** 
 1635              		.loc 1 197 3 view .LVU550
 1636 009e 2AA8     		add	r0, sp, #168
 1637 00a0 FFF7FEFF 		bl	TEEC_FinalizeContext
 1638              	.LVL89:
 199:../Core/Src/main.c **** 
 1639              		.loc 1 199 3 view .LVU551
 1640 00a4 2021     		movs	r1, #32
 1641 00a6 0B48     		ldr	r0, .L85
 1642 00a8 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1643              	.LVL90:
 201:../Core/Src/main.c **** 
 1644              		.loc 1 201 3 view .LVU552
 1645              	.LDL1:
 215:../Core/Src/main.c ****   /* USER CODE END 3 */
 1646              		.loc 1 215 2 view .LVU553
 217:../Core/Src/main.c **** 
 1647              		.loc 1 217 1 is_stmt 0 view .LVU554
 1648 00ac 0020     		movs	r0, #0
 1649 00ae 2DB0     		add	sp, sp, #180
 1650              	.LCFI24:
 1651              		.cfi_remember_state
 1652              		.cfi_def_cfa_offset 4
 1653              		@ sp needed
 1654 00b0 5DF804FB 		ldr	pc, [sp], #4
 1655              	.LVL91:
 1656              	.L82:
 1657              	.LCFI25:
 1658              		.cfi_restore_state
 217:../Core/Src/main.c **** 
 1659              		.loc 1 217 1 view .LVU555
 1660 00b4 0146     		mov	r1, r0
 147:../Core/Src/main.c **** 
 1661              		.loc 1 147 5 is_stmt 1 view .LVU556
 1662 00b6 0B48     		ldr	r0, .L85+16
 1663              	.LVL92:
 147:../Core/Src/main.c **** 
 1664              		.loc 1 147 5 is_stmt 0 view .LVU557
 1665 00b8 FFF7FEFF 		bl	printf
 1666              	.LVL93:
 147:../Core/Src/main.c **** 
 1667              		.loc 1 147 5 view .LVU558
 1668 00bc CAE7     		b	.L78
 1669              	.LVL94:
 1670              	.L83:
 155:../Core/Src/main.c **** 
 1671              		.loc 1 155 5 is_stmt 1 view .LVU559
 1672 00be 059A     		ldr	r2, [sp, #20]
 1673 00c0 0948     		ldr	r0, .L85+20
 1674              	.LVL95:
 155:../Core/Src/main.c **** 
 1675              		.loc 1 155 5 is_stmt 0 view .LVU560
 1676 00c2 FFF7FEFF 		bl	printf
ARM GAS  Build/main.s 			page 54


 1677              	.LVL96:
 155:../Core/Src/main.c **** 
 1678              		.loc 1 155 5 view .LVU561
 1679 00c6 D1E7     		b	.L79
 1680              	.LVL97:
 1681              	.L84:
 183:../Core/Src/main.c **** 		res, err_origin);
 1682              		.loc 1 183 5 is_stmt 1 view .LVU562
 1683 00c8 059A     		ldr	r2, [sp, #20]
 1684 00ca 0848     		ldr	r0, .L85+24
 1685              	.LVL98:
 183:../Core/Src/main.c **** 		res, err_origin);
 1686              		.loc 1 183 5 is_stmt 0 view .LVU563
 1687 00cc FFF7FEFF 		bl	printf
 1688              	.LVL99:
 183:../Core/Src/main.c **** 		res, err_origin);
 1689              		.loc 1 183 5 view .LVU564
 1690 00d0 DEE7     		b	.L80
 1691              	.L86:
 1692 00d2 00BF     		.align	2
 1693              	.L85:
 1694 00d4 00080048 		.word	1207961600
 1695 00d8 00000000 		.word	.LANCHOR0
 1696 00dc 64000000 		.word	.LC3
 1697 00e0 D4000000 		.word	.LC5
 1698 00e4 00000000 		.word	.LC1
 1699 00e8 30000000 		.word	.LC2
 1700 00ec 9C000000 		.word	.LC4
 1701              		.cfi_endproc
 1702              	.LFE78:
 1704              		.global	hpcd_USB_OTG_FS
 1705              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1706              		.align	2
 1709              	hpcd_USB_OTG_FS:
 1710 0000 00000000 		.space	1252
 1710      00000000 
 1710      00000000 
 1710      00000000 
 1710      00000000 
 1711              		.global	huart3
 1712              		.section	.bss.huart3,"aw",%nobits
 1713              		.align	2
 1716              	huart3:
 1717 0000 00000000 		.space	136
 1717      00000000 
 1717      00000000 
 1717      00000000 
 1717      00000000 
 1718              		.global	huart1
 1719              		.section	.bss.huart1,"aw",%nobits
 1720              		.align	2
 1723              	huart1:
 1724 0000 00000000 		.space	136
 1724      00000000 
 1724      00000000 
 1724      00000000 
 1724      00000000 
ARM GAS  Build/main.s 			page 55


 1725              		.global	hspi3
 1726              		.section	.bss.hspi3,"aw",%nobits
 1727              		.align	2
 1730              	hspi3:
 1731 0000 00000000 		.space	100
 1731      00000000 
 1731      00000000 
 1731      00000000 
 1731      00000000 
 1732              		.global	hrng
 1733              		.section	.bss.hrng,"aw",%nobits
 1734              		.align	2
 1737              	hrng:
 1738 0000 00000000 		.space	16
 1738      00000000 
 1738      00000000 
 1738      00000000 
 1739              		.global	hqspi
 1740              		.section	.bss.hqspi,"aw",%nobits
 1741              		.align	2
 1744              	hqspi:
 1745 0000 00000000 		.space	68
 1745      00000000 
 1745      00000000 
 1745      00000000 
 1745      00000000 
 1746              		.global	hi2c2
 1747              		.section	.bss.hi2c2,"aw",%nobits
 1748              		.align	2
 1751              	hi2c2:
 1752 0000 00000000 		.space	84
 1752      00000000 
 1752      00000000 
 1752      00000000 
 1752      00000000 
 1753              		.global	hdfsdm1_channel1
 1754              		.section	.bss.hdfsdm1_channel1,"aw",%nobits
 1755              		.align	2
 1758              	hdfsdm1_channel1:
 1759 0000 00000000 		.space	56
 1759      00000000 
 1759      00000000 
 1759      00000000 
 1759      00000000 
 1760              		.section	.rodata
 1761              		.align	2
 1762              		.set	.LANCHOR0,. + 0
 1763              	.LC0:
 1764 0000 70B4412A 		.word	708949104
 1765 0004 DEDD     		.short	-8738
 1766 0006 CD46     		.short	18125
 1767 0008 9704EB5D 		.ascii	"\227\004\353]\322\214\214X"
 1767      D28C8C58 
 1768              		.text
 1769              	.Letext0:
 1770              		.file 3 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 1771              		.file 4 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
ARM GAS  Build/main.s 			page 56


 1772              		.file 5 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1773              		.file 6 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1774              		.file 7 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 1775              		.file 8 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1776              		.file 9 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1777              		.file 10 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1778              		.file 11 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1779              		.file 12 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1780              		.file 13 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dfsdm.h"
 1781              		.file 14 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1782              		.file 15 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1783              		.file 16 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1784              		.file 17 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h"
 1785              		.file 18 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 1786              		.file 19 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1787              		.file 20 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1788              		.file 21 "../Core/Inc/tee_common.h"
 1789              		.file 22 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 1790              		.file 23 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1791              		.file 24 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1792              		.file 25 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1793              		.file 26 "../Core/Inc/tee_client_api.h"
 1794              		.file 27 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu
 1795              		.file 28 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu
 1796              		.file 29 "<built-in>"
 1797              		.file 30 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  Build/main.s 			page 57


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
        Build/main.s:19     .text.MX_GPIO_Init:00000000 $t
        Build/main.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
        Build/main.s:556    .text.MX_GPIO_Init:0000029c $d
        Build/main.s:565    .text.__io_putchar:00000000 $t
        Build/main.s:571    .text.__io_putchar:00000000 __io_putchar
        Build/main.s:607    .text.__io_putchar:0000001c $d
        Build/main.s:1723   .bss.huart1:00000000 huart1
        Build/main.s:612    .text.Error_Handler:00000000 $t
        Build/main.s:618    .text.Error_Handler:00000000 Error_Handler
        Build/main.s:651    .text.MX_DFSDM1_Init:00000000 $t
        Build/main.s:656    .text.MX_DFSDM1_Init:00000000 MX_DFSDM1_Init
        Build/main.s:728    .text.MX_DFSDM1_Init:00000038 $d
        Build/main.s:1758   .bss.hdfsdm1_channel1:00000000 hdfsdm1_channel1
        Build/main.s:734    .text.MX_I2C2_Init:00000000 $t
        Build/main.s:739    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
        Build/main.s:821    .text.MX_I2C2_Init:00000048 $d
        Build/main.s:1751   .bss.hi2c2:00000000 hi2c2
        Build/main.s:827    .text.MX_QUADSPI_Init:00000000 $t
        Build/main.s:832    .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
        Build/main.s:886    .text.MX_QUADSPI_Init:0000002c $d
        Build/main.s:1744   .bss.hqspi:00000000 hqspi
        Build/main.s:892    .text.MX_SPI3_Init:00000000 $t
        Build/main.s:897    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
        Build/main.s:973    .text.MX_SPI3_Init:00000040 $d
        Build/main.s:1730   .bss.hspi3:00000000 hspi3
        Build/main.s:979    .text.MX_USART1_UART_Init:00000000 $t
        Build/main.s:984    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
        Build/main.s:1045   .text.MX_USART1_UART_Init:00000030 $d
        Build/main.s:1051   .text.MX_USART3_UART_Init:00000000 $t
        Build/main.s:1056   .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
        Build/main.s:1117   .text.MX_USART3_UART_Init:00000030 $d
        Build/main.s:1716   .bss.huart3:00000000 huart3
        Build/main.s:1123   .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
        Build/main.s:1128   .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
        Build/main.s:1189   .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
        Build/main.s:1709   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
        Build/main.s:1194   .text.MX_RNG_Init:00000000 $t
        Build/main.s:1199   .text.MX_RNG_Init:00000000 MX_RNG_Init
        Build/main.s:1230   .text.MX_RNG_Init:00000014 $d
        Build/main.s:1737   .bss.hrng:00000000 hrng
        Build/main.s:1236   .text.SystemClock_Config:00000000 $t
        Build/main.s:1242   .text.SystemClock_Config:00000000 SystemClock_Config
        Build/main.s:1387   .text.SystemClock_Config:00000098 $d
        Build/main.s:1392   .text.PeriphCommonClock_Config:00000000 $t
        Build/main.s:1398   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
        Build/main.s:1479   .rodata.main.str1.4:00000000 $d
        Build/main.s:1497   .text.main:00000000 $t
        Build/main.s:1503   .text.main:00000000 main
        Build/main.s:1694   .text.main:000000d4 $d
        Build/main.s:1706   .bss.hpcd_USB_OTG_FS:00000000 $d
        Build/main.s:1713   .bss.huart3:00000000 $d
        Build/main.s:1720   .bss.huart1:00000000 $d
        Build/main.s:1727   .bss.hspi3:00000000 $d
        Build/main.s:1734   .bss.hrng:00000000 $d
        Build/main.s:1741   .bss.hqspi:00000000 $d
ARM GAS  Build/main.s 			page 58


        Build/main.s:1748   .bss.hi2c2:00000000 $d
        Build/main.s:1755   .bss.hdfsdm1_channel1:00000000 $d
        Build/main.s:1761   .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
HAL_DFSDM_ChannelInit
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_QSPI_Init
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_RNG_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_EnableMSIPLLMode
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_GPIO_TogglePin
TEEC_InitializeContext
TEEC_OpenSession
puts
TEEC_InvokeCommand
printf
TEEC_CloseSession
TEEC_FinalizeContext
