# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TopmetalSe_Sequencer.srcs/sources_1/new/DAC_SPI.vhd" \
"../../../../TopmetalSe_Sequencer.srcs/sources_1/new/clock_sequencer.vhd" \
"../../../../TopmetalSe_Sequencer.srcs/sources_1/new/tmSe_leader.vhd" \
"../../../../TopmetalSe_Sequencer.srcs/sources_1/new/uart_rx.vhd" \
"../../../../TopmetalSe_Sequencer.srcs/sim_1/imports/new/topMetalSequencer_tb.vhd" \

# Do not sort compile order
nosort
