Classic Timing Analyzer report for GreenScreen
Wed Nov 18 16:37:12 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'
  7. Clock Setup: 'iCLK_50'
  8. Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'
  9. tco
 10. tpd
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------+----------+----------------------------------+----------------------------------+--------------------------------+--------------------------------+------------------------------------------+------------------------------------------+--------------+
; Type                                                    ; Slack    ; Required Time                    ; Actual Time                      ; From                           ; To                             ; From Clock                               ; To Clock                                 ; Failed Paths ;
+---------------------------------------------------------+----------+----------------------------------+----------------------------------+--------------------------------+--------------------------------+------------------------------------------+------------------------------------------+--------------+
; Worst-case tco                                          ; N/A      ; None                             ; 8.810 ns                         ; ResetDelay:u2|oRST_1           ; GPIO_1[14]                     ; iCLK_50                                  ; --                                       ; 0            ;
; Worst-case tpd                                          ; N/A      ; None                             ; 10.585 ns                        ; iSW[3]                         ; oLEDR[3]                       ; --                                       ; --                                       ; 0            ;
; Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0' ; 4.473 ns ; 108.00 MHz ( period = 9.259 ns ) ; 208.94 MHz ( period = 4.786 ns ) ; vga_controller:vga|V_Cont[11]  ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'iCLK_50'                                  ; N/A      ; None                             ; 240.10 MHz ( period = 4.165 ns ) ; ResetDelay:u2|Cont[4]          ; ResetDelay:u2|Cont[9]          ; iCLK_50                                  ; iCLK_50                                  ; 0            ;
; Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'  ; 0.391 ns ; 108.00 MHz ( period = 9.259 ns ) ; N/A                              ; vga_controller:vga|mVGA_V_SYNC ; vga_controller:vga|mVGA_V_SYNC ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                            ;          ;                                  ;                                  ;                                ;                                ;                                          ;                                          ; 0            ;
+---------------------------------------------------------+----------+----------------------------------+----------------------------------+--------------------------------+--------------------------------+------------------------------------------+------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+------------------------------------------+--------------------+------------+------------------+---------------+--------------+------------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                          ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on   ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+------------------------------------------+--------------------+------------+------------------+---------------+--------------+------------+-----------------------+---------------------+-----------+--------------+
; vga_pll:u6|altpll:altpll_component|_clk0 ;                    ; PLL output ; 108.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iTD1_CLK27 ; 4                     ; 1                   ; -2.628 ns ;              ;
; iTD1_CLK27                               ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --         ; N/A                   ; N/A                 ; N/A       ;              ;
; iCLK_50                                  ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --         ; N/A                   ; N/A                 ; N/A       ;              ;
+------------------------------------------+--------------------+------------+------------------+---------------+--------------+------------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                             ; From Clock                               ; To Clock                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 4.473 ns                                ; 208.94 MHz ( period = 4.786 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.643 ns                ;
; 4.474 ns                                ; 208.99 MHz ( period = 4.785 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.642 ns                ;
; 4.475 ns                                ; 209.03 MHz ( period = 4.784 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.641 ns                ;
; 4.476 ns                                ; 209.07 MHz ( period = 4.783 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.640 ns                ;
; 4.477 ns                                ; 209.12 MHz ( period = 4.782 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.639 ns                ;
; 4.477 ns                                ; 209.12 MHz ( period = 4.782 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.639 ns                ;
; 4.478 ns                                ; 209.16 MHz ( period = 4.781 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.638 ns                ;
; 4.479 ns                                ; 209.21 MHz ( period = 4.780 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.637 ns                ;
; 4.482 ns                                ; 209.34 MHz ( period = 4.777 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.634 ns                ;
; 4.484 ns                                ; 209.42 MHz ( period = 4.775 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.632 ns                ;
; 4.486 ns                                ; 209.51 MHz ( period = 4.773 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.630 ns                ;
; 4.488 ns                                ; 209.60 MHz ( period = 4.771 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.628 ns                ;
; 4.490 ns                                ; 209.69 MHz ( period = 4.769 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.626 ns                ;
; 4.492 ns                                ; 209.78 MHz ( period = 4.767 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.624 ns                ;
; 4.493 ns                                ; 209.82 MHz ( period = 4.766 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.623 ns                ;
; 4.494 ns                                ; 209.86 MHz ( period = 4.765 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.622 ns                ;
; 4.618 ns                                ; 215.47 MHz ( period = 4.641 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.500 ns                ;
; 4.622 ns                                ; 215.66 MHz ( period = 4.637 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.496 ns                ;
; 4.622 ns                                ; 215.66 MHz ( period = 4.637 ns )                    ; vga_controller:vga|V_Cont[11] ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.496 ns                ;
; 4.651 ns                                ; 217.01 MHz ( period = 4.608 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.465 ns                ;
; 4.652 ns                                ; 217.06 MHz ( period = 4.607 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.464 ns                ;
; 4.653 ns                                ; 217.11 MHz ( period = 4.606 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.463 ns                ;
; 4.654 ns                                ; 217.16 MHz ( period = 4.605 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.462 ns                ;
; 4.655 ns                                ; 217.20 MHz ( period = 4.604 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.461 ns                ;
; 4.655 ns                                ; 217.20 MHz ( period = 4.604 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.461 ns                ;
; 4.656 ns                                ; 217.25 MHz ( period = 4.603 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.460 ns                ;
; 4.657 ns                                ; 217.30 MHz ( period = 4.602 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.459 ns                ;
; 4.660 ns                                ; 217.44 MHz ( period = 4.599 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.456 ns                ;
; 4.662 ns                                ; 217.53 MHz ( period = 4.597 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.454 ns                ;
; 4.664 ns                                ; 217.63 MHz ( period = 4.595 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.452 ns                ;
; 4.666 ns                                ; 217.72 MHz ( period = 4.593 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.450 ns                ;
; 4.668 ns                                ; 217.82 MHz ( period = 4.591 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.448 ns                ;
; 4.670 ns                                ; 217.91 MHz ( period = 4.589 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.446 ns                ;
; 4.671 ns                                ; 217.96 MHz ( period = 4.588 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.445 ns                ;
; 4.672 ns                                ; 218.01 MHz ( period = 4.587 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.444 ns                ;
; 4.678 ns                                ; 218.29 MHz ( period = 4.581 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.436 ns                ;
; 4.679 ns                                ; 218.34 MHz ( period = 4.580 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.435 ns                ;
; 4.680 ns                                ; 218.39 MHz ( period = 4.579 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.434 ns                ;
; 4.681 ns                                ; 218.44 MHz ( period = 4.578 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.433 ns                ;
; 4.682 ns                                ; 218.48 MHz ( period = 4.577 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.432 ns                ;
; 4.682 ns                                ; 218.48 MHz ( period = 4.577 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.432 ns                ;
; 4.683 ns                                ; 218.53 MHz ( period = 4.576 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.431 ns                ;
; 4.684 ns                                ; 218.58 MHz ( period = 4.575 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.430 ns                ;
; 4.687 ns                                ; 218.72 MHz ( period = 4.572 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.427 ns                ;
; 4.689 ns                                ; 218.82 MHz ( period = 4.570 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.425 ns                ;
; 4.691 ns                                ; 218.91 MHz ( period = 4.568 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.423 ns                ;
; 4.693 ns                                ; 219.01 MHz ( period = 4.566 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.421 ns                ;
; 4.695 ns                                ; 219.11 MHz ( period = 4.564 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.419 ns                ;
; 4.697 ns                                ; 219.20 MHz ( period = 4.562 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.417 ns                ;
; 4.698 ns                                ; 219.25 MHz ( period = 4.561 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.416 ns                ;
; 4.699 ns                                ; 219.30 MHz ( period = 4.560 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.415 ns                ;
; 4.796 ns                                ; 224.06 MHz ( period = 4.463 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.322 ns                ;
; 4.798 ns                                ; 224.16 MHz ( period = 4.461 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.316 ns                ;
; 4.799 ns                                ; 224.22 MHz ( period = 4.460 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.315 ns                ;
; 4.800 ns                                ; 224.27 MHz ( period = 4.459 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.318 ns                ;
; 4.800 ns                                ; 224.27 MHz ( period = 4.459 ns )                    ; vga_controller:vga|V_Cont[12] ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.318 ns                ;
; 4.800 ns                                ; 224.27 MHz ( period = 4.459 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.314 ns                ;
; 4.801 ns                                ; 224.32 MHz ( period = 4.458 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.313 ns                ;
; 4.802 ns                                ; 224.37 MHz ( period = 4.457 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.312 ns                ;
; 4.802 ns                                ; 224.37 MHz ( period = 4.457 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.312 ns                ;
; 4.803 ns                                ; 224.42 MHz ( period = 4.456 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.311 ns                ;
; 4.804 ns                                ; 224.47 MHz ( period = 4.455 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.310 ns                ;
; 4.807 ns                                ; 224.62 MHz ( period = 4.452 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.307 ns                ;
; 4.809 ns                                ; 224.72 MHz ( period = 4.450 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.305 ns                ;
; 4.811 ns                                ; 224.82 MHz ( period = 4.448 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.303 ns                ;
; 4.813 ns                                ; 224.92 MHz ( period = 4.446 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.301 ns                ;
; 4.815 ns                                ; 225.02 MHz ( period = 4.444 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.299 ns                ;
; 4.817 ns                                ; 225.12 MHz ( period = 4.442 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.297 ns                ;
; 4.818 ns                                ; 225.17 MHz ( period = 4.441 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.296 ns                ;
; 4.819 ns                                ; 225.23 MHz ( period = 4.440 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.295 ns                ;
; 4.823 ns                                ; 225.43 MHz ( period = 4.436 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.293 ns                ;
; 4.823 ns                                ; 225.43 MHz ( period = 4.436 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.293 ns                ;
; 4.824 ns                                ; 225.48 MHz ( period = 4.435 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.292 ns                ;
; 4.825 ns                                ; 225.53 MHz ( period = 4.434 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.291 ns                ;
; 4.825 ns                                ; 225.53 MHz ( period = 4.434 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.289 ns                ;
; 4.826 ns                                ; 225.58 MHz ( period = 4.433 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.290 ns                ;
; 4.826 ns                                ; 225.58 MHz ( period = 4.433 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.288 ns                ;
; 4.827 ns                                ; 225.63 MHz ( period = 4.432 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.289 ns                ;
; 4.827 ns                                ; 225.63 MHz ( period = 4.432 ns )                    ; vga_controller:vga|H_Cont[6]  ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.289 ns                ;
; 4.827 ns                                ; 225.63 MHz ( period = 4.432 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.289 ns                ;
; 4.827 ns                                ; 225.63 MHz ( period = 4.432 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.289 ns                ;
; 4.827 ns                                ; 225.63 MHz ( period = 4.432 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.287 ns                ;
; 4.828 ns                                ; 225.68 MHz ( period = 4.431 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.286 ns                ;
; 4.828 ns                                ; 225.68 MHz ( period = 4.431 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.288 ns                ;
; 4.829 ns                                ; 225.73 MHz ( period = 4.430 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.285 ns                ;
; 4.829 ns                                ; 225.73 MHz ( period = 4.430 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.285 ns                ;
; 4.829 ns                                ; 225.73 MHz ( period = 4.430 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.287 ns                ;
; 4.830 ns                                ; 225.78 MHz ( period = 4.429 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.284 ns                ;
; 4.831 ns                                ; 225.84 MHz ( period = 4.428 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.283 ns                ;
; 4.832 ns                                ; 225.89 MHz ( period = 4.427 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.284 ns                ;
; 4.834 ns                                ; 225.99 MHz ( period = 4.425 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.282 ns                ;
; 4.834 ns                                ; 225.99 MHz ( period = 4.425 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.280 ns                ;
; 4.836 ns                                ; 226.09 MHz ( period = 4.423 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.280 ns                ;
; 4.836 ns                                ; 226.09 MHz ( period = 4.423 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.278 ns                ;
; 4.838 ns                                ; 226.19 MHz ( period = 4.421 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.276 ns                ;
; 4.838 ns                                ; 226.19 MHz ( period = 4.421 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.278 ns                ;
; 4.840 ns                                ; 226.30 MHz ( period = 4.419 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.276 ns                ;
; 4.840 ns                                ; 226.30 MHz ( period = 4.419 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.274 ns                ;
; 4.842 ns                                ; 226.40 MHz ( period = 4.417 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.274 ns                ;
; 4.842 ns                                ; 226.40 MHz ( period = 4.417 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.272 ns                ;
; 4.843 ns                                ; 226.45 MHz ( period = 4.416 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.273 ns                ;
; 4.844 ns                                ; 226.50 MHz ( period = 4.415 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.270 ns                ;
; 4.844 ns                                ; 226.50 MHz ( period = 4.415 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.272 ns                ;
; 4.845 ns                                ; 226.55 MHz ( period = 4.414 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.269 ns                ;
; 4.846 ns                                ; 226.60 MHz ( period = 4.413 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.268 ns                ;
; 4.894 ns                                ; 229.10 MHz ( period = 4.365 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.222 ns                ;
; 4.895 ns                                ; 229.15 MHz ( period = 4.364 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.221 ns                ;
; 4.896 ns                                ; 229.20 MHz ( period = 4.363 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.220 ns                ;
; 4.897 ns                                ; 229.25 MHz ( period = 4.362 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.219 ns                ;
; 4.898 ns                                ; 229.31 MHz ( period = 4.361 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.218 ns                ;
; 4.898 ns                                ; 229.31 MHz ( period = 4.361 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.218 ns                ;
; 4.899 ns                                ; 229.36 MHz ( period = 4.360 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.217 ns                ;
; 4.900 ns                                ; 229.41 MHz ( period = 4.359 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.216 ns                ;
; 4.903 ns                                ; 229.57 MHz ( period = 4.356 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.213 ns                ;
; 4.905 ns                                ; 229.67 MHz ( period = 4.354 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.211 ns                ;
; 4.907 ns                                ; 229.78 MHz ( period = 4.352 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.209 ns                ;
; 4.909 ns                                ; 229.89 MHz ( period = 4.350 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.207 ns                ;
; 4.911 ns                                ; 229.99 MHz ( period = 4.348 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.205 ns                ;
; 4.913 ns                                ; 230.10 MHz ( period = 4.346 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.203 ns                ;
; 4.914 ns                                ; 230.15 MHz ( period = 4.345 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.202 ns                ;
; 4.915 ns                                ; 230.20 MHz ( period = 4.344 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.201 ns                ;
; 4.943 ns                                ; 231.70 MHz ( period = 4.316 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.173 ns                ;
; 4.947 ns                                ; 231.91 MHz ( period = 4.312 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.169 ns                ;
; 4.947 ns                                ; 231.91 MHz ( period = 4.312 ns )                    ; vga_controller:vga|H_Cont[12] ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.169 ns                ;
; 4.957 ns                                ; 232.45 MHz ( period = 4.302 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.157 ns                ;
; 4.958 ns                                ; 232.50 MHz ( period = 4.301 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.156 ns                ;
; 4.959 ns                                ; 232.56 MHz ( period = 4.300 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.155 ns                ;
; 4.960 ns                                ; 232.61 MHz ( period = 4.299 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.154 ns                ;
; 4.961 ns                                ; 232.67 MHz ( period = 4.298 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.153 ns                ;
; 4.961 ns                                ; 232.67 MHz ( period = 4.298 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.153 ns                ;
; 4.962 ns                                ; 232.72 MHz ( period = 4.297 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.152 ns                ;
; 4.963 ns                                ; 232.77 MHz ( period = 4.296 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.151 ns                ;
; 4.966 ns                                ; 232.94 MHz ( period = 4.293 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.148 ns                ;
; 4.968 ns                                ; 233.05 MHz ( period = 4.291 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.150 ns                ;
; 4.968 ns                                ; 233.05 MHz ( period = 4.291 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.146 ns                ;
; 4.970 ns                                ; 233.15 MHz ( period = 4.289 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.146 ns                ;
; 4.970 ns                                ; 233.15 MHz ( period = 4.289 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.144 ns                ;
; 4.972 ns                                ; 233.26 MHz ( period = 4.287 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.146 ns                ;
; 4.972 ns                                ; 233.26 MHz ( period = 4.287 ns )                    ; vga_controller:vga|V_Cont[5]  ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.146 ns                ;
; 4.972 ns                                ; 233.26 MHz ( period = 4.287 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.142 ns                ;
; 4.974 ns                                ; 233.37 MHz ( period = 4.285 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.142 ns                ;
; 4.974 ns                                ; 233.37 MHz ( period = 4.285 ns )                    ; vga_controller:vga|H_Cont[9]  ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.142 ns                ;
; 4.974 ns                                ; 233.37 MHz ( period = 4.285 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.140 ns                ;
; 4.976 ns                                ; 233.48 MHz ( period = 4.283 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.138 ns                ;
; 4.977 ns                                ; 233.54 MHz ( period = 4.282 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.137 ns                ;
; 4.978 ns                                ; 233.59 MHz ( period = 4.281 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.136 ns                ;
; 5.002 ns                                ; 234.91 MHz ( period = 4.257 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.112 ns                ;
; 5.003 ns                                ; 234.96 MHz ( period = 4.256 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.111 ns                ;
; 5.004 ns                                ; 235.02 MHz ( period = 4.255 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.110 ns                ;
; 5.005 ns                                ; 235.07 MHz ( period = 4.254 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.109 ns                ;
; 5.006 ns                                ; 235.13 MHz ( period = 4.253 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.108 ns                ;
; 5.006 ns                                ; 235.13 MHz ( period = 4.253 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.108 ns                ;
; 5.007 ns                                ; 235.18 MHz ( period = 4.252 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.107 ns                ;
; 5.008 ns                                ; 235.24 MHz ( period = 4.251 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.106 ns                ;
; 5.011 ns                                ; 235.40 MHz ( period = 4.248 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.103 ns                ;
; 5.013 ns                                ; 235.52 MHz ( period = 4.246 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.101 ns                ;
; 5.015 ns                                ; 235.63 MHz ( period = 4.244 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.099 ns                ;
; 5.017 ns                                ; 235.74 MHz ( period = 4.242 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.097 ns                ;
; 5.019 ns                                ; 235.85 MHz ( period = 4.240 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.095 ns                ;
; 5.021 ns                                ; 235.96 MHz ( period = 4.238 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.093 ns                ;
; 5.022 ns                                ; 236.02 MHz ( period = 4.237 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.092 ns                ;
; 5.023 ns                                ; 236.07 MHz ( period = 4.236 ns )                    ; vga_controller:vga|H_Cont[5]  ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.091 ns                ;
; 5.024 ns                                ; 236.13 MHz ( period = 4.235 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.090 ns                ;
; 5.025 ns                                ; 236.18 MHz ( period = 4.234 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.089 ns                ;
; 5.026 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.088 ns                ;
; 5.027 ns                                ; 236.29 MHz ( period = 4.232 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.087 ns                ;
; 5.028 ns                                ; 236.35 MHz ( period = 4.231 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.086 ns                ;
; 5.028 ns                                ; 236.35 MHz ( period = 4.231 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.086 ns                ;
; 5.029 ns                                ; 236.41 MHz ( period = 4.230 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.085 ns                ;
; 5.030 ns                                ; 236.46 MHz ( period = 4.229 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.084 ns                ;
; 5.033 ns                                ; 236.63 MHz ( period = 4.226 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.081 ns                ;
; 5.035 ns                                ; 236.74 MHz ( period = 4.224 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.079 ns                ;
; 5.037 ns                                ; 236.85 MHz ( period = 4.222 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.077 ns                ;
; 5.039 ns                                ; 236.97 MHz ( period = 4.220 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.079 ns                ;
; 5.039 ns                                ; 236.97 MHz ( period = 4.220 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.075 ns                ;
; 5.041 ns                                ; 237.08 MHz ( period = 4.218 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.073 ns                ;
; 5.043 ns                                ; 237.19 MHz ( period = 4.216 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.075 ns                ;
; 5.043 ns                                ; 237.19 MHz ( period = 4.216 ns )                    ; vga_controller:vga|V_Cont[4]  ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.118 ns                  ; 4.075 ns                ;
; 5.043 ns                                ; 237.19 MHz ( period = 4.216 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.071 ns                ;
; 5.044 ns                                ; 237.25 MHz ( period = 4.215 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.070 ns                ;
; 5.045 ns                                ; 237.30 MHz ( period = 4.214 ns )                    ; vga_controller:vga|H_Cont[11] ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.114 ns                  ; 4.069 ns                ;
; 5.094 ns                                ; 240.10 MHz ( period = 4.165 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_R[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.022 ns                ;
; 5.095 ns                                ; 240.15 MHz ( period = 4.164 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.021 ns                ;
; 5.096 ns                                ; 240.21 MHz ( period = 4.163 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_R[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.020 ns                ;
; 5.097 ns                                ; 240.27 MHz ( period = 4.162 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.019 ns                ;
; 5.098 ns                                ; 240.33 MHz ( period = 4.161 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.018 ns                ;
; 5.098 ns                                ; 240.33 MHz ( period = 4.161 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.018 ns                ;
; 5.099 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.017 ns                ;
; 5.100 ns                                ; 240.44 MHz ( period = 4.159 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_R[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.016 ns                ;
; 5.102 ns                                ; 240.56 MHz ( period = 4.157 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.014 ns                ;
; 5.103 ns                                ; 240.62 MHz ( period = 4.156 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.013 ns                ;
; 5.105 ns                                ; 240.73 MHz ( period = 4.154 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.011 ns                ;
; 5.106 ns                                ; 240.79 MHz ( period = 4.153 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.010 ns                ;
; 5.106 ns                                ; 240.79 MHz ( period = 4.153 ns )                    ; vga_controller:vga|H_Cont[10] ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.010 ns                ;
; 5.107 ns                                ; 240.85 MHz ( period = 4.152 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.009 ns                ;
; 5.109 ns                                ; 240.96 MHz ( period = 4.150 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_R[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.007 ns                ;
; 5.111 ns                                ; 241.08 MHz ( period = 4.148 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.005 ns                ;
; 5.113 ns                                ; 241.20 MHz ( period = 4.146 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.003 ns                ;
; 5.114 ns                                ; 241.25 MHz ( period = 4.145 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.002 ns                ;
; 5.115 ns                                ; 241.31 MHz ( period = 4.144 ns )                    ; vga_controller:vga|V_Cont[9]  ; vga_controller:vga|outVGA_R[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.116 ns                  ; 4.001 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                                ;                                          ;                                          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iCLK_50'                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[25] ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; ResetDelay:u2|Cont[5]  ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; ResetDelay:u2|Cont[6]  ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; ResetDelay:u2|Cont[27] ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; ResetDelay:u2|Cont[13] ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; ResetDelay:u2|Cont[0]  ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; ResetDelay:u2|Cont[8]  ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[14] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[13] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[15] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[12] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[0]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[2]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[3]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; ResetDelay:u2|Cont[2]  ; ResetDelay:u2|Cont[9]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[31] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[29] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[30] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[16] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[17] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[20] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[19] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[24] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[25] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[28] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[27] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[26] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[18] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[22] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[23] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; ResetDelay:u2|Cont[4]  ; ResetDelay:u2|Cont[21] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[31] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[29] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[30] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[16] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[17] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[20] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[19] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[24] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[25] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[28] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[27] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[26] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[18] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[22] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[23] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; ResetDelay:u2|Cont[14] ; ResetDelay:u2|Cont[21] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; ResetDelay:u2|Cont[17] ; ResetDelay:u2|Cont[1]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; ResetDelay:u2|Cont[17] ; ResetDelay:u2|Cont[6]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; ResetDelay:u2|Cont[17] ; ResetDelay:u2|Cont[4]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; ResetDelay:u2|Cont[17] ; ResetDelay:u2|Cont[5]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; ResetDelay:u2|Cont[17] ; ResetDelay:u2|Cont[7]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; ResetDelay:u2|Cont[17] ; ResetDelay:u2|Cont[8]  ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; ResetDelay:u2|Cont[17] ; ResetDelay:u2|Cont[11] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; ResetDelay:u2|Cont[17] ; ResetDelay:u2|Cont[10] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 3.652 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                               ; From Clock                               ; To Clock                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; vga_controller:vga|mVGA_V_SYNC                      ; vga_controller:vga|mVGA_V_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.525 ns                                ; vga_controller:vga|mVGA_H_SYNC                      ; vga_controller:vga|outVGA_H_SYNC ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.529 ns                                ; vga_controller:vga|mVGA_H_SYNC                      ; vga_controller:vga|outVGA_BLANK  ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.537 ns                                ; vga_controller:vga|V_Cont[12]                       ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.795 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[0]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.801 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; vga_controller:vga|V_Cont[9]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.808 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.812 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.821 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[0]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.825 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.825 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.838 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.841 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.844 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.854 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.983 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.000 ns                 ;
; 0.990 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.006 ns                 ;
; 0.991 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.007 ns                 ;
; 1.078 ns                                ; vga_controller:vga|mVGA_V_SYNC                      ; vga_controller:vga|outVGA_BLANK  ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.096 ns                 ;
; 1.088 ns                                ; vga_controller:vga|mVGA_V_SYNC                      ; vga_controller:vga|outVGA_V_SYNC ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.106 ns                 ;
; 1.114 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.131 ns                 ;
; 1.178 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.184 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; vga_controller:vga|V_Cont[9]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.191 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.192 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.195 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.196 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[0]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.205 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.208 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.224 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.227 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.243 ns                 ;
; 1.228 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.230 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.231 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.240 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.240 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.240 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.249 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.252 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|outVGA_B[9]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.267 ns                 ;
; 1.255 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|outVGA_B[9]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.273 ns                 ;
; 1.256 ns                                ; vga_controller:vga|V_Cont[9]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.262 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.263 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.267 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.276 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.276 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.279 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.295 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[0]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.293 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.295 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.298 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.314 ns                 ;
; 1.299 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.300 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.316 ns                 ;
; 1.301 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.317 ns                 ;
; 1.302 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.311 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.327 ns                 ;
; 1.311 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.327 ns                 ;
; 1.320 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.326 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; vga_controller:vga|V_Cont[9]                        ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.333 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.334 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.338 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.347 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.363 ns                 ;
; 1.347 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.363 ns                 ;
; 1.350 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.367 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.383 ns                 ;
; 1.369 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.385 ns                 ;
; 1.370 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.386 ns                 ;
; 1.371 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.387 ns                 ;
; 1.372 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.388 ns                 ;
; 1.373 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.374 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.378 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|outVGA_B[9]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.393 ns                 ;
; 1.382 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.398 ns                 ;
; 1.387 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.404 ns                 ;
; 1.390 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.406 ns                 ;
; 1.391 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.397 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.399 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.404 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.420 ns                 ;
; 1.409 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.412 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.429 ns                 ;
; 1.418 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.434 ns                 ;
; 1.438 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.454 ns                 ;
; 1.440 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.456 ns                 ;
; 1.441 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.457 ns                 ;
; 1.442 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.458 ns                 ;
; 1.443 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.459 ns                 ;
; 1.444 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.460 ns                 ;
; 1.445 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.461 ns                 ;
; 1.453 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.469 ns                 ;
; 1.461 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.477 ns                 ;
; 1.462 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.468 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.470 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.470 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.472 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.489 ns                 ;
; 1.475 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.480 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.496 ns                 ;
; 1.489 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.505 ns                 ;
; 1.506 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.522 ns                 ;
; 1.507 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|mVGA_V_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.524 ns                 ;
; 1.509 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.525 ns                 ;
; 1.509 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.525 ns                 ;
; 1.511 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.527 ns                 ;
; 1.513 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.529 ns                 ;
; 1.515 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.531 ns                 ;
; 1.532 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.548 ns                 ;
; 1.533 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.541 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.541 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.546 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.562 ns                 ;
; 1.577 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.593 ns                 ;
; 1.580 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.596 ns                 ;
; 1.580 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.596 ns                 ;
; 1.582 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.598 ns                 ;
; 1.584 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.600 ns                 ;
; 1.586 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.602 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.618 ns                 ;
; 1.603 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.619 ns                 ;
; 1.604 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.604 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.612 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.612 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.612 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.620 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.637 ns                 ;
; 1.639 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.648 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.664 ns                 ;
; 1.648 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.664 ns                 ;
; 1.651 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.667 ns                 ;
; 1.651 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.667 ns                 ;
; 1.659 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|mVGA_V_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.674 ns                 ;
; 1.673 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.689 ns                 ;
; 1.674 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.690 ns                 ;
; 1.675 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.683 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.699 ns                 ;
; 1.683 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.699 ns                 ;
; 1.683 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.699 ns                 ;
; 1.705 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.721 ns                 ;
; 1.710 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.726 ns                 ;
; 1.719 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.735 ns                 ;
; 1.719 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.735 ns                 ;
; 1.722 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.738 ns                 ;
; 1.722 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.738 ns                 ;
; 1.744 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.760 ns                 ;
; 1.746 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.754 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.770 ns                 ;
; 1.754 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.770 ns                 ;
; 1.754 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.770 ns                 ;
; 1.763 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.779 ns                 ;
; 1.776 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.792 ns                 ;
; 1.781 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.797 ns                 ;
; 1.790 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|outVGA_B[9]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.807 ns                 ;
; 1.790 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.806 ns                 ;
; 1.790 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.806 ns                 ;
; 1.793 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.809 ns                 ;
; 1.814 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.831 ns                 ;
; 1.815 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.831 ns                 ;
; 1.817 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.825 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.841 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                          ;                                          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tco                                                                                                      ;
+-------+--------------+------------+------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                     ; To           ; From Clock ;
+-------+--------------+------------+------------------------------------------+--------------+------------+
; N/A   ; None         ; 8.810 ns   ; ResetDelay:u2|oRST_1                     ; GPIO_1[14]   ; iCLK_50    ;
; N/A   ; None         ; 5.928 ns   ; vga_controller:vga|outVGA_BLANK          ; oVGA_BLANK_N ; iTD1_CLK27 ;
; N/A   ; None         ; 5.678 ns   ; vga_controller:vga|outVGA_R[4]           ; oVGA_R[4]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.469 ns   ; vga_controller:vga|outVGA_V_SYNC         ; oVGA_VS      ; iTD1_CLK27 ;
; N/A   ; None         ; 5.467 ns   ; vga_controller:vga|outVGA_R[1]           ; oVGA_R[1]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.452 ns   ; vga_controller:vga|outVGA_R[2]           ; oVGA_R[2]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.439 ns   ; vga_controller:vga|outVGA_H_SYNC         ; oVGA_HS      ; iTD1_CLK27 ;
; N/A   ; None         ; 5.287 ns   ; vga_controller:vga|outVGA_G[5]           ; oVGA_G[5]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.276 ns   ; vga_controller:vga|outVGA_R[3]           ; oVGA_R[3]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.038 ns   ; vga_controller:vga|outVGA_G[7]           ; oVGA_G[7]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.023 ns   ; vga_controller:vga|outVGA_R[0]           ; oVGA_R[0]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.981 ns   ; vga_controller:vga|outVGA_B[9]           ; oVGA_B[9]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.844 ns   ; vga_controller:vga|outVGA_G[6]           ; oVGA_G[6]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.595 ns   ; vga_controller:vga|outVGA_G[8]           ; oVGA_G[8]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.551 ns   ; vga_controller:vga|outVGA_R[9]           ; oVGA_R[9]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.336 ns   ; vga_controller:vga|outVGA_B[0]           ; oVGA_B[0]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.327 ns   ; vga_controller:vga|outVGA_B[8]           ; oVGA_B[8]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.325 ns   ; vga_controller:vga|outVGA_B[1]           ; oVGA_B[1]    ; iTD1_CLK27 ;
; N/A   ; None         ; 3.880 ns   ; vga_controller:vga|outVGA_B[7]           ; oVGA_B[7]    ; iTD1_CLK27 ;
; N/A   ; None         ; 3.875 ns   ; vga_controller:vga|outVGA_B[6]           ; oVGA_B[6]    ; iTD1_CLK27 ;
; N/A   ; None         ; 3.870 ns   ; vga_controller:vga|outVGA_B[5]           ; oVGA_B[5]    ; iTD1_CLK27 ;
; N/A   ; None         ; 3.870 ns   ; vga_controller:vga|outVGA_B[3]           ; oVGA_B[3]    ; iTD1_CLK27 ;
; N/A   ; None         ; 3.864 ns   ; vga_controller:vga|outVGA_B[2]           ; oVGA_B[2]    ; iTD1_CLK27 ;
; N/A   ; None         ; 3.861 ns   ; vga_controller:vga|outVGA_B[4]           ; oVGA_B[4]    ; iTD1_CLK27 ;
; N/A   ; None         ; 2.871 ns   ; vga_pll:u6|altpll:altpll_component|_clk0 ; oVGA_CLOCK   ; iTD1_CLK27 ;
+-------+--------------+------------+------------------------------------------+--------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+---------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To        ;
+-------+-------------------+-----------------+---------+-----------+
; N/A   ; None              ; 10.585 ns       ; iSW[3]  ; oLEDR[3]  ;
; N/A   ; None              ; 10.499 ns       ; iSW[17] ; oLEDR[17] ;
; N/A   ; None              ; 10.496 ns       ; iSW[1]  ; oLEDR[1]  ;
; N/A   ; None              ; 10.479 ns       ; iSW[2]  ; oLEDR[2]  ;
; N/A   ; None              ; 10.434 ns       ; iSW[0]  ; oLEDR[0]  ;
; N/A   ; None              ; 10.356 ns       ; iSW[6]  ; oLEDR[6]  ;
; N/A   ; None              ; 10.218 ns       ; iSW[4]  ; oLEDR[4]  ;
; N/A   ; None              ; 10.193 ns       ; iSW[7]  ; oLEDR[7]  ;
; N/A   ; None              ; 10.165 ns       ; iSW[8]  ; oLEDR[8]  ;
; N/A   ; None              ; 10.152 ns       ; iSW[5]  ; oLEDR[5]  ;
; N/A   ; None              ; 10.110 ns       ; iSW[16] ; oLEDR[16] ;
; N/A   ; None              ; 10.095 ns       ; iSW[14] ; oLEDR[14] ;
; N/A   ; None              ; 9.960 ns        ; iSW[15] ; oLEDR[15] ;
; N/A   ; None              ; 9.882 ns        ; iSW[9]  ; oLEDR[9]  ;
; N/A   ; None              ; 9.875 ns        ; iSW[13] ; oLEDR[13] ;
; N/A   ; None              ; 9.792 ns        ; iSW[12] ; oLEDR[12] ;
; N/A   ; None              ; 9.614 ns        ; iSW[11] ; oLEDR[11] ;
; N/A   ; None              ; 9.300 ns        ; iSW[10] ; oLEDR[10] ;
+-------+-------------------+-----------------+---------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 18 16:37:11 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "iCLK_50" is an undefined clock
Info: Found timing assignments -- calculating delays
Info: Slack time is 4.473 ns for clock "vga_pll:u6|altpll:altpll_component|_clk0" between source register "vga_controller:vga|V_Cont[11]" and destination register "vga_controller:vga|outVGA_R[0]"
    Info: Fmax is 208.94 MHz (period= 4.786 ns)
    Info: + Largest register to register requirement is 9.116 ns
        Info: + Setup relationship between source and destination is 9.259 ns
            Info: + Latch edge is 6.631 ns
                Info: Clock period of Destination clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.628 ns
                Info: Clock period of Source clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.071 ns
            Info: + Shortest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.821 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 2.821 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 1; REG Node = 'vga_controller:vga|outVGA_R[0]'
                Info: Total cell delay = 0.537 ns ( 19.04 % )
                Info: Total interconnect delay = 2.284 ns ( 80.96 % )
            Info: - Longest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to source register is 2.750 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.175 ns) + CELL(0.537 ns) = 2.750 ns; Loc. = LCFF_X60_Y37_N27; Fanout = 5; REG Node = 'vga_controller:vga|V_Cont[11]'
                Info: Total cell delay = 0.537 ns ( 19.53 % )
                Info: Total interconnect delay = 2.213 ns ( 80.47 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y37_N27; Fanout = 5; REG Node = 'vga_controller:vga|V_Cont[11]'
        Info: 2: + IC(0.802 ns) + CELL(0.398 ns) = 1.200 ns; Loc. = LCCOMB_X63_Y37_N16; Fanout = 1; COMB Node = 'vga_controller:vga|mVGA_R~1'
        Info: 3: + IC(1.226 ns) + CELL(0.410 ns) = 2.836 ns; Loc. = LCCOMB_X61_Y37_N0; Fanout = 20; COMB Node = 'vga_controller:vga|mVGA_R~3'
        Info: 4: + IC(1.574 ns) + CELL(0.149 ns) = 4.559 ns; Loc. = LCCOMB_X57_Y50_N16; Fanout = 1; COMB Node = 'vga_controller:vga|outVGA_R[0]~feeder'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.643 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 1; REG Node = 'vga_controller:vga|outVGA_R[0]'
        Info: Total cell delay = 1.041 ns ( 22.42 % )
        Info: Total interconnect delay = 3.602 ns ( 77.58 % )
Info: No valid register-to-register data paths exist for clock "iTD1_CLK27"
Info: Clock "iCLK_50" has Internal fmax of 240.1 MHz between source register "ResetDelay:u2|Cont[4]" and destination register "ResetDelay:u2|Cont[14]" (period= 4.165 ns)
    Info: + Longest register to register delay is 3.951 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 3; REG Node = 'ResetDelay:u2|Cont[4]'
        Info: 2: + IC(0.715 ns) + CELL(0.393 ns) = 1.108 ns; Loc. = LCCOMB_X42_Y23_N2; Fanout = 1; COMB Node = 'ResetDelay:u2|Equal0~5'
        Info: 3: + IC(0.438 ns) + CELL(0.275 ns) = 1.821 ns; Loc. = LCCOMB_X42_Y23_N16; Fanout = 4; COMB Node = 'ResetDelay:u2|Equal0~8'
        Info: 4: + IC(0.477 ns) + CELL(0.275 ns) = 2.573 ns; Loc. = LCCOMB_X42_Y22_N16; Fanout = 32; COMB Node = 'ResetDelay:u2|Equal0~12'
        Info: 5: + IC(0.718 ns) + CELL(0.660 ns) = 3.951 ns; Loc. = LCFF_X41_Y23_N29; Fanout = 3; REG Node = 'ResetDelay:u2|Cont[14]'
        Info: Total cell delay = 1.603 ns ( 40.57 % )
        Info: Total interconnect delay = 2.348 ns ( 59.43 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "iCLK_50" to destination register is 2.836 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 35; COMB Node = 'iCLK_50~clkctrl'
            Info: 3: + IC(1.228 ns) + CELL(0.537 ns) = 2.836 ns; Loc. = LCFF_X41_Y23_N29; Fanout = 3; REG Node = 'ResetDelay:u2|Cont[14]'
            Info: Total cell delay = 1.496 ns ( 52.75 % )
            Info: Total interconnect delay = 1.340 ns ( 47.25 % )
        Info: - Longest clock path from clock "iCLK_50" to source register is 2.836 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 35; COMB Node = 'iCLK_50~clkctrl'
            Info: 3: + IC(1.228 ns) + CELL(0.537 ns) = 2.836 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 3; REG Node = 'ResetDelay:u2|Cont[4]'
            Info: Total cell delay = 1.496 ns ( 52.75 % )
            Info: Total interconnect delay = 1.340 ns ( 47.25 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "vga_pll:u6|altpll:altpll_component|_clk0" between source register "vga_controller:vga|mVGA_V_SYNC" and destination register "vga_controller:vga|mVGA_V_SYNC"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y37_N27; Fanout = 3; REG Node = 'vga_controller:vga|mVGA_V_SYNC'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X61_Y37_N26; Fanout = 1; COMB Node = 'vga_controller:vga|mVGA_V_SYNC~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X61_Y37_N27; Fanout = 3; REG Node = 'vga_controller:vga|mVGA_V_SYNC'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.628 ns
                Info: Clock period of Destination clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.628 ns
                Info: Clock period of Source clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.751 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.176 ns) + CELL(0.537 ns) = 2.751 ns; Loc. = LCFF_X61_Y37_N27; Fanout = 3; REG Node = 'vga_controller:vga|mVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 19.52 % )
                Info: Total interconnect delay = 2.214 ns ( 80.48 % )
            Info: - Shortest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to source register is 2.751 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.176 ns) + CELL(0.537 ns) = 2.751 ns; Loc. = LCFF_X61_Y37_N27; Fanout = 3; REG Node = 'vga_controller:vga|mVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 19.52 % )
                Info: Total interconnect delay = 2.214 ns ( 80.48 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "iCLK_50" to destination pin "GPIO_1[14]" through register "ResetDelay:u2|oRST_1" is 8.810 ns
    Info: + Longest clock path from clock "iCLK_50" to source register is 2.833 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 35; COMB Node = 'iCLK_50~clkctrl'
        Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.833 ns; Loc. = LCFF_X42_Y22_N29; Fanout = 2; REG Node = 'ResetDelay:u2|oRST_1'
        Info: Total cell delay = 1.496 ns ( 52.81 % )
        Info: Total interconnect delay = 1.337 ns ( 47.19 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y22_N29; Fanout = 2; REG Node = 'ResetDelay:u2|oRST_1'
        Info: 2: + IC(3.075 ns) + CELL(2.652 ns) = 5.727 ns; Loc. = PIN_L29; Fanout = 0; PIN Node = 'GPIO_1[14]'
        Info: Total cell delay = 2.652 ns ( 46.31 % )
        Info: Total interconnect delay = 3.075 ns ( 53.69 % )
Info: Longest tpd from source pin "iSW[3]" to destination pin "oLEDR[3]" is 10.585 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW[3]'
    Info: 2: + IC(6.915 ns) + CELL(2.818 ns) = 10.585 ns; Loc. = PIN_AJ4; Fanout = 0; PIN Node = 'oLEDR[3]'
    Info: Total cell delay = 3.670 ns ( 34.67 % )
    Info: Total interconnect delay = 6.915 ns ( 65.33 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Wed Nov 18 16:37:12 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


