
It means **how one class inherits another**, or **how many parents/children are involved** in that relationship.

SystemVerilog supports **single inheritance only** (like C++ and Java),  
but you can **create inheritance structures** that _behave_ like multiple forms â€” using **multi-level**, **hierarchical**, and **hybrid** patterns.

----------

## ğŸ§© 1ï¸âƒ£ **Single Inheritance**

â¡ One **child** inherits from **one parent**.  
âœ… Most common and directly supported in SystemVerilog.

```
class Parent;
  function void show();
    $display("I am Parent");
  endfunction
endclass

class Child extends Parent;
  function void show();
    $display("I am Child");
  endfunction
endclass
``` 

ğŸ‘‰ The `Child` class gets all variables and methods from `Parent`.

----------

## ğŸ§© 2ï¸âƒ£ **Multi-Level Inheritance**

â¡ A **chain** of inheritance.  
Parent â†’ Child â†’ Grandchild.

âœ… Common in layered verification components.

```
class GrandParent;
endclass

class Parent extends GrandParent;
endclass

class Child extends Parent;
endclass
``` 

ğŸ‘‰ Each class adds or overrides behavior from its parent.  
Used in **UVM**, where:

-   `uvm_component` â†’ `uvm_env` â†’ `my_env` â†’ `my_test_env`
    

----------

## ğŸ§© 3ï¸âƒ£ **Hierarchical (Tree) Inheritance**

â¡ One parent â†’ multiple children.

âœ… Used to create different specialized versions of a class.

```
class Vehicle;
endclass

class Car extends Vehicle;
endclass

class Bike extends Vehicle;
endclass
``` 

ğŸ‘‰ All children share base functionality (like `start()`, `stop()`),  
but define their own specifics (`gear()`, `accelerate()`).

----------

## ğŸ§© 4ï¸âƒ£ **Hybrid Inheritance (Combination)**

â¡ Combination of **multi-level + hierarchical** inheritance.

âœ… Example:

```
	Vehicle
 â†™ 		  â†˜
Car       Bike
  â†˜
 SportsCar
 ``` 

```
class Vehicle; endclass
class Car extends Vehicle; endclass
class Bike extends Vehicle; endclass
class SportsCar extends Car; endclass
```` 

ğŸ‘‰ Though SystemVerilog **doesnâ€™t support true multiple inheritance**,  
you can **structure classes** like this to behave similarly (a hybrid pattern).

----------

## ğŸš« 5ï¸âƒ£ **Multiple Inheritance** (âŒ Not Supported Directly)

â¡ A child inherits from **two or more parents**.

`// âŒ Not allowed in SystemVerilog
class Child extends Parent1, Parent2;` 

**Why not supported?**  
Because it leads to **ambiguity** â€” if both parents have the same function name, which one should the child use?

ğŸ‘‰ Instead, SystemVerilog uses **interfaces** and **composition** to achieve similar results.