
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003576                       # Number of seconds simulated
sim_ticks                                  3576015192                       # Number of ticks simulated
final_tick                               530568453804                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65800                       # Simulator instruction rate (inst/s)
host_op_rate                                    83215                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 116592                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887392                       # Number of bytes of host memory used
host_seconds                                 30671.13                       # Real time elapsed on the host
sim_insts                                  2018169115                       # Number of instructions simulated
sim_ops                                    2552305073                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       305024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       124288                       # Number of bytes read from this memory
system.physmem.bytes_read::total               439680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       137728                       # Number of bytes written to this memory
system.physmem.bytes_written::total            137728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2383                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          971                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3435                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1076                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1076                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1395967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     85297177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1503349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34756004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122952498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1395967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1503349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2899317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38514378                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38514378                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38514378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1395967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     85297177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1503349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34756004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161466876                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8575577                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3145595                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551848                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213993                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1300976                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1237239                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334960                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9300                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3290811                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17321478                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3145595                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572199                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126729                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        574136                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620808                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99994                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8429312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.533632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4772802     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228457      2.71%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259611      3.08%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474699      5.63%     68.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          216611      2.57%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328141      3.89%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180005      2.14%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154072      1.83%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814914     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8429312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366809                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019862                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3471714                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       526428                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490146                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35263                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905760                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535595                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2077                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20627282                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4913                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905760                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661372                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139405                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       128669                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331294                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       262807                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19812344                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4160                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141372                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76483                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1078                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27745110                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92287046                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92287046                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10684427                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4202                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2545                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           674019                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1847266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13709                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       316911                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18615084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14983476                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29280                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6291367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18844622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8429312                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.922349                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2944401     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1783568     21.16%     56.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1227413     14.56%     70.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       847016     10.05%     80.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       704970      8.36%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       383222      4.55%     93.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377506      4.48%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86720      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74496      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8429312                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108899     76.81%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15195     10.72%     87.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17682     12.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492478     83.38%     83.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212273      1.42%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493517      9.97%     94.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       783558      5.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14983476                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.747227                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141778                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009462                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38567322                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24910798                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14548688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15125254                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29601                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       721923                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238865                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905760                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55281                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9304                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18619291                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65737                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1847266                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944082                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2520                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249566                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14699486                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393031                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       283990                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146317                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081808                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            753286                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714110                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14560246                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14548688                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9524896                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26724450                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696526                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356411                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6337636                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216745                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7523552                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162715                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2964788     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050727     27.26%     66.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841714     11.19%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419958      5.58%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428755      5.70%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       168417      2.24%     91.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183985      2.45%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95019      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370189      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7523552                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370189                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25772519                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38145252                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 146265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857558                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857558                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166102                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166102                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66082933                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20113417                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19076492                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8575577                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3245069                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2644378                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214763                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1324589                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1259758                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345872                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9475                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3337206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17718763                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3245069                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1605630                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3712603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1159419                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        480354                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1637840                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8471737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.591714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.375259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4759134     56.18%     56.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258640      3.05%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269699      3.18%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          424880      5.02%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          202464      2.39%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285850      3.37%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          191272      2.26%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141484      1.67%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1938314     22.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8471737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378408                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.066189                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3514523                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       434780                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3552342                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29679                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        940407                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       549869                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1146                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21175195                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4272                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        940407                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3692041                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101342                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       104081                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3402428                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       231432                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20411052                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133428                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28570293                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95156922                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95156922                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17423158                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11147088                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3504                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1791                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           608601                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1903168                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       981806                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10130                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       361589                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19131482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15182461                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26891                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6602629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20396269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8471737                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.792131                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.928401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2918954     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1832624     21.63%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1221206     14.42%     70.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       811867      9.58%     80.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       736962      8.70%     88.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       416680      4.92%     93.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       372325      4.39%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82326      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78793      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8471737                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114568     77.76%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16816     11.41%     89.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15946     10.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12673225     83.47%     83.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201909      1.33%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1713      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1504916      9.91%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       800698      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15182461                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770430                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147330                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009704                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39010878                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25737756                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14751009                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15329791                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21234                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       763067                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       260165                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        940407                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59829                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12409                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19135013                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1903168                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       981806                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1785                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250181                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14909803                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1405105                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       272656                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2178487                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2118927                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            773382                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738636                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14762310                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14751009                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9687130                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27539788                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.720119                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351750                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10152666                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12500181                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6634846                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3493                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216673                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7531330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2866846     38.07%     38.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2139620     28.41%     66.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       849407     11.28%     77.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425952      5.66%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       394980      5.24%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180221      2.39%     91.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       195614      2.60%     93.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100338      1.33%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       378352      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7531330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10152666                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12500181                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1861735                       # Number of memory references committed
system.switch_cpus1.commit.loads              1140098                       # Number of loads committed
system.switch_cpus1.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1804895                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11260849                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257730                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       378352                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26287836                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39211549                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 103840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10152666                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12500181                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10152666                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844663                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844663                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183905                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183905                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66939947                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20452981                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19487816                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3480                       # number of misc regfile writes
system.l2.replacements                           3437                       # number of replacements
system.l2.tagsinuse                       8188.642218                       # Cycle average of tags in use
system.l2.total_refs                           626083                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11629                       # Sample count of references to valid blocks.
system.l2.avg_refs                          53.838077                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            68.243739                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     35.427602                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1093.153202                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     33.817571                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    442.367213                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3636.480150                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2879.152741                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.133442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004128                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.054000                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.443906                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.351459                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999590                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5117                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3425                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8548                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2592                       # number of Writeback hits
system.l2.Writeback_hits::total                  2592                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   114                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5179                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3477                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8662                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5179                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3477                       # number of overall hits
system.l2.overall_hits::total                    8662                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2383                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          971                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3435                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2383                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          971                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3435                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2383                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          971                       # number of overall misses
system.l2.overall_misses::total                  3435                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1927453                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    106373389                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1971150                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     44545641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       154817633                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1927453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    106373389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1971150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     44545641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        154817633                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1927453                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    106373389                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1971150                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     44545641                       # number of overall miss cycles
system.l2.overall_miss_latency::total       154817633                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4396                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11983                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2592                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2592                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               114                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7562                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4448                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12097                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7562                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4448                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12097                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.317733                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.220883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.286656                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.315128                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.218300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.283955                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.315128                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.218300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.283955                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49421.871795                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44638.434326                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46932.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45876.046344                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45070.635517                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49421.871795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44638.434326                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46932.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45876.046344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45070.635517                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49421.871795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44638.434326                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46932.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45876.046344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45070.635517                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1076                       # number of writebacks
system.l2.writebacks::total                      1076                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2383                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          971                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3435                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3435                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1706463                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     92602309                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1729367                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     38925785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    134963924                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1706463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     92602309                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1729367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     38925785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    134963924                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1706463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     92602309                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1729367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     38925785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    134963924                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.317733                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.220883                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.286656                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.315128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.218300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.283955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.315128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.218300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.283955                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43755.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38859.550567                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41175.404762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40088.347065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39290.807569                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43755.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 38859.550567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41175.404762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40088.347065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39290.807569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43755.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 38859.550567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41175.404762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40088.347065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39290.807569                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.954382                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629481                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1944911.613592                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.954382                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065632                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.822042                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620754                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620754                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620754                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620754                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620754                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2736768                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2736768                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2736768                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2736768                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2736768                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2736768                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620808                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620808                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620808                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620808                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620808                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620808                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50680.888889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50680.888889                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50680.888889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50680.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50680.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50680.888889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2258544                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2258544                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2258544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2258544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2258544                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2258544                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52524.279070                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52524.279070                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52524.279070                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52524.279070                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52524.279070                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52524.279070                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7562                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580866                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7818                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21051.530570                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.485386                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.514614                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888615                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111385                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086042                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086042                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701556                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2438                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2438                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787598                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787598                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787598                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787598                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14546                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14546                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          223                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14769                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14769                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14769                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14769                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    457998704                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    457998704                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9165526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9165526                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    467164230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    467164230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    467164230                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    467164230                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802367                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802367                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802367                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802367                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013217                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013217                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000318                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000318                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008194                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008194                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008194                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008194                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31486.230166                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31486.230166                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41101.013453                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41101.013453                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31631.405647                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31631.405647                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31631.405647                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31631.405647                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1575                       # number of writebacks
system.cpu0.dcache.writebacks::total             1575                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7046                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7046                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7207                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7207                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7207                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7207                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7500                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7500                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7562                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7562                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    156393975                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    156393975                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1699414                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1699414                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    158093389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    158093389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    158093389                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    158093389                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004196                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004196                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004196                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004196                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20852.530000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20852.530000                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27409.903226                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27409.903226                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20906.293176                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20906.293176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20906.293176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20906.293176                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.932782                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999663045                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1975618.666008                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.932782                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063995                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1637787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1637787                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1637787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1637787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1637787                       # number of overall hits
system.cpu1.icache.overall_hits::total        1637787                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2835853                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2835853                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2835853                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2835853                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2835853                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2835853                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1637840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1637840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1637840                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1637840                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1637840                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1637840                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53506.660377                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53506.660377                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53506.660377                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53506.660377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53506.660377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53506.660377                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2364460                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2364460                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2364460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2364460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2364460                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2364460                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53737.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53737.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53737.727273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53737.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53737.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53737.727273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4448                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153067350                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4704                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32539.827806                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.924375                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.075625                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.874705                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.125295                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1100498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1100498                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       717969                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        717969                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1740                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1818467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1818467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1818467                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1818467                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11068                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11235                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11235                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11235                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11235                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    358994393                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    358994393                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5259381                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5259381                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    364253774                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    364253774                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    364253774                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    364253774                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1111566                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1111566                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       718136                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718136                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1829702                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1829702                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1829702                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1829702                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009957                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009957                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000233                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000233                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006140                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32435.344507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32435.344507                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31493.299401                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31493.299401                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32421.341700                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32421.341700                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32421.341700                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32421.341700                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1017                       # number of writebacks
system.cpu1.dcache.writebacks::total             1017                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6672                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6787                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6787                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4396                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4448                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4448                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     74702054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     74702054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1135902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1135902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     75837956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     75837956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     75837956                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     75837956                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002431                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002431                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16993.187898                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16993.187898                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21844.269231                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21844.269231                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17049.900180                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17049.900180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17049.900180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17049.900180                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
