CADENCE IHNL11140
$model
ee140_gsi/XNOR_gate/schematic XNOR_gate
EE_140_240A_Final_Project/PGA_mockup/schematic PGA_mockup_schematic
EE_140_240A_Final_Project/VBATDIV4_mockup/schematic VBATDIV4_mockup_schematic
ee140_gsi/SAR_FSM_HW/schematic SAR_FSM_HW
EE_140_240A_Final_Project/BGR_mockup/schematic BGR_mockup_schematic
ee140_gsi/DFRRSHDX0_dupe/schematic DFRRSHDX0_dupe
EE_140_240A_Final_Project/OR2HDX0_dupe/schematic OR2HDX0_dupe_schematic
ee140_gsi/AND2HDX0_dupe/schematic AND2HDX0_dupe
EE_140_240A_Final_Project/nor2_dupe/schematic nor2_dupe_schematic
ee140_gsi/invr_dupe/schematic invr_dupe
ee140_gsi/nor2_dupe/schematic nor2_dupe
EE_140_240A_Final_Project/EE_140_240A_Sp25_DigitalTop/schematic EE_140_240A_Sp25_DigitalTop_schematic
EE_140_240A_Final_Project/SAR_FSM_HW/schematic SAR_FSM_HW_schematic
EE_140_240A_Final_Project/invr_dupe/schematic invr_dupe_schematic
ee140_gsi/mux2_mockup/schematic mux2_mockup
EE_140_240A_Final_Project/DFRRSHDX0_dupe/schematic DFRRSHDX0_dupe_schematic
EE_140_240A_Final_Project/opamp_mockup/schematic opamp_mockup_schematic
ee140_gsi/capdac_mockup/schematic capdac_mockup
EE_140_240A_Final_Project/XNOR_gate/schematic XNOR_gate_schematic
EE_140_240A_Final_Project/SAR_DFF/schematic SAR_DFF_schematic
proj/MUX21/schematic MUX21
proj/TG/schematic TG
ee140_gsi/VBATDIV4_mockup/schematic VBATDIV4_mockup
EE_140_240A_Final_Project/switch2_mockup/schematic switch2_mockup_schematic
EE_140_240A_Final_Project/clk_nonoverlapping/schematic clk_nonoverlapping_schematic
EE_140_240A_Final_Project/mux2_mockup/schematic mux2_mockup_schematic
ee140_gsi/EE_140_240A_Sp25_DigitalTop/schematic EE_140_240A_Sp25_DigitalTop
proj/MUX41/schematic MUX41
EE_140_240A_Final_Project/mux_mockup/schematic mux_mockup_schematic
ee140_gsi/ADC_mockup/schematic ADC_mockup
ee140_gsi/opamp_mockup/schematic opamp_mockup
proj/comparator/schematic comparator
EE_140_240A_Final_Project/ADC_mockup/schematic ADC_mockup_schematic
ee140_gsi/OR2HDX0_dupe/schematic OR2HDX0_dupe
proj/inverter_adc/schematic inverter_adc
EE_140_240A_Final_Project/AREG_mockup/schematic AREG_mockup_schematic
ee140_gsi/mux_mockup/schematic mux_mockup
EE_140_240A_Final_Project/EE_140_240A_Sp25_System/schematic EE_140_240A_Sp25_System_schematic
EE_140_240A_Final_Project/AND2HDX0_dupe/schematic AND2HDX0_dupe_schematic
ee140_gsi/BGR_mockup/schematic BGR_mockup
ee140_gsi/clk_nonoverlapping/schematic clk_nonoverlapping
proj/strongARM_latch/schematic strongARM_latch
ee140_gsi/AREG_mockup/schematic AREG_mockup
ee140_gsi/switch2_mockup/schematic switch2_mockup
EE_140_240A_Final_Project/DREG_mockup/schematic DREG_mockup_schematic
ee140_gsi/DREG_mockup/schematic DREG_mockup
ee140_gsi/NA2HDX0_dupe/schematic NA2HDX0_dupe
EE_140_240A_Final_Project/EE_140_240A_Sp25_Student_Submission/schematic EE_140_240A_Sp25_Student_Submission_schematic
EE_140_240A_Final_Project/capdac_mockup/schematic capdac_mockup_schematic
ee140_gsi/PGA_mockup/schematic PGA_mockup
ee140_gsi/SAR_DFF/schematic SAR_DFF
proj/switch_TG/schematic switch_TG
EE_140_240A_Final_Project/NA2HDX0_dupe/schematic NA2HDX0_dupe_schematic
ee140_gsi/EE_140_240A_Sp25_Student_Submission/schematic EE_140_240A_Sp25_Student_Submission
ee140_gsi/EE_140_240A_Sp25_System/schematic EE_140_240A_Sp25_System
$endmodel
$net
gnd! 0
$endnet
$param
G_1 G_1
VDDD_IDEAL VDDD_IDEAL
VIN_1 VIN_1
G_2 G_2
VDDA_IDEAL VDDA_IDEAL
VBAT VBAT
G_0 G_0
S_1 S_1
C C
S_0 S_0
TR_D TR_D
_EXPR_7 _EXPR_7
VIN_0 VIN_0
NBAT NBAT
FCLK FCLK
TRISE_BAT TRISE_BAT
$endparam
