/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os) */

module bsg_assembler_in(clk, reset, calibration_done_i, valid_i, data_i, yumi_o, in_top_channel_i, out_top_channel_i, valid_o, data_o, yumi_i);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  input calibration_done_i;
  wire calibration_done_i;
  input clk;
  wire clk;
  input [159:0] data_i;
  wire [159:0] data_i;
  output [79:0] data_o;
  wire [79:0] data_o;
  wire [79:0] fifo_data_vec;
  wire [4:0] fifo_enq_vec;
  wire [4:0] fifo_valid_vec;
  wire \fifos[0].ring_packet_fifo.clk_i ;
  wire [15:0] \fifos[0].ring_packet_fifo.data_i ;
  wire [15:0] \fifos[0].ring_packet_fifo.data_o ;
  wire \fifos[0].ring_packet_fifo.deq_i ;
  reg \fifos[0].ring_packet_fifo.empty_r ;
  wire \fifos[0].ring_packet_fifo.enq_i ;
  reg \fifos[0].ring_packet_fifo.full_r ;
  wire [15:0] \fifos[0].ring_packet_fifo.mem_1r1w.r_data_o ;
  wire [15:0] \fifos[0].ring_packet_fifo.mem_1r1w.synth.r_data_o ;
  wire \fifos[0].ring_packet_fifo.mem_1r1w.synth.unused0 ;
  wire \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_addr_i ;
  wire \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_clk_i ;
  wire [15:0] \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_data_i ;
  wire \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_reset_i ;
  wire \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_v_i ;
  wire \fifos[0].ring_packet_fifo.mem_1r1w.w_addr_i ;
  wire \fifos[0].ring_packet_fifo.mem_1r1w.w_clk_i ;
  wire [15:0] \fifos[0].ring_packet_fifo.mem_1r1w.w_data_i ;
  wire \fifos[0].ring_packet_fifo.mem_1r1w.w_reset_i ;
  wire \fifos[0].ring_packet_fifo.mem_1r1w.w_v_i ;
  wire \fifos[0].ring_packet_fifo.reset_i ;
  wire \fifos[0].ring_packet_fifo.tail_r ;
  wire \fifos[0].ring_packet_fifo.v_i ;
  wire \fifos[0].ring_packet_fifo.v_o ;
  wire \fifos[0].ring_packet_fifo.yumi_i ;
  wire \fifos[1].ring_packet_fifo.clk_i ;
  wire [15:0] \fifos[1].ring_packet_fifo.data_o ;
  wire \fifos[1].ring_packet_fifo.deq_i ;
  reg \fifos[1].ring_packet_fifo.empty_r ;
  wire \fifos[1].ring_packet_fifo.enq_i ;
  reg \fifos[1].ring_packet_fifo.full_r ;
  wire [15:0] \fifos[1].ring_packet_fifo.mem_1r1w.r_data_o ;
  wire [15:0] \fifos[1].ring_packet_fifo.mem_1r1w.synth.r_data_o ;
  wire \fifos[1].ring_packet_fifo.mem_1r1w.synth.unused0 ;
  wire \fifos[1].ring_packet_fifo.mem_1r1w.synth.w_addr_i ;
  wire \fifos[1].ring_packet_fifo.mem_1r1w.synth.w_clk_i ;
  wire \fifos[1].ring_packet_fifo.mem_1r1w.synth.w_reset_i ;
  wire \fifos[1].ring_packet_fifo.mem_1r1w.synth.w_v_i ;
  wire \fifos[1].ring_packet_fifo.mem_1r1w.w_addr_i ;
  wire \fifos[1].ring_packet_fifo.mem_1r1w.w_clk_i ;
  wire \fifos[1].ring_packet_fifo.mem_1r1w.w_reset_i ;
  wire \fifos[1].ring_packet_fifo.mem_1r1w.w_v_i ;
  wire \fifos[1].ring_packet_fifo.reset_i ;
  wire \fifos[1].ring_packet_fifo.tail_r ;
  wire \fifos[1].ring_packet_fifo.v_i ;
  wire \fifos[1].ring_packet_fifo.v_o ;
  wire \fifos[1].ring_packet_fifo.yumi_i ;
  wire \fifos[2].ring_packet_fifo.clk_i ;
  wire [15:0] \fifos[2].ring_packet_fifo.data_o ;
  wire \fifos[2].ring_packet_fifo.deq_i ;
  reg \fifos[2].ring_packet_fifo.empty_r ;
  wire \fifos[2].ring_packet_fifo.enq_i ;
  reg \fifos[2].ring_packet_fifo.full_r ;
  wire [15:0] \fifos[2].ring_packet_fifo.mem_1r1w.r_data_o ;
  wire [15:0] \fifos[2].ring_packet_fifo.mem_1r1w.synth.r_data_o ;
  wire \fifos[2].ring_packet_fifo.mem_1r1w.synth.unused0 ;
  wire \fifos[2].ring_packet_fifo.mem_1r1w.synth.w_addr_i ;
  wire \fifos[2].ring_packet_fifo.mem_1r1w.synth.w_clk_i ;
  wire \fifos[2].ring_packet_fifo.mem_1r1w.synth.w_reset_i ;
  wire \fifos[2].ring_packet_fifo.mem_1r1w.synth.w_v_i ;
  wire \fifos[2].ring_packet_fifo.mem_1r1w.w_addr_i ;
  wire \fifos[2].ring_packet_fifo.mem_1r1w.w_clk_i ;
  wire \fifos[2].ring_packet_fifo.mem_1r1w.w_reset_i ;
  wire \fifos[2].ring_packet_fifo.mem_1r1w.w_v_i ;
  wire \fifos[2].ring_packet_fifo.reset_i ;
  wire \fifos[2].ring_packet_fifo.tail_r ;
  wire \fifos[2].ring_packet_fifo.v_i ;
  wire \fifos[2].ring_packet_fifo.v_o ;
  wire \fifos[2].ring_packet_fifo.yumi_i ;
  wire \fifos[3].ring_packet_fifo.clk_i ;
  wire [15:0] \fifos[3].ring_packet_fifo.data_o ;
  wire \fifos[3].ring_packet_fifo.deq_i ;
  reg \fifos[3].ring_packet_fifo.empty_r ;
  wire \fifos[3].ring_packet_fifo.enq_i ;
  reg \fifos[3].ring_packet_fifo.full_r ;
  wire [15:0] \fifos[3].ring_packet_fifo.mem_1r1w.r_data_o ;
  wire [15:0] \fifos[3].ring_packet_fifo.mem_1r1w.synth.r_data_o ;
  wire \fifos[3].ring_packet_fifo.mem_1r1w.synth.unused0 ;
  wire \fifos[3].ring_packet_fifo.mem_1r1w.synth.w_addr_i ;
  wire \fifos[3].ring_packet_fifo.mem_1r1w.synth.w_clk_i ;
  wire \fifos[3].ring_packet_fifo.mem_1r1w.synth.w_reset_i ;
  wire \fifos[3].ring_packet_fifo.mem_1r1w.synth.w_v_i ;
  wire \fifos[3].ring_packet_fifo.mem_1r1w.w_addr_i ;
  wire \fifos[3].ring_packet_fifo.mem_1r1w.w_clk_i ;
  wire \fifos[3].ring_packet_fifo.mem_1r1w.w_reset_i ;
  wire \fifos[3].ring_packet_fifo.mem_1r1w.w_v_i ;
  wire \fifos[3].ring_packet_fifo.reset_i ;
  wire \fifos[3].ring_packet_fifo.tail_r ;
  wire \fifos[3].ring_packet_fifo.v_i ;
  wire \fifos[3].ring_packet_fifo.v_o ;
  wire \fifos[3].ring_packet_fifo.yumi_i ;
  wire \fifos[4].ring_packet_fifo.clk_i ;
  wire [15:0] \fifos[4].ring_packet_fifo.data_o ;
  wire \fifos[4].ring_packet_fifo.deq_i ;
  reg \fifos[4].ring_packet_fifo.empty_r ;
  wire \fifos[4].ring_packet_fifo.enq_i ;
  reg \fifos[4].ring_packet_fifo.full_r ;
  wire [15:0] \fifos[4].ring_packet_fifo.mem_1r1w.r_data_o ;
  wire [15:0] \fifos[4].ring_packet_fifo.mem_1r1w.synth.r_data_o ;
  wire \fifos[4].ring_packet_fifo.mem_1r1w.synth.unused0 ;
  wire \fifos[4].ring_packet_fifo.mem_1r1w.synth.w_addr_i ;
  wire \fifos[4].ring_packet_fifo.mem_1r1w.synth.w_clk_i ;
  wire \fifos[4].ring_packet_fifo.mem_1r1w.synth.w_reset_i ;
  wire \fifos[4].ring_packet_fifo.mem_1r1w.synth.w_v_i ;
  wire \fifos[4].ring_packet_fifo.mem_1r1w.w_addr_i ;
  wire \fifos[4].ring_packet_fifo.mem_1r1w.w_clk_i ;
  wire \fifos[4].ring_packet_fifo.mem_1r1w.w_reset_i ;
  wire \fifos[4].ring_packet_fifo.mem_1r1w.w_v_i ;
  wire \fifos[4].ring_packet_fifo.reset_i ;
  wire \fifos[4].ring_packet_fifo.tail_r ;
  wire \fifos[4].ring_packet_fifo.v_i ;
  wire \fifos[4].ring_packet_fifo.v_o ;
  wire \fifos[4].ring_packet_fifo.yumi_i ;
  input [3:0] in_top_channel_i;
  wire [3:0] in_top_channel_i;
  input [2:0] out_top_channel_i;
  wire [2:0] out_top_channel_i;
  input reset;
  wire reset;
  wire [79:0] \rr_fifo_to_fifo.bm2Da.i ;
  wire [79:0] \rr_fifo_to_fifo.bm2Da.o ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.and_scan.o ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[0].fill ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[0].shifted ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[1].fill ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[1].shifted ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[2].fill ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[2].shifted ;
  wire [19:0] \rr_fifo_to_fifo.brrf2fm.and_scan.t ;
  wire [31:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.addr ;
  wire [2:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.addr_o ;
  wire [5:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.i ;
  wire [1:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[1].rof1[0].vs ;
  wire [1:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[1].rof1[1].vs ;
  wire [1:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[1].rof1[2].vs ;
  wire [1:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[1].rof1[3].vs ;
  wire [1:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[2].rof1[0].vs ;
  wire [1:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[2].rof1[1].vs ;
  wire [1:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[3].rof1[0].vs ;
  wire [31:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.v ;
  wire \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.v_o ;
  wire [5:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.one_hot ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.i ;
  wire [2:0] \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.o ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.go_channels_int ;
  wire [4:0] \rr_fifo_to_fifo.brrf2fm.go_channels_o ;
  wire [2:0] \rr_fifo_to_fifo.brrf2fm.go_cnt_o ;
  wire \rr_fifo_to_fifo.clk ;
  wire [79:0] \rr_fifo_to_fifo.data_head[0] ;
  wire [79:0] \rr_fifo_to_fifo.data_head[1] ;
  wire [79:0] \rr_fifo_to_fifo.data_head[2] ;
  wire [79:0] \rr_fifo_to_fifo.data_head[3] ;
  wire [79:0] \rr_fifo_to_fifo.data_head[4] ;
  wire [79:0] \rr_fifo_to_fifo.data_head[5] ;
  wire [79:0] \rr_fifo_to_fifo.data_head[6] ;
  wire [79:0] \rr_fifo_to_fifo.data_head[7] ;
  wire [79:0] \rr_fifo_to_fifo.data_head[8] ;
  wire [159:0] \rr_fifo_to_fifo.data_i ;
  wire [79:0] \rr_fifo_to_fifo.data_int_o[0] ;
  wire [79:0] \rr_fifo_to_fifo.data_int_o[1] ;
  wire [79:0] \rr_fifo_to_fifo.data_int_o[2] ;
  wire [79:0] \rr_fifo_to_fifo.data_int_o[3] ;
  wire [79:0] \rr_fifo_to_fifo.data_int_o[4] ;
  wire [79:0] \rr_fifo_to_fifo.data_o ;
  wire [79:0] \rr_fifo_to_fifo.data_o_flat ;
  wire [4:0] \rr_fifo_to_fifo.go_channels ;
  wire [2:0] \rr_fifo_to_fifo.go_cnt ;
  wire [2:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr.add_i ;
  wire \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr.clk ;
  wire [2:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.add_i ;
  wire \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.clk ;
  wire [3:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.o ;
  wire [3:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.ptr_nowrap ;
  wire [3:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.ptr_r ;
  wire [4:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.ptr_wrap ;
  wire \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.clk ;
  wire [319:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.data_head_o_flat_pretrunc ;
  wire [159:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.data_i ;
  wire [159:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.data_i_flat ;
  wire [4:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.go_channels_i ;
  wire [2:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.go_cnt_i ;
  wire [3:0] \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.iptr_r_data ;
  wire [3:0] \rr_fifo_to_fifo.in_top_channel_i ;
  wire [2:0] \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.c_ptr.add_i ;
  wire \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.c_ptr.clk ;
  wire [2:0] \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.c_ptr_data.add_i ;
  wire \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.c_ptr_data.clk ;
  wire \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.clk ;
  wire [79:0] \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.data_o ;
  wire [4:0] \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.go_channels_i ;
  wire [2:0] \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.go_cnt_i ;
  wire [79:0] \rr_fifo_to_fifo.oc[4].out_chan.data_o_array ;
  wire [2:0] \rr_fifo_to_fifo.out_top_channel_i ;
  wire \rr_fifo_to_fifo.reset ;
  wire [4:0] \rr_fifo_to_fifo.valid_o ;
  wire [9:0] \rr_fifo_to_fifo.yumi_o ;
  wire [6399:0] \rr_fifo_to_fifo.zero_flat ;
  input [9:0] valid_i;
  wire [9:0] valid_i;
  output valid_o;
  wire valid_o;
  input yumi_i;
  wire yumi_i;
  output [9:0] yumi_o;
  wire [9:0] yumi_o;
  assign _10_ = \fifos[1].ring_packet_fifo.empty_r  | \fifos[0].ring_packet_fifo.empty_r ;
  assign _11_ = \fifos[3].ring_packet_fifo.empty_r  | \fifos[2].ring_packet_fifo.empty_r ;
  assign _12_ = _11_ | _10_;
  assign _13_ = _12_ | \fifos[4].ring_packet_fifo.empty_r ;
  assign valid_o = calibration_done_i & ~(_13_);
  assign _00_ = \fifos[0].ring_packet_fifo.full_r  & ~(yumi_i);
  assign _14_ = yumi_i & ~(\fifos[0].ring_packet_fifo.full_r );
  assign _01_ = _14_ | \fifos[0].ring_packet_fifo.empty_r ;
  assign _02_ = \fifos[1].ring_packet_fifo.full_r  & ~(yumi_i);
  assign _15_ = yumi_i & ~(\fifos[1].ring_packet_fifo.full_r );
  assign _03_ = _15_ | \fifos[1].ring_packet_fifo.empty_r ;
  assign _04_ = \fifos[2].ring_packet_fifo.full_r  & ~(yumi_i);
  assign _16_ = yumi_i & ~(\fifos[2].ring_packet_fifo.full_r );
  assign _05_ = _16_ | \fifos[2].ring_packet_fifo.empty_r ;
  assign _06_ = \fifos[3].ring_packet_fifo.full_r  & ~(yumi_i);
  assign _17_ = yumi_i & ~(\fifos[3].ring_packet_fifo.full_r );
  assign _07_ = _17_ | \fifos[3].ring_packet_fifo.empty_r ;
  assign _08_ = \fifos[4].ring_packet_fifo.full_r  & ~(yumi_i);
  assign _18_ = yumi_i & ~(\fifos[4].ring_packet_fifo.full_r );
  assign _09_ = _18_ | \fifos[4].ring_packet_fifo.empty_r ;
  always @(posedge clk)
    if (reset) \fifos[4].ring_packet_fifo.full_r  <= 1'h0;
    else \fifos[4].ring_packet_fifo.full_r  <= _08_;
  always @(posedge clk)
    if (reset) \fifos[0].ring_packet_fifo.empty_r  <= 1'h1;
    else \fifos[0].ring_packet_fifo.empty_r  <= _01_;
  always @(posedge clk)
    if (reset) \fifos[1].ring_packet_fifo.empty_r  <= 1'h1;
    else \fifos[1].ring_packet_fifo.empty_r  <= _03_;
  always @(posedge clk)
    if (reset) \fifos[0].ring_packet_fifo.full_r  <= 1'h0;
    else \fifos[0].ring_packet_fifo.full_r  <= _00_;
  always @(posedge clk)
    if (reset) \fifos[2].ring_packet_fifo.empty_r  <= 1'h1;
    else \fifos[2].ring_packet_fifo.empty_r  <= _05_;
  always @(posedge clk)
    if (reset) \fifos[1].ring_packet_fifo.full_r  <= 1'h0;
    else \fifos[1].ring_packet_fifo.full_r  <= _02_;
  always @(posedge clk)
    if (reset) \fifos[3].ring_packet_fifo.empty_r  <= 1'h1;
    else \fifos[3].ring_packet_fifo.empty_r  <= _07_;
  always @(posedge clk)
    if (reset) \fifos[2].ring_packet_fifo.full_r  <= 1'h0;
    else \fifos[2].ring_packet_fifo.full_r  <= _04_;
  always @(posedge clk)
    if (reset) \fifos[4].ring_packet_fifo.empty_r  <= 1'h1;
    else \fifos[4].ring_packet_fifo.empty_r  <= _09_;
  always @(posedge clk)
    if (reset) \fifos[3].ring_packet_fifo.full_r  <= 1'h0;
    else \fifos[3].ring_packet_fifo.full_r  <= _06_;
  assign data_o = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign fifo_data_vec = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign fifo_enq_vec = 5'hxx;
  assign fifo_valid_vec = { \fifos[4].ring_packet_fifo.v_o , \fifos[3].ring_packet_fifo.v_o , \fifos[2].ring_packet_fifo.v_o , \fifos[1].ring_packet_fifo.v_o , \fifos[0].ring_packet_fifo.v_o  };
  assign \fifos[0].ring_packet_fifo.clk_i  = clk;
  assign \fifos[0].ring_packet_fifo.data_i  = 16'hxxxx;
  assign \fifos[0].ring_packet_fifo.data_o  = 16'hxxxx;
  assign \fifos[0].ring_packet_fifo.deq_i  = yumi_i;
  assign \fifos[0].ring_packet_fifo.enq_i  = 1'h0;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.r_data_o  = 16'hxxxx;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.synth.r_data_o  = 16'hxxxx;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.synth.unused0  = reset;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_addr_i  = 1'h0;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_clk_i  = clk;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_data_i  = 16'hxxxx;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_reset_i  = reset;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.synth.w_v_i  = 1'h0;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.w_addr_i  = 1'h0;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.w_clk_i  = clk;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.w_data_i  = 16'hxxxx;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.w_reset_i  = reset;
  assign \fifos[0].ring_packet_fifo.mem_1r1w.w_v_i  = 1'h0;
  assign \fifos[0].ring_packet_fifo.reset_i  = reset;
  assign \fifos[0].ring_packet_fifo.tail_r  = 1'h0;
  assign \fifos[0].ring_packet_fifo.v_i  = 1'hx;
  assign \fifos[0].ring_packet_fifo.yumi_i  = yumi_i;
  assign \fifos[1].ring_packet_fifo.clk_i  = clk;
  assign \fifos[1].ring_packet_fifo.data_o  = 16'hxxxx;
  assign \fifos[1].ring_packet_fifo.deq_i  = yumi_i;
  assign \fifos[1].ring_packet_fifo.enq_i  = 1'h0;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.r_data_o  = 16'hxxxx;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.synth.r_data_o  = 16'hxxxx;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.synth.unused0  = reset;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.synth.w_addr_i  = 1'h0;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.synth.w_clk_i  = clk;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.synth.w_reset_i  = reset;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.synth.w_v_i  = 1'h0;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.w_addr_i  = 1'h0;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.w_clk_i  = clk;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.w_reset_i  = reset;
  assign \fifos[1].ring_packet_fifo.mem_1r1w.w_v_i  = 1'h0;
  assign \fifos[1].ring_packet_fifo.reset_i  = reset;
  assign \fifos[1].ring_packet_fifo.tail_r  = 1'h0;
  assign \fifos[1].ring_packet_fifo.v_i  = 1'hx;
  assign \fifos[1].ring_packet_fifo.yumi_i  = yumi_i;
  assign \fifos[2].ring_packet_fifo.clk_i  = clk;
  assign \fifos[2].ring_packet_fifo.data_o  = 16'hxxxx;
  assign \fifos[2].ring_packet_fifo.deq_i  = yumi_i;
  assign \fifos[2].ring_packet_fifo.enq_i  = 1'h0;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.r_data_o  = 16'hxxxx;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.synth.r_data_o  = 16'hxxxx;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.synth.unused0  = reset;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.synth.w_addr_i  = 1'h0;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.synth.w_clk_i  = clk;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.synth.w_reset_i  = reset;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.synth.w_v_i  = 1'h0;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.w_addr_i  = 1'h0;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.w_clk_i  = clk;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.w_reset_i  = reset;
  assign \fifos[2].ring_packet_fifo.mem_1r1w.w_v_i  = 1'h0;
  assign \fifos[2].ring_packet_fifo.reset_i  = reset;
  assign \fifos[2].ring_packet_fifo.tail_r  = 1'h0;
  assign \fifos[2].ring_packet_fifo.v_i  = 1'hx;
  assign \fifos[2].ring_packet_fifo.yumi_i  = yumi_i;
  assign \fifos[3].ring_packet_fifo.clk_i  = clk;
  assign \fifos[3].ring_packet_fifo.data_o  = 16'hxxxx;
  assign \fifos[3].ring_packet_fifo.deq_i  = yumi_i;
  assign \fifos[3].ring_packet_fifo.enq_i  = 1'h0;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.r_data_o  = 16'hxxxx;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.synth.r_data_o  = 16'hxxxx;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.synth.unused0  = reset;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.synth.w_addr_i  = 1'h0;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.synth.w_clk_i  = clk;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.synth.w_reset_i  = reset;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.synth.w_v_i  = 1'h0;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.w_addr_i  = 1'h0;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.w_clk_i  = clk;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.w_reset_i  = reset;
  assign \fifos[3].ring_packet_fifo.mem_1r1w.w_v_i  = 1'h0;
  assign \fifos[3].ring_packet_fifo.reset_i  = reset;
  assign \fifos[3].ring_packet_fifo.tail_r  = 1'h0;
  assign \fifos[3].ring_packet_fifo.v_i  = 1'hx;
  assign \fifos[3].ring_packet_fifo.yumi_i  = yumi_i;
  assign \fifos[4].ring_packet_fifo.clk_i  = clk;
  assign \fifos[4].ring_packet_fifo.data_o  = 16'hxxxx;
  assign \fifos[4].ring_packet_fifo.deq_i  = yumi_i;
  assign \fifos[4].ring_packet_fifo.enq_i  = 1'h0;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.r_data_o  = 16'hxxxx;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.synth.r_data_o  = 16'hxxxx;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.synth.unused0  = reset;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.synth.w_addr_i  = 1'h0;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.synth.w_clk_i  = clk;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.synth.w_reset_i  = reset;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.synth.w_v_i  = 1'h0;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.w_addr_i  = 1'h0;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.w_clk_i  = clk;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.w_reset_i  = reset;
  assign \fifos[4].ring_packet_fifo.mem_1r1w.w_v_i  = 1'h0;
  assign \fifos[4].ring_packet_fifo.reset_i  = reset;
  assign \fifos[4].ring_packet_fifo.tail_r  = 1'h0;
  assign \fifos[4].ring_packet_fifo.v_i  = 1'hx;
  assign \fifos[4].ring_packet_fifo.yumi_i  = yumi_i;
  assign \rr_fifo_to_fifo.bm2Da.i  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.bm2Da.o  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.brrf2fm.and_scan.o  = 5'h00;
  assign \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[0].fill  = 5'h1f;
  assign \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[0].shifted  = 5'h10;
  assign \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[1].fill  = 5'h1f;
  assign \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[1].shifted  = 5'h18;
  assign \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[2].fill  = 5'h1f;
  assign \rr_fifo_to_fifo.brrf2fm.and_scan.scanN.row[2].shifted  = 5'h1e;
  assign \rr_fifo_to_fifo.brrf2fm.and_scan.t  = 20'b0000000000000000000x;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.addr  = 32'bxxxxx000xx00xx00x0x0x0x000000000;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.addr_o  = 3'h0;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.i  = 6'h01;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[1].rof1[0].vs  = 2'h1;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[1].rof1[1].vs  = 2'h0;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[1].rof1[2].vs  = 2'h0;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[1].rof1[3].vs  = 2'h0;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[2].rof1[0].vs  = 2'h1;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[2].rof1[1].vs  = 2'h0;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.rof[3].rof1[0].vs  = 2'h1;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.v  = 32'bxxxxxxx1xxx0xxx1x0x0x0x100000001;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.encode_one_hot.v_o  = 1'h1;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.big.one_hot  = 6'h01;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.i  = 5'h00;
  assign \rr_fifo_to_fifo.brrf2fm.genblk1.genblk1.thermo.o  = 3'h0;
  assign \rr_fifo_to_fifo.brrf2fm.go_channels_int  = 5'h00;
  assign \rr_fifo_to_fifo.brrf2fm.go_channels_o  = 5'h00;
  assign \rr_fifo_to_fifo.brrf2fm.go_cnt_o  = 3'h0;
  assign \rr_fifo_to_fifo.clk  = clk;
  assign \rr_fifo_to_fifo.data_head[0]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_head[1]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_head[2]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_head[3]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_head[4]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_head[5]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_head[6]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_head[7]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_head[8]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_i  = data_i;
  assign \rr_fifo_to_fifo.data_int_o[0]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_int_o[1]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_int_o[2]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_int_o[3]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_int_o[4]  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_o  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.data_o_flat  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.go_channels  = 5'h00;
  assign \rr_fifo_to_fifo.go_cnt  = 3'h0;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr.add_i  = 3'h0;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr.clk  = clk;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.add_i  = 3'h0;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.clk  = clk;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.o  = 4'bxxx0;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.ptr_nowrap  = 4'bxxx0;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.ptr_r  = 4'bxxx0;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.c_ptr_data.ptr_wrap  = 5'bxxxx0;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.clk  = clk;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.data_head_o_flat_pretrunc  = 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.data_i  = data_i;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.data_i_flat  = data_i;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.go_channels_i  = 5'h00;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.go_cnt_i  = 3'h0;
  assign \rr_fifo_to_fifo.ic[9].in_chan.bsg_rr_ff_in.iptr_r_data  = 4'bxxx0;
  assign \rr_fifo_to_fifo.in_top_channel_i  = in_top_channel_i;
  assign \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.c_ptr.add_i  = 3'h0;
  assign \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.c_ptr.clk  = clk;
  assign \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.c_ptr_data.add_i  = 3'h0;
  assign \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.c_ptr_data.clk  = clk;
  assign \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.clk  = clk;
  assign \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.data_o  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.go_channels_i  = 5'h00;
  assign \rr_fifo_to_fifo.oc[4].out_chan.bsg_rr_ff_out.go_cnt_i  = 3'h0;
  assign \rr_fifo_to_fifo.oc[4].out_chan.data_o_array  = 80'hxxxxxxxxxxxxxxxxxxxx;
  assign \rr_fifo_to_fifo.out_top_channel_i  = out_top_channel_i;
  assign \rr_fifo_to_fifo.reset  = reset;
  assign \rr_fifo_to_fifo.valid_o  = 5'hxx;
  assign \rr_fifo_to_fifo.yumi_o  = 10'hxxx;
  assign \rr_fifo_to_fifo.zero_flat  = 6400'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign yumi_o = 10'hxxx;
endmodule
