<DOC>
<DOCNO>
EP-0011164
</DOCNO>
<TEXT>
<DATE>
19800528
</DATE>
<IPC-CLASSIFICATIONS>
H04J-1/00 <main>H03K-23/00</main> H03K-23/66 H04J-1/06 H03K-21/36 H03K-23/00 
</IPC-CLASSIFICATIONS>
<TITLE>
digital frequency divider circuit.
</TITLE>
<APPLICANT>
siemens agde<sep>siemens aktiengesellschaft berlin und munchen<sep>siemens aktiengesellschaftwittelsbacherplatz 280333 münchende<sep>siemens aktiengesellschaft<sep>
</APPLICANT>
<INVENTOR>
sonntag fritz dipl-ing<sep>sonntag, fritz, dipl.-ing.<sep>sonntag, fritz, dipl.-ing.schwetzingen-strasse 12d-8000 münchen 60de<sep>sonntag, fritz, dipl.-ing.<sep>sonntag, fritz, dipl.-ing.schwetzingen-strasse 12d-8000 münchen 60de<sep>
</INVENTOR>
<ABSTRACT>
It is given a frequency divider arrangement consisting of one or more partial primer circuit, which has a division ratio Z / N <1 and that even with large values ​​for Z and N simple. Circuit structure results. A divider circuit is composed of three partial circuits (2,3,4) and an exclusive or gate (1) having three partitioning factors 1 / n '1 / m and 1 / k and an exclusive or gate (1). The output of the exclusive or gate (1) is connected to the input of the divider 2 and its output again with the entries of the divisors 3 and 4. The output of the divider 3 is linked to the input of the exclusive or gate (1). The symmetrical clock frequency to be divided is supplied to the second input of the exclusive or gate (1). The output of the divider (4) forms the output of the partition circuit. The described digital frequency divideranord tion is particularly suitable for use in the carrier supply of carrier frequency systems, where frequencies are often dissipated, which are not integer multiple of a steur frequency.
</ABSTRACT>
</TEXT>
</DOC>
