{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 19:31:20 2010 " "Info: Processing started: Mon Jul 19 19:31:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off saveload -c saveload --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off saveload -c saveload --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PClk " "Info: Assuming node \"PClk\" is an undefined clock" {  } { { "saveload.bdf" "" { Schematic "E:/My booK/计组/5/saveload/saveload.bdf" { { -16 -24 144 0 "PClk" "" } { 168 16 104 184 "PClk" "" } { -24 144 177 -8 "PClk" "" } { 480 24 40 528 "PClk" "" } { 200 1064 1080 232 "PClk" "" } { 48 360 400 64 "PClk" "" } { 176 368 401 192 "PClk" "" } } } } { "e:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PClk memory Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 register Reg:inst5\|data_out\[0\] 74.31 MHz 13.458 ns Internal " "Info: Clock \"PClk\" has Internal fmax of 74.31 MHz between source memory \"Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0\" and destination register \"Reg:inst5\|data_out\[0\]\" (period= 13.458 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.764 ns + Longest memory register " "Info: + Longest memory to register delay is 12.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 1 MEM M4K_X19_Y20 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y20; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/saveload/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[6\] 2 MEM M4K_X19_Y20 2 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X19_Y20; Fanout = 2; MEM Node = 'Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[6\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[6] } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/saveload/db/altsyncram_n1e1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.292 ns) 5.734 ns M5:inst7\|lpm_mux:lpm_mux_component\|mux_qgc:auto_generated\|result_node\[6\]~2015 3 COMB LC_X24_Y20_N3 10 " "Info: 3: + IC(1.125 ns) + CELL(0.292 ns) = 5.734 ns; Loc. = LC_X24_Y20_N3; Fanout = 10; COMB Node = 'M5:inst7\|lpm_mux:lpm_mux_component\|mux_qgc:auto_generated\|result_node\[6\]~2015'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[6] M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 } "NODE_NAME" } } { "db/mux_qgc.tdf" "" { Text "E:/My booK/计组/5/saveload/db/mux_qgc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.564 ns) 8.308 ns ALU:inst6\|LessThan0~544 4 COMB LC_X24_Y18_N0 1 " "Info: 4: + IC(2.010 ns) + CELL(0.564 ns) = 8.308 ns; Loc. = LC_X24_Y18_N0; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~544'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 ALU:inst6|LessThan0~544 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 8.386 ns ALU:inst6\|LessThan0~539 5 COMB LC_X24_Y18_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 8.386 ns; Loc. = LC_X24_Y18_N1; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~539'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ALU:inst6|LessThan0~544 ALU:inst6|LessThan0~539 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 8.464 ns ALU:inst6\|LessThan0~534 6 COMB LC_X24_Y18_N2 1 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 8.464 ns; Loc. = LC_X24_Y18_N2; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~534'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ALU:inst6|LessThan0~539 ALU:inst6|LessThan0~534 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 8.542 ns ALU:inst6\|LessThan0~529 7 COMB LC_X24_Y18_N3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.078 ns) = 8.542 ns; Loc. = LC_X24_Y18_N3; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~529'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ALU:inst6|LessThan0~534 ALU:inst6|LessThan0~529 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 8.720 ns ALU:inst6\|LessThan0~524 8 COMB LC_X24_Y18_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 8.720 ns; Loc. = LC_X24_Y18_N4; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~524'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { ALU:inst6|LessThan0~529 ALU:inst6|LessThan0~524 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 8.928 ns ALU:inst6\|LessThan0~499 9 COMB LC_X24_Y18_N9 1 " "Info: 9: + IC(0.000 ns) + CELL(0.208 ns) = 8.928 ns; Loc. = LC_X24_Y18_N9; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~499'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst6|LessThan0~524 ALU:inst6|LessThan0~499 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 9.064 ns ALU:inst6\|LessThan0~474 10 COMB LC_X24_Y17_N4 1 " "Info: 10: + IC(0.000 ns) + CELL(0.136 ns) = 9.064 ns; Loc. = LC_X24_Y17_N4; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~474'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { ALU:inst6|LessThan0~499 ALU:inst6|LessThan0~474 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 9.272 ns ALU:inst6\|LessThan0~449 11 COMB LC_X24_Y17_N9 1 " "Info: 11: + IC(0.000 ns) + CELL(0.208 ns) = 9.272 ns; Loc. = LC_X24_Y17_N9; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~449'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst6|LessThan0~474 ALU:inst6|LessThan0~449 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 9.408 ns ALU:inst6\|LessThan0~424 12 COMB LC_X24_Y16_N4 1 " "Info: 12: + IC(0.000 ns) + CELL(0.136 ns) = 9.408 ns; Loc. = LC_X24_Y16_N4; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~424'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { ALU:inst6|LessThan0~449 ALU:inst6|LessThan0~424 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 10.029 ns ALU:inst6\|LessThan0~417 13 COMB LC_X24_Y16_N5 1 " "Info: 13: + IC(0.000 ns) + CELL(0.621 ns) = 10.029 ns; Loc. = LC_X24_Y16_N5; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~417'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { ALU:inst6|LessThan0~424 ALU:inst6|LessThan0~417 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.114 ns) 10.558 ns ALU:inst6\|Mux31~111 14 COMB LC_X24_Y16_N9 1 " "Info: 14: + IC(0.415 ns) + CELL(0.114 ns) = 10.558 ns; Loc. = LC_X24_Y16_N9; Fanout = 1; COMB Node = 'ALU:inst6\|Mux31~111'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ALU:inst6|LessThan0~417 ALU:inst6|Mux31~111 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.114 ns) 12.273 ns ALU:inst6\|Mux31~114 15 COMB LC_X26_Y17_N7 1 " "Info: 15: + IC(1.601 ns) + CELL(0.114 ns) = 12.273 ns; Loc. = LC_X26_Y17_N7; Fanout = 1; COMB Node = 'ALU:inst6\|Mux31~114'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { ALU:inst6|Mux31~111 ALU:inst6|Mux31~114 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 12.764 ns Reg:inst5\|data_out\[0\] 16 REG LC_X26_Y17_N8 1 " "Info: 16: + IC(0.182 ns) + CELL(0.309 ns) = 12.764 ns; Loc. = LC_X26_Y17_N8; Fanout = 1; REG Node = 'Reg:inst5\|data_out\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { ALU:inst6|Mux31~114 Reg:inst5|data_out[0] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/saveload/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.431 ns ( 58.22 % ) " "Info: Total cell delay = 7.431 ns ( 58.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.333 ns ( 41.78 % ) " "Info: Total interconnect delay = 5.333 ns ( 41.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.764 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[6] M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 ALU:inst6|LessThan0~544 ALU:inst6|LessThan0~539 ALU:inst6|LessThan0~534 ALU:inst6|LessThan0~529 ALU:inst6|LessThan0~524 ALU:inst6|LessThan0~499 ALU:inst6|LessThan0~474 ALU:inst6|LessThan0~449 ALU:inst6|LessThan0~424 ALU:inst6|LessThan0~417 ALU:inst6|Mux31~111 ALU:inst6|Mux31~114 Reg:inst5|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.764 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[6] {} M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 {} ALU:inst6|LessThan0~544 {} ALU:inst6|LessThan0~539 {} ALU:inst6|LessThan0~534 {} ALU:inst6|LessThan0~529 {} ALU:inst6|LessThan0~524 {} ALU:inst6|LessThan0~499 {} ALU:inst6|LessThan0~474 {} ALU:inst6|LessThan0~449 {} ALU:inst6|LessThan0~424 {} ALU:inst6|LessThan0~417 {} ALU:inst6|Mux31~111 {} ALU:inst6|Mux31~114 {} Reg:inst5|data_out[0] {} } { 0.000ns 0.000ns 1.125ns 2.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.415ns 1.601ns 0.182ns } { 0.000ns 4.317ns 0.292ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.246 ns + Shortest register " "Info: + Shortest clock path from clock \"PClk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 214 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 214; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "saveload.bdf" "" { Schematic "E:/My booK/计组/5/saveload/saveload.bdf" { { -16 -24 144 0 "PClk" "" } { 168 16 104 184 "PClk" "" } { -24 144 177 -8 "PClk" "" } { 480 24 40 528 "PClk" "" } { 200 1064 1080 232 "PClk" "" } { 48 360 400 64 "PClk" "" } { 176 368 401 192 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns Reg:inst5\|data_out\[0\] 2 REG LC_X26_Y17_N8 1 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X26_Y17_N8; Fanout = 1; REG Node = 'Reg:inst5\|data_out\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { PClk Reg:inst5|data_out[0] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/saveload/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Reg:inst5|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Reg:inst5|data_out[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.253 ns - Longest memory " "Info: - Longest clock path from clock \"PClk\" to source memory is 3.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 214 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 214; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "saveload.bdf" "" { Schematic "E:/My booK/计组/5/saveload/saveload.bdf" { { -16 -24 144 0 "PClk" "" } { 168 16 104 184 "PClk" "" } { -24 144 177 -8 "PClk" "" } { 480 24 40 528 "PClk" "" } { 200 1064 1080 232 "PClk" "" } { 48 360 400 64 "PClk" "" } { 176 368 401 192 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.718 ns) 3.253 ns Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 2 MEM M4K_X19_Y20 32 " "Info: 2: + IC(1.066 ns) + CELL(0.718 ns) = 3.253 ns; Loc. = M4K_X19_Y20; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { PClk Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/saveload/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 67.23 % ) " "Info: Total cell delay = 2.187 ns ( 67.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.77 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { PClk Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.253 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Reg:inst5|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Reg:inst5|data_out[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { PClk Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.253 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/saveload/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/saveload/Reg.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.764 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[6] M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 ALU:inst6|LessThan0~544 ALU:inst6|LessThan0~539 ALU:inst6|LessThan0~534 ALU:inst6|LessThan0~529 ALU:inst6|LessThan0~524 ALU:inst6|LessThan0~499 ALU:inst6|LessThan0~474 ALU:inst6|LessThan0~449 ALU:inst6|LessThan0~424 ALU:inst6|LessThan0~417 ALU:inst6|Mux31~111 ALU:inst6|Mux31~114 Reg:inst5|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.764 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[6] {} M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 {} ALU:inst6|LessThan0~544 {} ALU:inst6|LessThan0~539 {} ALU:inst6|LessThan0~534 {} ALU:inst6|LessThan0~529 {} ALU:inst6|LessThan0~524 {} ALU:inst6|LessThan0~499 {} ALU:inst6|LessThan0~474 {} ALU:inst6|LessThan0~449 {} ALU:inst6|LessThan0~424 {} ALU:inst6|LessThan0~417 {} ALU:inst6|Mux31~111 {} ALU:inst6|Mux31~114 {} Reg:inst5|data_out[0] {} } { 0.000ns 0.000ns 1.125ns 2.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.415ns 1.601ns 0.182ns } { 0.000ns 4.317ns 0.292ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.114ns 0.114ns 0.309ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Reg:inst5|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Reg:inst5|data_out[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { PClk Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.253 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Reg:inst5\|data_out\[0\] IR\[6\] PClk 13.732 ns register " "Info: tsu for register \"Reg:inst5\|data_out\[0\]\" (data pin = \"IR\[6\]\", clock pin = \"PClk\") is 13.732 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.941 ns + Longest pin register " "Info: + Longest pin to register delay is 16.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[6\] 1 PIN PIN_165 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_165; Fanout = 1; PIN Node = 'IR\[6\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "saveload.bdf" "" { Schematic "E:/My booK/计组/5/saveload/saveload.bdf" { { 16 -24 144 32 "IR\[31..0\]" "" } { 328 272 352 344 "IR\[15..0\]" "" } { 8 144 187 24 "IR\[31..0\]" "" } { 88 -16 104 104 "IR\[25..21\]" "" } { 120 -16 104 136 "IR\[20..16\]" "" } { 104 -16 104 120 "IR\[20..16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.852 ns) + CELL(0.590 ns) 9.911 ns M5:inst7\|lpm_mux:lpm_mux_component\|mux_qgc:auto_generated\|result_node\[6\]~2015 2 COMB LC_X24_Y20_N3 10 " "Info: 2: + IC(7.852 ns) + CELL(0.590 ns) = 9.911 ns; Loc. = LC_X24_Y20_N3; Fanout = 10; COMB Node = 'M5:inst7\|lpm_mux:lpm_mux_component\|mux_qgc:auto_generated\|result_node\[6\]~2015'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.442 ns" { IR[6] M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 } "NODE_NAME" } } { "db/mux_qgc.tdf" "" { Text "E:/My booK/计组/5/saveload/db/mux_qgc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.564 ns) 12.485 ns ALU:inst6\|LessThan0~544 3 COMB LC_X24_Y18_N0 1 " "Info: 3: + IC(2.010 ns) + CELL(0.564 ns) = 12.485 ns; Loc. = LC_X24_Y18_N0; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~544'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 ALU:inst6|LessThan0~544 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 12.563 ns ALU:inst6\|LessThan0~539 4 COMB LC_X24_Y18_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 12.563 ns; Loc. = LC_X24_Y18_N1; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~539'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ALU:inst6|LessThan0~544 ALU:inst6|LessThan0~539 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 12.641 ns ALU:inst6\|LessThan0~534 5 COMB LC_X24_Y18_N2 1 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 12.641 ns; Loc. = LC_X24_Y18_N2; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~534'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ALU:inst6|LessThan0~539 ALU:inst6|LessThan0~534 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 12.719 ns ALU:inst6\|LessThan0~529 6 COMB LC_X24_Y18_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 12.719 ns; Loc. = LC_X24_Y18_N3; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~529'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ALU:inst6|LessThan0~534 ALU:inst6|LessThan0~529 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 12.897 ns ALU:inst6\|LessThan0~524 7 COMB LC_X24_Y18_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 12.897 ns; Loc. = LC_X24_Y18_N4; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~524'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { ALU:inst6|LessThan0~529 ALU:inst6|LessThan0~524 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 13.105 ns ALU:inst6\|LessThan0~499 8 COMB LC_X24_Y18_N9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.208 ns) = 13.105 ns; Loc. = LC_X24_Y18_N9; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~499'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst6|LessThan0~524 ALU:inst6|LessThan0~499 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 13.241 ns ALU:inst6\|LessThan0~474 9 COMB LC_X24_Y17_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.136 ns) = 13.241 ns; Loc. = LC_X24_Y17_N4; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~474'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { ALU:inst6|LessThan0~499 ALU:inst6|LessThan0~474 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 13.449 ns ALU:inst6\|LessThan0~449 10 COMB LC_X24_Y17_N9 1 " "Info: 10: + IC(0.000 ns) + CELL(0.208 ns) = 13.449 ns; Loc. = LC_X24_Y17_N9; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~449'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst6|LessThan0~474 ALU:inst6|LessThan0~449 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 13.585 ns ALU:inst6\|LessThan0~424 11 COMB LC_X24_Y16_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.136 ns) = 13.585 ns; Loc. = LC_X24_Y16_N4; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~424'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { ALU:inst6|LessThan0~449 ALU:inst6|LessThan0~424 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 14.206 ns ALU:inst6\|LessThan0~417 12 COMB LC_X24_Y16_N5 1 " "Info: 12: + IC(0.000 ns) + CELL(0.621 ns) = 14.206 ns; Loc. = LC_X24_Y16_N5; Fanout = 1; COMB Node = 'ALU:inst6\|LessThan0~417'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { ALU:inst6|LessThan0~424 ALU:inst6|LessThan0~417 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.114 ns) 14.735 ns ALU:inst6\|Mux31~111 13 COMB LC_X24_Y16_N9 1 " "Info: 13: + IC(0.415 ns) + CELL(0.114 ns) = 14.735 ns; Loc. = LC_X24_Y16_N9; Fanout = 1; COMB Node = 'ALU:inst6\|Mux31~111'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ALU:inst6|LessThan0~417 ALU:inst6|Mux31~111 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.114 ns) 16.450 ns ALU:inst6\|Mux31~114 14 COMB LC_X26_Y17_N7 1 " "Info: 14: + IC(1.601 ns) + CELL(0.114 ns) = 16.450 ns; Loc. = LC_X26_Y17_N7; Fanout = 1; COMB Node = 'ALU:inst6\|Mux31~114'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { ALU:inst6|Mux31~111 ALU:inst6|Mux31~114 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/saveload/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 16.941 ns Reg:inst5\|data_out\[0\] 15 REG LC_X26_Y17_N8 1 " "Info: 15: + IC(0.182 ns) + CELL(0.309 ns) = 16.941 ns; Loc. = LC_X26_Y17_N8; Fanout = 1; REG Node = 'Reg:inst5\|data_out\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { ALU:inst6|Mux31~114 Reg:inst5|data_out[0] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/saveload/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.881 ns ( 28.81 % ) " "Info: Total cell delay = 4.881 ns ( 28.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.060 ns ( 71.19 % ) " "Info: Total interconnect delay = 12.060 ns ( 71.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.941 ns" { IR[6] M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 ALU:inst6|LessThan0~544 ALU:inst6|LessThan0~539 ALU:inst6|LessThan0~534 ALU:inst6|LessThan0~529 ALU:inst6|LessThan0~524 ALU:inst6|LessThan0~499 ALU:inst6|LessThan0~474 ALU:inst6|LessThan0~449 ALU:inst6|LessThan0~424 ALU:inst6|LessThan0~417 ALU:inst6|Mux31~111 ALU:inst6|Mux31~114 Reg:inst5|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.941 ns" { IR[6] {} IR[6]~out0 {} M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 {} ALU:inst6|LessThan0~544 {} ALU:inst6|LessThan0~539 {} ALU:inst6|LessThan0~534 {} ALU:inst6|LessThan0~529 {} ALU:inst6|LessThan0~524 {} ALU:inst6|LessThan0~499 {} ALU:inst6|LessThan0~474 {} ALU:inst6|LessThan0~449 {} ALU:inst6|LessThan0~424 {} ALU:inst6|LessThan0~417 {} ALU:inst6|Mux31~111 {} ALU:inst6|Mux31~114 {} Reg:inst5|data_out[0] {} } { 0.000ns 0.000ns 7.852ns 2.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.415ns 1.601ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/saveload/Reg.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"PClk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 214 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 214; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "saveload.bdf" "" { Schematic "E:/My booK/计组/5/saveload/saveload.bdf" { { -16 -24 144 0 "PClk" "" } { 168 16 104 184 "PClk" "" } { -24 144 177 -8 "PClk" "" } { 480 24 40 528 "PClk" "" } { 200 1064 1080 232 "PClk" "" } { 48 360 400 64 "PClk" "" } { 176 368 401 192 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns Reg:inst5\|data_out\[0\] 2 REG LC_X26_Y17_N8 1 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X26_Y17_N8; Fanout = 1; REG Node = 'Reg:inst5\|data_out\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { PClk Reg:inst5|data_out[0] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/saveload/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Reg:inst5|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Reg:inst5|data_out[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.941 ns" { IR[6] M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 ALU:inst6|LessThan0~544 ALU:inst6|LessThan0~539 ALU:inst6|LessThan0~534 ALU:inst6|LessThan0~529 ALU:inst6|LessThan0~524 ALU:inst6|LessThan0~499 ALU:inst6|LessThan0~474 ALU:inst6|LessThan0~449 ALU:inst6|LessThan0~424 ALU:inst6|LessThan0~417 ALU:inst6|Mux31~111 ALU:inst6|Mux31~114 Reg:inst5|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.941 ns" { IR[6] {} IR[6]~out0 {} M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[6]~2015 {} ALU:inst6|LessThan0~544 {} ALU:inst6|LessThan0~539 {} ALU:inst6|LessThan0~534 {} ALU:inst6|LessThan0~529 {} ALU:inst6|LessThan0~524 {} ALU:inst6|LessThan0~499 {} ALU:inst6|LessThan0~474 {} ALU:inst6|LessThan0~449 {} ALU:inst6|LessThan0~424 {} ALU:inst6|LessThan0~417 {} ALU:inst6|Mux31~111 {} ALU:inst6|Mux31~114 {} Reg:inst5|data_out[0] {} } { 0.000ns 0.000ns 7.852ns 2.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.415ns 1.601ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.114ns 0.114ns 0.309ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Reg:inst5|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Reg:inst5|data_out[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PClk WData\[1\] Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 15.271 ns memory " "Info: tco from clock \"PClk\" to destination pin \"WData\[1\]\" through memory \"Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0\" is 15.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.253 ns + Longest memory " "Info: + Longest clock path from clock \"PClk\" to source memory is 3.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 214 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 214; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "saveload.bdf" "" { Schematic "E:/My booK/计组/5/saveload/saveload.bdf" { { -16 -24 144 0 "PClk" "" } { 168 16 104 184 "PClk" "" } { -24 144 177 -8 "PClk" "" } { 480 24 40 528 "PClk" "" } { 200 1064 1080 232 "PClk" "" } { 48 360 400 64 "PClk" "" } { 176 368 401 192 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.718 ns) 3.253 ns Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 2 MEM M4K_X19_Y20 32 " "Info: 2: + IC(1.066 ns) + CELL(0.718 ns) = 3.253 ns; Loc. = M4K_X19_Y20; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { PClk Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/saveload/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 67.23 % ) " "Info: Total cell delay = 2.187 ns ( 67.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.77 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { PClk Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.253 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/saveload/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.368 ns + Longest memory pin " "Info: + Longest memory to pin delay is 11.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 1 MEM M4K_X19_Y20 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y20; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/saveload/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[1\] 2 MEM M4K_X19_Y20 2 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X19_Y20; Fanout = 2; MEM Node = 'Regfile:inst\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[1\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[1] } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/saveload/db/altsyncram_n1e1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.927 ns) + CELL(2.124 ns) 11.368 ns WData\[1\] 3 PIN PIN_160 0 " "Info: 3: + IC(4.927 ns) + CELL(2.124 ns) = 11.368 ns; Loc. = PIN_160; Fanout = 0; PIN Node = 'WData\[1\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[1] WData[1] } "NODE_NAME" } } { "saveload.bdf" "" { Schematic "E:/My booK/计组/5/saveload/saveload.bdf" { { 520 352 528 536 "WData\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.441 ns ( 56.66 % ) " "Info: Total cell delay = 6.441 ns ( 56.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.927 ns ( 43.34 % ) " "Info: Total interconnect delay = 4.927 ns ( 43.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.368 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[1] WData[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.368 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[1] {} WData[1] {} } { 0.000ns 0.000ns 4.927ns } { 0.000ns 4.317ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { PClk Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.253 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.718ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.368 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[1] WData[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.368 ns" { Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|q_b[1] {} WData[1] {} } { 0.000ns 0.000ns 4.927ns } { 0.000ns 4.317ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Reg:inst5\|data_out\[8\] IR\[8\] PClk -3.596 ns register " "Info: th for register \"Reg:inst5\|data_out\[8\]\" (data pin = \"IR\[8\]\", clock pin = \"PClk\") is -3.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.246 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 214 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 214; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "saveload.bdf" "" { Schematic "E:/My booK/计组/5/saveload/saveload.bdf" { { -16 -24 144 0 "PClk" "" } { 168 16 104 184 "PClk" "" } { -24 144 177 -8 "PClk" "" } { 480 24 40 528 "PClk" "" } { 200 1064 1080 232 "PClk" "" } { 48 360 400 64 "PClk" "" } { 176 368 401 192 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns Reg:inst5\|data_out\[8\] 2 REG LC_X23_Y20_N4 1 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X23_Y20_N4; Fanout = 1; REG Node = 'Reg:inst5\|data_out\[8\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { PClk Reg:inst5|data_out[8] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/saveload/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Reg:inst5|data_out[8] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Reg:inst5|data_out[8] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/saveload/Reg.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.857 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[8\] 1 PIN PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 1; PIN Node = 'IR\[8\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "saveload.bdf" "" { Schematic "E:/My booK/计组/5/saveload/saveload.bdf" { { 16 -24 144 32 "IR\[31..0\]" "" } { 328 272 352 344 "IR\[15..0\]" "" } { 8 144 187 24 "IR\[31..0\]" "" } { 88 -16 104 104 "IR\[25..21\]" "" } { 120 -16 104 136 "IR\[20..16\]" "" } { 104 -16 104 120 "IR\[20..16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.480 ns) + CELL(0.590 ns) 5.539 ns M5:inst7\|lpm_mux:lpm_mux_component\|mux_qgc:auto_generated\|result_node\[8\]~2011 2 COMB LC_X23_Y20_N1 10 " "Info: 2: + IC(3.480 ns) + CELL(0.590 ns) = 5.539 ns; Loc. = LC_X23_Y20_N1; Fanout = 10; COMB Node = 'M5:inst7\|lpm_mux:lpm_mux_component\|mux_qgc:auto_generated\|result_node\[8\]~2011'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { IR[8] M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[8]~2011 } "NODE_NAME" } } { "db/mux_qgc.tdf" "" { Text "E:/My booK/计组/5/saveload/db/mux_qgc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.607 ns) 6.857 ns Reg:inst5\|data_out\[8\] 3 REG LC_X23_Y20_N4 1 " "Info: 3: + IC(0.711 ns) + CELL(0.607 ns) = 6.857 ns; Loc. = LC_X23_Y20_N4; Fanout = 1; REG Node = 'Reg:inst5\|data_out\[8\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[8]~2011 Reg:inst5|data_out[8] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/saveload/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.666 ns ( 38.88 % ) " "Info: Total cell delay = 2.666 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.191 ns ( 61.12 % ) " "Info: Total interconnect delay = 4.191 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { IR[8] M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[8]~2011 Reg:inst5|data_out[8] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { IR[8] {} IR[8]~out0 {} M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[8]~2011 {} Reg:inst5|data_out[8] {} } { 0.000ns 0.000ns 3.480ns 0.711ns } { 0.000ns 1.469ns 0.590ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Reg:inst5|data_out[8] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Reg:inst5|data_out[8] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { IR[8] M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[8]~2011 Reg:inst5|data_out[8] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { IR[8] {} IR[8]~out0 {} M5:inst7|lpm_mux:lpm_mux_component|mux_qgc:auto_generated|result_node[8]~2011 {} Reg:inst5|data_out[8] {} } { 0.000ns 0.000ns 3.480ns 0.711ns } { 0.000ns 1.469ns 0.590ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "149 " "Info: Allocated 149 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 19:31:22 2010 " "Info: Processing ended: Mon Jul 19 19:31:22 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
