# Fully Associative Cache
Verilog code for the implementation of fully associative cache memory (8*8 bits). The RAM has 256 pages each of 8-bits.
