{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576050991818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576050991825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 15:56:31 2019 " "Processing started: Wed Dec 11 15:56:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576050991825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576050991825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MU4 -c MU4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MU4 -c MU4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576050991825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1576050992152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA4 " "Found entity 1: FA4" {  } { { "FA4.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/FA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576050992223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576050992223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576050992223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576050992223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to1mu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4to1mu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to1MU " "Found entity 1: 4to1MU" {  } { { "4to1MU.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/4to1MU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576050992223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576050992223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mu4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mu4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MU4 " "Found entity 1: MU4" {  } { { "MU4.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/MU4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576050992223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576050992223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MU4 " "Elaborating entity \"MU4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576050992266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to1MU 4to1MU:n " "Elaborating entity \"4to1MU\" for hierarchy \"4to1MU:n\"" {  } { { "MU4.bdf" "n" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/MU4.bdf" { { -328 96 344 80 "n" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576050992273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.bdf" "" { Schematic "c:/users/scld-user/desktop/lab1_3/ntuee_logicdesign_lib/elements/and_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576050992280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576050992280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 4to1MU:n\|and_2:j " "Elaborating entity \"and_2\" for hierarchy \"4to1MU:n\|and_2:j\"" {  } { { "4to1MU.bdf" "j" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/4to1MU.bdf" { { 88 504 600 184 "j" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576050992280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA4 FA4:r " "Elaborating entity \"FA4\" for hierarchy \"FA4:r\"" {  } { { "MU4.bdf" "r" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/MU4.bdf" { { -144 520 784 288 "r" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576050992287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA4:r\|FA:f " "Elaborating entity \"FA\" for hierarchy \"FA4:r\|FA:f\"" {  } { { "FA4.bdf" "f" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/FA4.bdf" { { 152 648 744 248 "f" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576050992287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/xor_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/xor_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor_2.bdf" "" { Schematic "c:/users/scld-user/desktop/lab1_3/ntuee_logicdesign_lib/elements/xor_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576050992294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576050992294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2 FA4:r\|FA:f\|xor_2:b " "Elaborating entity \"xor_2\" for hierarchy \"FA4:r\|FA:f\|xor_2:b\"" {  } { { "FA.bdf" "b" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/FA.bdf" { { 240 664 760 336 "b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576050992294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/or_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/or_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.bdf" "" { Schematic "c:/users/scld-user/desktop/lab1_3/ntuee_logicdesign_lib/elements/or_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576050992301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576050992301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 FA4:r\|FA:f\|or_2:e " "Elaborating entity \"or_2\" for hierarchy \"FA4:r\|FA:f\|or_2:e\"" {  } { { "FA.bdf" "e" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/FA.bdf" { { 424 808 904 520 "e" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576050992301 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/gnd_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/gnd_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_1 " "Found entity 1: gnd_1" {  } { { "gnd_1.bdf" "" { Schematic "c:/users/scld-user/desktop/lab1_3/ntuee_logicdesign_lib/elements/gnd_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576050992337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576050992337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gnd_1 gnd_1:inst8 " "Elaborating entity \"gnd_1\" for hierarchy \"gnd_1:inst8\"" {  } { { "MU4.bdf" "inst8" { Schematic "C:/Users/SCLD-user/Desktop/Lab1_3/MU4.bdf" { { -192 520 592 -144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576050992344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576050993134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576050993475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576050993475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576050993511 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576050993511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576050993511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576050993511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576050993525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 15:56:33 2019 " "Processing ended: Wed Dec 11 15:56:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576050993525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576050993525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576050993525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576050993525 ""}
