<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>effects_loop_audio_fifo2stream_v2_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">effects_loop_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN">effects_loop_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_config</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi_config"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.CLK_DOMAIN">effects_loop_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_config_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">m00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.CLK_DOMAIN">effects_loop_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_BUSIF">s00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.CLK_DOMAIN">effects_loop_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_config_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.ASSOCIATED_BUSIF">s_axi_config</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.ASSOCIATED_RESET">s_axi_config_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.CLK_DOMAIN">effects_loop_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi_config</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONFIG_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONFIG_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>audio_fifo2stream_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 15 14:21:12 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4eb808f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4eb808f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>effects_loop_audio_fifo2stream_v2_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 15 14:21:12 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4eb808f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>audio_fifo2stream_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 15 14:21:12 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:84ba7a7e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>effects_loop_audio_fifo2stream_v2_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 15 14:21:12 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:84ba7a7e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 15 14:23:36 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4eb808f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_100mhz</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDATA_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDATA_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONFIG_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONFIG_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONFIG_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONFIG_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CONFIG_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_TDATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_TDATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_CONFIG_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Config Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_CONFIG_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_CONFIG_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Config Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_CONFIG_ADDR_WIDTH">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXIS_TDATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TRANSFER_SIZE</spirit:name>
        <spirit:displayName>Transfer Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TRANSFER_SIZE">1024</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 Axis Start Count</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT">64</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_L_R_float/fifo_L_R_float.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/b24_to_float/b24_to_float.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/float_to_b24/float_to_b24.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_L_R/fifo_L_R.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/audio_fifo2stream_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/audio_fifo2stream_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/audio_fifo2stream_v1_0_S_AXI_CONFIG.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/i2s_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/iis_deser.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/iis_ser.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/audio_fifo2stream_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/effects_loop_audio_fifo2stream_v2_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_L_R_float/fifo_L_R_float.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/b24_to_float/b24_to_float.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/float_to_b24/float_to_b24.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_L_R/fifo_L_R.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/audio_fifo2stream_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/audio_fifo2stream_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/audio_fifo2stream_v1_0_S_AXI_CONFIG.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/i2s_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/iis_deser.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/iis_ser.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1919/src/audio_fifo2stream_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/effects_loop_audio_fifo2stream_v2_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>effects_loop_audio_fifo2stream_v2_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>effects_loop_audio_fifo2stream_v2_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>effects_loop_audio_fifo2stream_v2_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>effects_loop_audio_fifo2stream_v2_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>effects_loop_audio_fifo2stream_v2_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>audio_fifo2stream floating</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_CONFIG_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Config Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_CONFIG_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_CONFIG_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Config Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_CONFIG_ADDR_WIDTH">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXIS_TDATA_WIDTH">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TRANSFER_SIZE</spirit:name>
      <spirit:displayName>Transfer Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TRANSFER_SIZE">1024</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 Axis Start Count</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">effects_loop_audio_fifo2stream_v2_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>audio_fifo2stream floating</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc0b019_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f928e59_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f5f305_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9267ff_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef09107_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4916de40_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d937820_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e202f0_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b0b42e_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53650e38_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e20777d_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5a5650_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42520c06_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29184bbb_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cf214f_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4995798_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8438cae_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df4c5b4_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320897d7_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3308de17_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a33e6f3_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3477e02b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6175c3ba_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb05031_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17aba86d_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2767fa9e_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b520fc_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a79fbb3_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622af290_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315eafba_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bb29eb_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1644d_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4785c77e_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a082d1_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23903b0f_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f18fe67_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4777f4_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb66754_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22194930_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e1fd7a_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b2d911_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1ea874_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7180c33_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b03568f_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53712843_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c4aa89_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199e3ed0_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@836369b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8a52e_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea862c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7411854b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adedcd0_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36baa61a_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3e7a57_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4275c2f_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9ce4d1_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b0a2e2_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3111d338_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce061b9_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6544aa09_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361cd2a_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c998f76_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753c0854_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a303d9_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44bf1d49_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efd7a00_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8968b9_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1612e0cb_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179c95cc_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416fd61_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e656e6_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51158763_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17eb6a23_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7220510b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf587b1_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd496e0_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1a0ddc_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed41544_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b283a93_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cb63b3_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f38239c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2cb669_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c92cd40_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f17dbad_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28710b0b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519e8fe3_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e83354c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59283ae8_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3281e88e_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97d23f2_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc9735d_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69005b4c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e847ee0_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7279bf72_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7716c6a5_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f422f95_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ee7e9d_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198a486f_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa55286_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d409cd8_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661c53ac_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478376d9_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e654a3_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f52e84_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59aeb740_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29159094_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c01c940_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25109592_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46203cd_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e27c2e4_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e43159_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aed0db3_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1422e852_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215ef67_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57054820_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4089c9_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7190c225_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ba17ec_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751e3b47_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6472893c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdcfc24_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4794afac_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d24088_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8b07fc_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60838f9f_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a523f00_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1b2586_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c5800d_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733c099b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b2ab9a_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72879d3_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cbe1a9_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a9c838_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b24af1_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c48ebe_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80f6c9d_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17eefcfb_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a226bee_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694013e5_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652d1880_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39563d82_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444b837f_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6c1ff4_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e76baa4_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d571176_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7194dac8_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521e016_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727431a8_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd9739f_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1730319d_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272f463c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2d009b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7621b8b5_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62193f1_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bed68a9_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173741e8_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5151aa3d_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e02e904_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6262d721_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57416860_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a92ba_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9f43dd_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4244d22e_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8e4131_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3cb6e9_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705dd275_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6b6780_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565301c8_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c09674c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7040bde6_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d901da_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f377ec_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25532a64_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789011d0_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337415b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438eefce_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9436d2_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64646789_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206b77c1_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8b96d2_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4fb3ca_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8e641b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29bef88c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7bb13c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5831ab_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65339a5c_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45958db7_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed9836b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6902a9fd_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7f0faa_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106539c0_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a26b0df_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3076153a_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c820ab_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e927fbc_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f2b505_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f45d43_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61221a83_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1860b6a9_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a530949_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f8ee25_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2d247b_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789241eb_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41364d89_ARCHIVE_LOCATION">f:/work/gitea/audio_watermark/git/audio_watermark/audioi2s_fifo2stream_2.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.NUM_READ_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.NUM_WRITE_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a70218cc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ef81c61f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b3878190"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="85d0cad5"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2aaaabc9"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="02bfd51d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
