INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/3rd Year/CSSE4010/prac2/CSSE4010_prac2/prac2.srcs/sources_1/new/locktop_async.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'locktop_async'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/3rd Year/CSSE4010/prac2/CSSE4010_prac2/prac2.srcs/sim_1/new/test_locktop_async.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_locktop_async'
