{"Source Block": ["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@87:97@HdlIdDef", "\nwire s_axis_write_s;\nwire s_axis_ready_s;\n\nwire m_axis_read_s;\nwire m_axis_valid_s;\nwire [ADDRESS_WIDTH-1:0] m_axis_level_s;\n\n//------------------------------------------------------------------------------\n// Write address counter\n//------------------------------------------------------------------------------\n"], "Clone Blocks": [["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@86:96", "wire [ADDRESS_WIDTH:0] m_axis_waddr_reg;\n\nwire s_axis_write_s;\nwire s_axis_ready_s;\n\nwire m_axis_read_s;\nwire m_axis_valid_s;\nwire [ADDRESS_WIDTH-1:0] m_axis_level_s;\n\n//------------------------------------------------------------------------------\n// Write address counter\n"], ["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@88:98", "wire s_axis_write_s;\nwire s_axis_ready_s;\n\nwire m_axis_read_s;\nwire m_axis_valid_s;\nwire [ADDRESS_WIDTH-1:0] m_axis_level_s;\n\n//------------------------------------------------------------------------------\n// Write address counter\n//------------------------------------------------------------------------------\n\n"], ["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@81:91", "//------------------------------------------------------------------------------\n// wires\n//------------------------------------------------------------------------------\n\nwire [ADDRESS_WIDTH:0] s_axis_raddr_reg;\nwire [ADDRESS_WIDTH:0] m_axis_waddr_reg;\n\nwire s_axis_write_s;\nwire s_axis_ready_s;\n\nwire m_axis_read_s;\n"]], "Diff Content": {"Delete": [[92, "wire m_axis_valid_s;\n"]], "Add": []}}