# Altera Cyclone® V Hard Processor System (HPS)

The Cyclone® V system-on-a-chip (SoC) is composed of two distinct portions:

- a single, or dual-core **Arm Cortex-A9** hard processor system (HPS) and
- an FPGA.

## Part Versions

| Part                            | Version                 |
| ---                             | ---                     |
| Cortex-A9 Core                  | r3p0                    |
| L2-310 Level 2 Cache Controller | r3p0                    |
| Cortex-A9 inst sets             | Armv7-A, Thumb-2, Thumb |
| GIC                             | v1.0                    |

## Documentation References

- [Cyclone V Hard Processor System Technical Reference Manual](https://www.intel.com/content/www/us/en/docs/programmable/683126/21-2/hard-processor-system-technical-reference.html)
- [Cyclone V HPS Register Address Map and Definitions](https://www.intel.com/content/www/us/en/programmable/hps/cyclone-v/hps.html#sfo1410067763568.html)
- [Cortex A9 MPCore Technical Reference Manual r3p0](https://developer.arm.com/documentation/ddi0407/g/CJACIEGD)
- [Cortex A9 Technical Reference Manual r3p0](https://developer.arm.com/documentation/ddi0388/g/BABJJDBD)
- [ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition](https://developer.arm.com/documentation/ddi0406/cb)
- [ARM Generic Interrupt Controller (GIC) Architecture Specification - Version 1.0 (A)](https://developer.arm.com/documentation/ihi0048/a/?lang=en)
