library ieee;
use ieee.std_logic_1164.all;

entity FSM is
port(clk,reset:in std_logic;
	student_id,current_state:out std_logic_vector(3 downto 0));
	end FSM;
	
	architecture FSM of FSM is
	type state_type is (s0,s1,s2,s3,s4,s5,s6,s7,s8);
	signal yfsm:state_type;
	begin
	process(clk,reset)
	begin
		if reset = '1' then
		yfsm<=s0;
		elsif(clk'event and clk='1')then
			
			case yfsm is
			when s0 => if clk = '1' then yfsm <=s1;
				else yfsm<=s0;end if;
			when s1 => if clk = '1' then yfsm <=s2;
				else yfsm<=s1;end if;
			when s2 => if clk = '1' then yfsm <=s3;
				else yfsm<=s2;end if;
			when s3 => if clk = '1' then yfsm <=s4;
				else yfsm<=s3;end if;
			when s4 => if clk = '1' then yfsm <=s5;
				else yfsm<=s4;end if;
			when s5 => if clk = '1' then yfsm <=s6;
				else yfsm<=s5;end if;
			when s6 => if clk = '1' then yfsm <=s7;
				else yfsm<=s6;end if;
			when s7 => if clk = '1' then yfsm <=s8;
				else yfsm<=s7;end if;
			when s8 => if clk = '1' then yfsm <=s0;
				else yfsm<=s8;end if;
			end case;
			end if;
			end process;
			
	process (yfsm,clk)
	begin
		case yfsm is
			when s0 =>current_state <="0000";
				if clk='1' then student_id<="0001";
					else student_id<="0000";
				end if;
			when s1=>current_state<="0001";
				if clk='1' then student_id<="0010";
					else student_id<="0001";
				end if;
			when s2=>current_state<="0010";
				if clk='1' then student_id<="0011";
					else student_id<="0010";
				end if;
			when s3=>current_state<="0011";
				if clk='1' then student_id<="0100";
					else student_id<="0011";
				end if;
			when s4=>current_state<="0100";
				if clk='1' then student_id<="0101";
					else student_id<="0100";
				end if;
			when s5=>current_state<="0101";
				if clk='1' then student_id<="0110";
					else student_id<="0101";
				end if;
			when s6=>current_state<="0110";
				if clk='1' then student_id<="0111";
					else student_id<="0110";
				end if;
			when s7=>current_state<="0111";
				if clk='1' then student_id<="1000";
					else student_id<="0111";
				end if;
			when s8=>current_state<="1000";
				if clk='1' then student_id<="0000";
					else student_id<="1000";
				end if;	
			when others =>current_state <="1111";
               			 Student_id <="1111";

		end case;
	end process;
	end FSM;

