
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104182                       # Number of seconds simulated
sim_ticks                                104182458510                       # Number of ticks simulated
final_tick                               631957835055                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166313                       # Simulator instruction rate (inst/s)
host_op_rate                                   210589                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1977964                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341336                       # Number of bytes of host memory used
host_seconds                                 52671.56                       # Real time elapsed on the host
sim_insts                                  8759990490                       # Number of instructions simulated
sim_ops                                   11092035732                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1255808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1261568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       976896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1759488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1833088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2593664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2971264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1242624                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13933696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4832768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4832768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9856                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7632                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13746                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14321                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        20263                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        23213                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         9708                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                108857                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           37756                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                37756                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12053929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12109217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9376780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16888524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        40544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17594977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     24895400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        49145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28519811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        47916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11927382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               133743206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45459                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46687                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        40544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        49145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        47916                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             377184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46387540                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46387540                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46387540                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12053929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12109217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9376780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16888524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        40544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17594977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     24895400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        49145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28519811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        47916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11927382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              180130746                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               249838031                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643756                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890513                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2026404                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8654604                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8140656                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2135932                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92317                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199203042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115379651                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643756                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10276588                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24098645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5504443                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4242812                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12187817                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2028083                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230996291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.955550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206897646     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1123490      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1785599      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2421743      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489621      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104209      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1176790      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1757823      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11239370      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230996291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082629                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461818                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197181890                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6280893                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056213                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25872                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451418                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398203                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141614235                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1965                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451418                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197717795                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1330463                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3715322                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553061                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1228227                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568327                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        167085                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       535679                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197556217                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658548113                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658548113                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26010685                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35458                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18592                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3674810                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13264183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7184010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84576                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1689802                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141412415                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134426466                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18367                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15431368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36758710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1572                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230996291                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581942                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.272765                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174096421     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23410076     10.13%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11857506      5.13%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8933234      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7017742      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2836016      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790023      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931694      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       123579      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230996291                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25224     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81806     36.63%     47.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116293     52.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113066734     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2000940      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12180742      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161188      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134426466                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538054                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223323                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500090912                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156879915                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132401202                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134649789                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269647                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2119902                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          556                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94407                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451418                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1052941                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       119352                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141448137                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        14656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13264183                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7184010                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18596                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        101003                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          556                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315561                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132559740                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11459558                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1866725                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18620468                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18843580                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160910                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530583                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132401446                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132401202                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75998941                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204782491                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529948                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371120                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18399208                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051909                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227544873                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540768                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389751                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177077593     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25009235     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9453019      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4502308      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3795081      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2179112      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1908031      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       861272      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2759222      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227544873                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2759222                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366233117                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286347790                       # The number of ROB writes
system.switch_cpus0.timesIdled                3020941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18841740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.498380                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.498380                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400259                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400259                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596631647                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184440611                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131266073                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus1.numCycles               249838031                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20651227                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16897245                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2025114                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8685914                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8144750                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2136818                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92650                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199190098                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115412260                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20651227                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10281568                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24110517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5501717                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4247362                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12186694                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2026796                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230998321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.955727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206887804     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1128786      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1789170      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2421754      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2491092      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2105008      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1176004      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1752644      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11246059      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230998321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082658                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461948                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       197168251                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6286366                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24067514                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26216                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3449969                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3398936                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141647275                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1968                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3449969                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       197707362                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1334729                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3716865                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23561580                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1227811                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141597445                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        167385                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       535510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    197597199                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    658691594                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    658691594                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171589525                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26007674                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35424                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18555                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3673634                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13267732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7185829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84498                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1770926                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141430752                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35550                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134444154                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18347                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15425426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36760642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1535                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230998321                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582014                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272329                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174025937     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23486815     10.17%     85.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11887950      5.15%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8912076      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7005750      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2834873      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1789983      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       931548      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       123389      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230998321                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          25225     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81893     36.66%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116294     52.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113077673     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2001850      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16866      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12185033      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7162732      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134444154                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538125                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             223412                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    500128388                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156892279                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132418182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134667566                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271283                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2120597                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          552                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94400                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3449969                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1056682                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       119569                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141466450                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13267732                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7185829                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18558                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101186                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          552                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1182806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1131789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2314595                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132578702                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11465331                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1865452                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18627789                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18848874                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7162458                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.530659                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132418401                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132418182                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76014285                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204809697                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530016                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371146                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100025634                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123080501                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18385995                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34015                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2050626                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227548352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388992                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    177016818     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25065307     11.02%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9451497      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4503861      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3826118      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2180919      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1888548      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       862010      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2753274      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227548352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100025634                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123080501                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18238564                       # Number of memory references committed
system.switch_cpus1.commit.loads             11147135                       # Number of loads committed
system.switch_cpus1.commit.membars              16970                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17748454                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110893990                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2534483                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2753274                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           366260885                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          286383016                       # The number of ROB writes
system.switch_cpus1.timesIdled                3020392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18839710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100025634                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123080501                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100025634                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.497740                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.497740                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400362                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400362                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       596720084                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184464283                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131303337                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33984                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus2.numCycles               249838031                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22693647                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18893925                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2065673                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8920154                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8318642                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2444586                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96465                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197619494                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             124516031                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22693647                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10763228                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25959270                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5734192                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6212270                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12271155                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1974520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233440919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.030638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207481649     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1592630      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2010317      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3201682      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1335161      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1725150      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2011116      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          920026      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13163188      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233440919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090833                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498387                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       196462984                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7480115                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25836307                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        12065                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3649441                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3454413                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     152176139                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3649441                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       196661310                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         633605                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6295584                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25650282                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       550691                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151239040                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         79832                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       383950                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    211261189                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    703345456                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    703345456                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176932425                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34328762                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37338                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19790                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1939490                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14141688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7404059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82948                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1673179                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147677721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141748807                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       141214                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17809234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36128967                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2073                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    233440919                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.607215                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327946                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    173370391     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27409429     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11198039      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6270129      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8503634      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2617765      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2579258      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1384188      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       108086      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233440919                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         977316     79.16%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        130941     10.61%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       126389     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119421976     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1937965      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17547      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12990377      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7380942      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141748807                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567363                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1234646                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008710                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    518314391                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    165525099                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138061796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142983453                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       105024                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2641786                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        96391                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3649441                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         482905                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61016                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147715190                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       114352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14141688                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7404059                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19791                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1227973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1152271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2380244                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139278871                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12776673                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2469934                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20157167                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19699954                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7380494                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557477                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138062067                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138061796                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82712767                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        222199851                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552605                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372245                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102935814                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126841254                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20874501                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2083377                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229791478                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551984                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372442                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    176107761     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27204421     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9880113      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4921343      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4500337      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1893459      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1868692      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       891033      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2524319      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229791478                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102935814                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126841254                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18807566                       # Number of memory references committed
system.switch_cpus2.commit.loads             11499902                       # Number of loads committed
system.switch_cpus2.commit.membars              17656                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18385561                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114198296                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2619301                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2524319                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           374982199                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          299080974                       # The number of ROB writes
system.switch_cpus2.timesIdled                2996008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16397112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102935814                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126841254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102935814                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.427124                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.427124                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412010                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412010                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       626721076                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192927548                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140767762                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35362                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               249838031                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20443363                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16763469                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2002485                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8377830                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7977070                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2095447                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89286                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    195037964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             116227055                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20443363                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10072517                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25561370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5696845                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5829186                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12016863                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1987322                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230091848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204530478     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2771676      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3209202      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1758977      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2023037      0.88%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1114060      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          754168      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1981052      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11949198      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230091848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081826                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465210                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       193448273                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7448807                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25347641                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       202474                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3644652                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3320011                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18676                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141888900                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        92375                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3644652                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       193759560                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2766120                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3810702                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25251545                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       859260                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141802647                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          208                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        220363                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       400703                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    197068326                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    660267672                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    660267672                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168170469                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28897857                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36988                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20586                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2291779                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13535850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7376742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       194671                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1639519                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         141589900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37048                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133761598                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       187123                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17776483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     41153810                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4017                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230091848                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581340                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270706                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    173742198     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22654407      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12177578      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8435591      3.67%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7374082      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3767692      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       912833      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       586260      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       441207      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230091848                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35368     12.16%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        125971     43.31%     55.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129542     44.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111961717     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2092467      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16378      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12367518      9.25%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7323518      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133761598                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535393                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             290881                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    498093048                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    159404697                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131533894                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     134052479                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       337684                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2392511                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          913                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1268                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       166707                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8188                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3644652                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2271893                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       146751                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    141627074                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        57037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13535850                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7376742                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20550                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        103187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1268                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1157382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1128699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2286081                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131783685                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11612596                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1977913                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18934290                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18437423                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7321694                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527476                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131535891                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131533894                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         78178381                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204806249                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526477                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381719                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98754906                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121160340                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20467772                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33031                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2014032                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226447196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535049                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354276                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    176958850     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22948699     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9617212      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5776695      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4000221      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2583745      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1343365      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1079939      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2138470      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226447196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98754906                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121160340                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18353374                       # Number of memory references committed
system.switch_cpus3.commit.loads             11143339                       # Number of loads committed
system.switch_cpus3.commit.membars              16480                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17340148                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109230912                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2465020                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2138470                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           365936175                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          286900957                       # The number of ROB writes
system.switch_cpus3.timesIdled                2989112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19746183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98754906                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121160340                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98754906                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.529880                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.529880                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395276                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395276                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594452109                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182553944                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      132411706                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33000                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus4.numCycles               249838031                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19042105                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16996845                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1519906                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12766072                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12415559                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1147501                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        46123                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201197492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             108115107                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19042105                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13563060                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24112317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4968524                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2843356                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12172306                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1492062                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    231593215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.523264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.765627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       207480898     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3669667      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1861211      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3632302      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1171673      0.51%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3363040      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          532499      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          856784      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9025141      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    231593215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076218                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432741                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       198785593                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5301544                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24064454                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19445                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3422178                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1804270                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        17873                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     120992398                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        33777                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3422178                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199056686                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3154605                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1326512                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23818724                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       814503                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     120825931                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          135                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         93573                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       649273                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    158422942                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    547668240                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    547668240                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    128606145                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29816797                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16281                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8240                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1773057                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     21742291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3550102                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        23331                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       805629                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         120201038                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16341                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        112598034                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        73065                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21566262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     44204177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    231593215                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486189                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.098719                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    182196031     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15612519      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     16475524      7.11%     92.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9595377      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4944129      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1237127      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1469804      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        34271      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        28433      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    231593215                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         189444     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         76019     23.09%     80.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        63785     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     88329688     78.45%     78.45% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       885930      0.79%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8043      0.01%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     19854179     17.63%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3520194      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     112598034                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450684                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             329248                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    457191596                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    141783944                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    109742905                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     112927282                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        88544                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4404315                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        80926                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3422178                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2093433                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       101724                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    120217460                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        15338                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     21742291                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3550102                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8237                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         39913                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1817                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1027640                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       583394                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1611034                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    111164655                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19567564                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1433379                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23087569                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16896257                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3520005                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.444947                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             109767374                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            109742905                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         66407057                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        144791831                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.439256                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458638                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     87454396                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     98495846                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21725879                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16223                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1510367                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    228171037                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431675                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.302412                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    191473023     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14433673      6.33%     90.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9261443      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2914377      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4834143      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       943228      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       598344      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       549068      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3163738      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    228171037                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     87454396                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      98495846                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20807152                       # Number of memory references committed
system.switch_cpus4.commit.loads             17337976                       # Number of loads committed
system.switch_cpus4.commit.membars               8094                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15108704                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         86087777                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1234884                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3163738                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           345228699                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          243868316                       # The number of ROB writes
system.switch_cpus4.timesIdled                4460633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18244816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           87454396                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             98495846                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     87454396                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.856781                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.856781                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.350044                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.350044                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       516643777                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      143043922                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      128428242                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16208                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus5.numCycles               249838031                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20366027                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16657818                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1986362                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8407143                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8034634                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2094270                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        88157                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197625034                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             115598067                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20366027                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10128904                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24224713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5775988                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3342326                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         12150741                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2002609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    228938238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       204713525     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1315501      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2075856      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3305785      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1365917      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1523393      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1634674      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1061292      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11942295      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    228938238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081517                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462692                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       195845892                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5135629                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24149316                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        61721                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3745676                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3337867                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          467                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     141156650                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3048                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3745676                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196145000                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1632819                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2652934                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23915742                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       846063                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     141079713                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        17022                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        242200                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       322623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        27597                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    195865883                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    656316850                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    656316850                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    167220387                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28645471                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35785                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19617                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2580577                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13433113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7224675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       217985                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1645371                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         140887359                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        133311974                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       162846                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17894318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     39925415                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3273                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    228938238                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582305                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274207                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    172738633     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22555759      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12325039      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8409991      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7870182      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2260566      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1766560      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       598818      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       412690      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    228938238                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          30984     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         95637     38.57%     51.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       121307     48.93%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    111678020     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2109990      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16167      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12317036      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7190761      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     133311974                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533594                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             247928                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001860                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    495972958                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    158818995                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    131175062                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     133559902                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       398676                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2396478                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          343                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1458                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       208755                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8308                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3745676                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1130722                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       118404                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    140923383                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        57591                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13433113                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7224675                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19598                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         86817                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1458                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1162678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1133273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2295951                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    131420405                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11584367                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1891567                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  138                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18773476                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18487711                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7189109                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.526022                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             131176087                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            131175062                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         76695346                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        200404114                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.525040                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382703                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     98224064                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    120397452                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20526096                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        32613                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2028405                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    225192562                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534642                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388308                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    176313897     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23673771     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9214213      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4964055      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3718269      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2077642      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1279045      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1145826      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2805844      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    225192562                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     98224064                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     120397452                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18052552                       # Number of memory references committed
system.switch_cpus5.commit.loads             11036632                       # Number of loads committed
system.switch_cpus5.commit.membars              16270                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17282510                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108487034                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2445779                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2805844                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           363309603                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          285592975                       # The number of ROB writes
system.switch_cpus5.timesIdled                3182632                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               20899793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           98224064                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            120397452                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     98224064                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.543552                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.543552                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393151                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393151                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       592643013                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      181829354                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131657744                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32584                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               249838031                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19515376                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17609371                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1025195                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7384797                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         6977641                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1078283                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        45154                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    206830179                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             122813353                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19515376                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8055924                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24282408                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3215515                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4534175                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11874030                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1030522                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    237811513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       213529105     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          865229      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1771880      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          739949      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4038318      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3589183      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          697559      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1459392      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11120898      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    237811513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078112                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491572                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       205721433                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5655723                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24192947                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        77160                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2164245                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1713220                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          506                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     144028383                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2786                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2164245                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       205928749                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3950171                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1052070                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24073507                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       642764                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     143953706                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          107                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        271176                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       234461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         3355                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    169015764                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    678067446                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    678067446                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    149978205                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19037553                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16711                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8437                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1630538                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     33973164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17184418                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       155916                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       829620                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143668362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16763                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        138173242                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        71116                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11021013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26402626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    237811513                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581020                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378720                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    188762742     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14650084      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12060715      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5215569      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6606868      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6410809      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3639293      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       285718      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       179715      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    237811513                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         349606     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2731307     86.43%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        79176      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     86679599     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1206943      0.87%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8274      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33131633     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17146793     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     138173242                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553051                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3160089                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022870                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    517389202                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154709675                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    136993096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     141333331                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       247348                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1304999                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          557                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3543                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       103135                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12239                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2164245                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3596237                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       178012                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    143685206                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     33973164                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17184418                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8437                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        121490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3543                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       597741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       605441                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1203182                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    137202625                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33018212                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       970617                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            50163584                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17976719                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17145372                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549166                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             136997560                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            136993096                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         73983721                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        145767653                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548328                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507546                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    111320459                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    130820099                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     12879146                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16678                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1047682                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    235647268                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555152                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379033                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    188238309     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17278642      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8115941      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8025688      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2182920      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9345774      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       699415      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       509161      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1251418      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    235647268                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    111320459                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     130820099                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              49749440                       # Number of memory references committed
system.switch_cpus6.commit.loads             32668162                       # Number of loads committed
system.switch_cpus6.commit.membars               8326                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17275543                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        116330603                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1267210                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1251418                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           378094757                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          289562936                       # The number of ROB writes
system.switch_cpus6.timesIdled                4541403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               12026518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          111320459                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            130820099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    111320459                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.244314                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.244314                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445571                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445571                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       678294028                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      159090589                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      171507748                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16652                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus7.numCycles               249838031                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20646645                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16892738                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2025100                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8656944                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8140494                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2138144                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        92490                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199231992                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115403839                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20646645                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10278638                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24105231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5501343                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4253394                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12188132                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2026567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    231040610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.955590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       206935379     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1125393      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1785697      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2423357      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2489066      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2103683      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1178022      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1757212      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11242801      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    231040610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082640                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461915                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       197212024                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6290301                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24062824                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        25837                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3449619                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3398755                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141646812                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1968                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3449619                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       197747128                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1335201                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3721438                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23560490                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1226729                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     141600030                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        167399                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       534915                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    197607883                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    658703477                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    658703477                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171612233                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        25995635                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35545                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18675                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3671100                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13268815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7187006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84646                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1688994                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         141444603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35669                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134468912                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18341                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15419005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36721734                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1650                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    231040610                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582014                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272886                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    174127505     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23412330     10.13%     85.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11860173      5.13%     90.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8936294      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7021449      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2835629      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1791804      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       930819      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       124607      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    231040610                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25133     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         81871     36.64%     47.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116414     52.11%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113098142     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2002049      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16868      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12188021      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7163832      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134468912                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538224                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             223418                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    500220192                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    156899815                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132441146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     134692330                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       271942                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2120210                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        94655                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3449619                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1057778                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       119302                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    141480414                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        14201                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13268815                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7187006                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18677                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        100937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          541                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1183336                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1130730                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2314066                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132601154                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11466928                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1867757                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18630482                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18849172                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7163554                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530748                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132441387                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132441146                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         76024617                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        204841827                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530108                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100038881                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123096797                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18383640                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34019                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2050615                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    227590991                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540868                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389893                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    177106157     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25016019     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9458579      4.16%     92.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4503222      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3795491      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2179831      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1909588      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       861525      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2760579      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    227590991                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100038881                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123096797                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18240953                       # Number of memory references committed
system.switch_cpus7.commit.loads             11148602                       # Number of loads committed
system.switch_cpus7.commit.membars              16972                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17750801                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110908668                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2534816                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2760579                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           366310160                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          286410557                       # The number of ROB writes
system.switch_cpus7.timesIdled                3021072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               18797421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100038881                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123096797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100038881                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.497409                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.497409                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400415                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400415                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       596821520                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      184496369                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131297795                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33988                       # number of misc regfile writes
system.l2.replacements                         108873                       # number of replacements
system.l2.tagsinuse                      32764.222545                       # Cycle average of tags in use
system.l2.total_refs                          1995472                       # Total number of references to valid blocks.
system.l2.sampled_refs                         141641                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.088237                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           194.264969                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.330963                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2138.213644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.735905                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2158.378988                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.835975                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1646.612577                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.454441                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2947.928659                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.450004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2999.262267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.349692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3771.302445                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.032565                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   5058.655777                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.666908                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2135.801675                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1004.688814                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            992.582418                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            851.661821                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1344.995395                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1341.561735                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1543.672070                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1529.812217                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1035.970620                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.065253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.065868                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.050251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.089964                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.091530                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000316                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.115091                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.154378                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.065179                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.030661                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.030291                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.025991                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.041046                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.040941                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.047109                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.046686                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.031615                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999885                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        30918                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        30868                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28427                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41641                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        39969                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        51235                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        56486                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        31032                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  310591                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            99872                       # number of Writeback hits
system.l2.Writeback_hits::total                 99872                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1096                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        31068                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31021                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41794                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        40040                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        51368                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        56564                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        31183                       # number of demand (read+write) hits
system.l2.demand_hits::total                   311687                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        31068                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31021                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28634                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41794                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        40040                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        51368                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        56564                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        31183                       # number of overall hits
system.l2.overall_hits::total                  311687                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9811                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9856                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7632                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13740                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        14321                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        20263                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        23213                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         9708                       # number of ReadReq misses
system.l2.ReadReq_misses::total                108851                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9811                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13746                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        14321                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        20263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        23213                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         9708                       # number of demand (read+write) misses
system.l2.demand_misses::total                 108857                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9811                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9856                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7632                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13746                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        14321                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        20263                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        23213                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         9708                       # number of overall misses
system.l2.overall_misses::total                108857                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5938462                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1614084224                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5867745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1621379350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5597043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1260008837                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5828950                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2280547850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4952101                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2347577194                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5972998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3333403705                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6050745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3788499288                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6179126                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1595812593                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17887700211                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       981753                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        981753                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5938462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1614084224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5867745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1621379350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5597043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1260008837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5828950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2281529603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4952101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2347577194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5972998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3333403705                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6050745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3788499288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6179126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1595812593                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17888681964                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5938462                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1614084224                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5867745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1621379350                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5597043                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1260008837                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5828950                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2281529603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4952101                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2347577194                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5972998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3333403705                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6050745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3788499288                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6179126                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1595812593                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17888681964                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        40729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        40724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        54290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        71498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        79699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        40740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              419442                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        99872                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             99872                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1102                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40879                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        40877                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36266                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        54361                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        71631                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        79777                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        40891                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               420544                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40879                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        40877                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36266                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        54361                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        71631                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        79777                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        40891                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              420544                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.240885                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.242019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.211653                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.248100                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.263787                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.283407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.291258                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.238292                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.259514                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005445                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.240001                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.241114                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.210445                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.247497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.263443                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.282880                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.290974                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.237412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258848                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.240001                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.241114                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.210445                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.247497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.263443                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.282880                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.290974                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.237412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258848                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148461.550000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164517.808990                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146693.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164506.833401                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151271.432432                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165095.497510                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153393.421053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165978.737263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150063.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 163925.507576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149324.950000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164506.919262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151268.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 163205.931504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 158439.128205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164381.190049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164331.978677                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 163625.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 163625.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148461.550000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164517.808990                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146693.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164506.833401                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151271.432432                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165095.497510                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153393.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165977.710097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150063.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 163925.507576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149324.950000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164506.919262                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151268.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 163205.931504                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 158439.128205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164381.190049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164331.939737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148461.550000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164517.808990                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146693.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164506.833401                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151271.432432                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165095.497510                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153393.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165977.710097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150063.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 163925.507576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149324.950000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164506.919262                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151268.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 163205.931504                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 158439.128205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164381.190049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164331.939737                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                37756                       # number of writebacks
system.l2.writebacks::total                     37756                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9811                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9856                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13740                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        14321                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        20263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        23213                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         9708                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           108851                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        14321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        20263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        23213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         9708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            108857                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        14321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        20263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        23213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         9708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           108857                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3614198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1042683477                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3537648                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1047349008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3441156                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    815536912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3614169                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1480163221                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3028780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1513032026                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3643589                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2153152155                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3722040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2436857734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3913976                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1030424529                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11547714618                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       632546                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       632546                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3614198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1042683477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3537648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1047349008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3441156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    815536912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3614169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1480795767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3028780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1513032026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3643589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2153152155                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3722040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2436857734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3913976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1030424529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11548347164                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3614198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1042683477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3537648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1047349008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3441156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    815536912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3614169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1480795767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3028780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1513032026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3643589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2153152155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3722040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2436857734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3913976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1030424529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11548347164                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.240885                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.242019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.211653                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.248100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.263787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.283407                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.291258                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.259514                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005445                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.240001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.241114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.210445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.247497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.263443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.282880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.290974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.237412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258848                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.240001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.241114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.210445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.247497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.263443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.282880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.290974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.237412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258848                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90354.950000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106276.982673                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88441.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106265.118506                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93004.216216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106857.561845                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95109.710526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107726.580859                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91781.212121                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105651.283151                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91089.725000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106260.285002                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst        93051                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104978.147331                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 100358.358974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106141.793263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106087.354439                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 105424.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105424.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90354.950000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106276.982673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88441.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106265.118506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93004.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106857.561845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95109.710526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107725.575949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91781.212121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 105651.283151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91089.725000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106260.285002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst        93051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104978.147331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 100358.358974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106141.793263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106087.317894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90354.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106276.982673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88441.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106265.118506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93004.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106857.561845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95109.710526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107725.575949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91781.212121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 105651.283151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91089.725000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106260.285002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst        93051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104978.147331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 100358.358974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106141.793263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106087.317894                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               517.135439                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012195865                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1954046.071429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.135439                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067525                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.828743                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12187769                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12187769                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12187769                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12187769                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12187769                       # number of overall hits
system.cpu0.icache.overall_hits::total       12187769                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8037125                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8037125                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8037125                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8037125                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8037125                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8037125                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12187817                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12187817                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12187817                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12187817                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12187817                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12187817                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167440.104167                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167440.104167                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167440.104167                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167440.104167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167440.104167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167440.104167                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7011307                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7011307                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7011307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7011307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7011307                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7011307                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163053.651163                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163053.651163                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163053.651163                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163053.651163                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163053.651163                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163053.651163                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40879                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166567700                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41135                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4049.293789                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.146477                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.853523                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910728                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089272                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8381768                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8381768                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056086                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056086                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18464                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18464                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15437854                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15437854                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15437854                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15437854                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130805                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130805                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          876                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          876                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131681                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131681                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131681                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131681                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14877610571                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14877610571                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     74400405                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     74400405                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14952010976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14952010976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14952010976                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14952010976                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8512573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8512573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15569535                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15569535                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15569535                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15569535                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015366                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008458                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008458                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008458                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008458                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113738.852269                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113738.852269                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84931.969178                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84931.969178                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113547.216197                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113547.216197                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113547.216197                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113547.216197                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8974                       # number of writebacks
system.cpu0.dcache.writebacks::total             8974                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90076                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90076                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          726                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          726                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90802                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90802                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90802                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90802                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40729                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          150                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40879                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40879                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40879                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40879                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3745983388                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3745983388                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9821427                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9821427                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3755804815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3755804815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3755804815                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3755804815                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002626                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002626                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91973.370031                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91973.370031                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65476.180000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65476.180000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91876.142151                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91876.142151                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91876.142151                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91876.142151                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.059580                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012194741                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1954043.901544                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.059580                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067403                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828621                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12186645                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12186645                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12186645                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12186645                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12186645                       # number of overall hits
system.cpu1.icache.overall_hits::total       12186645                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8085435                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8085435                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8085435                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8085435                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8085435                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8085435                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12186694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12186694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12186694                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12186694                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12186694                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12186694                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165008.877551                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165008.877551                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165008.877551                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165008.877551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165008.877551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165008.877551                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6928986                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6928986                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6928986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6928986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6928986                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6928986                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161139.209302                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161139.209302                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161139.209302                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161139.209302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161139.209302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161139.209302                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40877                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166572922                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41133                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4049.617631                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.145510                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.854490                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910725                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089275                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8385228                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8385228                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7057879                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7057879                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18430                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18430                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16992                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16992                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15443107                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15443107                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15443107                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15443107                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130839                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130839                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          902                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          902                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       131741                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        131741                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       131741                       # number of overall misses
system.cpu1.dcache.overall_misses::total       131741                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14875459537                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14875459537                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     77200683                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     77200683                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14952660220                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14952660220                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14952660220                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14952660220                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8516067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8516067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7058781                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7058781                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15574848                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15574848                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15574848                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15574848                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015364                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008459                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008459                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113692.855624                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113692.855624                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85588.340355                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85588.340355                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113500.430542                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113500.430542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113500.430542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113500.430542                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8974                       # number of writebacks
system.cpu1.dcache.writebacks::total             8974                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        90115                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        90115                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          749                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          749                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        90864                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        90864                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        90864                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        90864                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40724                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40724                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40877                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40877                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40877                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40877                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3748837292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3748837292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10087051                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10087051                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3758924343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3758924343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3758924343                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3758924343                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92054.741479                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92054.741479                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65928.437908                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65928.437908                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91956.952394                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91956.952394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91956.952394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91956.952394                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               493.083262                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015370545                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2055405.961538                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.083262                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061031                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790198                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12271105                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12271105                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12271105                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12271105                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12271105                       # number of overall hits
system.cpu2.icache.overall_hits::total       12271105                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7747083                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7747083                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7747083                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7747083                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7747083                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7747083                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12271155                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12271155                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12271155                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12271155                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12271155                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12271155                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154941.660000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154941.660000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154941.660000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154941.660000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154941.660000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154941.660000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6077349                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6077349                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6077349                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6077349                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6077349                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6077349                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155829.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155829.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155829.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155829.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155829.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155829.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36266                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164325271                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36522                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4499.350282                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.432038                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.567962                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911844                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088156                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9782173                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9782173                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7269832                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7269832                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19504                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19504                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17681                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17681                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17052005                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17052005                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17052005                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17052005                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        93129                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        93129                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2109                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2109                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95238                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95238                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95238                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95238                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9184423221                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9184423221                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    136913408                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    136913408                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9321336629                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9321336629                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9321336629                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9321336629                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9875302                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9875302                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7271941                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7271941                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17681                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17681                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17147243                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17147243                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17147243                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17147243                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009430                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009430                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000290                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005554                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005554                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005554                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005554                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98620.442837                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98620.442837                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64918.638217                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64918.638217                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97874.132479                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97874.132479                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97874.132479                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97874.132479                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        25494                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets  5098.800000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8212                       # number of writebacks
system.cpu2.dcache.writebacks::total             8212                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        57070                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        57070                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1902                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1902                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58972                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58972                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36059                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36059                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          207                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36266                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36266                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36266                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36266                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3200680193                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3200680193                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15277860                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15277860                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3215958053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3215958053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3215958053                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3215958053                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88762.311573                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88762.311573                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73806.086957                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73806.086957                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88676.944052                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88676.944052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88676.944052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88676.944052                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.663262                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013340967                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1944992.259117                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.663262                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058755                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831191                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12016816                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12016816                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12016816                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12016816                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12016816                       # number of overall hits
system.cpu3.icache.overall_hits::total       12016816                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7544083                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7544083                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7544083                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7544083                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7544083                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7544083                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12016863                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12016863                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12016863                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12016863                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12016863                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12016863                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160512.404255                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160512.404255                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160512.404255                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160512.404255                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160512.404255                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160512.404255                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6291852                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6291852                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6291852                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6291852                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6291852                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6291852                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161329.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161329.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161329.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161329.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161329.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161329.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55540                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172669823                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55796                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3094.663112                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.987016                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.012984                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914012                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085988                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8476900                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8476900                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7170914                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7170914                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17469                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17469                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16500                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16500                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15647814                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15647814                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15647814                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15647814                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       189772                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       189772                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3768                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3768                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       193540                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        193540                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       193540                       # number of overall misses
system.cpu3.dcache.overall_misses::total       193540                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22713106166                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22713106166                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    469865381                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    469865381                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23182971547                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23182971547                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23182971547                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23182971547                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8666672                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8666672                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7174682                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7174682                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16500                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16500                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15841354                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15841354                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15841354                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15841354                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021897                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021897                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000525                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000525                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012217                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012217                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012217                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012217                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 119686.287577                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 119686.287577                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 124698.880308                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 124698.880308                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 119783.876961                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 119783.876961                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 119783.876961                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 119783.876961                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22293                       # number of writebacks
system.cpu3.dcache.writebacks::total            22293                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134391                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134391                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3609                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3609                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       138000                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       138000                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       138000                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       138000                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55381                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55381                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55540                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55540                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55540                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55540                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5173949301                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5173949301                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11077754                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11077754                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5185027055                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5185027055                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5185027055                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5185027055                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006390                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006390                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003506                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003506                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003506                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003506                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93424.627598                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93424.627598                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69671.408805                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69671.408805                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93356.626846                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93356.626846                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93356.626846                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93356.626846                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               559.070918                       # Cycle average of tags in use
system.cpu4.icache.total_refs               932317294                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1661884.659537                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.054076                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.016843                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.052971                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842976                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.895947                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12172262                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12172262                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12172262                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12172262                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12172262                       # number of overall hits
system.cpu4.icache.overall_hits::total       12172262                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6524631                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6524631                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6524631                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6524631                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6524631                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6524631                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12172306                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12172306                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12172306                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12172306                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12172306                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12172306                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 148287.068182                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 148287.068182                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 148287.068182                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 148287.068182                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 148287.068182                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 148287.068182                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5331931                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5331931                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5331931                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5331931                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5331931                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5331931                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 156821.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 156821.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 156821.500000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 156821.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 156821.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 156821.500000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 54361                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               224695962                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 54617                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4114.029734                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   203.424228                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    52.575772                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.794626                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.205374                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     17869422                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       17869422                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3452449                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3452449                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8167                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8167                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8104                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8104                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     21321871                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21321871                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     21321871                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21321871                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       183817                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       183817                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          343                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          343                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       184160                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        184160                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       184160                       # number of overall misses
system.cpu4.dcache.overall_misses::total       184160                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  19488126890                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  19488126890                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     29525465                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     29525465                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  19517652355                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  19517652355                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  19517652355                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  19517652355                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18053239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18053239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3452792                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3452792                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8104                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8104                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     21506031                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21506031                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     21506031                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21506031                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010182                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010182                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008563                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008563                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008563                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008563                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 106019.176083                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 106019.176083                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86080.072886                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86080.072886                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 105982.039286                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 105982.039286                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 105982.039286                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 105982.039286                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7102                       # number of writebacks
system.cpu4.dcache.writebacks::total             7102                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       129527                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       129527                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          272                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       129799                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       129799                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       129799                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       129799                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        54290                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        54290                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           71                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        54361                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        54361                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        54361                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        54361                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5127380970                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5127380970                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4650809                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4650809                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5132031779                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5132031779                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5132031779                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5132031779                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002528                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002528                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002528                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002528                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94444.298582                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94444.298582                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65504.352113                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65504.352113                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94406.500598                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94406.500598                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94406.500598                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94406.500598                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               530.202788                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1017926013                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   531                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1916998.141243                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.202788                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.064428                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.849684                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12150688                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12150688                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12150688                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12150688                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12150688                       # number of overall hits
system.cpu5.icache.overall_hits::total       12150688                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8071017                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8071017                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8071017                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8071017                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8071017                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8071017                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12150741                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12150741                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12150741                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12150741                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12150741                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12150741                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 152283.339623                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 152283.339623                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 152283.339623                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 152283.339623                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 152283.339623                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 152283.339623                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6462019                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6462019                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6462019                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6462019                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6462019                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6462019                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 157610.219512                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 157610.219512                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 157610.219512                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 157610.219512                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 157610.219512                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 157610.219512                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 71631                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               181307765                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 71887                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2522.121733                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.158055                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.841945                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914680                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085320                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8427638                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8427638                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6982199                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6982199                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19404                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19404                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16292                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16292                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15409837                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15409837                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15409837                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15409837                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       181183                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       181183                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          803                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       181986                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        181986                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       181986                       # number of overall misses
system.cpu5.dcache.overall_misses::total       181986                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20180615870                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20180615870                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     68160264                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     68160264                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20248776134                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20248776134                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20248776134                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20248776134                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8608821                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8608821                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6983002                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6983002                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16292                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16292                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15591823                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15591823                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15591823                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15591823                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021046                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021046                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011672                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011672                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011672                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011672                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111382.502056                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111382.502056                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84882.022416                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84882.022416                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111265.570615                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111265.570615                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111265.570615                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111265.570615                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13041                       # number of writebacks
system.cpu5.dcache.writebacks::total            13041                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       109685                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       109685                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          670                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          670                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       110355                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       110355                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       110355                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       110355                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        71498                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        71498                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          133                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        71631                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        71631                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        71631                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        71631                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   6919700484                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6919700484                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8783956                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8783956                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6928484440                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6928484440                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6928484440                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6928484440                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004594                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004594                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96781.734930                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96781.734930                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66044.781955                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66044.781955                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96724.664461                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96724.664461                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96724.664461                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96724.664461                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               580.441196                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1042830739                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1785669.073630                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.429142                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.012054                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.063188                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867006                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930194                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11873974                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11873974                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11873974                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11873974                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11873974                       # number of overall hits
system.cpu6.icache.overall_hits::total       11873974                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8455315                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8455315                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8455315                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8455315                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8455315                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8455315                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11874030                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11874030                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11874030                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11874030                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11874030                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11874030                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150987.767857                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150987.767857                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150987.767857                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150987.767857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150987.767857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150987.767857                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6572695                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6572695                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6572695                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6572695                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6572695                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6572695                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 160309.634146                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 160309.634146                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 160309.634146                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 160309.634146                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 160309.634146                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 160309.634146                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 79777                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               450385782                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 80033                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5627.500931                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.898446                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.101554                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437103                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562897                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31166518                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31166518                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17064123                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17064123                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8339                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8339                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8326                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8326                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     48230641                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        48230641                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     48230641                       # number of overall hits
system.cpu6.dcache.overall_hits::total       48230641                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       278850                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       278850                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          260                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       279110                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        279110                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       279110                       # number of overall misses
system.cpu6.dcache.overall_misses::total       279110                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  30576908816                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  30576908816                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     22602060                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     22602060                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  30599510876                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  30599510876                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  30599510876                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  30599510876                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     31445368                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     31445368                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17064383                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17064383                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8326                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8326                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     48509751                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     48509751                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     48509751                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     48509751                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008868                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008868                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005754                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005754                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005754                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005754                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109653.608808                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109653.608808                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data        86931                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        86931                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109632.441962                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109632.441962                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109632.441962                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109632.441962                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22465                       # number of writebacks
system.cpu6.dcache.writebacks::total            22465                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       199151                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       199151                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          182                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       199333                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       199333                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       199333                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       199333                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        79699                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        79699                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        79777                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        79777                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        79777                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        79777                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   7912358143                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   7912358143                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5496847                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5496847                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   7917854990                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7917854990                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   7917854990                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   7917854990                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001645                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001645                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 99278.010301                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 99278.010301                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70472.397436                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70472.397436                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 99249.846322                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 99249.846322                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 99249.846322                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 99249.846322                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.182228                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1012196178                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1957826.263056                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.182228                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.065997                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.827215                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12188082                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12188082                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12188082                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12188082                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12188082                       # number of overall hits
system.cpu7.icache.overall_hits::total       12188082                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8566758                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8566758                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8566758                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8566758                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8566758                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8566758                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12188132                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12188132                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12188132                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12188132                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12188132                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12188132                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 171335.160000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 171335.160000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 171335.160000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 171335.160000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 171335.160000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 171335.160000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7156559                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7156559                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7156559                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7156559                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7156559                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7156559                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 170394.261905                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 170394.261905                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 170394.261905                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 170394.261905                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 170394.261905                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 170394.261905                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 40891                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166574467                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41147                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4048.277323                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.146968                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.853032                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.910730                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.089270                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8385727                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8385727                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7058813                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7058813                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18540                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18540                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16994                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16994                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15444540                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15444540                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15444540                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15444540                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       130810                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       130810                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          886                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          886                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       131696                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        131696                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       131696                       # number of overall misses
system.cpu7.dcache.overall_misses::total       131696                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  14817110094                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  14817110094                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     75248393                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     75248393                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  14892358487                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  14892358487                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  14892358487                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  14892358487                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8516537                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8516537                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7059699                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7059699                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16994                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16994                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15576236                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15576236                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15576236                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15576236                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015360                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015360                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008455                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008455                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008455                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008455                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113271.998272                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113271.998272                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84930.466140                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84930.466140                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113081.327352                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113081.327352                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113081.327352                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113081.327352                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8811                       # number of writebacks
system.cpu7.dcache.writebacks::total             8811                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        90070                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        90070                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          735                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          735                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        90805                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        90805                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        90805                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        90805                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        40740                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        40740                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        40891                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        40891                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        40891                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        40891                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3733753178                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3733753178                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9853227                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9853227                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3743606405                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3743606405                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3743606405                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3743606405                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002625                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002625                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91648.335248                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91648.335248                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65253.158940                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65253.158940                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91550.864616                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91550.864616                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91550.864616                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91550.864616                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
