\hypertarget{struct_pm}{}\doxysection{Pm Struct Reference}
\label{struct_pm}\index{Pm@{Pm}}


PM hardware registers.  




{\ttfamily \#include $<$pm.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_pm_aef42c58ab5c063e6a945dd495b3ef699}\label{struct_pm_aef42c58ab5c063e6a945dd495b3ef699}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___c_t_r_l___type}{PM\+\_\+\+CTRL\+\_\+\+Type}} {\bfseries CTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 8) Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_af251884e32f97cb31897ce95f732273f}\label{struct_pm_af251884e32f97cb31897ce95f732273f}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___s_l_e_e_p___type}{PM\+\_\+\+SLEEP\+\_\+\+Type}} {\bfseries SLEEP}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x01 (R/W 8) Sleep Mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_ab9223c057c5a9cf5da22853e83c09313}\label{struct_pm_ab9223c057c5a9cf5da22853e83c09313}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x6\mbox{]}
\item 
\mbox{\Hypertarget{struct_pm_a6cf9cfd38912d1ae73254de472f53da9}\label{struct_pm_a6cf9cfd38912d1ae73254de472f53da9}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type}{PM\+\_\+\+CPUSEL\+\_\+\+Type}} {\bfseries CPUSEL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) CPU Clock Select. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_a1bd45b482862137454aa6289844de2c6}\label{struct_pm_a1bd45b482862137454aa6289844de2c6}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___a_p_b_a_s_e_l___type}{PM\+\_\+\+APBASEL\+\_\+\+Type}} {\bfseries APBASEL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x09 (R/W 8) APBA Clock Select. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_a7509ceb6ee60f47bb5af85f5f389a31b}\label{struct_pm_a7509ceb6ee60f47bb5af85f5f389a31b}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___a_p_b_b_s_e_l___type}{PM\+\_\+\+APBBSEL\+\_\+\+Type}} {\bfseries APBBSEL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 8) APBB Clock Select. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_a7e5cd950298742957bd6a0b4b910ce41}\label{struct_pm_a7e5cd950298742957bd6a0b4b910ce41}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___a_p_b_c_s_e_l___type}{PM\+\_\+\+APBCSEL\+\_\+\+Type}} {\bfseries APBCSEL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0B (R/W 8) APBC Clock Select. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_ad84597b5275a1561a03fbca0ec7ce1e0}\label{struct_pm_ad84597b5275a1561a03fbca0ec7ce1e0}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x8\mbox{]}
\item 
\mbox{\Hypertarget{struct_pm_ad6532a01dd6aac5013f0a469b29e01de}\label{struct_pm_ad6532a01dd6aac5013f0a469b29e01de}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___a_h_b_m_a_s_k___type}{PM\+\_\+\+AHBMASK\+\_\+\+Type}} {\bfseries AHBMASK}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 32) AHB Mask. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_a8e1bd964e55f8ae9a40f66ed8fa4645c}\label{struct_pm_a8e1bd964e55f8ae9a40f66ed8fa4645c}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___a_p_b_a_m_a_s_k___type}{PM\+\_\+\+APBAMASK\+\_\+\+Type}} {\bfseries APBAMASK}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) APBA Mask. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_a286baea167bcb92013efd30b0da1d453}\label{struct_pm_a286baea167bcb92013efd30b0da1d453}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___a_p_b_b_m_a_s_k___type}{PM\+\_\+\+APBBMASK\+\_\+\+Type}} {\bfseries APBBMASK}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1C (R/W 32) APBB Mask. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_ab0e4d6b7cf58703a1a3d3d0014ecc602}\label{struct_pm_ab0e4d6b7cf58703a1a3d3d0014ecc602}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___a_p_b_c_m_a_s_k___type}{PM\+\_\+\+APBCMASK\+\_\+\+Type}} {\bfseries APBCMASK}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x20 (R/W 32) APBC Mask. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_a751155faaa32b1e447ab2294516ef5d8}\label{struct_pm_a751155faaa32b1e447ab2294516ef5d8}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x10\mbox{]}
\item 
\mbox{\Hypertarget{struct_pm_ad0083e323b10f67deea9354e60c691dd}\label{struct_pm_ad0083e323b10f67deea9354e60c691dd}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___i_n_t_e_n_c_l_r___type}{PM\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x34 (R/W 8) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_aae11f1dff46c370d8fd6cea5a1ba4bce}\label{struct_pm_aae11f1dff46c370d8fd6cea5a1ba4bce}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___i_n_t_e_n_s_e_t___type}{PM\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x35 (R/W 8) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_a8089472da81397d8469b1426ccb85bc6}\label{struct_pm_a8089472da81397d8469b1426ccb85bc6}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_m___i_n_t_f_l_a_g___type}{PM\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x36 (R/W 8) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_pm_a69a1526a7c16d4d8b373dfceb5cea754}\label{struct_pm_a69a1526a7c16d4d8b373dfceb5cea754}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved4} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_pm_a9dfcf563b5fc773dea7a8216703e3937}\label{struct_pm_a9dfcf563b5fc773dea7a8216703e3937}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_p_m___r_c_a_u_s_e___type}{PM\+\_\+\+RCAUSE\+\_\+\+Type}} {\bfseries RCAUSE}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x38 (R/ 8) Reset Cause. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PM hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2pm_8h}{pm.\+h}}\end{DoxyCompactItemize}
