Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 20 15:30:38 2019
| Host         : DESKTOP-5VSMBIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab903_control_sets_placed.rpt
| Design       : lab903
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            7 |
| No           | No                    | Yes                    |              62 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |             577 |          169 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/ps2_clk_s1        | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/ps2_data_s1       | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/bits_count        | rst_n_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG | U1/in0[3]_i_1_n_0                        | rst_n_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | U1/in1[3]_i_1_n_0                        | rst_n_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | U1/in2[3]_i_1_n_0                        | rst_n_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | U1/in3[3]_i_1_n_0                        | rst_n_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/rx_finish         | rst_n_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/rx_valid          | rst_n_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_n_IBUF       |                5 |             11 |
|  clk_IBUF_BUFG | U1/value[13]_i_1_n_0                     |                  |                5 |             14 |
|  clk_IBUF_BUFG | U0/inst/key_reg[8]_rep__4                | rst_n_IBUF       |                5 |             16 |
|  clk_IBUF_BUFG |                                          |                  |                7 |             22 |
|  clk_IBUF_BUFG |                                          | rst_n_IBUF       |               32 |             62 |
|  clk_IBUF_BUFG | U0/pulse_been_ready                      | rst_n_IBUF       |              146 |            512 |
+----------------+------------------------------------------+------------------+------------------+----------------+


