# Overview
**VSDBabySoC** is a simple SoC integrating the RISC-V processor (rvmyth), a PLL and a DAC. the project focusses on IP core integration and validating the design through pre-synthesis and post-synthesis simulations.

## Module Descriptions
### **1. vsdbabysoc.v (Top-Level SoC Module)**
This is the top-level module that integrates the rvmyth, PLL and DAC modules.
