

================================================================
== Vitis HLS Report for 'PE_105_Pipeline_PE_LOOP'
================================================================
* Date:           Mon Sep  4 10:26:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3080|     3080|  30.800 us|  30.800 us|  3080|  3080|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |     3078|     3078|        11|          4|          1|   768|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    142|    -|
|Register         |        -|    -|     149|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     497|    883|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1883  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1884   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   5|  348|  711|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_145_fu_124_p2                   |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_118_p2                |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          23|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |A_fifo_8_10_blk_n                 |   9|          2|    1|          2|
    |A_fifo_8_9_blk_n                  |   9|          2|    1|          2|
    |B_fifo_9_8_blk_n                  |   9|          2|    1|          2|
    |B_fifo_9_9_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k                |   9|          2|   10|         20|
    |ap_sig_allocacmp_p_load           |   9|          2|   32|         64|
    |empty_fu_52                       |   9|          2|   32|         64|
    |k_04_fu_48                        |   9|          2|   10|         20|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 142|         31|   94|        191|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_fifo_8_9_read_reg_175           |  32|   0|   32|          0|
    |B_fifo_9_8_read_reg_180           |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_fu_52                       |  32|   0|   32|          0|
    |icmp_ln8_reg_171                  |   1|   0|    1|          0|
    |icmp_ln8_reg_171_pp0_iter1_reg    |   1|   0|    1|          0|
    |k_04_fu_48                        |  10|   0|   10|          0|
    |mul_reg_195                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 149|   0|  149|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  PE.105_Pipeline_PE_LOOP|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  PE.105_Pipeline_PE_LOOP|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  PE.105_Pipeline_PE_LOOP|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  PE.105_Pipeline_PE_LOOP|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  PE.105_Pipeline_PE_LOOP|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  PE.105_Pipeline_PE_LOOP|  return value|
|C_out_in_load               |   in|   32|     ap_none|            C_out_in_load|        scalar|
|A_fifo_8_9_dout             |   in|   32|     ap_fifo|               A_fifo_8_9|       pointer|
|A_fifo_8_9_num_data_valid   |   in|    2|     ap_fifo|               A_fifo_8_9|       pointer|
|A_fifo_8_9_fifo_cap         |   in|    2|     ap_fifo|               A_fifo_8_9|       pointer|
|A_fifo_8_9_empty_n          |   in|    1|     ap_fifo|               A_fifo_8_9|       pointer|
|A_fifo_8_9_read             |  out|    1|     ap_fifo|               A_fifo_8_9|       pointer|
|B_fifo_9_8_dout             |   in|   32|     ap_fifo|               B_fifo_9_8|       pointer|
|B_fifo_9_8_num_data_valid   |   in|    2|     ap_fifo|               B_fifo_9_8|       pointer|
|B_fifo_9_8_fifo_cap         |   in|    2|     ap_fifo|               B_fifo_9_8|       pointer|
|B_fifo_9_8_empty_n          |   in|    1|     ap_fifo|               B_fifo_9_8|       pointer|
|B_fifo_9_8_read             |  out|    1|     ap_fifo|               B_fifo_9_8|       pointer|
|A_fifo_8_10_din             |  out|   32|     ap_fifo|              A_fifo_8_10|       pointer|
|A_fifo_8_10_num_data_valid  |   in|    2|     ap_fifo|              A_fifo_8_10|       pointer|
|A_fifo_8_10_fifo_cap        |   in|    2|     ap_fifo|              A_fifo_8_10|       pointer|
|A_fifo_8_10_full_n          |   in|    1|     ap_fifo|              A_fifo_8_10|       pointer|
|A_fifo_8_10_write           |  out|    1|     ap_fifo|              A_fifo_8_10|       pointer|
|B_fifo_9_9_din              |  out|   32|     ap_fifo|               B_fifo_9_9|       pointer|
|B_fifo_9_9_num_data_valid   |   in|    2|     ap_fifo|               B_fifo_9_9|       pointer|
|B_fifo_9_9_fifo_cap         |   in|    2|     ap_fifo|               B_fifo_9_9|       pointer|
|B_fifo_9_9_full_n           |   in|    1|     ap_fifo|               B_fifo_9_9|       pointer|
|B_fifo_9_9_write            |  out|    1|     ap_fifo|               B_fifo_9_9|       pointer|
|p_out                       |  out|   32|      ap_vld|                    p_out|       pointer|
|p_out_ap_vld                |  out|    1|      ap_vld|                    p_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------+--------------+

