library ieee;
use ieee.std_logic_1164.all;

entity counter is
	port(Din:in std_logic_vector(8 downto 0);
			clk: in std_logic_vector(0 downto 0);
			Dout: out std_logic_vector(7 downto 0);
			done: out std_logic_vector(0 downto 0));
end counter;

architecture str of counter is
	type state_type is (T0,T1,T2);
	signal curr, prev: state_type;
begin
	