#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145e08370 .scope module, "PC_testbench" "PC_testbench" 2 12;
 .timescale 0 0;
v0x145e1a940_0 .var "nextAddress", 31 0;
v0x145e1aa00_0 .net "readAddress", 31 0, v0x145e1a880_0;  1 drivers
S_0x145e074a0 .scope module, "DUT" "PC" 2 16, 2 2 0, S_0x145e08370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "nextAddress";
    .port_info 1 /OUTPUT 32 "readAddress";
v0x145e07610_0 .net "nextAddress", 31 0, v0x145e1a940_0;  1 drivers
v0x145e1a880_0 .var "readAddress", 31 0;
E_0x145e08db0 .event anyedge, v0x145e07610_0;
    .scope S_0x145e074a0;
T_0 ;
    %wait E_0x145e08db0;
    %load/vec4 v0x145e07610_0;
    %store/vec4 v0x145e1a880_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x145e08370;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145e1a940_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 24 "$display", "Next Address = %d Read Address = %d", v0x145e1a940_0, v0x145e1aa00_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PC.v";
