Return-Path: <devicetree+bounces-288819-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id eHq4Du9c5mmtvAEAu9opvQ
	(envelope-from <devicetree+bounces-288819-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 20 Apr 2026 19:05:51 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id A8F71430899
	for <lists+devicetree@lfdr.de>; Mon, 20 Apr 2026 19:05:50 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id D4A793016007
	for <lists+devicetree@lfdr.de>; Mon, 20 Apr 2026 16:29:54 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id E591434DB56;
	Mon, 20 Apr 2026 16:29:47 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="W1fBtnRQ";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ibZudol+"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 89FDD34C9AC
	for <devicetree@vger.kernel.org>; Mon, 20 Apr 2026 16:29:44 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1776702587; cv=none; b=Pzjv0r1Pd5WRQWcJCHY9X+sQ/oRNjbCCtpr/t6pEEbmSfdzl1R/84KihWfyE9quHx6lnjLYdSOv4j0fgxmVftUA6LHXbj53iyJwdrRBlDyM3X4IPlsggYq96C3rl8QysLqs7WCql+0HUKm+MBHqvNt1SCVy1B1FI64556y2ubQ0=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1776702587; c=relaxed/simple;
	bh=R+cnwwKh6gMxYvBMtYkKztMY9ceDmfHMAWSwMq36ZjQ=;
	h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=JwFsUG3RdCOM9pZSDR6JqKA8NkiITijCWzdOvI8eEE26C5xYYQN/86hRPln3UtaSjdW4nFfhdrbnV+5s4ZZ9bVGF7yXOuNEHyFU/3M7mnvRIFSXCcFPPiAEx2gdeH3XMg8Rc5nuj2EvFjgWSBjG/QfMnqr4zNYVuMyYQqGGHsRI=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=W1fBtnRQ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ibZudol+; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279865.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63KGCaJN2981499
	for <devicetree@vger.kernel.org>; Mon, 20 Apr 2026 16:29:44 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:message-id
	:mime-version:subject:to; s=qcppdkim1; bh=sVskgqgdYaRh1WgsIQp10h
	RnRPGXP1X79hpcIG03a8E=; b=W1fBtnRQoq1p7JrrBLKoGTqC0B/esxHZE1aFqv
	vEG22iRmSeGhuGv84ssZ3/mnBB5ABZhfZ1XEXp8x9SuMfDN39c3vh30AKjlpHYVs
	UdaWN974lDpzbMr968YIIRdv/rk1W78tmZpdp96jZAUVXAiVm/XZXcq8gJW6K6fT
	COXUxPLls5UBOUopwIP74flLijOA4EyoSIMUlBV3+hu1cvkLHgrj6RLFDcfehX+f
	e6LDzFIC+ASogmOxpYc/4syd2DFSnmxceO3yTjY28iT2bcOufXnoMAv6IdKazT6w
	jcz/UiwqUvlTkrux8JywD1T7EOcvY2P0uszxfEt9ClOTmWzw==
Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dnj2psd9h-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Mon, 20 Apr 2026 16:29:43 +0000 (GMT)
Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-82f07078eaaso2515998b3a.0
        for <devicetree@vger.kernel.org>; Mon, 20 Apr 2026 09:29:43 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1776702583; x=1777307383; darn=vger.kernel.org;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:from:to:cc:subject:date:message-id:reply-to;
        bh=sVskgqgdYaRh1WgsIQp10hRnRPGXP1X79hpcIG03a8E=;
        b=ibZudol+BYc9eL+VKOa7djQhHJUhhBFeKve7innJovDajReTZxLRtC9IFOSqZdrbsA
         D/B8a587OSwKU5IcuR0IwDIlHISsz0ESLQ3Cl7m7FvbeMD4n874Mdqrb4t8QxsuzgvWc
         bT5f4LHFlzSQSBJTviQfX51URDep4HQgKi11KhoNKiPcjIrFWNluO7f6G+HQNhjm4IpE
         ZZBWbMU4g78GY3msaoLjE2SYWz6H7aW7w6xOJx3sHuy4b9r2S/I8aIknl+urOKpEzPNF
         Q5HbUgvDkZj/5SVOUXtrzEyp0mvKdYdqwugcW58yt/SZMUeX/OtmX1bitOOacZdWSumw
         Me6g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1776702583; x=1777307383;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=sVskgqgdYaRh1WgsIQp10hRnRPGXP1X79hpcIG03a8E=;
        b=ClWLxiVahEBF1/Xp/kRZEVHPLEzub1IfsNep/NkzO6WyY1j4wYXMlt471IopeSU6D4
         eFke3YwjGs6el3UjclsNIhbocRa9smUmbeVep60KLz/ooP+CxCHGJFYRrhq4xVmKzA7N
         T8ebyUAIwtBApkjpacv7XxTgX/up7GUed6+GL53itI70uS5dUZYnEs1UnuPjZWrno3Xa
         tP1g6r+okYElmHg3UCNpcVPPDeeEHGeqGqPDs2g5V0TypaUNcIqCilRbLtS0PVFt9tre
         /zumVszMazAXeNArHxWUappgA5njg6BbwnT0/n9oNfkGHz5wmDr582PcxBKlkBd+JTKZ
         VDxA==
X-Forwarded-Encrypted: i=1; AFNElJ/sI08WkVILODQMjnwoIGqH8zxl6bd+RAyCmmKJy8WqQ9z8yBz56MTmZYMaPdw0VqA+q+uYU294rRkv@vger.kernel.org
X-Gm-Message-State: AOJu0YwK1OeDUgf4xVj93ShEgbTnBwUbCHHdCuLoh1yjJaY7Ll+u1d8o
	YNS3vRIuGWWvSXgRlHWOjHomFWL6P2J76NG6MYdIZenM6K2yNWWYAw3bvPlZssJgMx2DWTcAone
	3tHAcNp3TjzwZR6vAPvmf/fic7yhb2IodL0SiGxdk3bWugLp3tKqGCzdDdVTpia21
X-Gm-Gg: AeBDies09VMpLHk5zcb2302cn6jARDbxsmIzKG760h8rKapcnr4X82i+yAHNhrf2lJu
	dEWJ6xxrIMr4HhqzCEU5KMS5U9dkR0hIsC/Y6PQsU3Gox8/UySVSYOi6kuMri+gEDusBgDTHVLM
	8YI64xvR7jV2cYurdeu2k0cllrqEfiiODUnNjYU4JkGXNFicQWanCNfVYms11pNP+EBF3FsBwKv
	0Mv8ZWROedDvv1UifKm9ukMKaQSSz/nTCibHbYRc75d9YhOAfHeCBS0oiWswYJHBf9V6mDQfuP/
	XKBdfV8R7luV2GmWSZJnZv5YUPEcPd5MJsbrMjOP2KveEzlAKAuU3UPC9S/0rMKqwulEZvjOk0m
	3fPCG3XFHGw14JEcnDdRRQLWoRJYXqGXvOnRkRV1Rh7M8EK5kVux1E4UoAsY1Tac=
X-Received: by 2002:a05:6a00:850b:b0:82f:948f:d1db with SMTP id d2e1a72fcca58-82f949f19f4mr7553863b3a.44.1776702583132;
        Mon, 20 Apr 2026 09:29:43 -0700 (PDT)
X-Received: by 2002:a05:6a00:850b:b0:82f:948f:d1db with SMTP id d2e1a72fcca58-82f949f19f4mr7553834b3a.44.1776702582586;
        Mon, 20 Apr 2026 09:29:42 -0700 (PDT)
Received: from hu-jkona-hyd.qualcomm.com ([202.46.23.25])
        by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82f8ec05391sm11666469b3a.56.2026.04.20.09.29.37
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Mon, 20 Apr 2026 09:29:42 -0700 (PDT)
From: Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>
Subject: [PATCH 00/13] Add support to control clocks using CESTA Resource
 manager
Date: Mon, 20 Apr 2026 21:58:53 +0530
Message-Id: <20260420-cesta-sm870-dispcc-v1-0-eb27d845df9c@oss.qualcomm.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-B4-Tracking: v=1; b=H4sIAEVU5mkC/x3MSQqAMAxA0atI1gZqbZ2uIi5qjZqFA42IULy7x
 eVb/B9BKDAJdFmEQDcLH3tCkWfgV7cvhDwlg1a6UqZo0ZNcDmVraoUTy+k9WjKzG2s92pIghWe
 gmZ9/2g/v+wEZawYEZAAAAA==
X-Change-ID: 20260419-cesta-sm870-dispcc-5e4fab72b53e
To: Bjorn Andersson <andersson@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>,
        Neil Armstrong <neil.armstrong@linaro.org>, Lee Jones <lee@kernel.org>
Cc: Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
        Imran Shaik <imran.shaik@oss.qualcomm.com>,
        linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
        Maulik Shah <maulik.shah@oss.qualcomm.com>,
        Taniya Das <taniya.das@oss.qualcomm.com>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>
X-Mailer: b4 0.14.2
X-Proofpoint-ORIG-GUID: V59xkZFkXQi_9m9JbdO_oMhI-pfAwiFH
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDIwMDE1OSBTYWx0ZWRfX39QsPRd4Ku8Q
 DKymeR89Mh7Oo7hegQRuIR5o67Hi9udXlBr3oOvV14lXtvmQIQH1oRJ7kpxQjz7IWrFEmTU6bTH
 xsJTWqbCrggJcFOQcRcbb0dsFBeNVH/1JFZZuxNUObIkk4wGwTt3GILt/sfnrwH0v2tyj4J8/qc
 e+G+RQKqi6iQSK+EHrwcSh631nd0PKTiqOCZ+IlOx7BLhTujZItPQ2IGvGYecXH3OSGVvbuya4n
 0ZIhwuf84faCDR+bZ6Cyu4X3TRTOsTgrA4Ok7NDIktETyHeuQmS5dATXgqDqJzAXvcIlDG6fC/j
 j84mdAzDJJqe70UHrQVZbYzHwRLtz32ZunpwUR15t93tqMfxcYNPsW0nrqGcMe7meIgJKk2IOOp
 xYPW1MDV7NPX/MaMhPTMAudr2wLkE96v2nbHOsThDhk9LZeVaSmykqXjatTGQ6K5LquDlPoROdI
 NKlqqnxNSJajaRaroFg==
X-Authority-Analysis: v=2.4 cv=XMoAjwhE c=1 sm=1 tr=0 ts=69e65477 cx=c_pps
 a=mDZGXZTwRPZaeRUbqKGCBw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17
 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22
 a=EUspDBNiAAAA:8 a=_r1upjipn-BL6pxEU20A:9 a=QEXdDO2ut3YA:10
 a=zc0IvFSfCIW2DFIPzwfm:22
X-Proofpoint-GUID: V59xkZFkXQi_9m9JbdO_oMhI-pfAwiFH
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-04-20_03,2026-04-20_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 bulkscore=0 impostorscore=0 phishscore=0 adultscore=0 spamscore=0
 suspectscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0
 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000
 definitions=main-2604200159
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip4:172.105.105.114:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	RCPT_COUNT_TWELVE(0.00)[18];
	FORGED_SENDER_MAILLIST(0.00)[];
	TAGGED_FROM(0.00)[bounces-288819-lists,devicetree=lfdr.de];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[oss.qualcomm.com:dkim,oss.qualcomm.com:mid,qualcomm.com:dkim,qualcomm.com:email,tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[jagadeesh.kona@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: A8F71430899
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

This series adds support for managing SM8750 DISPCC MDP clocks through
CESTA (Client-side State Aggregation). CESTA provides resource management
(e.g clocks) for local subsystem resources.

Without CESTA, the clock driver directly programs the clock tree (PLLs,
RCGs, CBCs). With CESTA, the clock driver instead sends a performance
level request to the CESTA Resource Manager (CRM) driver. The CESTA
hardware then aggregates requests and scales clocks to the required
frequencies.

Without CESTA (direct clock programming)
----------------------------------------

+------------------+
|   Clock driver   |
+------------------+
          |
          |  programs PLLs / RCGs / CBCs directly
          v
+------------------+      +------------------+      +------------------+
|       PLLs       | ---> |       RCGs       | ---> |       CBCs       |
+------------------+      +------------------+      +------------------+

With CESTA (clock driver invokes CRM API's)
------------------------------------

+------------------+
|   Clock driver   |
+------------------+
          |
          |   sends perf_level request
          v
+------------------+
|    CRM driver    |
+------------------+
          |
          |   sends received request to CESTA HW 
          |  (CESTA HW programs PLLs / RCGs / CBCs)
          v
+------------------+      +------------------+      +------------------+
|       PLLs       | ---> |       RCGs       | ---> |       CBCs       |
+------------------+      +------------------+      +------------------+

This series includes:
1) Base support for the CRM drivers
2) Clock drivers support to communicate with CRM and control clocks via
CESTA
3) SM8750 DISPCC changes to control the DISPCC MDP clock and display PLL0
using CESTA

Signed-off-by: Maulik Shah <maulik.shah@oss.qualcomm.com>
Signed-off-by: Taniya Das <taniya.das@oss.qualcomm.com>
Signed-off-by: Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>
---
Jagadeesh Kona (9):
      dt-bindings: clock: qcom,sm8550-dispcc: Add display CESTA support on SM8750
      dt-bindings: mfd: syscon: Add qcom,crmc-syscon compatible
      clk: qcom: common: Add helpers to control clocks using CRM
      clk: qcom: clk-alpha-pll: Add support for CRM based PLL ops
      clk: qcom: clk-alpha-pll: Add support to skip PLL configuration
      clk: qcom: clk-rcg2: Add support for CRM based RCG ops
      clk: qcom: common: Add support to register and control clocks using CRM
      clk: qcom: dispcc-sm8750: Add support to control MDP clocks using CESTA
      arm64: dts: qcom: sm8750: Add disp_crmc node and CRM properties to dispcc

Maulik Shah (4):
      dt-bindings: soc: Introduce device bindings for CESTA Resource Manager
      soc: qcom: Introduce CESTA resource manager driver
      arm64: dts: qcom: sm8750: Add Display CRM device
      arm64: defconfig: Enable Qualcomm CESTA Resource Manager

 .../bindings/clock/qcom,sm8550-dispcc.yaml         |  48 +
 Documentation/devicetree/bindings/mfd/syscon.yaml  |   2 +
 .../devicetree/bindings/soc/qcom/qcom,crm.yaml     |  83 ++
 arch/arm64/boot/dts/qcom/sm8750.dtsi               |  23 +
 arch/arm64/configs/defconfig                       |   1 +
 drivers/clk/qcom/clk-alpha-pll.c                   |  15 +-
 drivers/clk/qcom/clk-alpha-pll.h                   |   3 +
 drivers/clk/qcom/clk-rcg.h                         |  23 +-
 drivers/clk/qcom/clk-rcg2.c                        | 242 +++++
 drivers/clk/qcom/common.c                          |  93 ++
 drivers/clk/qcom/common.h                          |  57 +-
 drivers/clk/qcom/dispcc-sm8750.c                   |  89 +-
 drivers/soc/qcom/Kconfig                           |  10 +
 drivers/soc/qcom/Makefile                          |   2 +
 drivers/soc/qcom/crm.c                             | 996 +++++++++++++++++++++
 drivers/soc/qcom/trace-crm.h                       | 111 +++
 include/soc/qcom/crm.h                             |  72 ++
 17 files changed, 1834 insertions(+), 36 deletions(-)
---
base-commit: c7275b05bc428c7373d97aa2da02d3a7fa6b9f66
change-id: 20260419-cesta-sm870-dispcc-5e4fab72b53e

Best regards,
-- 
Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>


