// Seed: 501947234
program module_0;
  if (id_1[1]) assign id_2 = -1;
  else wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1
);
  initial $display(id_1);
  reg id_3, id_4, id_5;
  wire id_6;
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
  initial id_4 <= 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = 1 + 1;
  module_0 modCall_1 ();
endmodule
