Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep 20 10:40:12 2019
| Host         : agostini-XPS-15 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.229        0.000                      0                   36        0.186        0.000                      0                   36        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.229        0.000                      0                   36        0.186        0.000                      0                   36        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 3.418ns (59.217%)  route 2.354ns (40.783%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    cnt_reg[20]_i_1_n_0
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    cnt_reg[24]_i_1_n_0
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.061 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.061    cnt_reg[28]_i_1_n_6
    SLICE_X23Y108        FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609    14.980    clk_IBUF_BUFG
    SLICE_X23Y108        FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.282    15.263    
                         clock uncertainty           -0.035    15.227    
    SLICE_X23Y108        FDCE (Setup_fdce_C_D)        0.062    15.289    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 3.397ns (59.068%)  route 2.354ns (40.932%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    cnt_reg[20]_i_1_n_0
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    cnt_reg[24]_i_1_n_0
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.040 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.040    cnt_reg[28]_i_1_n_4
    SLICE_X23Y108        FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609    14.980    clk_IBUF_BUFG
    SLICE_X23Y108        FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.282    15.263    
                         clock uncertainty           -0.035    15.227    
    SLICE_X23Y108        FDCE (Setup_fdce_C_D)        0.062    15.289    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 3.323ns (58.534%)  route 2.354ns (41.466%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    cnt_reg[20]_i_1_n_0
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    cnt_reg[24]_i_1_n_0
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.966 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.966    cnt_reg[28]_i_1_n_5
    SLICE_X23Y108        FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609    14.980    clk_IBUF_BUFG
    SLICE_X23Y108        FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.282    15.263    
                         clock uncertainty           -0.035    15.227    
    SLICE_X23Y108        FDCE (Setup_fdce_C_D)        0.062    15.289    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 3.307ns (58.417%)  route 2.354ns (41.583%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    cnt_reg[20]_i_1_n_0
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    cnt_reg[24]_i_1_n_0
    SLICE_X23Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.950 r  cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.950    cnt_reg[28]_i_1_n_7
    SLICE_X23Y108        FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609    14.980    clk_IBUF_BUFG
    SLICE_X23Y108        FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.282    15.263    
                         clock uncertainty           -0.035    15.227    
    SLICE_X23Y108        FDCE (Setup_fdce_C_D)        0.062    15.289    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 3.304ns (58.395%)  route 2.354ns (41.605%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    cnt_reg[20]_i_1_n_0
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.947 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.947    cnt_reg[24]_i_1_n_6
    SLICE_X23Y107        FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609    14.980    clk_IBUF_BUFG
    SLICE_X23Y107        FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.282    15.263    
                         clock uncertainty           -0.035    15.227    
    SLICE_X23Y107        FDCE (Setup_fdce_C_D)        0.062    15.289    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 3.283ns (58.240%)  route 2.354ns (41.760%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    cnt_reg[20]_i_1_n_0
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.926 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.926    cnt_reg[24]_i_1_n_4
    SLICE_X23Y107        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609    14.980    clk_IBUF_BUFG
    SLICE_X23Y107        FDCE                                         r  cnt_reg[27]/C
                         clock pessimism              0.282    15.263    
                         clock uncertainty           -0.035    15.227    
    SLICE_X23Y107        FDCE (Setup_fdce_C_D)        0.062    15.289    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 3.209ns (57.685%)  route 2.354ns (42.315%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    cnt_reg[20]_i_1_n_0
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.852 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.852    cnt_reg[24]_i_1_n_5
    SLICE_X23Y107        FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609    14.980    clk_IBUF_BUFG
    SLICE_X23Y107        FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.282    15.263    
                         clock uncertainty           -0.035    15.227    
    SLICE_X23Y107        FDCE (Setup_fdce_C_D)        0.062    15.289    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 3.193ns (57.563%)  route 2.354ns (42.437%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    cnt_reg[20]_i_1_n_0
    SLICE_X23Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.836 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.836    cnt_reg[24]_i_1_n_7
    SLICE_X23Y107        FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609    14.980    clk_IBUF_BUFG
    SLICE_X23Y107        FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.282    15.263    
                         clock uncertainty           -0.035    15.227    
    SLICE_X23Y107        FDCE (Setup_fdce_C_D)        0.062    15.289    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 3.190ns (57.540%)  route 2.354ns (42.460%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.833 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.833    cnt_reg[20]_i_1_n_6
    SLICE_X23Y106        FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.610    14.981    clk_IBUF_BUFG
    SLICE_X23Y106        FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.282    15.264    
                         clock uncertainty           -0.035    15.228    
    SLICE_X23Y106        FDCE (Setup_fdce_C_D)        0.062    15.290    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 3.169ns (57.378%)  route 2.354ns (42.622%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.737     5.289    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  cnt_reg[9]/Q
                         net (fo=2, routed)           0.812     6.557    cnt_reg[9]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.681 r  FSM_sequential_state_fsm[1]_i_25/O
                         net (fo=1, routed)           0.000     6.681    FSM_sequential_state_fsm[1]_i_25_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  FSM_sequential_state_fsm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.231    FSM_sequential_state_fsm_reg[1]_i_12_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  FSM_sequential_state_fsm_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.345    FSM_sequential_state_fsm_reg[1]_i_5_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  FSM_sequential_state_fsm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.459    FSM_sequential_state_fsm_reg[1]_i_3_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.730 r  FSM_sequential_state_fsm_reg[1]_i_2/CO[0]
                         net (fo=35, routed)          1.542     9.272    cnt1
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.373     9.645 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     9.645    cnt[0]_i_3_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.043 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    cnt_reg[0]_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.157    cnt_reg[4]_i_1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.271    cnt_reg[8]_i_1_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.385    cnt_reg[12]_i_1_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.499    cnt_reg[16]_i_1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.812 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.812    cnt_reg[20]_i_1_n_4
    SLICE_X23Y106        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.610    14.981    clk_IBUF_BUFG
    SLICE_X23Y106        FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.282    15.264    
                         clock uncertainty           -0.035    15.228    
    SLICE_X23Y106        FDCE (Setup_fdce_C_D)        0.062    15.290    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  4.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FSM_sequential_state_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.644     1.558    clk_IBUF_BUFG
    SLICE_X22Y102        FDCE                                         r  FSM_sequential_state_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDCE (Prop_fdce_C_Q)         0.141     1.699 r  FSM_sequential_state_fsm_reg[0]/Q
                         net (fo=4, routed)           0.131     1.829    state_fsm[0]
    SLICE_X22Y101        FDCE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.918     2.076    clk_IBUF_BUFG
    SLICE_X22Y101        FDCE                                         r  y_reg[0]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X22Y101        FDCE (Hold_fdce_C_D)         0.070     1.644    y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FSM_sequential_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.644     1.558    clk_IBUF_BUFG
    SLICE_X22Y102        FDCE                                         r  FSM_sequential_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDCE (Prop_fdce_C_Q)         0.128     1.686 r  FSM_sequential_state_fsm_reg[1]/Q
                         net (fo=2, routed)           0.075     1.761    state_fsm[1]
    SLICE_X22Y102        LUT2 (Prop_lut2_I1_O)        0.099     1.860 r  y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    state_fsm_reg[1]
    SLICE_X22Y102        FDCE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.918     2.076    clk_IBUF_BUFG
    SLICE_X22Y102        FDCE                                         r  y_reg[1]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X22Y102        FDCE (Hold_fdce_C_D)         0.092     1.650    y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.644     1.558    clk_IBUF_BUFG
    SLICE_X23Y101        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDCE (Prop_fdce_C_Q)         0.141     1.699 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.158     1.857    cnt_reg_n_0_[3]
    SLICE_X23Y101        LUT2 (Prop_lut2_I1_O)        0.045     1.902 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.902    cnt[0]_i_2_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.965 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.965    cnt_reg[0]_i_1_n_4
    SLICE_X23Y101        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.918     2.076    clk_IBUF_BUFG
    SLICE_X23Y101        FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X23Y101        FDCE (Hold_fdce_C_D)         0.105     1.663    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.644     1.558    clk_IBUF_BUFG
    SLICE_X23Y101        FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDCE (Prop_fdce_C_Q)         0.141     1.699 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.156     1.855    cnt_reg_n_0_[0]
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.900    cnt[0]_i_5_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.970 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    cnt_reg[0]_i_1_n_7
    SLICE_X23Y101        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.918     2.076    clk_IBUF_BUFG
    SLICE_X23Y101        FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X23Y101        FDCE (Hold_fdce_C_D)         0.105     1.663    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.644     1.558    clk_IBUF_BUFG
    SLICE_X23Y102        FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDCE (Prop_fdce_C_Q)         0.141     1.699 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.156     1.855    cnt_reg_n_0_[4]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.900    cnt[4]_i_5_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.970 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    cnt_reg[4]_i_1_n_7
    SLICE_X23Y102        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.918     2.076    clk_IBUF_BUFG
    SLICE_X23Y102        FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X23Y102        FDCE (Hold_fdce_C_D)         0.105     1.663    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.643     1.557    clk_IBUF_BUFG
    SLICE_X23Y105        FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y105        FDCE (Prop_fdce_C_Q)         0.141     1.698 r  cnt_reg[19]/Q
                         net (fo=3, routed)           0.169     1.867    cnt_reg[19]
    SLICE_X23Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.912    cnt[16]_i_2_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.975 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    cnt_reg[16]_i_1_n_4
    SLICE_X23Y105        FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.917     2.075    clk_IBUF_BUFG
    SLICE_X23Y105        FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X23Y105        FDCE (Hold_fdce_C_D)         0.105     1.662    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.643     1.557    clk_IBUF_BUFG
    SLICE_X23Y106        FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y106        FDCE (Prop_fdce_C_Q)         0.141     1.698 r  cnt_reg[23]/Q
                         net (fo=3, routed)           0.169     1.867    cnt_reg[23]
    SLICE_X23Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.912    cnt[20]_i_2_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.975 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    cnt_reg[20]_i_1_n_4
    SLICE_X23Y106        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.917     2.075    clk_IBUF_BUFG
    SLICE_X23Y106        FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X23Y106        FDCE (Hold_fdce_C_D)         0.105     1.662    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.643     1.557    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_fdce_C_Q)         0.141     1.698 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.170     1.868    cnt_reg[11]
    SLICE_X23Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.913 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.913    cnt[8]_i_2_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.976 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    cnt_reg[8]_i_1_n_4
    SLICE_X23Y103        FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.917     2.075    clk_IBUF_BUFG
    SLICE_X23Y103        FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X23Y103        FDCE (Hold_fdce_C_D)         0.105     1.662    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.643     1.557    clk_IBUF_BUFG
    SLICE_X23Y104        FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDCE (Prop_fdce_C_Q)         0.141     1.698 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.170     1.868    cnt_reg[15]
    SLICE_X23Y104        LUT2 (Prop_lut2_I1_O)        0.045     1.913 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.913    cnt[12]_i_2_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.976 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    cnt_reg[12]_i_1_n_4
    SLICE_X23Y104        FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.917     2.075    clk_IBUF_BUFG
    SLICE_X23Y104        FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X23Y104        FDCE (Hold_fdce_C_D)         0.105     1.662    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.642     1.556    clk_IBUF_BUFG
    SLICE_X23Y107        FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDCE (Prop_fdce_C_Q)         0.141     1.697 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.170     1.867    cnt_reg[27]
    SLICE_X23Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.912    cnt[24]_i_2_n_0
    SLICE_X23Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.975 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    cnt_reg[24]_i_1_n_4
    SLICE_X23Y107        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.916     2.074    clk_IBUF_BUFG
    SLICE_X23Y107        FDCE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.519     1.556    
    SLICE_X23Y107        FDCE (Hold_fdce_C_D)         0.105     1.661    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X22Y102   FSM_sequential_state_fsm_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X22Y102   FSM_sequential_state_fsm_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y101   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y103   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y103   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y104   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y104   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y104   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y104   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y102   FSM_sequential_state_fsm_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y102   FSM_sequential_state_fsm_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y101   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y103   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y103   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y104   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y104   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y104   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y104   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y105   cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y102   FSM_sequential_state_fsm_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y102   FSM_sequential_state_fsm_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y101   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y103   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y103   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y104   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y104   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y104   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y104   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y105   cnt_reg[16]/C



