

================================================================
== Vivado HLS Report for 'biquadv2start'
================================================================
* Date:           Sat Dec 28 13:46:51 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2Start
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_PROCESSING  |   40|   40|         8|          -|          -|     5|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_2)
	13  / (tmp_2)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 3.32ns
ST_1: inDataRight_V_read (21)  [1/1] 1.00ns
.preheader192.preheader:10  %inDataRight_V_read = call i24 @_ssdm_op_Read.s_axilite.i24(i24 %inDataRight_V)

ST_1: inDataLeft_V_read (22)  [1/1] 1.00ns
.preheader192.preheader:11  %inDataLeft_V_read = call i24 @_ssdm_op_Read.s_axilite.i24(i24 %inDataLeft_V)

ST_1: a2_a0_V_read (23)  [1/1] 1.00ns
.preheader192.preheader:12  %a2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a2_a0_V)

ST_1: a1_a0_V_read (24)  [1/1] 1.00ns
.preheader192.preheader:13  %a1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a1_a0_V)

ST_1: b2_a0_V_read (25)  [1/1] 1.00ns
.preheader192.preheader:14  %b2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b2_a0_V)

ST_1: b1_a0_V_read (26)  [1/1] 1.00ns
.preheader192.preheader:15  %b1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b1_a0_V)

ST_1: b0_a0_V_read (27)  [1/1] 1.00ns
.preheader192.preheader:16  %b0_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b0_a0_V)

ST_1: StgValue_25 (39)  [1/1] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:45
.preheader192.preheader:28  store i27 %b0_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 0), align 16

ST_1: StgValue_26 (40)  [1/1] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:46
.preheader192.preheader:29  store i27 %b1_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 1), align 4


 <State 2>: 2.32ns
ST_2: StgValue_27 (41)  [1/1] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:47
.preheader192.preheader:30  store i27 %b2_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 2), align 8

ST_2: StgValue_28 (42)  [1/1] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:48
.preheader192.preheader:31  store i27 %a1_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 3), align 4


 <State 3>: 2.32ns
ST_3: StgValue_29 (43)  [1/1] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:49
.preheader192.preheader:32  store i27 %a2_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 4), align 16


 <State 4>: 2.32ns
ST_4: StgValue_30 (11)  [1/1] 0.00ns
.preheader192.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b0_a0_V), !map !90

ST_4: StgValue_31 (12)  [1/1] 0.00ns
.preheader192.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b1_a0_V), !map !96

ST_4: StgValue_32 (13)  [1/1] 0.00ns
.preheader192.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b2_a0_V), !map !100

ST_4: StgValue_33 (14)  [1/1] 0.00ns
.preheader192.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a1_a0_V), !map !104

ST_4: StgValue_34 (15)  [1/1] 0.00ns
.preheader192.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a2_a0_V), !map !108

ST_4: StgValue_35 (16)  [1/1] 0.00ns
.preheader192.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inDataLeft_V), !map !112

ST_4: StgValue_36 (17)  [1/1] 0.00ns
.preheader192.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inDataRight_V), !map !116

ST_4: StgValue_37 (18)  [1/1] 0.00ns
.preheader192.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outDataLeft_V), !map !120

ST_4: StgValue_38 (19)  [1/1] 0.00ns
.preheader192.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outDataRight_V), !map !124

ST_4: StgValue_39 (20)  [1/1] 0.00ns
.preheader192.preheader:9  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @biquadv2start_str) nounwind

ST_4: StgValue_40 (28)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:16
.preheader192.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_41 (29)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:19
.preheader192.preheader:18  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_42 (30)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:22
.preheader192.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i24* %outDataLeft_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_43 (31)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:23
.preheader192.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i24* %outDataRight_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_44 (32)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:26
.preheader192.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i24 %inDataLeft_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_45 (33)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:27
.preheader192.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i24 %inDataRight_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_46 (34)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:28
.preheader192.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i27 %b0_a0_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_47 (35)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:29
.preheader192.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i27 %b1_a0_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_48 (36)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:30
.preheader192.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i27 %b2_a0_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_49 (37)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:31
.preheader192.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i27 %a1_a0_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_50 (38)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:32
.preheader192.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i27 %a2_a0_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: inDataLeft_V_trunc (44)  [1/1] 0.00ns
.preheader192.preheader:33  %inDataLeft_V_trunc = zext i24 %inDataLeft_V_read to i27

ST_4: StgValue_52 (45)  [1/1] 2.32ns
.preheader192.preheader:34  store i27 %inDataLeft_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 5), align 4

ST_4: inDataRight_V_trunc (46)  [1/1] 0.00ns
.preheader192.preheader:35  %inDataRight_V_trunc = zext i24 %inDataRight_V_read to i27

ST_4: StgValue_54 (47)  [1/1] 2.32ns
.preheader192.preheader:36  store i27 %inDataRight_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 10), align 8

ST_4: StgValue_55 (48)  [1/1] 1.59ns  loc: Biquadv2Start/biquadv2start.cpp:54
.preheader192.preheader:37  br label %0


 <State 5>: 4.67ns
ST_5: p_Val2_5 (50)  [1/1] 0.00ns
:0  %p_Val2_5 = phi i24 [ 0, %.preheader192.preheader ], [ %resultRight_V, %_ifconv ]

ST_5: p_Val2_s (51)  [1/1] 0.00ns
:1  %p_Val2_s = phi i24 [ 0, %.preheader192.preheader ], [ %resultLeft_V, %_ifconv ]

ST_5: p_s (52)  [1/1] 0.00ns
:2  %p_s = phi i3 [ 0, %.preheader192.preheader ], [ %i_V, %_ifconv ]

ST_5: tmp_2 (53)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:54
:3  %tmp_2 = icmp eq i3 %p_s, -3

ST_5: empty (54)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_5: i_V (55)  [1/1] 2.26ns  loc: Biquadv2Start/biquadv2start.cpp:54
:5  %i_V = add i3 %p_s, 1

ST_5: StgValue_62 (56)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:54
:6  br i1 %tmp_2, label %1, label %_ifconv

ST_5: tmp_3 (59)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:1  %tmp_3 = zext i3 %p_s to i32

ST_5: tmp_3_cast (60)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:2  %tmp_3_cast = zext i3 %p_s to i4

ST_5: array_addr (61)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:3  %array_addr = getelementptr [15 x i27]* @array_r, i32 0, i32 %tmp_3

ST_5: array_load_4 (62)  [2/2] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:4  %array_load_4 = load i27* %array_addr, align 4

ST_5: addr5 (64)  [1/1] 2.35ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:6  %addr5 = add i4 5, %tmp_3_cast

ST_5: addr5_cast (65)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:7  %addr5_cast = zext i4 %addr5 to i32

ST_5: array_addr_1 (66)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:8  %array_addr_1 = getelementptr [15 x i27]* @array_r, i32 0, i32 %addr5_cast

ST_5: array_load_5 (67)  [2/2] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:9  %array_load_5 = load i27* %array_addr_1, align 4

ST_5: array_load (154)  [2/2] 2.32ns
:0  %array_load = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 8), align 16

ST_5: array_load_1 (160)  [2/2] 2.32ns
:6  %array_load_1 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 6), align 8


 <State 6>: 4.67ns
ST_6: array_load_4 (62)  [1/2] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:4  %array_load_4 = load i27* %array_addr, align 4

ST_6: array_load_5 (67)  [1/2] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:9  %array_load_5 = load i27* %array_addr_1, align 4

ST_6: tmp_20 (68)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:10  %tmp_20 = trunc i27 %array_load_5 to i24

ST_6: addr1 (108)  [1/1] 2.35ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:50  %addr1 = add i4 -6, %tmp_3_cast

ST_6: addr1_cast (109)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:51  %addr1_cast = zext i4 %addr1 to i32

ST_6: array_addr_2 (110)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:52  %array_addr_2 = getelementptr [15 x i27]* @array_r, i32 0, i32 %addr1_cast

ST_6: array_load_6 (111)  [2/2] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:53  %array_load_6 = load i27* %array_addr_2, align 4


 <State 7>: 8.42ns
ST_7: OP1_V (63)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:5  %OP1_V = sext i27 %array_load_4 to i51

ST_7: OP2_V (69)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:11  %OP2_V = sext i24 %tmp_20 to i51

ST_7: p_Val2_1 (70)  [2/2] 8.42ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:12  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V

ST_7: array_load_6 (111)  [1/2] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:53  %array_load_6 = load i27* %array_addr_2, align 4

ST_7: tmp_26 (112)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:54  %tmp_26 = trunc i27 %array_load_6 to i24


 <State 8>: 8.42ns
ST_8: p_Val2_1 (70)  [1/2] 8.42ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:12  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V

ST_8: tmp_22 (76)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:18  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_1, i32 23)

ST_8: OP2_V_1 (113)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:55  %OP2_V_1 = sext i24 %tmp_26 to i51

ST_8: p_Val2_6 (114)  [2/2] 8.42ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:56  %p_Val2_6 = mul nsw i51 %OP1_V, %OP2_V_1


 <State 9>: 8.42ns
ST_9: tmp_8 (71)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:13  %tmp_8 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_s, i24 0)

ST_9: tmp_8_cast (72)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:14  %tmp_8_cast = sext i48 %tmp_8 to i51

ST_9: p_Val2_2 (73)  [1/1] 3.40ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:15  %p_Val2_2 = add i51 %tmp_8_cast, %p_Val2_1

ST_9: signbit (74)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:16  %signbit = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 50)

ST_9: p_Val2_3 (75)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:17  %p_Val2_3 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %p_Val2_2, i32 24, i32 47)

ST_9: tmp_5 (77)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:19  %tmp_5 = zext i1 %tmp_22 to i24

ST_9: tmp_23 (78)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node carry)
_ifconv:20  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 47)

ST_9: p_Val2_4 (79)  [1/1] 2.60ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:21  %p_Val2_4 = add i24 %p_Val2_3, %tmp_5

ST_9: newsignbit (80)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:22  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_4, i32 23)

ST_9: tmp_s (81)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node carry)
_ifconv:23  %tmp_s = xor i1 %newsignbit, true

ST_9: carry (82)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55 (out node of the LUT)
_ifconv:24  %carry = and i1 %tmp_23, %tmp_s

ST_9: tmp_6 (84)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:26  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i51.i32.i32(i51 %p_Val2_2, i32 49, i32 50)

ST_9: Range2_all_ones (85)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:27  %Range2_all_ones = icmp eq i2 %tmp_6, -1

ST_9: tmp_7 (86)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:28  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i51.i32.i32(i51 %p_Val2_2, i32 48, i32 50)

ST_9: Range1_all_ones (87)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:29  %Range1_all_ones = icmp eq i3 %tmp_7, -1

ST_9: Range1_all_zeros (88)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:30  %Range1_all_zeros = icmp eq i3 %tmp_7, 0

ST_9: p_Val2_6 (114)  [1/2] 8.42ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:56  %p_Val2_6 = mul nsw i51 %OP1_V, %OP2_V_1

ST_9: tmp_28 (120)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:62  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_6, i32 23)


 <State 10>: 8.07ns
ST_10: tmp_25 (83)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:25  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 48)

ST_10: deleted_zeros (89)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:31  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_1 (90)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:32  %tmp_1 = xor i1 %tmp_25, true

ST_10: p_41_i_i (91)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %p_41_i_i = and i1 %Range2_all_ones, %tmp_1

ST_10: deleted_ones (92)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (93)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:35  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (94)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:36  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i (95)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_9 (96)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55
_ifconv:38  %tmp_9 = xor i1 %signbit, true

ST_10: overflow (97)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:39  %overflow = and i1 %brmerge_i_i, %tmp_9

ST_10: brmerge40_demorgan_i (98)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55 (out node of the LUT)
_ifconv:40  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp_demorgan (99)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node underflow)
_ifconv:41  %tmp_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp (100)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node underflow)
_ifconv:42  %tmp = xor i1 %tmp_demorgan, true

ST_10: underflow (101)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55 (out node of the LUT)
_ifconv:43  %underflow = and i1 %signbit, %tmp

ST_10: brmerge_i_i_i (102)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55 (out node of the LUT)
_ifconv:44  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_10: tmp_10 (115)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:57  %tmp_10 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_5, i24 0)

ST_10: tmp_13_cast (116)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:58  %tmp_13_cast = sext i48 %tmp_10 to i51

ST_10: p_Val2_7 (117)  [1/1] 3.40ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:59  %p_Val2_7 = add i51 %tmp_13_cast, %p_Val2_6

ST_10: signbit_1 (118)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:60  %signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_7, i32 50)

ST_10: p_Val2_8 (119)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:61  %p_Val2_8 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %p_Val2_7, i32 24, i32 47)

ST_10: tmp_11 (121)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:63  %tmp_11 = zext i1 %tmp_28 to i24

ST_10: tmp_29 (122)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node carry_1)
_ifconv:64  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_7, i32 47)

ST_10: p_Val2_9 (123)  [1/1] 2.60ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:65  %p_Val2_9 = add i24 %p_Val2_8, %tmp_11

ST_10: newsignbit_1 (124)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:66  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_9, i32 23)

ST_10: tmp_12 (125)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node carry_1)
_ifconv:67  %tmp_12 = xor i1 %newsignbit_1, true

ST_10: carry_1 (126)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56 (out node of the LUT)
_ifconv:68  %carry_1 = and i1 %tmp_29, %tmp_12

ST_10: tmp_13 (128)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:70  %tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i51.i32.i32(i51 %p_Val2_7, i32 49, i32 50)

ST_10: Range2_all_ones_1 (129)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:71  %Range2_all_ones_1 = icmp eq i2 %tmp_13, -1

ST_10: tmp_14 (130)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:72  %tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i51.i32.i32(i51 %p_Val2_7, i32 48, i32 50)

ST_10: Range1_all_ones_1 (131)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:73  %Range1_all_ones_1 = icmp eq i3 %tmp_14, -1

ST_10: Range1_all_zeros_1 (132)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:74  %Range1_all_zeros_1 = icmp eq i3 %tmp_14, 0


 <State 11>: 6.21ns
ST_11: tmp1 (103)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node resultLeft_V)
_ifconv:45  %tmp1 = or i1 %brmerge40_demorgan_i, %tmp_9

ST_11: underflow_not (104)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node resultLeft_V)
_ifconv:46  %underflow_not = or i1 %tmp1, %p_38_i_i

ST_11: p_Val2_4_mux (105)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55 (out node of the LUT)
_ifconv:47  %p_Val2_4_mux = select i1 %brmerge_i_i_i, i24 8388607, i24 %p_Val2_4

ST_11: p_Val2_4_4 (106)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55 (grouped into LUT with out node resultLeft_V)
_ifconv:48  %p_Val2_4_4 = select i1 %underflow, i24 -8388608, i24 %p_Val2_4

ST_11: resultLeft_V (107)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:55 (out node of the LUT)
_ifconv:49  %resultLeft_V = select i1 %underflow_not, i24 %p_Val2_4_mux, i24 %p_Val2_4_4

ST_11: tmp_31 (127)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:69  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_7, i32 48)

ST_11: deleted_zeros_1 (133)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:75  %deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

ST_11: tmp_15 (134)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:76  %tmp_15 = xor i1 %tmp_31, true

ST_11: p_41_i_i1 (135)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:77  %p_41_i_i1 = and i1 %Range2_all_ones_1, %tmp_15

ST_11: deleted_ones_1 (136)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:78  %deleted_ones_1 = select i1 %carry_1, i1 %p_41_i_i1, i1 %Range1_all_ones_1

ST_11: p_38_i_i1 (137)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:79  %p_38_i_i1 = and i1 %carry_1, %Range1_all_ones_1

ST_11: p_not_i_i1 (138)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:80  %p_not_i_i1 = xor i1 %deleted_zeros_1, true

ST_11: brmerge_i_i1 (139)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:81  %brmerge_i_i1 = or i1 %newsignbit_1, %p_not_i_i1

ST_11: tmp_16 (140)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56
_ifconv:82  %tmp_16 = xor i1 %signbit_1, true

ST_11: overflow_1 (141)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:83  %overflow_1 = and i1 %brmerge_i_i1, %tmp_16

ST_11: brmerge40_demorgan_i_1 (142)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i_1 = and i1 %newsignbit_1, %deleted_ones_1

ST_11: tmp2_demorgan (143)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node underflow_1)
_ifconv:85  %tmp2_demorgan = or i1 %p_38_i_i1, %brmerge40_demorgan_i_1

ST_11: tmp2 (144)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node underflow_1)
_ifconv:86  %tmp2 = xor i1 %tmp2_demorgan, true

ST_11: underflow_1 (145)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56 (out node of the LUT)
_ifconv:87  %underflow_1 = and i1 %signbit_1, %tmp2

ST_11: brmerge_i_i_i1 (146)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i1 = or i1 %underflow_1, %overflow_1


 <State 12>: 4.14ns
ST_12: StgValue_158 (58)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:54
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str8) nounwind

ST_12: tmp3 (147)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node resultRight_V)
_ifconv:89  %tmp3 = or i1 %brmerge40_demorgan_i_1, %tmp_16

ST_12: underflow_1_not (148)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node resultRight_V)
_ifconv:90  %underflow_1_not = or i1 %tmp3, %p_38_i_i1

ST_12: p_Val2_9_mux (149)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56 (out node of the LUT)
_ifconv:91  %p_Val2_9_mux = select i1 %brmerge_i_i_i1, i24 8388607, i24 %p_Val2_9

ST_12: p_Val2_9_5 (150)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56 (grouped into LUT with out node resultRight_V)
_ifconv:92  %p_Val2_9_5 = select i1 %underflow_1, i24 -8388608, i24 %p_Val2_9

ST_12: resultRight_V (151)  [1/1] 2.07ns  loc: Biquadv2Start/biquadv2start.cpp:56 (out node of the LUT)
_ifconv:93  %resultRight_V = select i1 %underflow_1_not, i24 %p_Val2_9_mux, i24 %p_Val2_9_5

ST_12: StgValue_164 (152)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:54
_ifconv:94  br label %0


 <State 13>: 2.32ns
ST_13: array_load (154)  [1/2] 2.32ns
:0  %array_load = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 8), align 16

ST_13: tmp_4 (155)  [1/1] 0.00ns
:1  %tmp_4 = trunc i27 %array_load to i24

ST_13: array_load_1 (160)  [1/2] 2.32ns
:6  %array_load_1 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 6), align 8

ST_13: tmp_17 (161)  [1/1] 0.00ns
:7  %tmp_17 = trunc i27 %array_load_1 to i24

ST_13: array_load_2 (165)  [2/2] 2.32ns
:11  %array_load_2 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 13), align 4

ST_13: array_load_3 (171)  [2/2] 2.32ns
:17  %array_load_3 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 11), align 4


 <State 14>: 2.32ns
ST_14: samples_V_load11_tru (156)  [1/1] 0.00ns
:2  %samples_V_load11_tru = zext i24 %tmp_4 to i27

ST_14: StgValue_172 (157)  [1/1] 2.32ns
:3  store i27 %samples_V_load11_tru, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 9), align 4

ST_14: p_Val2_trunc (158)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:55
:4  %p_Val2_trunc = zext i24 %p_Val2_s to i27

ST_14: StgValue_174 (159)  [1/1] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:55
:5  store i27 %p_Val2_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 8), align 16

ST_14: array_load_2 (165)  [1/2] 2.32ns
:11  %array_load_2 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 13), align 4

ST_14: tmp_18 (166)  [1/1] 0.00ns
:12  %tmp_18 = trunc i27 %array_load_2 to i24

ST_14: array_load_3 (171)  [1/2] 2.32ns
:17  %array_load_3 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 11), align 4

ST_14: tmp_19 (172)  [1/1] 0.00ns
:18  %tmp_19 = trunc i27 %array_load_3 to i24


 <State 15>: 2.32ns
ST_15: samples_V_load_114_t (162)  [1/1] 0.00ns
:8  %samples_V_load_114_t = zext i24 %tmp_17 to i27

ST_15: StgValue_180 (163)  [1/1] 2.32ns
:9  store i27 %samples_V_load_114_t, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 7), align 4

ST_15: StgValue_181 (164)  [1/1] 2.32ns
:10  store i27 %inDataLeft_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 6), align 8


 <State 16>: 2.32ns
ST_16: samples_V_load_217_t (167)  [1/1] 0.00ns
:13  %samples_V_load_217_t = zext i24 %tmp_18 to i27

ST_16: StgValue_183 (168)  [1/1] 2.32ns
:14  store i27 %samples_V_load_217_t, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 14), align 8

ST_16: p_Val2_5_trunc (169)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:56
:15  %p_Val2_5_trunc = zext i24 %p_Val2_5 to i27

ST_16: StgValue_185 (170)  [1/1] 2.32ns  loc: Biquadv2Start/biquadv2start.cpp:56
:16  store i27 %p_Val2_5_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 13), align 4

ST_16: StgValue_186 (176)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:72
:22  call void @_ssdm_op_Write.ap_hs.i24P(i24* %outDataLeft_V, i24 %p_Val2_s)

ST_16: StgValue_187 (177)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:73
:23  call void @_ssdm_op_Write.ap_hs.i24P(i24* %outDataRight_V, i24 %p_Val2_5)


 <State 17>: 2.32ns
ST_17: samples_V_load_320_t (173)  [1/1] 0.00ns
:19  %samples_V_load_320_t = zext i24 %tmp_19 to i27

ST_17: StgValue_189 (174)  [1/1] 2.32ns
:20  store i27 %samples_V_load_320_t, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 12), align 16

ST_17: StgValue_190 (175)  [1/1] 2.32ns
:21  store i27 %inDataRight_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 11), align 4

ST_17: StgValue_191 (178)  [1/1] 0.00ns  loc: Biquadv2Start/biquadv2start.cpp:74
:24  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	s_axi read on port 'b1_a0_V' [26]  (1 ns)
	'store' operation (Biquadv2Start/biquadv2start.cpp:46) of variable 'op.V' on array 'array_r' [40]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'store' operation (Biquadv2Start/biquadv2start.cpp:47) of variable 'op.V' on array 'array_r' [41]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'store' operation (Biquadv2Start/biquadv2start.cpp:49) of variable 'op.V' on array 'array_r' [43]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'store' operation of variable 'inDataLeft_V_trunc' on array 'array_r' [45]  (2.32 ns)

 <State 5>: 4.67ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', Biquadv2Start/biquadv2start.cpp:54) [52]  (0 ns)
	'add' operation ('addr5', Biquadv2Start/biquadv2start.cpp:55) [64]  (2.35 ns)
	'getelementptr' operation ('array_addr_1', Biquadv2Start/biquadv2start.cpp:55) [66]  (0 ns)
	'load' operation ('array_load_5', Biquadv2Start/biquadv2start.cpp:55) on array 'array_r' [67]  (2.32 ns)

 <State 6>: 4.67ns
The critical path consists of the following:
	'add' operation ('addr1', Biquadv2Start/biquadv2start.cpp:55) [108]  (2.35 ns)
	'getelementptr' operation ('array_addr_2', Biquadv2Start/biquadv2start.cpp:55) [110]  (0 ns)
	'load' operation ('array_load_6', Biquadv2Start/biquadv2start.cpp:55) on array 'array_r' [111]  (2.32 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'mul' operation ('__Val2__', Biquadv2Start/biquadv2start.cpp:55) [70]  (8.42 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'mul' operation ('__Val2__', Biquadv2Start/biquadv2start.cpp:55) [70]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'mul' operation ('__Val2__', Biquadv2Start/biquadv2start.cpp:56) [114]  (8.42 ns)

 <State 10>: 8.07ns
The critical path consists of the following:
	'add' operation ('__Val2__', Biquadv2Start/biquadv2start.cpp:56) [117]  (3.4 ns)
	'add' operation ('__Val2__', Biquadv2Start/biquadv2start.cpp:56) [123]  (2.6 ns)
	'xor' operation ('tmp_12', Biquadv2Start/biquadv2start.cpp:56) [125]  (0 ns)
	'and' operation ('carry', Biquadv2Start/biquadv2start.cpp:56) [126]  (2.07 ns)

 <State 11>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_15', Biquadv2Start/biquadv2start.cpp:56) [134]  (0 ns)
	'and' operation ('p_41_i_i1', Biquadv2Start/biquadv2start.cpp:56) [135]  (0 ns)
	'select' operation ('deleted_ones', Biquadv2Start/biquadv2start.cpp:56) [136]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_1', Biquadv2Start/biquadv2start.cpp:56) [142]  (2.07 ns)
	'or' operation ('tmp2_demorgan', Biquadv2Start/biquadv2start.cpp:56) [143]  (0 ns)
	'xor' operation ('tmp2', Biquadv2Start/biquadv2start.cpp:56) [144]  (0 ns)
	'and' operation ('underflow', Biquadv2Start/biquadv2start.cpp:56) [145]  (2.07 ns)
	'or' operation ('brmerge_i_i_i1', Biquadv2Start/biquadv2start.cpp:56) [146]  (2.07 ns)

 <State 12>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_9_mux', Biquadv2Start/biquadv2start.cpp:56) [149]  (2.07 ns)
	'select' operation ('resultRight.V', Biquadv2Start/biquadv2start.cpp:56) [151]  (2.07 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('array_load') on array 'array_r' [154]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'store' operation of variable 'samples_V_load11_tru' on array 'array_r' [157]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'store' operation of variable 'samples_V_load_114_t' on array 'array_r' [163]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'store' operation of variable 'samples_V_load_217_t' on array 'array_r' [168]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'store' operation of variable 'samples_V_load_320_t' on array 'array_r' [174]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
