// Seed: 1657423342
module module_0 #(
    parameter id_11 = 32'd79,
    parameter id_12 = 32'd41
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_4;
  wire id_5;
  supply1 id_6;
  for (id_7 = id_3; 1'b0; id_6 = id_6 >= ~id_4 - id_6) begin : LABEL_0
    id_8(
        .id_0(1'h0), .id_1(id_4), .id_2(id_6)
    );
    tri0 id_9 = id_9 && 1 && id_9;
    genvar id_10;
    defparam id_11.id_12 = (1 != id_3 | id_10);
  end
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output supply1 id_4,
    input tri id_5,
    input tri1 id_6
    , id_10,
    input wor id_7,
    input wor id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.type_19 = 0;
endmodule
