; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --function-signature --scrub-attributes --force-update
; DO NOT EDIT -- This file was generated from test/CodeGen/CHERI-Generic/Inputs/trunc-load.ll
; RUN: llc -mtriple=riscv64 --relocation-model=pic -target-abi l64pc128d -mattr=+xcheri,+cap-mode,+f,+d %s -o - < %s | FileCheck %s --check-prefix=PURECAP
; RUN: llc -mtriple=riscv64 --relocation-model=pic -target-abi lp64d -mattr=+xcheri,+f,+d -o - < %s | FileCheck %s --check-prefix=HYBRID

define zeroext i16 @trunc_load_zext(i32 addrspace(200)* %p) {
; PURECAP-LABEL: trunc_load_zext:
; PURECAP:       # %bb.0:
; PURECAP-NEXT:    clhu a0, 0(ca0)
; PURECAP-NEXT:    cret
;
; HYBRID-LABEL: trunc_load_zext:
; HYBRID:       # %bb.0:
; HYBRID-NEXT:    lhu.cap a0, (ca0)
; HYBRID-NEXT:    ret
  %1 = load i32, i32 addrspace(200)* %p
  %2 = trunc i32 %1 to i16
  ret i16 %2
}

define signext i16 @trunc_load_sext(i32 addrspace(200)* %p) {
; PURECAP-LABEL: trunc_load_sext:
; PURECAP:       # %bb.0:
; PURECAP-NEXT:    clh a0, 0(ca0)
; PURECAP-NEXT:    cret
;
; HYBRID-LABEL: trunc_load_sext:
; HYBRID:       # %bb.0:
; HYBRID-NEXT:    lh.cap a0, (ca0)
; HYBRID-NEXT:    ret
  %1 = load i32, i32 addrspace(200)* %p
  %2 = trunc i32 %1 to i16
  ret i16 %2
}

define zeroext i16 @trunc_load_gep_zext(i32 addrspace(200)* %p) {
; PURECAP-LABEL: trunc_load_gep_zext:
; PURECAP:       # %bb.0:
; PURECAP-NEXT:    clhu a0, 4(ca0)
; PURECAP-NEXT:    cret
;
; HYBRID-LABEL: trunc_load_gep_zext:
; HYBRID:       # %bb.0:
; HYBRID-NEXT:    cincoffset ca0, ca0, 4
; HYBRID-NEXT:    lhu.cap a0, (ca0)
; HYBRID-NEXT:    ret
  %1 = getelementptr i32, i32 addrspace(200)* %p, i64 1
  %2 = load i32, i32 addrspace(200)* %1
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

define signext i16 @trunc_load_gep_sext(i32 addrspace(200)* %p) {
; PURECAP-LABEL: trunc_load_gep_sext:
; PURECAP:       # %bb.0:
; PURECAP-NEXT:    clh a0, 4(ca0)
; PURECAP-NEXT:    cret
;
; HYBRID-LABEL: trunc_load_gep_sext:
; HYBRID:       # %bb.0:
; HYBRID-NEXT:    cincoffset ca0, ca0, 4
; HYBRID-NEXT:    lh.cap a0, (ca0)
; HYBRID-NEXT:    ret
  %1 = getelementptr i32, i32 addrspace(200)* %p, i64 1
  %2 = load i32, i32 addrspace(200)* %1
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

define zeroext i16 @trunc_lshr_load_zext(i32 addrspace(200)* %p) {
; PURECAP-LABEL: trunc_lshr_load_zext:
; PURECAP:       # %bb.0:
; PURECAP-NEXT:    clhu a0, 2(ca0)
; PURECAP-NEXT:    cret
;
; HYBRID-LABEL: trunc_lshr_load_zext:
; HYBRID:       # %bb.0:
; HYBRID-NEXT:    cincoffset ca0, ca0, 2
; HYBRID-NEXT:    lhu.cap a0, (ca0)
; HYBRID-NEXT:    ret
  %1 = load i32, i32 addrspace(200)* %p
  %2 = lshr i32 %1, 16
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

define signext i16 @trunc_lshr_load_sext(i32 addrspace(200)* %p) {
; PURECAP-LABEL: trunc_lshr_load_sext:
; PURECAP:       # %bb.0:
; PURECAP-NEXT:    clh a0, 2(ca0)
; PURECAP-NEXT:    cret
;
; HYBRID-LABEL: trunc_lshr_load_sext:
; HYBRID:       # %bb.0:
; HYBRID-NEXT:    cincoffset ca0, ca0, 2
; HYBRID-NEXT:    lh.cap a0, (ca0)
; HYBRID-NEXT:    ret
  %1 = load i32, i32 addrspace(200)* %p
  %2 = lshr i32 %1, 16
  %3 = trunc i32 %2 to i16
  ret i16 %3
}
