# My Verilog Basic Projects
I've been familirising with verilog basics and now I felt the need to improve my skills by designing some basic circuits. This repo includes verilog code along with the testbench and the ouput waveforms of the projects I've done so far.

## Projects done so far

<ol>
  <li style="font-weight: bold;">Inverter</li>
  <img src="https://github.com/josf0/learn-verilog/blob/main/inverter/inverter_waveform.png" style="width:50%">
  <li>Full Adder</li>
  <img src="https://github.com/josf0/learn-verilog/blob/main/fulladder/fulladder_waveform.png" style="width:50%">
</ol>
