#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-48-gfd7029a29)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x649aef78fde0 .scope module, "controller_tb" "controller_tb" 2 3;
 .timescale -9 -12;
P_0x649aef77b450 .param/l "T" 1 2 6, +C4<00000000000000000000000000010100>;
P_0x649aef77b490 .param/l "add" 1 2 8, C4<0000>;
P_0x649aef77b4d0 .param/l "add_a" 1 2 9, C4<0001>;
P_0x649aef77b510 .param/l "and_" 1 2 12, C4<0100>;
P_0x649aef77b550 .param/l "and_a" 1 2 13, C4<0101>;
P_0x649aef77b590 .param/l "or_" 1 2 14, C4<0110>;
P_0x649aef77b5d0 .param/l "or_a" 1 2 15, C4<0111>;
P_0x649aef77b610 .param/l "shr" 1 2 16, C4<1000>;
P_0x649aef77b650 .param/l "sub" 1 2 10, C4<0010>;
P_0x649aef77b690 .param/l "sub_a" 1 2 11, C4<0011>;
v0x649aef7ac030_0 .var/i "a", 31 0;
v0x649aef7ac130_0 .net "acc_load", 0 0, v0x649aef77a250_0;  1 drivers
v0x649aef7ac1f0_0 .net "acc_mux", 0 0, v0x649aef77a8f0_0;  1 drivers
v0x649aef7ac2f0_0 .net "alu_signals", 2 0, v0x649aef7ab960_0;  1 drivers
v0x649aef7ac3c0_0 .var "clk", 0 0;
v0x649aef7ac460_0 .var/i "i", 31 0;
v0x649aef7ac500_0 .var "op", 0 0;
v0x649aef7ac5d0_0 .var "opcode", 3 0;
v0x649aef7ac6a0_0 .var "reset", 0 0;
E_0x649aef74e880 .event negedge, v0x649aef7aba20_0;
E_0x649aef74e4e0 .event negedge, v0x649aef7abcd0_0;
S_0x649aef77bae0 .scope module, "uut" "controller" 2 24, 3 3 0, S_0x649aef78fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 3 "alu_signals";
    .port_info 5 /OUTPUT 1 "acc_load";
    .port_info 6 /OUTPUT 1 "acc_mux";
P_0x649aef77bce0 .param/l "add" 1 3 15, C4<0000>;
P_0x649aef77bd20 .param/l "add_a" 1 3 16, C4<0001>;
P_0x649aef77bd60 .param/l "and_" 1 3 19, C4<0100>;
P_0x649aef77bda0 .param/l "and_a" 1 3 20, C4<0101>;
P_0x649aef77bde0 .param/l "decode" 1 3 12, C4<01>;
P_0x649aef77be20 .param/l "execute" 1 3 13, C4<10>;
P_0x649aef77be60 .param/l "no_op" 1 3 11, C4<00>;
P_0x649aef77bea0 .param/l "or_" 1 3 21, C4<0110>;
P_0x649aef77bee0 .param/l "or_a" 1 3 22, C4<0111>;
P_0x649aef77bf20 .param/l "shr" 1 3 23, C4<1000>;
P_0x649aef77bf60 .param/l "sub" 1 3 17, C4<0010>;
P_0x649aef77bfa0 .param/l "sub_a" 1 3 18, C4<0011>;
v0x649aef77a250_0 .var "acc_load", 0 0;
v0x649aef77a8f0_0 .var "acc_mux", 0 0;
v0x649aef7ab960_0 .var "alu_signals", 2 0;
v0x649aef7aba20_0 .net "clk", 0 0, v0x649aef7ac3c0_0;  1 drivers
v0x649aef7abae0_0 .net "op", 0 0, v0x649aef7ac500_0;  1 drivers
v0x649aef7abbf0_0 .net "opcode", 3 0, v0x649aef7ac5d0_0;  1 drivers
v0x649aef7abcd0_0 .net "reset", 0 0, v0x649aef7ac6a0_0;  1 drivers
v0x649aef7abd90_0 .var "state_next", 1 0;
v0x649aef7abe70_0 .var "state_reg", 1 0;
E_0x649aef788c80 .event anyedge, v0x649aef7abe70_0, v0x649aef7abae0_0, v0x649aef7abbf0_0;
E_0x649aef787590 .event posedge, v0x649aef7abcd0_0, v0x649aef7aba20_0;
    .scope S_0x649aef77bae0;
T_0 ;
    %wait E_0x649aef787590;
    %load/vec4 v0x649aef7abcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x649aef7abe70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x649aef7abd90_0;
    %assign/vec4 v0x649aef7abe70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x649aef77bae0;
T_1 ;
    %wait E_0x649aef788c80;
    %load/vec4 v0x649aef7abe70_0;
    %store/vec4 v0x649aef7abd90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef77a250_0, 0, 1;
    %load/vec4 v0x649aef7abe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x649aef7abae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x649aef7abd90_0, 0, 2;
T_1.4 ;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x649aef7abd90_0, 0, 2;
    %load/vec4 v0x649aef7abbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x649aef7abd90_0, 0, 2;
    %jmp T_1.16;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x649aef7ab960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef77a8f0_0, 0, 1;
    %jmp T_1.16;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x649aef7ab960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x649aef77a8f0_0, 0, 1;
    %jmp T_1.16;
T_1.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x649aef7ab960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef77a8f0_0, 0, 1;
    %jmp T_1.16;
T_1.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x649aef7ab960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x649aef77a8f0_0, 0, 1;
    %jmp T_1.16;
T_1.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x649aef7ab960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef77a8f0_0, 0, 1;
    %jmp T_1.16;
T_1.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x649aef7ab960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x649aef77a8f0_0, 0, 1;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x649aef7ab960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef77a8f0_0, 0, 1;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x649aef7ab960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x649aef77a8f0_0, 0, 1;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x649aef7ab960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef77a8f0_0, 0, 1;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x649aef77a250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x649aef7abd90_0, 0, 2;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x649aef78fde0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x649aef7ac3c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef7ac3c0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x649aef78fde0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x649aef7ac6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef7ac6a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x649aef78fde0;
T_4 ;
    %vpi_call 2 49 "$dumpfile", "controller.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x649aef77bae0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef7ac500_0, 0, 1;
    %wait E_0x649aef74e4e0;
    %wait E_0x649aef74e880;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x649aef7ac030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x649aef7ac460_0, 0, 32;
T_4.0 ; Top of for-loop
    %load/vec4 v0x649aef7ac460_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_4.1, 5;
    %load/vec4 v0x649aef7ac030_0;
    %pad/s 4;
    %store/vec4 v0x649aef7ac5d0_0, 0, 4;
    %load/vec4 v0x649aef7ac030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x649aef7ac030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x649aef7ac500_0, 0, 1;
    %wait E_0x649aef74e880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x649aef7ac500_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_4.3 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %subi 1, 0, 32;
    %wait E_0x649aef74e880;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
T_4.2 ; for-loop step statement
    %load/vec4 v0x649aef7ac460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x649aef7ac460_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
