<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='42' ll='198'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='113'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='124' c='_ZN4llvm17LiveIntervalUnion5Query5resetEjRKNS_9LiveRangeERKS0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='136' c='_ZN4llvm17LiveIntervalUnion5QueryC1ERKNS_9LiveRangeERKS0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='142' c='_ZN4llvm17LiveIntervalUnion5Query4initEjRKNS_9LiveRangeERKS0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='174'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='188' c='_ZN4llvm17LiveIntervalUnion5ArrayixEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='193' c='_ZNK4llvm17LiveIntervalUnion5ArrayixEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='85' c='_ZN4llvm17InterferenceCache5Entry11RegUnitInfoC1ERNS_17LiveIntervalUnionE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='117' c='_ZN4llvm17InterferenceCache5Entry10revalidateEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='120' c='_ZN4llvm17InterferenceCache5Entry5validEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='123' c='_ZN4llvm17InterferenceCache5Entry5resetENS_10MCRegisterEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='140'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='167' c='_ZN4llvm17InterferenceCache4initEPNS_15MachineFunctionEPNS_17LiveIntervalUnionEPNS_11SlotIndexesEPNS_13LiveIntervalsEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='51' c='_ZN4llvm17InterferenceCache4initEPNS_15MachineFunctionEPNS_17LiveIntervalUnionEPNS_11SlotIndexesEPNS_13LiveIntervalsEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='89' c='_ZN4llvm17InterferenceCache5Entry10revalidateEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='101' c='_ZN4llvm17InterferenceCache5Entry5resetENS_10MCRegisterEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='119' c='_ZN4llvm17InterferenceCache5Entry5validEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE'/>
<size>216</size>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='38'>/// Union of live intervals that are strong candidates for coalescing into a
/// single register (either physical or virtual depending on the context).  We
/// expect the constituent live intervals to be disjoint, although we may
/// eventually make exceptions to handle value-based interference.</doc>
<mbr r='llvm::LiveIntervalUnion::Tag' o='0' t='unsigned int'/>
<mbr r='llvm::LiveIntervalUnion::Segments' o='64' t='llvm::LiveIntervalUnion::LiveSegments'/>
<fun r='_ZN4llvm17LiveIntervalUnionC1ERNS_18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEEcLm192ELm64EEE'/>
<fun r='_ZN4llvm17LiveIntervalUnion5beginEv'/>
<fun r='_ZN4llvm17LiveIntervalUnion3endEv'/>
<fun r='_ZN4llvm17LiveIntervalUnion4findENS_9SlotIndexE'/>
<fun r='_ZNK4llvm17LiveIntervalUnion5beginEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion3endEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion4findENS_9SlotIndexE'/>
<fun r='_ZNK4llvm17LiveIntervalUnion5emptyEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion10startIndexEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion8endIndexEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion6getMapEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion6getTagEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion12changedSinceEj'/>
<fun r='_ZN4llvm17LiveIntervalUnion5unifyERNS_12LiveIntervalERKNS_9LiveRangeE'/>
<fun r='_ZN4llvm17LiveIntervalUnion7extractERNS_12LiveIntervalERKNS_9LiveRangeE'/>
<fun r='_ZN4llvm17LiveIntervalUnion5clearEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoE'/>
<fun r='_ZNK4llvm17LiveIntervalUnion10getOneVRegEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalUnion.cpp' l='198' c='_ZN4llvm17LiveIntervalUnion5Array4initERNS_18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEEcLm192ELm64EEEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalUnion.cpp' l='199' c='_ZN4llvm17LiveIntervalUnion5Array4initERNS_18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEEcLm192ELm64EEEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalUnion.cpp' l='201' c='_ZN4llvm17LiveIntervalUnion5Array4initERNS_18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEEcLm192ELm64EEEj'/>
<size>216</size>
<fun r='_ZN4llvm17LiveIntervalUnion5unifyERNS_12LiveIntervalERKNS_9LiveRangeE'/>
<fun r='_ZN4llvm17LiveIntervalUnion7extractERNS_12LiveIntervalERKNS_9LiveRangeE'/>
<fun r='_ZNK4llvm17LiveIntervalUnion5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoE'/>
<fun r='_ZNK4llvm17LiveIntervalUnion10getOneVRegEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='155' c='_ZN4llvm13LiveRegMatrix13getLiveUnionsEv'/>
<size>216</size>
