// Seed: 2417390344
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  assign module_1._id_15 = 0;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_15 = 32'd36
) (
    output supply0 id_0[id_15 : -1],
    input tri1 id_1#(
        .id_21(-1),
        .id_22({1{1, 1}}),
        .id_23(1 ? 1 : -1)
    ),
    output wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wor id_5,
    input wor id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wor id_10,
    input uwire id_11
    , id_24, id_25,
    input tri1 id_12,
    input wor id_13,
    input uwire id_14,
    output wire _id_15,
    input uwire id_16,
    input supply0 id_17,
    output tri0 id_18,
    input tri0 id_19
    , id_26
);
  parameter id_27 = -1;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_27
  );
endmodule
