# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab1.ip_user_files/bd/fullAdder1B/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../lab1.ip_user_files/bd/fullAdder1B/ip/fullAdder1B_xup_and2_0_0/sim/fullAdder1B_xup_and2_0_0.v" \
"../../../../lab1.ip_user_files/bd/fullAdder1B/ip/fullAdder1B_xup_and2_1_0/sim/fullAdder1B_xup_and2_1_0.v" \
"../../../../lab1.ip_user_files/bd/fullAdder1B/ip/fullAdder1B_xup_and2_2_0/sim/fullAdder1B_xup_and2_2_0.v" \
"../../../../lab1.ip_user_files/bd/fullAdder1B/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" \
"../../../../lab1.ip_user_files/bd/fullAdder1B/ip/fullAdder1B_xup_xor2_0_0/sim/fullAdder1B_xup_xor2_0_0.v" \
"../../../../lab1.ip_user_files/bd/fullAdder1B/ip/fullAdder1B_xup_xor2_1_0/sim/fullAdder1B_xup_xor2_1_0.v" \
"../../../../lab1.ip_user_files/bd/fullAdder1B/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" \
"../../../../lab1.ip_user_files/bd/fullAdder1B/ip/fullAdder1B_xup_or3_0_0/sim/fullAdder1B_xup_or3_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
