
Adc_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b34  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08003bf4  08003bf4  00013bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cec  08003cec  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003cec  08003cec  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003cec  08003cec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cec  08003cec  00013cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003cf0  08003cf0  00013cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003cf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  2000000c  08003d00  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08003d00  00020264  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f6b0  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000225f  00000000  00000000  0002f6e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  00031948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c38  00000000  00000000  00032668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001139b  00000000  00000000  000332a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a8e  00000000  00000000  0004463b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00066979  00000000  00000000  000550c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bba42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f4c  00000000  00000000  000bba94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003bdc 	.word	0x08003bdc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003bdc 	.word	0x08003bdc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_fdiv>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	464f      	mov	r7, r9
 8000224:	4646      	mov	r6, r8
 8000226:	46d6      	mov	lr, sl
 8000228:	0245      	lsls	r5, r0, #9
 800022a:	b5c0      	push	{r6, r7, lr}
 800022c:	0047      	lsls	r7, r0, #1
 800022e:	1c0c      	adds	r4, r1, #0
 8000230:	0a6d      	lsrs	r5, r5, #9
 8000232:	0e3f      	lsrs	r7, r7, #24
 8000234:	0fc6      	lsrs	r6, r0, #31
 8000236:	2f00      	cmp	r7, #0
 8000238:	d100      	bne.n	800023c <__aeabi_fdiv+0x1c>
 800023a:	e070      	b.n	800031e <__aeabi_fdiv+0xfe>
 800023c:	2fff      	cmp	r7, #255	; 0xff
 800023e:	d100      	bne.n	8000242 <__aeabi_fdiv+0x22>
 8000240:	e075      	b.n	800032e <__aeabi_fdiv+0x10e>
 8000242:	00eb      	lsls	r3, r5, #3
 8000244:	2580      	movs	r5, #128	; 0x80
 8000246:	04ed      	lsls	r5, r5, #19
 8000248:	431d      	orrs	r5, r3
 800024a:	2300      	movs	r3, #0
 800024c:	4699      	mov	r9, r3
 800024e:	469a      	mov	sl, r3
 8000250:	3f7f      	subs	r7, #127	; 0x7f
 8000252:	0260      	lsls	r0, r4, #9
 8000254:	0a43      	lsrs	r3, r0, #9
 8000256:	4698      	mov	r8, r3
 8000258:	0063      	lsls	r3, r4, #1
 800025a:	0e1b      	lsrs	r3, r3, #24
 800025c:	0fe4      	lsrs	r4, r4, #31
 800025e:	2b00      	cmp	r3, #0
 8000260:	d04e      	beq.n	8000300 <__aeabi_fdiv+0xe0>
 8000262:	2bff      	cmp	r3, #255	; 0xff
 8000264:	d046      	beq.n	80002f4 <__aeabi_fdiv+0xd4>
 8000266:	4642      	mov	r2, r8
 8000268:	00d0      	lsls	r0, r2, #3
 800026a:	2280      	movs	r2, #128	; 0x80
 800026c:	04d2      	lsls	r2, r2, #19
 800026e:	4302      	orrs	r2, r0
 8000270:	4690      	mov	r8, r2
 8000272:	2200      	movs	r2, #0
 8000274:	3b7f      	subs	r3, #127	; 0x7f
 8000276:	0031      	movs	r1, r6
 8000278:	1aff      	subs	r7, r7, r3
 800027a:	464b      	mov	r3, r9
 800027c:	4061      	eors	r1, r4
 800027e:	b2c9      	uxtb	r1, r1
 8000280:	4313      	orrs	r3, r2
 8000282:	2b0f      	cmp	r3, #15
 8000284:	d900      	bls.n	8000288 <__aeabi_fdiv+0x68>
 8000286:	e0b5      	b.n	80003f4 <__aeabi_fdiv+0x1d4>
 8000288:	486e      	ldr	r0, [pc, #440]	; (8000444 <__aeabi_fdiv+0x224>)
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	58c3      	ldr	r3, [r0, r3]
 800028e:	469f      	mov	pc, r3
 8000290:	2300      	movs	r3, #0
 8000292:	4698      	mov	r8, r3
 8000294:	0026      	movs	r6, r4
 8000296:	4645      	mov	r5, r8
 8000298:	4692      	mov	sl, r2
 800029a:	4653      	mov	r3, sl
 800029c:	2b02      	cmp	r3, #2
 800029e:	d100      	bne.n	80002a2 <__aeabi_fdiv+0x82>
 80002a0:	e089      	b.n	80003b6 <__aeabi_fdiv+0x196>
 80002a2:	2b03      	cmp	r3, #3
 80002a4:	d100      	bne.n	80002a8 <__aeabi_fdiv+0x88>
 80002a6:	e09e      	b.n	80003e6 <__aeabi_fdiv+0x1c6>
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	d018      	beq.n	80002de <__aeabi_fdiv+0xbe>
 80002ac:	003b      	movs	r3, r7
 80002ae:	337f      	adds	r3, #127	; 0x7f
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	dd69      	ble.n	8000388 <__aeabi_fdiv+0x168>
 80002b4:	076a      	lsls	r2, r5, #29
 80002b6:	d004      	beq.n	80002c2 <__aeabi_fdiv+0xa2>
 80002b8:	220f      	movs	r2, #15
 80002ba:	402a      	ands	r2, r5
 80002bc:	2a04      	cmp	r2, #4
 80002be:	d000      	beq.n	80002c2 <__aeabi_fdiv+0xa2>
 80002c0:	3504      	adds	r5, #4
 80002c2:	012a      	lsls	r2, r5, #4
 80002c4:	d503      	bpl.n	80002ce <__aeabi_fdiv+0xae>
 80002c6:	4b60      	ldr	r3, [pc, #384]	; (8000448 <__aeabi_fdiv+0x228>)
 80002c8:	401d      	ands	r5, r3
 80002ca:	003b      	movs	r3, r7
 80002cc:	3380      	adds	r3, #128	; 0x80
 80002ce:	2bfe      	cmp	r3, #254	; 0xfe
 80002d0:	dd00      	ble.n	80002d4 <__aeabi_fdiv+0xb4>
 80002d2:	e070      	b.n	80003b6 <__aeabi_fdiv+0x196>
 80002d4:	01ad      	lsls	r5, r5, #6
 80002d6:	0a6d      	lsrs	r5, r5, #9
 80002d8:	b2d8      	uxtb	r0, r3
 80002da:	e002      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80002dc:	000e      	movs	r6, r1
 80002de:	2000      	movs	r0, #0
 80002e0:	2500      	movs	r5, #0
 80002e2:	05c0      	lsls	r0, r0, #23
 80002e4:	4328      	orrs	r0, r5
 80002e6:	07f6      	lsls	r6, r6, #31
 80002e8:	4330      	orrs	r0, r6
 80002ea:	bce0      	pop	{r5, r6, r7}
 80002ec:	46ba      	mov	sl, r7
 80002ee:	46b1      	mov	r9, r6
 80002f0:	46a8      	mov	r8, r5
 80002f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002f4:	4643      	mov	r3, r8
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d13f      	bne.n	800037a <__aeabi_fdiv+0x15a>
 80002fa:	2202      	movs	r2, #2
 80002fc:	3fff      	subs	r7, #255	; 0xff
 80002fe:	e003      	b.n	8000308 <__aeabi_fdiv+0xe8>
 8000300:	4643      	mov	r3, r8
 8000302:	2b00      	cmp	r3, #0
 8000304:	d12d      	bne.n	8000362 <__aeabi_fdiv+0x142>
 8000306:	2201      	movs	r2, #1
 8000308:	0031      	movs	r1, r6
 800030a:	464b      	mov	r3, r9
 800030c:	4061      	eors	r1, r4
 800030e:	b2c9      	uxtb	r1, r1
 8000310:	4313      	orrs	r3, r2
 8000312:	2b0f      	cmp	r3, #15
 8000314:	d834      	bhi.n	8000380 <__aeabi_fdiv+0x160>
 8000316:	484d      	ldr	r0, [pc, #308]	; (800044c <__aeabi_fdiv+0x22c>)
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	58c3      	ldr	r3, [r0, r3]
 800031c:	469f      	mov	pc, r3
 800031e:	2d00      	cmp	r5, #0
 8000320:	d113      	bne.n	800034a <__aeabi_fdiv+0x12a>
 8000322:	2304      	movs	r3, #4
 8000324:	4699      	mov	r9, r3
 8000326:	3b03      	subs	r3, #3
 8000328:	2700      	movs	r7, #0
 800032a:	469a      	mov	sl, r3
 800032c:	e791      	b.n	8000252 <__aeabi_fdiv+0x32>
 800032e:	2d00      	cmp	r5, #0
 8000330:	d105      	bne.n	800033e <__aeabi_fdiv+0x11e>
 8000332:	2308      	movs	r3, #8
 8000334:	4699      	mov	r9, r3
 8000336:	3b06      	subs	r3, #6
 8000338:	27ff      	movs	r7, #255	; 0xff
 800033a:	469a      	mov	sl, r3
 800033c:	e789      	b.n	8000252 <__aeabi_fdiv+0x32>
 800033e:	230c      	movs	r3, #12
 8000340:	4699      	mov	r9, r3
 8000342:	3b09      	subs	r3, #9
 8000344:	27ff      	movs	r7, #255	; 0xff
 8000346:	469a      	mov	sl, r3
 8000348:	e783      	b.n	8000252 <__aeabi_fdiv+0x32>
 800034a:	0028      	movs	r0, r5
 800034c:	f000 f9e8 	bl	8000720 <__clzsi2>
 8000350:	2776      	movs	r7, #118	; 0x76
 8000352:	1f43      	subs	r3, r0, #5
 8000354:	409d      	lsls	r5, r3
 8000356:	2300      	movs	r3, #0
 8000358:	427f      	negs	r7, r7
 800035a:	4699      	mov	r9, r3
 800035c:	469a      	mov	sl, r3
 800035e:	1a3f      	subs	r7, r7, r0
 8000360:	e777      	b.n	8000252 <__aeabi_fdiv+0x32>
 8000362:	4640      	mov	r0, r8
 8000364:	f000 f9dc 	bl	8000720 <__clzsi2>
 8000368:	4642      	mov	r2, r8
 800036a:	1f43      	subs	r3, r0, #5
 800036c:	409a      	lsls	r2, r3
 800036e:	2376      	movs	r3, #118	; 0x76
 8000370:	425b      	negs	r3, r3
 8000372:	4690      	mov	r8, r2
 8000374:	1a1b      	subs	r3, r3, r0
 8000376:	2200      	movs	r2, #0
 8000378:	e77d      	b.n	8000276 <__aeabi_fdiv+0x56>
 800037a:	23ff      	movs	r3, #255	; 0xff
 800037c:	2203      	movs	r2, #3
 800037e:	e77a      	b.n	8000276 <__aeabi_fdiv+0x56>
 8000380:	000e      	movs	r6, r1
 8000382:	20ff      	movs	r0, #255	; 0xff
 8000384:	2500      	movs	r5, #0
 8000386:	e7ac      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 8000388:	2001      	movs	r0, #1
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	281b      	cmp	r0, #27
 800038e:	dca6      	bgt.n	80002de <__aeabi_fdiv+0xbe>
 8000390:	379e      	adds	r7, #158	; 0x9e
 8000392:	002a      	movs	r2, r5
 8000394:	40bd      	lsls	r5, r7
 8000396:	40c2      	lsrs	r2, r0
 8000398:	1e6b      	subs	r3, r5, #1
 800039a:	419d      	sbcs	r5, r3
 800039c:	4315      	orrs	r5, r2
 800039e:	076b      	lsls	r3, r5, #29
 80003a0:	d004      	beq.n	80003ac <__aeabi_fdiv+0x18c>
 80003a2:	230f      	movs	r3, #15
 80003a4:	402b      	ands	r3, r5
 80003a6:	2b04      	cmp	r3, #4
 80003a8:	d000      	beq.n	80003ac <__aeabi_fdiv+0x18c>
 80003aa:	3504      	adds	r5, #4
 80003ac:	016b      	lsls	r3, r5, #5
 80003ae:	d544      	bpl.n	800043a <__aeabi_fdiv+0x21a>
 80003b0:	2001      	movs	r0, #1
 80003b2:	2500      	movs	r5, #0
 80003b4:	e795      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003b6:	20ff      	movs	r0, #255	; 0xff
 80003b8:	2500      	movs	r5, #0
 80003ba:	e792      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003bc:	2580      	movs	r5, #128	; 0x80
 80003be:	2600      	movs	r6, #0
 80003c0:	20ff      	movs	r0, #255	; 0xff
 80003c2:	03ed      	lsls	r5, r5, #15
 80003c4:	e78d      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003c6:	2300      	movs	r3, #0
 80003c8:	4698      	mov	r8, r3
 80003ca:	2080      	movs	r0, #128	; 0x80
 80003cc:	03c0      	lsls	r0, r0, #15
 80003ce:	4205      	tst	r5, r0
 80003d0:	d009      	beq.n	80003e6 <__aeabi_fdiv+0x1c6>
 80003d2:	4643      	mov	r3, r8
 80003d4:	4203      	tst	r3, r0
 80003d6:	d106      	bne.n	80003e6 <__aeabi_fdiv+0x1c6>
 80003d8:	4645      	mov	r5, r8
 80003da:	4305      	orrs	r5, r0
 80003dc:	026d      	lsls	r5, r5, #9
 80003de:	0026      	movs	r6, r4
 80003e0:	20ff      	movs	r0, #255	; 0xff
 80003e2:	0a6d      	lsrs	r5, r5, #9
 80003e4:	e77d      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003e6:	2080      	movs	r0, #128	; 0x80
 80003e8:	03c0      	lsls	r0, r0, #15
 80003ea:	4305      	orrs	r5, r0
 80003ec:	026d      	lsls	r5, r5, #9
 80003ee:	20ff      	movs	r0, #255	; 0xff
 80003f0:	0a6d      	lsrs	r5, r5, #9
 80003f2:	e776      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003f4:	4642      	mov	r2, r8
 80003f6:	016b      	lsls	r3, r5, #5
 80003f8:	0150      	lsls	r0, r2, #5
 80003fa:	4283      	cmp	r3, r0
 80003fc:	d219      	bcs.n	8000432 <__aeabi_fdiv+0x212>
 80003fe:	221b      	movs	r2, #27
 8000400:	2500      	movs	r5, #0
 8000402:	3f01      	subs	r7, #1
 8000404:	2601      	movs	r6, #1
 8000406:	001c      	movs	r4, r3
 8000408:	006d      	lsls	r5, r5, #1
 800040a:	005b      	lsls	r3, r3, #1
 800040c:	2c00      	cmp	r4, #0
 800040e:	db01      	blt.n	8000414 <__aeabi_fdiv+0x1f4>
 8000410:	4298      	cmp	r0, r3
 8000412:	d801      	bhi.n	8000418 <__aeabi_fdiv+0x1f8>
 8000414:	1a1b      	subs	r3, r3, r0
 8000416:	4335      	orrs	r5, r6
 8000418:	3a01      	subs	r2, #1
 800041a:	2a00      	cmp	r2, #0
 800041c:	d1f3      	bne.n	8000406 <__aeabi_fdiv+0x1e6>
 800041e:	1e5a      	subs	r2, r3, #1
 8000420:	4193      	sbcs	r3, r2
 8000422:	431d      	orrs	r5, r3
 8000424:	003b      	movs	r3, r7
 8000426:	337f      	adds	r3, #127	; 0x7f
 8000428:	000e      	movs	r6, r1
 800042a:	2b00      	cmp	r3, #0
 800042c:	dd00      	ble.n	8000430 <__aeabi_fdiv+0x210>
 800042e:	e741      	b.n	80002b4 <__aeabi_fdiv+0x94>
 8000430:	e7aa      	b.n	8000388 <__aeabi_fdiv+0x168>
 8000432:	221a      	movs	r2, #26
 8000434:	2501      	movs	r5, #1
 8000436:	1a1b      	subs	r3, r3, r0
 8000438:	e7e4      	b.n	8000404 <__aeabi_fdiv+0x1e4>
 800043a:	01ad      	lsls	r5, r5, #6
 800043c:	2000      	movs	r0, #0
 800043e:	0a6d      	lsrs	r5, r5, #9
 8000440:	e74f      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	08003c14 	.word	0x08003c14
 8000448:	f7ffffff 	.word	0xf7ffffff
 800044c:	08003c54 	.word	0x08003c54

08000450 <__aeabi_fmul>:
 8000450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000452:	464f      	mov	r7, r9
 8000454:	4646      	mov	r6, r8
 8000456:	46d6      	mov	lr, sl
 8000458:	0244      	lsls	r4, r0, #9
 800045a:	0045      	lsls	r5, r0, #1
 800045c:	b5c0      	push	{r6, r7, lr}
 800045e:	0a64      	lsrs	r4, r4, #9
 8000460:	1c0f      	adds	r7, r1, #0
 8000462:	0e2d      	lsrs	r5, r5, #24
 8000464:	0fc6      	lsrs	r6, r0, #31
 8000466:	2d00      	cmp	r5, #0
 8000468:	d100      	bne.n	800046c <__aeabi_fmul+0x1c>
 800046a:	e08d      	b.n	8000588 <__aeabi_fmul+0x138>
 800046c:	2dff      	cmp	r5, #255	; 0xff
 800046e:	d100      	bne.n	8000472 <__aeabi_fmul+0x22>
 8000470:	e092      	b.n	8000598 <__aeabi_fmul+0x148>
 8000472:	2300      	movs	r3, #0
 8000474:	2080      	movs	r0, #128	; 0x80
 8000476:	4699      	mov	r9, r3
 8000478:	469a      	mov	sl, r3
 800047a:	00e4      	lsls	r4, r4, #3
 800047c:	04c0      	lsls	r0, r0, #19
 800047e:	4304      	orrs	r4, r0
 8000480:	3d7f      	subs	r5, #127	; 0x7f
 8000482:	0278      	lsls	r0, r7, #9
 8000484:	0a43      	lsrs	r3, r0, #9
 8000486:	4698      	mov	r8, r3
 8000488:	007b      	lsls	r3, r7, #1
 800048a:	0e1b      	lsrs	r3, r3, #24
 800048c:	0fff      	lsrs	r7, r7, #31
 800048e:	2b00      	cmp	r3, #0
 8000490:	d100      	bne.n	8000494 <__aeabi_fmul+0x44>
 8000492:	e070      	b.n	8000576 <__aeabi_fmul+0x126>
 8000494:	2bff      	cmp	r3, #255	; 0xff
 8000496:	d100      	bne.n	800049a <__aeabi_fmul+0x4a>
 8000498:	e086      	b.n	80005a8 <__aeabi_fmul+0x158>
 800049a:	4642      	mov	r2, r8
 800049c:	00d0      	lsls	r0, r2, #3
 800049e:	2280      	movs	r2, #128	; 0x80
 80004a0:	3b7f      	subs	r3, #127	; 0x7f
 80004a2:	18ed      	adds	r5, r5, r3
 80004a4:	2300      	movs	r3, #0
 80004a6:	04d2      	lsls	r2, r2, #19
 80004a8:	4302      	orrs	r2, r0
 80004aa:	4690      	mov	r8, r2
 80004ac:	469c      	mov	ip, r3
 80004ae:	0031      	movs	r1, r6
 80004b0:	464b      	mov	r3, r9
 80004b2:	4079      	eors	r1, r7
 80004b4:	1c68      	adds	r0, r5, #1
 80004b6:	2b0f      	cmp	r3, #15
 80004b8:	d81c      	bhi.n	80004f4 <__aeabi_fmul+0xa4>
 80004ba:	4a76      	ldr	r2, [pc, #472]	; (8000694 <__aeabi_fmul+0x244>)
 80004bc:	009b      	lsls	r3, r3, #2
 80004be:	58d3      	ldr	r3, [r2, r3]
 80004c0:	469f      	mov	pc, r3
 80004c2:	0039      	movs	r1, r7
 80004c4:	4644      	mov	r4, r8
 80004c6:	46e2      	mov	sl, ip
 80004c8:	4653      	mov	r3, sl
 80004ca:	2b02      	cmp	r3, #2
 80004cc:	d00f      	beq.n	80004ee <__aeabi_fmul+0x9e>
 80004ce:	2b03      	cmp	r3, #3
 80004d0:	d100      	bne.n	80004d4 <__aeabi_fmul+0x84>
 80004d2:	e0d7      	b.n	8000684 <__aeabi_fmul+0x234>
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d137      	bne.n	8000548 <__aeabi_fmul+0xf8>
 80004d8:	2000      	movs	r0, #0
 80004da:	2400      	movs	r4, #0
 80004dc:	05c0      	lsls	r0, r0, #23
 80004de:	4320      	orrs	r0, r4
 80004e0:	07c9      	lsls	r1, r1, #31
 80004e2:	4308      	orrs	r0, r1
 80004e4:	bce0      	pop	{r5, r6, r7}
 80004e6:	46ba      	mov	sl, r7
 80004e8:	46b1      	mov	r9, r6
 80004ea:	46a8      	mov	r8, r5
 80004ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004ee:	20ff      	movs	r0, #255	; 0xff
 80004f0:	2400      	movs	r4, #0
 80004f2:	e7f3      	b.n	80004dc <__aeabi_fmul+0x8c>
 80004f4:	0c26      	lsrs	r6, r4, #16
 80004f6:	0424      	lsls	r4, r4, #16
 80004f8:	0c22      	lsrs	r2, r4, #16
 80004fa:	4644      	mov	r4, r8
 80004fc:	0424      	lsls	r4, r4, #16
 80004fe:	0c24      	lsrs	r4, r4, #16
 8000500:	4643      	mov	r3, r8
 8000502:	0027      	movs	r7, r4
 8000504:	0c1b      	lsrs	r3, r3, #16
 8000506:	4357      	muls	r7, r2
 8000508:	4374      	muls	r4, r6
 800050a:	435a      	muls	r2, r3
 800050c:	435e      	muls	r6, r3
 800050e:	1912      	adds	r2, r2, r4
 8000510:	0c3b      	lsrs	r3, r7, #16
 8000512:	189b      	adds	r3, r3, r2
 8000514:	429c      	cmp	r4, r3
 8000516:	d903      	bls.n	8000520 <__aeabi_fmul+0xd0>
 8000518:	2280      	movs	r2, #128	; 0x80
 800051a:	0252      	lsls	r2, r2, #9
 800051c:	4694      	mov	ip, r2
 800051e:	4466      	add	r6, ip
 8000520:	043f      	lsls	r7, r7, #16
 8000522:	041a      	lsls	r2, r3, #16
 8000524:	0c3f      	lsrs	r7, r7, #16
 8000526:	19d2      	adds	r2, r2, r7
 8000528:	0194      	lsls	r4, r2, #6
 800052a:	1e67      	subs	r7, r4, #1
 800052c:	41bc      	sbcs	r4, r7
 800052e:	0c1b      	lsrs	r3, r3, #16
 8000530:	0e92      	lsrs	r2, r2, #26
 8000532:	199b      	adds	r3, r3, r6
 8000534:	4314      	orrs	r4, r2
 8000536:	019b      	lsls	r3, r3, #6
 8000538:	431c      	orrs	r4, r3
 800053a:	011b      	lsls	r3, r3, #4
 800053c:	d400      	bmi.n	8000540 <__aeabi_fmul+0xf0>
 800053e:	e09b      	b.n	8000678 <__aeabi_fmul+0x228>
 8000540:	2301      	movs	r3, #1
 8000542:	0862      	lsrs	r2, r4, #1
 8000544:	401c      	ands	r4, r3
 8000546:	4314      	orrs	r4, r2
 8000548:	0002      	movs	r2, r0
 800054a:	327f      	adds	r2, #127	; 0x7f
 800054c:	2a00      	cmp	r2, #0
 800054e:	dd64      	ble.n	800061a <__aeabi_fmul+0x1ca>
 8000550:	0763      	lsls	r3, r4, #29
 8000552:	d004      	beq.n	800055e <__aeabi_fmul+0x10e>
 8000554:	230f      	movs	r3, #15
 8000556:	4023      	ands	r3, r4
 8000558:	2b04      	cmp	r3, #4
 800055a:	d000      	beq.n	800055e <__aeabi_fmul+0x10e>
 800055c:	3404      	adds	r4, #4
 800055e:	0123      	lsls	r3, r4, #4
 8000560:	d503      	bpl.n	800056a <__aeabi_fmul+0x11a>
 8000562:	0002      	movs	r2, r0
 8000564:	4b4c      	ldr	r3, [pc, #304]	; (8000698 <__aeabi_fmul+0x248>)
 8000566:	3280      	adds	r2, #128	; 0x80
 8000568:	401c      	ands	r4, r3
 800056a:	2afe      	cmp	r2, #254	; 0xfe
 800056c:	dcbf      	bgt.n	80004ee <__aeabi_fmul+0x9e>
 800056e:	01a4      	lsls	r4, r4, #6
 8000570:	0a64      	lsrs	r4, r4, #9
 8000572:	b2d0      	uxtb	r0, r2
 8000574:	e7b2      	b.n	80004dc <__aeabi_fmul+0x8c>
 8000576:	4643      	mov	r3, r8
 8000578:	2b00      	cmp	r3, #0
 800057a:	d13d      	bne.n	80005f8 <__aeabi_fmul+0x1a8>
 800057c:	464a      	mov	r2, r9
 800057e:	3301      	adds	r3, #1
 8000580:	431a      	orrs	r2, r3
 8000582:	4691      	mov	r9, r2
 8000584:	469c      	mov	ip, r3
 8000586:	e792      	b.n	80004ae <__aeabi_fmul+0x5e>
 8000588:	2c00      	cmp	r4, #0
 800058a:	d129      	bne.n	80005e0 <__aeabi_fmul+0x190>
 800058c:	2304      	movs	r3, #4
 800058e:	4699      	mov	r9, r3
 8000590:	3b03      	subs	r3, #3
 8000592:	2500      	movs	r5, #0
 8000594:	469a      	mov	sl, r3
 8000596:	e774      	b.n	8000482 <__aeabi_fmul+0x32>
 8000598:	2c00      	cmp	r4, #0
 800059a:	d11b      	bne.n	80005d4 <__aeabi_fmul+0x184>
 800059c:	2308      	movs	r3, #8
 800059e:	4699      	mov	r9, r3
 80005a0:	3b06      	subs	r3, #6
 80005a2:	25ff      	movs	r5, #255	; 0xff
 80005a4:	469a      	mov	sl, r3
 80005a6:	e76c      	b.n	8000482 <__aeabi_fmul+0x32>
 80005a8:	4643      	mov	r3, r8
 80005aa:	35ff      	adds	r5, #255	; 0xff
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d10b      	bne.n	80005c8 <__aeabi_fmul+0x178>
 80005b0:	2302      	movs	r3, #2
 80005b2:	464a      	mov	r2, r9
 80005b4:	431a      	orrs	r2, r3
 80005b6:	4691      	mov	r9, r2
 80005b8:	469c      	mov	ip, r3
 80005ba:	e778      	b.n	80004ae <__aeabi_fmul+0x5e>
 80005bc:	4653      	mov	r3, sl
 80005be:	0031      	movs	r1, r6
 80005c0:	2b02      	cmp	r3, #2
 80005c2:	d000      	beq.n	80005c6 <__aeabi_fmul+0x176>
 80005c4:	e783      	b.n	80004ce <__aeabi_fmul+0x7e>
 80005c6:	e792      	b.n	80004ee <__aeabi_fmul+0x9e>
 80005c8:	2303      	movs	r3, #3
 80005ca:	464a      	mov	r2, r9
 80005cc:	431a      	orrs	r2, r3
 80005ce:	4691      	mov	r9, r2
 80005d0:	469c      	mov	ip, r3
 80005d2:	e76c      	b.n	80004ae <__aeabi_fmul+0x5e>
 80005d4:	230c      	movs	r3, #12
 80005d6:	4699      	mov	r9, r3
 80005d8:	3b09      	subs	r3, #9
 80005da:	25ff      	movs	r5, #255	; 0xff
 80005dc:	469a      	mov	sl, r3
 80005de:	e750      	b.n	8000482 <__aeabi_fmul+0x32>
 80005e0:	0020      	movs	r0, r4
 80005e2:	f000 f89d 	bl	8000720 <__clzsi2>
 80005e6:	2576      	movs	r5, #118	; 0x76
 80005e8:	1f43      	subs	r3, r0, #5
 80005ea:	409c      	lsls	r4, r3
 80005ec:	2300      	movs	r3, #0
 80005ee:	426d      	negs	r5, r5
 80005f0:	4699      	mov	r9, r3
 80005f2:	469a      	mov	sl, r3
 80005f4:	1a2d      	subs	r5, r5, r0
 80005f6:	e744      	b.n	8000482 <__aeabi_fmul+0x32>
 80005f8:	4640      	mov	r0, r8
 80005fa:	f000 f891 	bl	8000720 <__clzsi2>
 80005fe:	4642      	mov	r2, r8
 8000600:	1f43      	subs	r3, r0, #5
 8000602:	409a      	lsls	r2, r3
 8000604:	2300      	movs	r3, #0
 8000606:	1a2d      	subs	r5, r5, r0
 8000608:	4690      	mov	r8, r2
 800060a:	469c      	mov	ip, r3
 800060c:	3d76      	subs	r5, #118	; 0x76
 800060e:	e74e      	b.n	80004ae <__aeabi_fmul+0x5e>
 8000610:	2480      	movs	r4, #128	; 0x80
 8000612:	2100      	movs	r1, #0
 8000614:	20ff      	movs	r0, #255	; 0xff
 8000616:	03e4      	lsls	r4, r4, #15
 8000618:	e760      	b.n	80004dc <__aeabi_fmul+0x8c>
 800061a:	2301      	movs	r3, #1
 800061c:	1a9b      	subs	r3, r3, r2
 800061e:	2b1b      	cmp	r3, #27
 8000620:	dd00      	ble.n	8000624 <__aeabi_fmul+0x1d4>
 8000622:	e759      	b.n	80004d8 <__aeabi_fmul+0x88>
 8000624:	0022      	movs	r2, r4
 8000626:	309e      	adds	r0, #158	; 0x9e
 8000628:	40da      	lsrs	r2, r3
 800062a:	4084      	lsls	r4, r0
 800062c:	0013      	movs	r3, r2
 800062e:	1e62      	subs	r2, r4, #1
 8000630:	4194      	sbcs	r4, r2
 8000632:	431c      	orrs	r4, r3
 8000634:	0763      	lsls	r3, r4, #29
 8000636:	d004      	beq.n	8000642 <__aeabi_fmul+0x1f2>
 8000638:	230f      	movs	r3, #15
 800063a:	4023      	ands	r3, r4
 800063c:	2b04      	cmp	r3, #4
 800063e:	d000      	beq.n	8000642 <__aeabi_fmul+0x1f2>
 8000640:	3404      	adds	r4, #4
 8000642:	0163      	lsls	r3, r4, #5
 8000644:	d51a      	bpl.n	800067c <__aeabi_fmul+0x22c>
 8000646:	2001      	movs	r0, #1
 8000648:	2400      	movs	r4, #0
 800064a:	e747      	b.n	80004dc <__aeabi_fmul+0x8c>
 800064c:	2080      	movs	r0, #128	; 0x80
 800064e:	03c0      	lsls	r0, r0, #15
 8000650:	4204      	tst	r4, r0
 8000652:	d009      	beq.n	8000668 <__aeabi_fmul+0x218>
 8000654:	4643      	mov	r3, r8
 8000656:	4203      	tst	r3, r0
 8000658:	d106      	bne.n	8000668 <__aeabi_fmul+0x218>
 800065a:	4644      	mov	r4, r8
 800065c:	4304      	orrs	r4, r0
 800065e:	0264      	lsls	r4, r4, #9
 8000660:	0039      	movs	r1, r7
 8000662:	20ff      	movs	r0, #255	; 0xff
 8000664:	0a64      	lsrs	r4, r4, #9
 8000666:	e739      	b.n	80004dc <__aeabi_fmul+0x8c>
 8000668:	2080      	movs	r0, #128	; 0x80
 800066a:	03c0      	lsls	r0, r0, #15
 800066c:	4304      	orrs	r4, r0
 800066e:	0264      	lsls	r4, r4, #9
 8000670:	0031      	movs	r1, r6
 8000672:	20ff      	movs	r0, #255	; 0xff
 8000674:	0a64      	lsrs	r4, r4, #9
 8000676:	e731      	b.n	80004dc <__aeabi_fmul+0x8c>
 8000678:	0028      	movs	r0, r5
 800067a:	e765      	b.n	8000548 <__aeabi_fmul+0xf8>
 800067c:	01a4      	lsls	r4, r4, #6
 800067e:	2000      	movs	r0, #0
 8000680:	0a64      	lsrs	r4, r4, #9
 8000682:	e72b      	b.n	80004dc <__aeabi_fmul+0x8c>
 8000684:	2080      	movs	r0, #128	; 0x80
 8000686:	03c0      	lsls	r0, r0, #15
 8000688:	4304      	orrs	r4, r0
 800068a:	0264      	lsls	r4, r4, #9
 800068c:	20ff      	movs	r0, #255	; 0xff
 800068e:	0a64      	lsrs	r4, r4, #9
 8000690:	e724      	b.n	80004dc <__aeabi_fmul+0x8c>
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	08003c94 	.word	0x08003c94
 8000698:	f7ffffff 	.word	0xf7ffffff

0800069c <__aeabi_ui2f>:
 800069c:	b570      	push	{r4, r5, r6, lr}
 800069e:	1e05      	subs	r5, r0, #0
 80006a0:	d00e      	beq.n	80006c0 <__aeabi_ui2f+0x24>
 80006a2:	f000 f83d 	bl	8000720 <__clzsi2>
 80006a6:	239e      	movs	r3, #158	; 0x9e
 80006a8:	0004      	movs	r4, r0
 80006aa:	1a1b      	subs	r3, r3, r0
 80006ac:	2b96      	cmp	r3, #150	; 0x96
 80006ae:	dc0c      	bgt.n	80006ca <__aeabi_ui2f+0x2e>
 80006b0:	2808      	cmp	r0, #8
 80006b2:	dd01      	ble.n	80006b8 <__aeabi_ui2f+0x1c>
 80006b4:	3c08      	subs	r4, #8
 80006b6:	40a5      	lsls	r5, r4
 80006b8:	026d      	lsls	r5, r5, #9
 80006ba:	0a6d      	lsrs	r5, r5, #9
 80006bc:	b2d8      	uxtb	r0, r3
 80006be:	e001      	b.n	80006c4 <__aeabi_ui2f+0x28>
 80006c0:	2000      	movs	r0, #0
 80006c2:	2500      	movs	r5, #0
 80006c4:	05c0      	lsls	r0, r0, #23
 80006c6:	4328      	orrs	r0, r5
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	2b99      	cmp	r3, #153	; 0x99
 80006cc:	dd09      	ble.n	80006e2 <__aeabi_ui2f+0x46>
 80006ce:	0002      	movs	r2, r0
 80006d0:	0029      	movs	r1, r5
 80006d2:	321b      	adds	r2, #27
 80006d4:	4091      	lsls	r1, r2
 80006d6:	1e4a      	subs	r2, r1, #1
 80006d8:	4191      	sbcs	r1, r2
 80006da:	2205      	movs	r2, #5
 80006dc:	1a12      	subs	r2, r2, r0
 80006de:	40d5      	lsrs	r5, r2
 80006e0:	430d      	orrs	r5, r1
 80006e2:	2c05      	cmp	r4, #5
 80006e4:	dc12      	bgt.n	800070c <__aeabi_ui2f+0x70>
 80006e6:	0029      	movs	r1, r5
 80006e8:	4e0c      	ldr	r6, [pc, #48]	; (800071c <__aeabi_ui2f+0x80>)
 80006ea:	4031      	ands	r1, r6
 80006ec:	076a      	lsls	r2, r5, #29
 80006ee:	d009      	beq.n	8000704 <__aeabi_ui2f+0x68>
 80006f0:	200f      	movs	r0, #15
 80006f2:	4028      	ands	r0, r5
 80006f4:	2804      	cmp	r0, #4
 80006f6:	d005      	beq.n	8000704 <__aeabi_ui2f+0x68>
 80006f8:	3104      	adds	r1, #4
 80006fa:	014a      	lsls	r2, r1, #5
 80006fc:	d502      	bpl.n	8000704 <__aeabi_ui2f+0x68>
 80006fe:	239f      	movs	r3, #159	; 0x9f
 8000700:	4031      	ands	r1, r6
 8000702:	1b1b      	subs	r3, r3, r4
 8000704:	0189      	lsls	r1, r1, #6
 8000706:	0a4d      	lsrs	r5, r1, #9
 8000708:	b2d8      	uxtb	r0, r3
 800070a:	e7db      	b.n	80006c4 <__aeabi_ui2f+0x28>
 800070c:	1f62      	subs	r2, r4, #5
 800070e:	4095      	lsls	r5, r2
 8000710:	0029      	movs	r1, r5
 8000712:	4e02      	ldr	r6, [pc, #8]	; (800071c <__aeabi_ui2f+0x80>)
 8000714:	4031      	ands	r1, r6
 8000716:	076a      	lsls	r2, r5, #29
 8000718:	d0f4      	beq.n	8000704 <__aeabi_ui2f+0x68>
 800071a:	e7e9      	b.n	80006f0 <__aeabi_ui2f+0x54>
 800071c:	fbffffff 	.word	0xfbffffff

08000720 <__clzsi2>:
 8000720:	211c      	movs	r1, #28
 8000722:	2301      	movs	r3, #1
 8000724:	041b      	lsls	r3, r3, #16
 8000726:	4298      	cmp	r0, r3
 8000728:	d301      	bcc.n	800072e <__clzsi2+0xe>
 800072a:	0c00      	lsrs	r0, r0, #16
 800072c:	3910      	subs	r1, #16
 800072e:	0a1b      	lsrs	r3, r3, #8
 8000730:	4298      	cmp	r0, r3
 8000732:	d301      	bcc.n	8000738 <__clzsi2+0x18>
 8000734:	0a00      	lsrs	r0, r0, #8
 8000736:	3908      	subs	r1, #8
 8000738:	091b      	lsrs	r3, r3, #4
 800073a:	4298      	cmp	r0, r3
 800073c:	d301      	bcc.n	8000742 <__clzsi2+0x22>
 800073e:	0900      	lsrs	r0, r0, #4
 8000740:	3904      	subs	r1, #4
 8000742:	a202      	add	r2, pc, #8	; (adr r2, 800074c <__clzsi2+0x2c>)
 8000744:	5c10      	ldrb	r0, [r2, r0]
 8000746:	1840      	adds	r0, r0, r1
 8000748:	4770      	bx	lr
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	02020304 	.word	0x02020304
 8000750:	01010101 	.word	0x01010101
	...

0800075c <Start_Adc>:




void Start_Adc(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ADC_LED_GPIO_Port, ADC_LED_Pin, SET);
 8000760:	2390      	movs	r3, #144	; 0x90
 8000762:	05db      	lsls	r3, r3, #23
 8000764:	2201      	movs	r2, #1
 8000766:	2102      	movs	r1, #2
 8000768:	0018      	movs	r0, r3
 800076a:	f001 fcb9 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_ADCEx_Calibration_Start(&hadc);// калибровка АЦП
 800076e:	4b08      	ldr	r3, [pc, #32]	; (8000790 <Start_Adc+0x34>)
 8000770:	0018      	movs	r0, r3
 8000772:	f001 f827 	bl	80017c4 <HAL_ADCEx_Calibration_Start>
	HAL_TIM_Base_Start(&htim3); // старт таймера АЦП
 8000776:	4b07      	ldr	r3, [pc, #28]	; (8000794 <Start_Adc+0x38>)
 8000778:	0018      	movs	r0, r3
 800077a:	f002 fa59 	bl	8002c30 <HAL_TIM_Base_Start>
	HAL_ADC_Start_DMA(&hadc, (uint32_t*)input_buffer, ADC_BUFFER_SIZE);
 800077e:	4906      	ldr	r1, [pc, #24]	; (8000798 <Start_Adc+0x3c>)
 8000780:	4b03      	ldr	r3, [pc, #12]	; (8000790 <Start_Adc+0x34>)
 8000782:	2264      	movs	r2, #100	; 0x64
 8000784:	0018      	movs	r0, r3
 8000786:	f000 fd8d 	bl	80012a4 <HAL_ADC_Start_DMA>
}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	200000fc 	.word	0x200000fc
 8000794:	20000180 	.word	0x20000180
 8000798:	20000028 	.word	0x20000028

0800079c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
	tick+=1;
 80007a4:	4b1b      	ldr	r3, [pc, #108]	; (8000814 <HAL_ADC_ConvCpltCallback+0x78>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	1c5a      	adds	r2, r3, #1
 80007aa:	4b1a      	ldr	r3, [pc, #104]	; (8000814 <HAL_ADC_ConvCpltCallback+0x78>)
 80007ac:	601a      	str	r2, [r3, #0]
	uint32_t sum = 0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < ADC_BUFFER_SIZE; ++i) {
 80007b2:	2300      	movs	r3, #0
 80007b4:	60bb      	str	r3, [r7, #8]
 80007b6:	e00a      	b.n	80007ce <HAL_ADC_ConvCpltCallback+0x32>
		sum+=input_buffer[i];
 80007b8:	4b17      	ldr	r3, [pc, #92]	; (8000818 <HAL_ADC_ConvCpltCallback+0x7c>)
 80007ba:	68ba      	ldr	r2, [r7, #8]
 80007bc:	0052      	lsls	r2, r2, #1
 80007be:	5ad3      	ldrh	r3, [r2, r3]
 80007c0:	001a      	movs	r2, r3
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	189b      	adds	r3, r3, r2
 80007c6:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < ADC_BUFFER_SIZE; ++i) {
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	3301      	adds	r3, #1
 80007cc:	60bb      	str	r3, [r7, #8]
 80007ce:	68bb      	ldr	r3, [r7, #8]
 80007d0:	2b63      	cmp	r3, #99	; 0x63
 80007d2:	ddf1      	ble.n	80007b8 <HAL_ADC_ConvCpltCallback+0x1c>
	}
	adc_value = ((float)sum)/ADC_BUFFER_SIZE;
 80007d4:	68f8      	ldr	r0, [r7, #12]
 80007d6:	f7ff ff61 	bl	800069c <__aeabi_ui2f>
 80007da:	1c03      	adds	r3, r0, #0
 80007dc:	490f      	ldr	r1, [pc, #60]	; (800081c <HAL_ADC_ConvCpltCallback+0x80>)
 80007de:	1c18      	adds	r0, r3, #0
 80007e0:	f7ff fd1e 	bl	8000220 <__aeabi_fdiv>
 80007e4:	1c03      	adds	r3, r0, #0
 80007e6:	1c1a      	adds	r2, r3, #0
 80007e8:	4b0d      	ldr	r3, [pc, #52]	; (8000820 <HAL_ADC_ConvCpltCallback+0x84>)
 80007ea:	601a      	str	r2, [r3, #0]
	voltage  = 3 * adc_value/4095;
 80007ec:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <HAL_ADC_ConvCpltCallback+0x84>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	490c      	ldr	r1, [pc, #48]	; (8000824 <HAL_ADC_ConvCpltCallback+0x88>)
 80007f2:	1c18      	adds	r0, r3, #0
 80007f4:	f7ff fe2c 	bl	8000450 <__aeabi_fmul>
 80007f8:	1c03      	adds	r3, r0, #0
 80007fa:	490b      	ldr	r1, [pc, #44]	; (8000828 <HAL_ADC_ConvCpltCallback+0x8c>)
 80007fc:	1c18      	adds	r0, r3, #0
 80007fe:	f7ff fd0f 	bl	8000220 <__aeabi_fdiv>
 8000802:	1c03      	adds	r3, r0, #0
 8000804:	1c1a      	adds	r2, r3, #0
 8000806:	4b09      	ldr	r3, [pc, #36]	; (800082c <HAL_ADC_ConvCpltCallback+0x90>)
 8000808:	601a      	str	r2, [r3, #0]
	//Send_Adc(adc_value);
}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	46bd      	mov	sp, r7
 800080e:	b004      	add	sp, #16
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	200000f4 	.word	0x200000f4
 8000818:	20000028 	.word	0x20000028
 800081c:	42c80000 	.word	0x42c80000
 8000820:	200000f0 	.word	0x200000f0
 8000824:	40400000 	.word	0x40400000
 8000828:	457ff000 	.word	0x457ff000
 800082c:	200000f8 	.word	0x200000f8

08000830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000834:	f000 fb6e 	bl	8000f14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000838:	f000 f816 	bl	8000868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800083c:	f000 f97a 	bl	8000b34 <MX_GPIO_Init>
  MX_DMA_Init();
 8000840:	f000 f95a 	bl	8000af8 <MX_DMA_Init>
  MX_ADC_Init();
 8000844:	f000 f878 	bl	8000938 <MX_ADC_Init>
  MX_TIM3_Init();
 8000848:	f000 f8d0 	bl	80009ec <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800084c:	f000 f924 	bl	8000a98 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Start_Adc();
 8000850:	f7ff ff84 	bl	800075c <Start_Adc>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Send_Adc(666);
 8000854:	4b03      	ldr	r3, [pc, #12]	; (8000864 <main+0x34>)
 8000856:	1c18      	adds	r0, r3, #0
 8000858:	f000 fb14 	bl	8000e84 <Send_Adc>
	  HAL_Delay(100);
 800085c:	2064      	movs	r0, #100	; 0x64
 800085e:	f000 fbbd 	bl	8000fdc <HAL_Delay>
	  Send_Adc(666);
 8000862:	e7f7      	b.n	8000854 <main+0x24>
 8000864:	44268000 	.word	0x44268000

08000868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000868:	b590      	push	{r4, r7, lr}
 800086a:	b095      	sub	sp, #84	; 0x54
 800086c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086e:	2420      	movs	r4, #32
 8000870:	193b      	adds	r3, r7, r4
 8000872:	0018      	movs	r0, r3
 8000874:	2330      	movs	r3, #48	; 0x30
 8000876:	001a      	movs	r2, r3
 8000878:	2100      	movs	r1, #0
 800087a:	f003 f9a6 	bl	8003bca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800087e:	2310      	movs	r3, #16
 8000880:	18fb      	adds	r3, r7, r3
 8000882:	0018      	movs	r0, r3
 8000884:	2310      	movs	r3, #16
 8000886:	001a      	movs	r2, r3
 8000888:	2100      	movs	r1, #0
 800088a:	f003 f99e 	bl	8003bca <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800088e:	003b      	movs	r3, r7
 8000890:	0018      	movs	r0, r3
 8000892:	2310      	movs	r3, #16
 8000894:	001a      	movs	r2, r3
 8000896:	2100      	movs	r1, #0
 8000898:	f003 f997 	bl	8003bca <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800089c:	0021      	movs	r1, r4
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2212      	movs	r2, #18
 80008a2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	2201      	movs	r2, #1
 80008a8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2201      	movs	r2, #1
 80008ae:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2210      	movs	r2, #16
 80008b4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2210      	movs	r2, #16
 80008ba:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2202      	movs	r2, #2
 80008c0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2200      	movs	r2, #0
 80008c6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2280      	movs	r2, #128	; 0x80
 80008cc:	0312      	lsls	r2, r2, #12
 80008ce:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80008d0:	187b      	adds	r3, r7, r1
 80008d2:	2200      	movs	r2, #0
 80008d4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	0018      	movs	r0, r3
 80008da:	f001 fc1f 	bl	800211c <HAL_RCC_OscConfig>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d001      	beq.n	80008e6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80008e2:	f000 f95f 	bl	8000ba4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e6:	2110      	movs	r1, #16
 80008e8:	187b      	adds	r3, r7, r1
 80008ea:	2207      	movs	r2, #7
 80008ec:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	2202      	movs	r2, #2
 80008f2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f4:	187b      	adds	r3, r7, r1
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	22a0      	movs	r2, #160	; 0xa0
 80008fe:	00d2      	lsls	r2, r2, #3
 8000900:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000902:	187b      	adds	r3, r7, r1
 8000904:	2100      	movs	r1, #0
 8000906:	0018      	movs	r0, r3
 8000908:	f001 ff22 	bl	8002750 <HAL_RCC_ClockConfig>
 800090c:	1e03      	subs	r3, r0, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000910:	f000 f948 	bl	8000ba4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000914:	003b      	movs	r3, r7
 8000916:	2201      	movs	r2, #1
 8000918:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800091a:	003b      	movs	r3, r7
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000920:	003b      	movs	r3, r7
 8000922:	0018      	movs	r0, r3
 8000924:	f002 f866 	bl	80029f4 <HAL_RCCEx_PeriphCLKConfig>
 8000928:	1e03      	subs	r3, r0, #0
 800092a:	d001      	beq.n	8000930 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800092c:	f000 f93a 	bl	8000ba4 <Error_Handler>
  }
}
 8000930:	46c0      	nop			; (mov r8, r8)
 8000932:	46bd      	mov	sp, r7
 8000934:	b015      	add	sp, #84	; 0x54
 8000936:	bd90      	pop	{r4, r7, pc}

08000938 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	0018      	movs	r0, r3
 8000942:	230c      	movs	r3, #12
 8000944:	001a      	movs	r2, r3
 8000946:	2100      	movs	r1, #0
 8000948:	f003 f93f 	bl	8003bca <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800094c:	4b25      	ldr	r3, [pc, #148]	; (80009e4 <MX_ADC_Init+0xac>)
 800094e:	4a26      	ldr	r2, [pc, #152]	; (80009e8 <MX_ADC_Init+0xb0>)
 8000950:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000952:	4b24      	ldr	r3, [pc, #144]	; (80009e4 <MX_ADC_Init+0xac>)
 8000954:	2200      	movs	r2, #0
 8000956:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000958:	4b22      	ldr	r3, [pc, #136]	; (80009e4 <MX_ADC_Init+0xac>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800095e:	4b21      	ldr	r3, [pc, #132]	; (80009e4 <MX_ADC_Init+0xac>)
 8000960:	2200      	movs	r2, #0
 8000962:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000964:	4b1f      	ldr	r3, [pc, #124]	; (80009e4 <MX_ADC_Init+0xac>)
 8000966:	2201      	movs	r2, #1
 8000968:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800096a:	4b1e      	ldr	r3, [pc, #120]	; (80009e4 <MX_ADC_Init+0xac>)
 800096c:	2204      	movs	r2, #4
 800096e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000970:	4b1c      	ldr	r3, [pc, #112]	; (80009e4 <MX_ADC_Init+0xac>)
 8000972:	2200      	movs	r2, #0
 8000974:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000976:	4b1b      	ldr	r3, [pc, #108]	; (80009e4 <MX_ADC_Init+0xac>)
 8000978:	2200      	movs	r2, #0
 800097a:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800097c:	4b19      	ldr	r3, [pc, #100]	; (80009e4 <MX_ADC_Init+0xac>)
 800097e:	2200      	movs	r2, #0
 8000980:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000982:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <MX_ADC_Init+0xac>)
 8000984:	2200      	movs	r2, #0
 8000986:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000988:	4b16      	ldr	r3, [pc, #88]	; (80009e4 <MX_ADC_Init+0xac>)
 800098a:	22c0      	movs	r2, #192	; 0xc0
 800098c:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800098e:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <MX_ADC_Init+0xac>)
 8000990:	2280      	movs	r2, #128	; 0x80
 8000992:	00d2      	lsls	r2, r2, #3
 8000994:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000996:	4b13      	ldr	r3, [pc, #76]	; (80009e4 <MX_ADC_Init+0xac>)
 8000998:	2224      	movs	r2, #36	; 0x24
 800099a:	2101      	movs	r1, #1
 800099c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800099e:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <MX_ADC_Init+0xac>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80009a4:	4b0f      	ldr	r3, [pc, #60]	; (80009e4 <MX_ADC_Init+0xac>)
 80009a6:	0018      	movs	r0, r3
 80009a8:	f000 fb3c 	bl	8001024 <HAL_ADC_Init>
 80009ac:	1e03      	subs	r3, r0, #0
 80009ae:	d001      	beq.n	80009b4 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80009b0:	f000 f8f8 	bl	8000ba4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	2205      	movs	r2, #5
 80009b8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2280      	movs	r2, #128	; 0x80
 80009be:	0152      	lsls	r2, r2, #5
 80009c0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	2207      	movs	r2, #7
 80009c6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009c8:	1d3a      	adds	r2, r7, #4
 80009ca:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <MX_ADC_Init+0xac>)
 80009cc:	0011      	movs	r1, r2
 80009ce:	0018      	movs	r0, r3
 80009d0:	f000 fcfa 	bl	80013c8 <HAL_ADC_ConfigChannel>
 80009d4:	1e03      	subs	r3, r0, #0
 80009d6:	d001      	beq.n	80009dc <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80009d8:	f000 f8e4 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80009dc:	46c0      	nop			; (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	b004      	add	sp, #16
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	200000fc 	.word	0x200000fc
 80009e8:	40012400 	.word	0x40012400

080009ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009f2:	2308      	movs	r3, #8
 80009f4:	18fb      	adds	r3, r7, r3
 80009f6:	0018      	movs	r0, r3
 80009f8:	2310      	movs	r3, #16
 80009fa:	001a      	movs	r2, r3
 80009fc:	2100      	movs	r1, #0
 80009fe:	f003 f8e4 	bl	8003bca <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a02:	003b      	movs	r3, r7
 8000a04:	0018      	movs	r0, r3
 8000a06:	2308      	movs	r3, #8
 8000a08:	001a      	movs	r2, r3
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	f003 f8dd 	bl	8003bca <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a10:	4b1e      	ldr	r3, [pc, #120]	; (8000a8c <MX_TIM3_Init+0xa0>)
 8000a12:	4a1f      	ldr	r2, [pc, #124]	; (8000a90 <MX_TIM3_Init+0xa4>)
 8000a14:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 8000a16:	4b1d      	ldr	r3, [pc, #116]	; (8000a8c <MX_TIM3_Init+0xa0>)
 8000a18:	4a1e      	ldr	r2, [pc, #120]	; (8000a94 <MX_TIM3_Init+0xa8>)
 8000a1a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a1c:	4b1b      	ldr	r3, [pc, #108]	; (8000a8c <MX_TIM3_Init+0xa0>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8000a22:	4b1a      	ldr	r3, [pc, #104]	; (8000a8c <MX_TIM3_Init+0xa0>)
 8000a24:	2201      	movs	r2, #1
 8000a26:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a28:	4b18      	ldr	r3, [pc, #96]	; (8000a8c <MX_TIM3_Init+0xa0>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a2e:	4b17      	ldr	r3, [pc, #92]	; (8000a8c <MX_TIM3_Init+0xa0>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a34:	4b15      	ldr	r3, [pc, #84]	; (8000a8c <MX_TIM3_Init+0xa0>)
 8000a36:	0018      	movs	r0, r3
 8000a38:	f002 f8aa 	bl	8002b90 <HAL_TIM_Base_Init>
 8000a3c:	1e03      	subs	r3, r0, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000a40:	f000 f8b0 	bl	8000ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a44:	2108      	movs	r1, #8
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	2280      	movs	r2, #128	; 0x80
 8000a4a:	0152      	lsls	r2, r2, #5
 8000a4c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a4e:	187a      	adds	r2, r7, r1
 8000a50:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <MX_TIM3_Init+0xa0>)
 8000a52:	0011      	movs	r1, r2
 8000a54:	0018      	movs	r0, r3
 8000a56:	f002 fa3f 	bl	8002ed8 <HAL_TIM_ConfigClockSource>
 8000a5a:	1e03      	subs	r3, r0, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000a5e:	f000 f8a1 	bl	8000ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a62:	003b      	movs	r3, r7
 8000a64:	2220      	movs	r2, #32
 8000a66:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a68:	003b      	movs	r3, r7
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a6e:	003a      	movs	r2, r7
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <MX_TIM3_Init+0xa0>)
 8000a72:	0011      	movs	r1, r2
 8000a74:	0018      	movs	r0, r3
 8000a76:	f002 fc31 	bl	80032dc <HAL_TIMEx_MasterConfigSynchronization>
 8000a7a:	1e03      	subs	r3, r0, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000a7e:	f000 f891 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a82:	46c0      	nop			; (mov r8, r8)
 8000a84:	46bd      	mov	sp, r7
 8000a86:	b006      	add	sp, #24
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	20000180 	.word	0x20000180
 8000a90:	40000400 	.word	0x40000400
 8000a94:	00001f3f 	.word	0x00001f3f

08000a98 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a9c:	4b14      	ldr	r3, [pc, #80]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000a9e:	4a15      	ldr	r2, [pc, #84]	; (8000af4 <MX_USART1_UART_Init+0x5c>)
 8000aa0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000aa2:	4b13      	ldr	r3, [pc, #76]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000aa4:	2296      	movs	r2, #150	; 0x96
 8000aa6:	0192      	lsls	r2, r2, #6
 8000aa8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aaa:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ab0:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000abe:	220c      	movs	r2, #12
 8000ac0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac2:	4b0b      	ldr	r3, [pc, #44]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac8:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ace:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ad4:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ada:	4b05      	ldr	r3, [pc, #20]	; (8000af0 <MX_USART1_UART_Init+0x58>)
 8000adc:	0018      	movs	r0, r3
 8000ade:	f002 fc5f 	bl	80033a0 <HAL_UART_Init>
 8000ae2:	1e03      	subs	r3, r0, #0
 8000ae4:	d001      	beq.n	8000aea <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000ae6:	f000 f85d 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	200001c8 	.word	0x200001c8
 8000af4:	40013800 	.word	0x40013800

08000af8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000afe:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <MX_DMA_Init+0x38>)
 8000b00:	695a      	ldr	r2, [r3, #20]
 8000b02:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <MX_DMA_Init+0x38>)
 8000b04:	2101      	movs	r1, #1
 8000b06:	430a      	orrs	r2, r1
 8000b08:	615a      	str	r2, [r3, #20]
 8000b0a:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <MX_DMA_Init+0x38>)
 8000b0c:	695b      	ldr	r3, [r3, #20]
 8000b0e:	2201      	movs	r2, #1
 8000b10:	4013      	ands	r3, r2
 8000b12:	607b      	str	r3, [r7, #4]
 8000b14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b16:	2200      	movs	r2, #0
 8000b18:	2100      	movs	r1, #0
 8000b1a:	2009      	movs	r0, #9
 8000b1c:	f000 ffa6 	bl	8001a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b20:	2009      	movs	r0, #9
 8000b22:	f000 ffb8 	bl	8001a96 <HAL_NVIC_EnableIRQ>

}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	b002      	add	sp, #8
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	40021000 	.word	0x40021000

08000b34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	2314      	movs	r3, #20
 8000b40:	001a      	movs	r2, r3
 8000b42:	2100      	movs	r1, #0
 8000b44:	f003 f841 	bl	8003bca <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b48:	4b15      	ldr	r3, [pc, #84]	; (8000ba0 <MX_GPIO_Init+0x6c>)
 8000b4a:	695a      	ldr	r2, [r3, #20]
 8000b4c:	4b14      	ldr	r3, [pc, #80]	; (8000ba0 <MX_GPIO_Init+0x6c>)
 8000b4e:	2180      	movs	r1, #128	; 0x80
 8000b50:	0289      	lsls	r1, r1, #10
 8000b52:	430a      	orrs	r2, r1
 8000b54:	615a      	str	r2, [r3, #20]
 8000b56:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <MX_GPIO_Init+0x6c>)
 8000b58:	695a      	ldr	r2, [r3, #20]
 8000b5a:	2380      	movs	r3, #128	; 0x80
 8000b5c:	029b      	lsls	r3, r3, #10
 8000b5e:	4013      	ands	r3, r2
 8000b60:	603b      	str	r3, [r7, #0]
 8000b62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADC_LED_GPIO_Port, ADC_LED_Pin, GPIO_PIN_RESET);
 8000b64:	2390      	movs	r3, #144	; 0x90
 8000b66:	05db      	lsls	r3, r3, #23
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2102      	movs	r1, #2
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f001 fab7 	bl	80020e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ADC_LED_Pin */
  GPIO_InitStruct.Pin = ADC_LED_Pin;
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	2202      	movs	r2, #2
 8000b76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b78:	1d3b      	adds	r3, r7, #4
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	2200      	movs	r2, #0
 8000b88:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ADC_LED_GPIO_Port, &GPIO_InitStruct);
 8000b8a:	1d3a      	adds	r2, r7, #4
 8000b8c:	2390      	movs	r3, #144	; 0x90
 8000b8e:	05db      	lsls	r3, r3, #23
 8000b90:	0011      	movs	r1, r2
 8000b92:	0018      	movs	r0, r3
 8000b94:	f001 f934 	bl	8001e00 <HAL_GPIO_Init>

}
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	b006      	add	sp, #24
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba8:	b672      	cpsid	i
}
 8000baa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bac:	e7fe      	b.n	8000bac <Error_Handler+0x8>
	...

08000bb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb6:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bb8:	699a      	ldr	r2, [r3, #24]
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	430a      	orrs	r2, r1
 8000bc0:	619a      	str	r2, [r3, #24]
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bc4:	699b      	ldr	r3, [r3, #24]
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4013      	ands	r3, r2
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bd0:	69da      	ldr	r2, [r3, #28]
 8000bd2:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bd4:	2180      	movs	r1, #128	; 0x80
 8000bd6:	0549      	lsls	r1, r1, #21
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	61da      	str	r2, [r3, #28]
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bde:	69da      	ldr	r2, [r3, #28]
 8000be0:	2380      	movs	r3, #128	; 0x80
 8000be2:	055b      	lsls	r3, r3, #21
 8000be4:	4013      	ands	r3, r2
 8000be6:	603b      	str	r3, [r7, #0]
 8000be8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b08b      	sub	sp, #44	; 0x2c
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	2414      	movs	r4, #20
 8000c02:	193b      	adds	r3, r7, r4
 8000c04:	0018      	movs	r0, r3
 8000c06:	2314      	movs	r3, #20
 8000c08:	001a      	movs	r2, r3
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	f002 ffdd 	bl	8003bca <memset>
  if(hadc->Instance==ADC1)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a2d      	ldr	r2, [pc, #180]	; (8000ccc <HAL_ADC_MspInit+0xd4>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d154      	bne.n	8000cc4 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c1a:	4b2d      	ldr	r3, [pc, #180]	; (8000cd0 <HAL_ADC_MspInit+0xd8>)
 8000c1c:	699a      	ldr	r2, [r3, #24]
 8000c1e:	4b2c      	ldr	r3, [pc, #176]	; (8000cd0 <HAL_ADC_MspInit+0xd8>)
 8000c20:	2180      	movs	r1, #128	; 0x80
 8000c22:	0089      	lsls	r1, r1, #2
 8000c24:	430a      	orrs	r2, r1
 8000c26:	619a      	str	r2, [r3, #24]
 8000c28:	4b29      	ldr	r3, [pc, #164]	; (8000cd0 <HAL_ADC_MspInit+0xd8>)
 8000c2a:	699a      	ldr	r2, [r3, #24]
 8000c2c:	2380      	movs	r3, #128	; 0x80
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	4013      	ands	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
 8000c34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c36:	4b26      	ldr	r3, [pc, #152]	; (8000cd0 <HAL_ADC_MspInit+0xd8>)
 8000c38:	695a      	ldr	r2, [r3, #20]
 8000c3a:	4b25      	ldr	r3, [pc, #148]	; (8000cd0 <HAL_ADC_MspInit+0xd8>)
 8000c3c:	2180      	movs	r1, #128	; 0x80
 8000c3e:	0289      	lsls	r1, r1, #10
 8000c40:	430a      	orrs	r2, r1
 8000c42:	615a      	str	r2, [r3, #20]
 8000c44:	4b22      	ldr	r3, [pc, #136]	; (8000cd0 <HAL_ADC_MspInit+0xd8>)
 8000c46:	695a      	ldr	r2, [r3, #20]
 8000c48:	2380      	movs	r3, #128	; 0x80
 8000c4a:	029b      	lsls	r3, r3, #10
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA5     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c52:	193b      	adds	r3, r7, r4
 8000c54:	2220      	movs	r2, #32
 8000c56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c58:	193b      	adds	r3, r7, r4
 8000c5a:	2203      	movs	r2, #3
 8000c5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c64:	193a      	adds	r2, r7, r4
 8000c66:	2390      	movs	r3, #144	; 0x90
 8000c68:	05db      	lsls	r3, r3, #23
 8000c6a:	0011      	movs	r1, r2
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f001 f8c7 	bl	8001e00 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000c72:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000c74:	4a18      	ldr	r2, [pc, #96]	; (8000cd8 <HAL_ADC_MspInit+0xe0>)
 8000c76:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c78:	4b16      	ldr	r3, [pc, #88]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c7e:	4b15      	ldr	r3, [pc, #84]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000c84:	4b13      	ldr	r3, [pc, #76]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000c86:	2280      	movs	r2, #128	; 0x80
 8000c88:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c8a:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000c8c:	2280      	movs	r2, #128	; 0x80
 8000c8e:	0052      	lsls	r2, r2, #1
 8000c90:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c92:	4b10      	ldr	r3, [pc, #64]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000c94:	2280      	movs	r2, #128	; 0x80
 8000c96:	00d2      	lsls	r2, r2, #3
 8000c98:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000c9c:	2220      	movs	r2, #32
 8000c9e:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000ca2:	2280      	movs	r2, #128	; 0x80
 8000ca4:	0152      	lsls	r2, r2, #5
 8000ca6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000caa:	0018      	movs	r0, r3
 8000cac:	f000 ff10 	bl	8001ad0 <HAL_DMA_Init>
 8000cb0:	1e03      	subs	r3, r0, #0
 8000cb2:	d001      	beq.n	8000cb8 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8000cb4:	f7ff ff76 	bl	8000ba4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a06      	ldr	r2, [pc, #24]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000cbc:	631a      	str	r2, [r3, #48]	; 0x30
 8000cbe:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <HAL_ADC_MspInit+0xdc>)
 8000cc0:	687a      	ldr	r2, [r7, #4]
 8000cc2:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cc4:	46c0      	nop			; (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b00b      	add	sp, #44	; 0x2c
 8000cca:	bd90      	pop	{r4, r7, pc}
 8000ccc:	40012400 	.word	0x40012400
 8000cd0:	40021000 	.word	0x40021000
 8000cd4:	2000013c 	.word	0x2000013c
 8000cd8:	40020008 	.word	0x40020008

08000cdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a0d      	ldr	r2, [pc, #52]	; (8000d20 <HAL_TIM_Base_MspInit+0x44>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d113      	bne.n	8000d16 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000cee:	4b0d      	ldr	r3, [pc, #52]	; (8000d24 <HAL_TIM_Base_MspInit+0x48>)
 8000cf0:	69da      	ldr	r2, [r3, #28]
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <HAL_TIM_Base_MspInit+0x48>)
 8000cf4:	2102      	movs	r1, #2
 8000cf6:	430a      	orrs	r2, r1
 8000cf8:	61da      	str	r2, [r3, #28]
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <HAL_TIM_Base_MspInit+0x48>)
 8000cfc:	69db      	ldr	r3, [r3, #28]
 8000cfe:	2202      	movs	r2, #2
 8000d00:	4013      	ands	r3, r2
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2010      	movs	r0, #16
 8000d0c:	f000 feae 	bl	8001a6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d10:	2010      	movs	r0, #16
 8000d12:	f000 fec0 	bl	8001a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d16:	46c0      	nop			; (mov r8, r8)
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	b004      	add	sp, #16
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	40000400 	.word	0x40000400
 8000d24:	40021000 	.word	0x40021000

08000d28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d28:	b590      	push	{r4, r7, lr}
 8000d2a:	b08b      	sub	sp, #44	; 0x2c
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	2414      	movs	r4, #20
 8000d32:	193b      	adds	r3, r7, r4
 8000d34:	0018      	movs	r0, r3
 8000d36:	2314      	movs	r3, #20
 8000d38:	001a      	movs	r2, r3
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	f002 ff45 	bl	8003bca <memset>
  if(huart->Instance==USART1)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a27      	ldr	r2, [pc, #156]	; (8000de4 <HAL_UART_MspInit+0xbc>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d148      	bne.n	8000ddc <HAL_UART_MspInit+0xb4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d4a:	4b27      	ldr	r3, [pc, #156]	; (8000de8 <HAL_UART_MspInit+0xc0>)
 8000d4c:	699a      	ldr	r2, [r3, #24]
 8000d4e:	4b26      	ldr	r3, [pc, #152]	; (8000de8 <HAL_UART_MspInit+0xc0>)
 8000d50:	2180      	movs	r1, #128	; 0x80
 8000d52:	01c9      	lsls	r1, r1, #7
 8000d54:	430a      	orrs	r2, r1
 8000d56:	619a      	str	r2, [r3, #24]
 8000d58:	4b23      	ldr	r3, [pc, #140]	; (8000de8 <HAL_UART_MspInit+0xc0>)
 8000d5a:	699a      	ldr	r2, [r3, #24]
 8000d5c:	2380      	movs	r3, #128	; 0x80
 8000d5e:	01db      	lsls	r3, r3, #7
 8000d60:	4013      	ands	r3, r2
 8000d62:	613b      	str	r3, [r7, #16]
 8000d64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d66:	4b20      	ldr	r3, [pc, #128]	; (8000de8 <HAL_UART_MspInit+0xc0>)
 8000d68:	695a      	ldr	r2, [r3, #20]
 8000d6a:	4b1f      	ldr	r3, [pc, #124]	; (8000de8 <HAL_UART_MspInit+0xc0>)
 8000d6c:	2180      	movs	r1, #128	; 0x80
 8000d6e:	0289      	lsls	r1, r1, #10
 8000d70:	430a      	orrs	r2, r1
 8000d72:	615a      	str	r2, [r3, #20]
 8000d74:	4b1c      	ldr	r3, [pc, #112]	; (8000de8 <HAL_UART_MspInit+0xc0>)
 8000d76:	695a      	ldr	r2, [r3, #20]
 8000d78:	2380      	movs	r3, #128	; 0x80
 8000d7a:	029b      	lsls	r3, r3, #10
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d82:	193b      	adds	r3, r7, r4
 8000d84:	2204      	movs	r2, #4
 8000d86:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d88:	193b      	adds	r3, r7, r4
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d8e:	193b      	adds	r3, r7, r4
 8000d90:	2202      	movs	r2, #2
 8000d92:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d94:	193b      	adds	r3, r7, r4
 8000d96:	2203      	movs	r2, #3
 8000d98:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000d9a:	193b      	adds	r3, r7, r4
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da0:	193a      	adds	r2, r7, r4
 8000da2:	2390      	movs	r3, #144	; 0x90
 8000da4:	05db      	lsls	r3, r3, #23
 8000da6:	0011      	movs	r1, r2
 8000da8:	0018      	movs	r0, r3
 8000daa:	f001 f829 	bl	8001e00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dae:	0021      	movs	r1, r4
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	2208      	movs	r2, #8
 8000db4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db6:	187b      	adds	r3, r7, r1
 8000db8:	2202      	movs	r2, #2
 8000dba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	187b      	adds	r3, r7, r1
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dc2:	187b      	adds	r3, r7, r1
 8000dc4:	2203      	movs	r2, #3
 8000dc6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000dc8:	187b      	adds	r3, r7, r1
 8000dca:	2201      	movs	r2, #1
 8000dcc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dce:	187a      	adds	r2, r7, r1
 8000dd0:	2390      	movs	r3, #144	; 0x90
 8000dd2:	05db      	lsls	r3, r3, #23
 8000dd4:	0011      	movs	r1, r2
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f001 f812 	bl	8001e00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ddc:	46c0      	nop			; (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b00b      	add	sp, #44	; 0x2c
 8000de2:	bd90      	pop	{r4, r7, pc}
 8000de4:	40013800 	.word	0x40013800
 8000de8:	40021000 	.word	0x40021000

08000dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <NMI_Handler+0x4>

08000df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df6:	e7fe      	b.n	8000df6 <HardFault_Handler+0x4>

08000df8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000dfc:	46c0      	nop			; (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e02:	b580      	push	{r7, lr}
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e10:	f000 f8c8 	bl	8000fa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e14:	46c0      	nop			; (mov r8, r8)
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000e20:	4b03      	ldr	r3, [pc, #12]	; (8000e30 <DMA1_Channel1_IRQHandler+0x14>)
 8000e22:	0018      	movs	r0, r3
 8000e24:	f000 ff02 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e28:	46c0      	nop			; (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	2000013c 	.word	0x2000013c

08000e34 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000e38:	4b03      	ldr	r3, [pc, #12]	; (8000e48 <TIM3_IRQHandler+0x14>)
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	f001 ff36 	bl	8002cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000e40:	46c0      	nop			; (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	20000180 	.word	0x20000180

08000e4c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000e50:	46c0      	nop			; (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <Start_Transmit>:


static void Start_Transmit(uint8_t *p, uint8_t size);

static void Start_Transmit(uint8_t *p, uint8_t size)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	000a      	movs	r2, r1
 8000e62:	1cfb      	adds	r3, r7, #3
 8000e64:	701a      	strb	r2, [r3, #0]
	//HAL_UART_Transmit_DMA(&huart1, p, size);
	HAL_UART_Transmit(&huart1, p, size, 100);
 8000e66:	1cfb      	adds	r3, r7, #3
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	b29a      	uxth	r2, r3
 8000e6c:	6879      	ldr	r1, [r7, #4]
 8000e6e:	4804      	ldr	r0, [pc, #16]	; (8000e80 <Start_Transmit+0x28>)
 8000e70:	2364      	movs	r3, #100	; 0x64
 8000e72:	f002 fae9 	bl	8003448 <HAL_UART_Transmit>
}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	b002      	add	sp, #8
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	200001c8 	.word	0x200001c8

08000e84 <Send_Adc>:

void Send_Adc(float value)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	out_buffer[0]=0x0A;
 8000e8c:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <Send_Adc+0x34>)
 8000e8e:	220a      	movs	r2, #10
 8000e90:	701a      	strb	r2, [r3, #0]
	memcpy(out_buffer+1, &value,4);
 8000e92:	4b0a      	ldr	r3, [pc, #40]	; (8000ebc <Send_Adc+0x38>)
 8000e94:	1d39      	adds	r1, r7, #4
 8000e96:	2204      	movs	r2, #4
 8000e98:	0018      	movs	r0, r3
 8000e9a:	f002 fe8d 	bl	8003bb8 <memcpy>
	out_buffer[5]=0x0D;
 8000e9e:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <Send_Adc+0x34>)
 8000ea0:	220d      	movs	r2, #13
 8000ea2:	715a      	strb	r2, [r3, #5]
	Start_Transmit(out_buffer, 6);
 8000ea4:	4b04      	ldr	r3, [pc, #16]	; (8000eb8 <Send_Adc+0x34>)
 8000ea6:	2106      	movs	r1, #6
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f7ff ffd5 	bl	8000e58 <Start_Transmit>
}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b002      	add	sp, #8
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	2000024c 	.word	0x2000024c
 8000ebc:	2000024d 	.word	0x2000024d

08000ec0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ec0:	480d      	ldr	r0, [pc, #52]	; (8000ef8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ec2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec4:	480d      	ldr	r0, [pc, #52]	; (8000efc <LoopForever+0x6>)
  ldr r1, =_edata
 8000ec6:	490e      	ldr	r1, [pc, #56]	; (8000f00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ec8:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <LoopForever+0xe>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a0b      	ldr	r2, [pc, #44]	; (8000f08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000edc:	4c0b      	ldr	r4, [pc, #44]	; (8000f0c <LoopForever+0x16>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000eea:	f7ff ffaf 	bl	8000e4c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000eee:	f002 fe3f 	bl	8003b70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ef2:	f7ff fc9d 	bl	8000830 <main>

08000ef6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ef6:	e7fe      	b.n	8000ef6 <LoopForever>
  ldr   r0, =_estack
 8000ef8:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000efc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f00:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000f04:	08003cf4 	.word	0x08003cf4
  ldr r2, =_sbss
 8000f08:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000f0c:	20000264 	.word	0x20000264

08000f10 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f10:	e7fe      	b.n	8000f10 <ADC1_IRQHandler>
	...

08000f14 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <HAL_Init+0x24>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <HAL_Init+0x24>)
 8000f1e:	2110      	movs	r1, #16
 8000f20:	430a      	orrs	r2, r1
 8000f22:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000f24:	2003      	movs	r0, #3
 8000f26:	f000 f809 	bl	8000f3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f2a:	f7ff fe41 	bl	8000bb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f2e:	2300      	movs	r3, #0
}
 8000f30:	0018      	movs	r0, r3
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	40022000 	.word	0x40022000

08000f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f3c:	b590      	push	{r4, r7, lr}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f44:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <HAL_InitTick+0x5c>)
 8000f46:	681c      	ldr	r4, [r3, #0]
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <HAL_InitTick+0x60>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	0019      	movs	r1, r3
 8000f4e:	23fa      	movs	r3, #250	; 0xfa
 8000f50:	0098      	lsls	r0, r3, #2
 8000f52:	f7ff f8d9 	bl	8000108 <__udivsi3>
 8000f56:	0003      	movs	r3, r0
 8000f58:	0019      	movs	r1, r3
 8000f5a:	0020      	movs	r0, r4
 8000f5c:	f7ff f8d4 	bl	8000108 <__udivsi3>
 8000f60:	0003      	movs	r3, r0
 8000f62:	0018      	movs	r0, r3
 8000f64:	f000 fda7 	bl	8001ab6 <HAL_SYSTICK_Config>
 8000f68:	1e03      	subs	r3, r0, #0
 8000f6a:	d001      	beq.n	8000f70 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	e00f      	b.n	8000f90 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b03      	cmp	r3, #3
 8000f74:	d80b      	bhi.n	8000f8e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	2301      	movs	r3, #1
 8000f7a:	425b      	negs	r3, r3
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f000 fd74 	bl	8001a6c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f84:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <HAL_InitTick+0x64>)
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	e000      	b.n	8000f90 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
}
 8000f90:	0018      	movs	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	b003      	add	sp, #12
 8000f96:	bd90      	pop	{r4, r7, pc}
 8000f98:	20000000 	.word	0x20000000
 8000f9c:	20000008 	.word	0x20000008
 8000fa0:	20000004 	.word	0x20000004

08000fa4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa8:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <HAL_IncTick+0x1c>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	001a      	movs	r2, r3
 8000fae:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <HAL_IncTick+0x20>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	18d2      	adds	r2, r2, r3
 8000fb4:	4b03      	ldr	r3, [pc, #12]	; (8000fc4 <HAL_IncTick+0x20>)
 8000fb6:	601a      	str	r2, [r3, #0]
}
 8000fb8:	46c0      	nop			; (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	20000260 	.word	0x20000260

08000fc8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  return uwTick;
 8000fcc:	4b02      	ldr	r3, [pc, #8]	; (8000fd8 <HAL_GetTick+0x10>)
 8000fce:	681b      	ldr	r3, [r3, #0]
}
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	20000260 	.word	0x20000260

08000fdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe4:	f7ff fff0 	bl	8000fc8 <HAL_GetTick>
 8000fe8:	0003      	movs	r3, r0
 8000fea:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	d005      	beq.n	8001002 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <HAL_Delay+0x44>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	001a      	movs	r2, r3
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	189b      	adds	r3, r3, r2
 8001000:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	f7ff ffe0 	bl	8000fc8 <HAL_GetTick>
 8001008:	0002      	movs	r2, r0
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	429a      	cmp	r2, r3
 8001012:	d8f7      	bhi.n	8001004 <HAL_Delay+0x28>
  {
  }
}
 8001014:	46c0      	nop			; (mov r8, r8)
 8001016:	46c0      	nop			; (mov r8, r8)
 8001018:	46bd      	mov	sp, r7
 800101a:	b004      	add	sp, #16
 800101c:	bd80      	pop	{r7, pc}
 800101e:	46c0      	nop			; (mov r8, r8)
 8001020:	20000008 	.word	0x20000008

08001024 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800102c:	230f      	movs	r3, #15
 800102e:	18fb      	adds	r3, r7, r3
 8001030:	2200      	movs	r2, #0
 8001032:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001034:	2300      	movs	r3, #0
 8001036:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e125      	b.n	800128e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001046:	2b00      	cmp	r3, #0
 8001048:	d10a      	bne.n	8001060 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2200      	movs	r2, #0
 800104e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2234      	movs	r2, #52	; 0x34
 8001054:	2100      	movs	r1, #0
 8001056:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	0018      	movs	r0, r3
 800105c:	f7ff fdcc 	bl	8000bf8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001064:	2210      	movs	r2, #16
 8001066:	4013      	ands	r3, r2
 8001068:	d000      	beq.n	800106c <HAL_ADC_Init+0x48>
 800106a:	e103      	b.n	8001274 <HAL_ADC_Init+0x250>
 800106c:	230f      	movs	r3, #15
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d000      	beq.n	8001078 <HAL_ADC_Init+0x54>
 8001076:	e0fd      	b.n	8001274 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	2204      	movs	r2, #4
 8001080:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001082:	d000      	beq.n	8001086 <HAL_ADC_Init+0x62>
 8001084:	e0f6      	b.n	8001274 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800108a:	4a83      	ldr	r2, [pc, #524]	; (8001298 <HAL_ADC_Init+0x274>)
 800108c:	4013      	ands	r3, r2
 800108e:	2202      	movs	r2, #2
 8001090:	431a      	orrs	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	2203      	movs	r2, #3
 800109e:	4013      	ands	r3, r2
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d112      	bne.n	80010ca <HAL_ADC_Init+0xa6>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2201      	movs	r2, #1
 80010ac:	4013      	ands	r3, r2
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d009      	beq.n	80010c6 <HAL_ADC_Init+0xa2>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	68da      	ldr	r2, [r3, #12]
 80010b8:	2380      	movs	r3, #128	; 0x80
 80010ba:	021b      	lsls	r3, r3, #8
 80010bc:	401a      	ands	r2, r3
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d101      	bne.n	80010ca <HAL_ADC_Init+0xa6>
 80010c6:	2301      	movs	r3, #1
 80010c8:	e000      	b.n	80010cc <HAL_ADC_Init+0xa8>
 80010ca:	2300      	movs	r3, #0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d116      	bne.n	80010fe <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	68db      	ldr	r3, [r3, #12]
 80010d6:	2218      	movs	r2, #24
 80010d8:	4393      	bics	r3, r2
 80010da:	0019      	movs	r1, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689a      	ldr	r2, [r3, #8]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	430a      	orrs	r2, r1
 80010e6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	691b      	ldr	r3, [r3, #16]
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	0899      	lsrs	r1, r3, #2
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685a      	ldr	r2, [r3, #4]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	430a      	orrs	r2, r1
 80010fc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	68da      	ldr	r2, [r3, #12]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4964      	ldr	r1, [pc, #400]	; (800129c <HAL_ADC_Init+0x278>)
 800110a:	400a      	ands	r2, r1
 800110c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	7e1b      	ldrb	r3, [r3, #24]
 8001112:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	7e5b      	ldrb	r3, [r3, #25]
 8001118:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800111a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	7e9b      	ldrb	r3, [r3, #26]
 8001120:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001122:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001128:	2b01      	cmp	r3, #1
 800112a:	d002      	beq.n	8001132 <HAL_ADC_Init+0x10e>
 800112c:	2380      	movs	r3, #128	; 0x80
 800112e:	015b      	lsls	r3, r3, #5
 8001130:	e000      	b.n	8001134 <HAL_ADC_Init+0x110>
 8001132:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001134:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800113a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	2b02      	cmp	r3, #2
 8001142:	d101      	bne.n	8001148 <HAL_ADC_Init+0x124>
 8001144:	2304      	movs	r3, #4
 8001146:	e000      	b.n	800114a <HAL_ADC_Init+0x126>
 8001148:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800114a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2124      	movs	r1, #36	; 0x24
 8001150:	5c5b      	ldrb	r3, [r3, r1]
 8001152:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001154:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	4313      	orrs	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	7edb      	ldrb	r3, [r3, #27]
 8001160:	2b01      	cmp	r3, #1
 8001162:	d115      	bne.n	8001190 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	7e9b      	ldrb	r3, [r3, #26]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d105      	bne.n	8001178 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	2280      	movs	r2, #128	; 0x80
 8001170:	0252      	lsls	r2, r2, #9
 8001172:	4313      	orrs	r3, r2
 8001174:	60bb      	str	r3, [r7, #8]
 8001176:	e00b      	b.n	8001190 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800117c:	2220      	movs	r2, #32
 800117e:	431a      	orrs	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001188:	2201      	movs	r2, #1
 800118a:	431a      	orrs	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	69da      	ldr	r2, [r3, #28]
 8001194:	23c2      	movs	r3, #194	; 0xc2
 8001196:	33ff      	adds	r3, #255	; 0xff
 8001198:	429a      	cmp	r2, r3
 800119a:	d007      	beq.n	80011ac <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80011a4:	4313      	orrs	r3, r2
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	68d9      	ldr	r1, [r3, #12]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	68ba      	ldr	r2, [r7, #8]
 80011b8:	430a      	orrs	r2, r1
 80011ba:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	055b      	lsls	r3, r3, #21
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d01b      	beq.n	8001200 <HAL_ADC_Init+0x1dc>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d017      	beq.n	8001200 <HAL_ADC_Init+0x1dc>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d013      	beq.n	8001200 <HAL_ADC_Init+0x1dc>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011dc:	2b03      	cmp	r3, #3
 80011de:	d00f      	beq.n	8001200 <HAL_ADC_Init+0x1dc>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e4:	2b04      	cmp	r3, #4
 80011e6:	d00b      	beq.n	8001200 <HAL_ADC_Init+0x1dc>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ec:	2b05      	cmp	r3, #5
 80011ee:	d007      	beq.n	8001200 <HAL_ADC_Init+0x1dc>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f4:	2b06      	cmp	r3, #6
 80011f6:	d003      	beq.n	8001200 <HAL_ADC_Init+0x1dc>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011fc:	2b07      	cmp	r3, #7
 80011fe:	d112      	bne.n	8001226 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	695a      	ldr	r2, [r3, #20]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2107      	movs	r1, #7
 800120c:	438a      	bics	r2, r1
 800120e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	6959      	ldr	r1, [r3, #20]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800121a:	2207      	movs	r2, #7
 800121c:	401a      	ands	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	430a      	orrs	r2, r1
 8001224:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	4a1c      	ldr	r2, [pc, #112]	; (80012a0 <HAL_ADC_Init+0x27c>)
 800122e:	4013      	ands	r3, r2
 8001230:	68ba      	ldr	r2, [r7, #8]
 8001232:	429a      	cmp	r2, r3
 8001234:	d10b      	bne.n	800124e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001240:	2203      	movs	r2, #3
 8001242:	4393      	bics	r3, r2
 8001244:	2201      	movs	r2, #1
 8001246:	431a      	orrs	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800124c:	e01c      	b.n	8001288 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001252:	2212      	movs	r2, #18
 8001254:	4393      	bics	r3, r2
 8001256:	2210      	movs	r2, #16
 8001258:	431a      	orrs	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001262:	2201      	movs	r2, #1
 8001264:	431a      	orrs	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800126a:	230f      	movs	r3, #15
 800126c:	18fb      	adds	r3, r7, r3
 800126e:	2201      	movs	r2, #1
 8001270:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001272:	e009      	b.n	8001288 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001278:	2210      	movs	r2, #16
 800127a:	431a      	orrs	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001280:	230f      	movs	r3, #15
 8001282:	18fb      	adds	r3, r7, r3
 8001284:	2201      	movs	r2, #1
 8001286:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001288:	230f      	movs	r3, #15
 800128a:	18fb      	adds	r3, r7, r3
 800128c:	781b      	ldrb	r3, [r3, #0]
}
 800128e:	0018      	movs	r0, r3
 8001290:	46bd      	mov	sp, r7
 8001292:	b004      	add	sp, #16
 8001294:	bd80      	pop	{r7, pc}
 8001296:	46c0      	nop			; (mov r8, r8)
 8001298:	fffffefd 	.word	0xfffffefd
 800129c:	fffe0219 	.word	0xfffe0219
 80012a0:	833fffe7 	.word	0x833fffe7

080012a4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b087      	sub	sp, #28
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012b0:	2317      	movs	r3, #23
 80012b2:	18fb      	adds	r3, r7, r3
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	2204      	movs	r2, #4
 80012c0:	4013      	ands	r3, r2
 80012c2:	d15e      	bne.n	8001382 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2234      	movs	r2, #52	; 0x34
 80012c8:	5c9b      	ldrb	r3, [r3, r2]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d101      	bne.n	80012d2 <HAL_ADC_Start_DMA+0x2e>
 80012ce:	2302      	movs	r3, #2
 80012d0:	e05e      	b.n	8001390 <HAL_ADC_Start_DMA+0xec>
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	2234      	movs	r2, #52	; 0x34
 80012d6:	2101      	movs	r1, #1
 80012d8:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	7e5b      	ldrb	r3, [r3, #25]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d007      	beq.n	80012f2 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80012e2:	2317      	movs	r3, #23
 80012e4:	18fc      	adds	r4, r7, r3
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	0018      	movs	r0, r3
 80012ea:	f000 f963 	bl	80015b4 <ADC_Enable>
 80012ee:	0003      	movs	r3, r0
 80012f0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80012f2:	2317      	movs	r3, #23
 80012f4:	18fb      	adds	r3, r7, r3
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d146      	bne.n	800138a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001300:	4a25      	ldr	r2, [pc, #148]	; (8001398 <HAL_ADC_Start_DMA+0xf4>)
 8001302:	4013      	ands	r3, r2
 8001304:	2280      	movs	r2, #128	; 0x80
 8001306:	0052      	lsls	r2, r2, #1
 8001308:	431a      	orrs	r2, r3
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2200      	movs	r2, #0
 8001312:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2234      	movs	r2, #52	; 0x34
 8001318:	2100      	movs	r1, #0
 800131a:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001320:	4a1e      	ldr	r2, [pc, #120]	; (800139c <HAL_ADC_Start_DMA+0xf8>)
 8001322:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001328:	4a1d      	ldr	r2, [pc, #116]	; (80013a0 <HAL_ADC_Start_DMA+0xfc>)
 800132a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001330:	4a1c      	ldr	r2, [pc, #112]	; (80013a4 <HAL_ADC_Start_DMA+0x100>)
 8001332:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	221c      	movs	r2, #28
 800133a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	685a      	ldr	r2, [r3, #4]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2110      	movs	r1, #16
 8001348:	430a      	orrs	r2, r1
 800134a:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	68da      	ldr	r2, [r3, #12]
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2101      	movs	r1, #1
 8001358:	430a      	orrs	r2, r1
 800135a:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	3340      	adds	r3, #64	; 0x40
 8001366:	0019      	movs	r1, r3
 8001368:	68ba      	ldr	r2, [r7, #8]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f000 fbf8 	bl	8001b60 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	689a      	ldr	r2, [r3, #8]
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2104      	movs	r1, #4
 800137c:	430a      	orrs	r2, r1
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	e003      	b.n	800138a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001382:	2317      	movs	r3, #23
 8001384:	18fb      	adds	r3, r7, r3
 8001386:	2202      	movs	r2, #2
 8001388:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800138a:	2317      	movs	r3, #23
 800138c:	18fb      	adds	r3, r7, r3
 800138e:	781b      	ldrb	r3, [r3, #0]
}
 8001390:	0018      	movs	r0, r3
 8001392:	46bd      	mov	sp, r7
 8001394:	b007      	add	sp, #28
 8001396:	bd90      	pop	{r4, r7, pc}
 8001398:	fffff0fe 	.word	0xfffff0fe
 800139c:	080016bd 	.word	0x080016bd
 80013a0:	08001771 	.word	0x08001771
 80013a4:	0800178f 	.word	0x0800178f

080013a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80013b0:	46c0      	nop			; (mov r8, r8)
 80013b2:	46bd      	mov	sp, r7
 80013b4:	b002      	add	sp, #8
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80013c0:	46c0      	nop			; (mov r8, r8)
 80013c2:	46bd      	mov	sp, r7
 80013c4:	b002      	add	sp, #8
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d2:	230f      	movs	r3, #15
 80013d4:	18fb      	adds	r3, r7, r3
 80013d6:	2200      	movs	r2, #0
 80013d8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80013da:	2300      	movs	r3, #0
 80013dc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013e2:	2380      	movs	r3, #128	; 0x80
 80013e4:	055b      	lsls	r3, r3, #21
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d011      	beq.n	800140e <HAL_ADC_ConfigChannel+0x46>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d00d      	beq.n	800140e <HAL_ADC_ConfigChannel+0x46>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d009      	beq.n	800140e <HAL_ADC_ConfigChannel+0x46>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d005      	beq.n	800140e <HAL_ADC_ConfigChannel+0x46>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001406:	2b04      	cmp	r3, #4
 8001408:	d001      	beq.n	800140e <HAL_ADC_ConfigChannel+0x46>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2234      	movs	r2, #52	; 0x34
 8001412:	5c9b      	ldrb	r3, [r3, r2]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d101      	bne.n	800141c <HAL_ADC_ConfigChannel+0x54>
 8001418:	2302      	movs	r3, #2
 800141a:	e0bb      	b.n	8001594 <HAL_ADC_ConfigChannel+0x1cc>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2234      	movs	r2, #52	; 0x34
 8001420:	2101      	movs	r1, #1
 8001422:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	2204      	movs	r2, #4
 800142c:	4013      	ands	r3, r2
 800142e:	d000      	beq.n	8001432 <HAL_ADC_ConfigChannel+0x6a>
 8001430:	e09f      	b.n	8001572 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	4a59      	ldr	r2, [pc, #356]	; (800159c <HAL_ADC_ConfigChannel+0x1d4>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d100      	bne.n	800143e <HAL_ADC_ConfigChannel+0x76>
 800143c:	e077      	b.n	800152e <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2201      	movs	r2, #1
 800144a:	409a      	lsls	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	430a      	orrs	r2, r1
 8001452:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	055b      	lsls	r3, r3, #21
 800145c:	429a      	cmp	r2, r3
 800145e:	d037      	beq.n	80014d0 <HAL_ADC_ConfigChannel+0x108>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001464:	2b01      	cmp	r3, #1
 8001466:	d033      	beq.n	80014d0 <HAL_ADC_ConfigChannel+0x108>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146c:	2b02      	cmp	r3, #2
 800146e:	d02f      	beq.n	80014d0 <HAL_ADC_ConfigChannel+0x108>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001474:	2b03      	cmp	r3, #3
 8001476:	d02b      	beq.n	80014d0 <HAL_ADC_ConfigChannel+0x108>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800147c:	2b04      	cmp	r3, #4
 800147e:	d027      	beq.n	80014d0 <HAL_ADC_ConfigChannel+0x108>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001484:	2b05      	cmp	r3, #5
 8001486:	d023      	beq.n	80014d0 <HAL_ADC_ConfigChannel+0x108>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148c:	2b06      	cmp	r3, #6
 800148e:	d01f      	beq.n	80014d0 <HAL_ADC_ConfigChannel+0x108>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001494:	2b07      	cmp	r3, #7
 8001496:	d01b      	beq.n	80014d0 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	689a      	ldr	r2, [r3, #8]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	695b      	ldr	r3, [r3, #20]
 80014a2:	2107      	movs	r1, #7
 80014a4:	400b      	ands	r3, r1
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d012      	beq.n	80014d0 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	695a      	ldr	r2, [r3, #20]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2107      	movs	r1, #7
 80014b6:	438a      	bics	r2, r1
 80014b8:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	6959      	ldr	r1, [r3, #20]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	2207      	movs	r2, #7
 80014c6:	401a      	ands	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	430a      	orrs	r2, r1
 80014ce:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b10      	cmp	r3, #16
 80014d6:	d003      	beq.n	80014e0 <HAL_ADC_ConfigChannel+0x118>
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b11      	cmp	r3, #17
 80014de:	d152      	bne.n	8001586 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80014e0:	4b2f      	ldr	r3, [pc, #188]	; (80015a0 <HAL_ADC_ConfigChannel+0x1d8>)
 80014e2:	6819      	ldr	r1, [r3, #0]
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b10      	cmp	r3, #16
 80014ea:	d102      	bne.n	80014f2 <HAL_ADC_ConfigChannel+0x12a>
 80014ec:	2380      	movs	r3, #128	; 0x80
 80014ee:	041b      	lsls	r3, r3, #16
 80014f0:	e001      	b.n	80014f6 <HAL_ADC_ConfigChannel+0x12e>
 80014f2:	2380      	movs	r3, #128	; 0x80
 80014f4:	03db      	lsls	r3, r3, #15
 80014f6:	4a2a      	ldr	r2, [pc, #168]	; (80015a0 <HAL_ADC_ConfigChannel+0x1d8>)
 80014f8:	430b      	orrs	r3, r1
 80014fa:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2b10      	cmp	r3, #16
 8001502:	d140      	bne.n	8001586 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001504:	4b27      	ldr	r3, [pc, #156]	; (80015a4 <HAL_ADC_ConfigChannel+0x1dc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4927      	ldr	r1, [pc, #156]	; (80015a8 <HAL_ADC_ConfigChannel+0x1e0>)
 800150a:	0018      	movs	r0, r3
 800150c:	f7fe fdfc 	bl	8000108 <__udivsi3>
 8001510:	0003      	movs	r3, r0
 8001512:	001a      	movs	r2, r3
 8001514:	0013      	movs	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	189b      	adds	r3, r3, r2
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800151e:	e002      	b.n	8001526 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	3b01      	subs	r3, #1
 8001524:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1f9      	bne.n	8001520 <HAL_ADC_ConfigChannel+0x158>
 800152c:	e02b      	b.n	8001586 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2101      	movs	r1, #1
 800153a:	4099      	lsls	r1, r3
 800153c:	000b      	movs	r3, r1
 800153e:	43d9      	mvns	r1, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	400a      	ands	r2, r1
 8001546:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b10      	cmp	r3, #16
 800154e:	d003      	beq.n	8001558 <HAL_ADC_ConfigChannel+0x190>
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b11      	cmp	r3, #17
 8001556:	d116      	bne.n	8001586 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001558:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <HAL_ADC_ConfigChannel+0x1d8>)
 800155a:	6819      	ldr	r1, [r3, #0]
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b10      	cmp	r3, #16
 8001562:	d101      	bne.n	8001568 <HAL_ADC_ConfigChannel+0x1a0>
 8001564:	4a11      	ldr	r2, [pc, #68]	; (80015ac <HAL_ADC_ConfigChannel+0x1e4>)
 8001566:	e000      	b.n	800156a <HAL_ADC_ConfigChannel+0x1a2>
 8001568:	4a11      	ldr	r2, [pc, #68]	; (80015b0 <HAL_ADC_ConfigChannel+0x1e8>)
 800156a:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <HAL_ADC_ConfigChannel+0x1d8>)
 800156c:	400a      	ands	r2, r1
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	e009      	b.n	8001586 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001576:	2220      	movs	r2, #32
 8001578:	431a      	orrs	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800157e:	230f      	movs	r3, #15
 8001580:	18fb      	adds	r3, r7, r3
 8001582:	2201      	movs	r2, #1
 8001584:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2234      	movs	r2, #52	; 0x34
 800158a:	2100      	movs	r1, #0
 800158c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800158e:	230f      	movs	r3, #15
 8001590:	18fb      	adds	r3, r7, r3
 8001592:	781b      	ldrb	r3, [r3, #0]
}
 8001594:	0018      	movs	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	b004      	add	sp, #16
 800159a:	bd80      	pop	{r7, pc}
 800159c:	00001001 	.word	0x00001001
 80015a0:	40012708 	.word	0x40012708
 80015a4:	20000000 	.word	0x20000000
 80015a8:	000f4240 	.word	0x000f4240
 80015ac:	ff7fffff 	.word	0xff7fffff
 80015b0:	ffbfffff 	.word	0xffbfffff

080015b4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	2203      	movs	r2, #3
 80015cc:	4013      	ands	r3, r2
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d112      	bne.n	80015f8 <ADC_Enable+0x44>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2201      	movs	r2, #1
 80015da:	4013      	ands	r3, r2
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d009      	beq.n	80015f4 <ADC_Enable+0x40>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	68da      	ldr	r2, [r3, #12]
 80015e6:	2380      	movs	r3, #128	; 0x80
 80015e8:	021b      	lsls	r3, r3, #8
 80015ea:	401a      	ands	r2, r3
 80015ec:	2380      	movs	r3, #128	; 0x80
 80015ee:	021b      	lsls	r3, r3, #8
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d101      	bne.n	80015f8 <ADC_Enable+0x44>
 80015f4:	2301      	movs	r3, #1
 80015f6:	e000      	b.n	80015fa <ADC_Enable+0x46>
 80015f8:	2300      	movs	r3, #0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d152      	bne.n	80016a4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	4a2a      	ldr	r2, [pc, #168]	; (80016b0 <ADC_Enable+0xfc>)
 8001606:	4013      	ands	r3, r2
 8001608:	d00d      	beq.n	8001626 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800160e:	2210      	movs	r2, #16
 8001610:	431a      	orrs	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800161a:	2201      	movs	r2, #1
 800161c:	431a      	orrs	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e03f      	b.n	80016a6 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2101      	movs	r1, #1
 8001632:	430a      	orrs	r2, r1
 8001634:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001636:	4b1f      	ldr	r3, [pc, #124]	; (80016b4 <ADC_Enable+0x100>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	491f      	ldr	r1, [pc, #124]	; (80016b8 <ADC_Enable+0x104>)
 800163c:	0018      	movs	r0, r3
 800163e:	f7fe fd63 	bl	8000108 <__udivsi3>
 8001642:	0003      	movs	r3, r0
 8001644:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001646:	e002      	b.n	800164e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	3b01      	subs	r3, #1
 800164c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d1f9      	bne.n	8001648 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001654:	f7ff fcb8 	bl	8000fc8 <HAL_GetTick>
 8001658:	0003      	movs	r3, r0
 800165a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800165c:	e01b      	b.n	8001696 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800165e:	f7ff fcb3 	bl	8000fc8 <HAL_GetTick>
 8001662:	0002      	movs	r2, r0
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d914      	bls.n	8001696 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2201      	movs	r2, #1
 8001674:	4013      	ands	r3, r2
 8001676:	2b01      	cmp	r3, #1
 8001678:	d00d      	beq.n	8001696 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800167e:	2210      	movs	r2, #16
 8001680:	431a      	orrs	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800168a:	2201      	movs	r2, #1
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e007      	b.n	80016a6 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2201      	movs	r2, #1
 800169e:	4013      	ands	r3, r2
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d1dc      	bne.n	800165e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	0018      	movs	r0, r3
 80016a8:	46bd      	mov	sp, r7
 80016aa:	b004      	add	sp, #16
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	46c0      	nop			; (mov r8, r8)
 80016b0:	80000017 	.word	0x80000017
 80016b4:	20000000 	.word	0x20000000
 80016b8:	000f4240 	.word	0x000f4240

080016bc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016ce:	2250      	movs	r2, #80	; 0x50
 80016d0:	4013      	ands	r3, r2
 80016d2:	d140      	bne.n	8001756 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016d8:	2280      	movs	r2, #128	; 0x80
 80016da:	0092      	lsls	r2, r2, #2
 80016dc:	431a      	orrs	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	68da      	ldr	r2, [r3, #12]
 80016e8:	23c0      	movs	r3, #192	; 0xc0
 80016ea:	011b      	lsls	r3, r3, #4
 80016ec:	4013      	ands	r3, r2
 80016ee:	d12d      	bne.n	800174c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d129      	bne.n	800174c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2208      	movs	r2, #8
 8001700:	4013      	ands	r3, r2
 8001702:	2b08      	cmp	r3, #8
 8001704:	d122      	bne.n	800174c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	2204      	movs	r2, #4
 800170e:	4013      	ands	r3, r2
 8001710:	d110      	bne.n	8001734 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	685a      	ldr	r2, [r3, #4]
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	210c      	movs	r1, #12
 800171e:	438a      	bics	r2, r1
 8001720:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001726:	4a11      	ldr	r2, [pc, #68]	; (800176c <ADC_DMAConvCplt+0xb0>)
 8001728:	4013      	ands	r3, r2
 800172a:	2201      	movs	r2, #1
 800172c:	431a      	orrs	r2, r3
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	639a      	str	r2, [r3, #56]	; 0x38
 8001732:	e00b      	b.n	800174c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001738:	2220      	movs	r2, #32
 800173a:	431a      	orrs	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001744:	2201      	movs	r2, #1
 8001746:	431a      	orrs	r2, r3
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	0018      	movs	r0, r3
 8001750:	f7ff f824 	bl	800079c <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001754:	e005      	b.n	8001762 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	0010      	movs	r0, r2
 8001760:	4798      	blx	r3
}
 8001762:	46c0      	nop			; (mov r8, r8)
 8001764:	46bd      	mov	sp, r7
 8001766:	b004      	add	sp, #16
 8001768:	bd80      	pop	{r7, pc}
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	fffffefe 	.word	0xfffffefe

08001770 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	0018      	movs	r0, r3
 8001782:	f7ff fe11 	bl	80013a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001786:	46c0      	nop			; (mov r8, r8)
 8001788:	46bd      	mov	sp, r7
 800178a:	b004      	add	sp, #16
 800178c:	bd80      	pop	{r7, pc}

0800178e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b084      	sub	sp, #16
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017a0:	2240      	movs	r2, #64	; 0x40
 80017a2:	431a      	orrs	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ac:	2204      	movs	r2, #4
 80017ae:	431a      	orrs	r2, r3
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	0018      	movs	r0, r3
 80017b8:	f7ff fdfe 	bl	80013b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80017bc:	46c0      	nop			; (mov r8, r8)
 80017be:	46bd      	mov	sp, r7
 80017c0:	b004      	add	sp, #16
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017cc:	2317      	movs	r3, #23
 80017ce:	18fb      	adds	r3, r7, r3
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80017d4:	2300      	movs	r3, #0
 80017d6:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2234      	movs	r2, #52	; 0x34
 80017e0:	5c9b      	ldrb	r3, [r3, r2]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d101      	bne.n	80017ea <HAL_ADCEx_Calibration_Start+0x26>
 80017e6:	2302      	movs	r3, #2
 80017e8:	e08d      	b.n	8001906 <HAL_ADCEx_Calibration_Start+0x142>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2234      	movs	r2, #52	; 0x34
 80017ee:	2101      	movs	r1, #1
 80017f0:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	2203      	movs	r2, #3
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d112      	bne.n	8001826 <HAL_ADCEx_Calibration_Start+0x62>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2201      	movs	r2, #1
 8001808:	4013      	ands	r3, r2
 800180a:	2b01      	cmp	r3, #1
 800180c:	d009      	beq.n	8001822 <HAL_ADCEx_Calibration_Start+0x5e>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68da      	ldr	r2, [r3, #12]
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	021b      	lsls	r3, r3, #8
 8001818:	401a      	ands	r2, r3
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	021b      	lsls	r3, r3, #8
 800181e:	429a      	cmp	r2, r3
 8001820:	d101      	bne.n	8001826 <HAL_ADCEx_Calibration_Start+0x62>
 8001822:	2301      	movs	r3, #1
 8001824:	e000      	b.n	8001828 <HAL_ADCEx_Calibration_Start+0x64>
 8001826:	2300      	movs	r3, #0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d15b      	bne.n	80018e4 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001830:	4a37      	ldr	r2, [pc, #220]	; (8001910 <HAL_ADCEx_Calibration_Start+0x14c>)
 8001832:	4013      	ands	r3, r2
 8001834:	2202      	movs	r2, #2
 8001836:	431a      	orrs	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	2203      	movs	r2, #3
 8001844:	4013      	ands	r3, r2
 8001846:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68da      	ldr	r2, [r3, #12]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2103      	movs	r1, #3
 8001854:	438a      	bics	r2, r1
 8001856:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2180      	movs	r1, #128	; 0x80
 8001864:	0609      	lsls	r1, r1, #24
 8001866:	430a      	orrs	r2, r1
 8001868:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800186a:	f7ff fbad 	bl	8000fc8 <HAL_GetTick>
 800186e:	0003      	movs	r3, r0
 8001870:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001872:	e01d      	b.n	80018b0 <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001874:	f7ff fba8 	bl	8000fc8 <HAL_GetTick>
 8001878:	0002      	movs	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d916      	bls.n	80018b0 <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	0fdb      	lsrs	r3, r3, #31
 800188a:	07da      	lsls	r2, r3, #31
 800188c:	2380      	movs	r3, #128	; 0x80
 800188e:	061b      	lsls	r3, r3, #24
 8001890:	429a      	cmp	r2, r3
 8001892:	d10d      	bne.n	80018b0 <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001898:	2212      	movs	r2, #18
 800189a:	4393      	bics	r3, r2
 800189c:	2210      	movs	r2, #16
 800189e:	431a      	orrs	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	639a      	str	r2, [r3, #56]	; 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2234      	movs	r2, #52	; 0x34
 80018a8:	2100      	movs	r1, #0
 80018aa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e02a      	b.n	8001906 <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	0fdb      	lsrs	r3, r3, #31
 80018b8:	07da      	lsls	r2, r3, #31
 80018ba:	2380      	movs	r3, #128	; 0x80
 80018bc:	061b      	lsls	r3, r3, #24
 80018be:	429a      	cmp	r2, r3
 80018c0:	d0d8      	beq.n	8001874 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	68d9      	ldr	r1, [r3, #12]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	430a      	orrs	r2, r1
 80018d0:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018d6:	2203      	movs	r2, #3
 80018d8:	4393      	bics	r3, r2
 80018da:	2201      	movs	r2, #1
 80018dc:	431a      	orrs	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	639a      	str	r2, [r3, #56]	; 0x38
 80018e2:	e009      	b.n	80018f8 <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018e8:	2220      	movs	r2, #32
 80018ea:	431a      	orrs	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80018f0:	2317      	movs	r3, #23
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2234      	movs	r2, #52	; 0x34
 80018fc:	2100      	movs	r1, #0
 80018fe:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001900:	2317      	movs	r3, #23
 8001902:	18fb      	adds	r3, r7, r3
 8001904:	781b      	ldrb	r3, [r3, #0]
}
 8001906:	0018      	movs	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	b006      	add	sp, #24
 800190c:	bd80      	pop	{r7, pc}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	fffffefd 	.word	0xfffffefd

08001914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	0002      	movs	r2, r0
 800191c:	1dfb      	adds	r3, r7, #7
 800191e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001920:	1dfb      	adds	r3, r7, #7
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b7f      	cmp	r3, #127	; 0x7f
 8001926:	d809      	bhi.n	800193c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001928:	1dfb      	adds	r3, r7, #7
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	001a      	movs	r2, r3
 800192e:	231f      	movs	r3, #31
 8001930:	401a      	ands	r2, r3
 8001932:	4b04      	ldr	r3, [pc, #16]	; (8001944 <__NVIC_EnableIRQ+0x30>)
 8001934:	2101      	movs	r1, #1
 8001936:	4091      	lsls	r1, r2
 8001938:	000a      	movs	r2, r1
 800193a:	601a      	str	r2, [r3, #0]
  }
}
 800193c:	46c0      	nop			; (mov r8, r8)
 800193e:	46bd      	mov	sp, r7
 8001940:	b002      	add	sp, #8
 8001942:	bd80      	pop	{r7, pc}
 8001944:	e000e100 	.word	0xe000e100

08001948 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001948:	b590      	push	{r4, r7, lr}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	0002      	movs	r2, r0
 8001950:	6039      	str	r1, [r7, #0]
 8001952:	1dfb      	adds	r3, r7, #7
 8001954:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001956:	1dfb      	adds	r3, r7, #7
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b7f      	cmp	r3, #127	; 0x7f
 800195c:	d828      	bhi.n	80019b0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800195e:	4a2f      	ldr	r2, [pc, #188]	; (8001a1c <__NVIC_SetPriority+0xd4>)
 8001960:	1dfb      	adds	r3, r7, #7
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	b25b      	sxtb	r3, r3
 8001966:	089b      	lsrs	r3, r3, #2
 8001968:	33c0      	adds	r3, #192	; 0xc0
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	589b      	ldr	r3, [r3, r2]
 800196e:	1dfa      	adds	r2, r7, #7
 8001970:	7812      	ldrb	r2, [r2, #0]
 8001972:	0011      	movs	r1, r2
 8001974:	2203      	movs	r2, #3
 8001976:	400a      	ands	r2, r1
 8001978:	00d2      	lsls	r2, r2, #3
 800197a:	21ff      	movs	r1, #255	; 0xff
 800197c:	4091      	lsls	r1, r2
 800197e:	000a      	movs	r2, r1
 8001980:	43d2      	mvns	r2, r2
 8001982:	401a      	ands	r2, r3
 8001984:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	019b      	lsls	r3, r3, #6
 800198a:	22ff      	movs	r2, #255	; 0xff
 800198c:	401a      	ands	r2, r3
 800198e:	1dfb      	adds	r3, r7, #7
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	0018      	movs	r0, r3
 8001994:	2303      	movs	r3, #3
 8001996:	4003      	ands	r3, r0
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800199c:	481f      	ldr	r0, [pc, #124]	; (8001a1c <__NVIC_SetPriority+0xd4>)
 800199e:	1dfb      	adds	r3, r7, #7
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	b25b      	sxtb	r3, r3
 80019a4:	089b      	lsrs	r3, r3, #2
 80019a6:	430a      	orrs	r2, r1
 80019a8:	33c0      	adds	r3, #192	; 0xc0
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80019ae:	e031      	b.n	8001a14 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019b0:	4a1b      	ldr	r2, [pc, #108]	; (8001a20 <__NVIC_SetPriority+0xd8>)
 80019b2:	1dfb      	adds	r3, r7, #7
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	0019      	movs	r1, r3
 80019b8:	230f      	movs	r3, #15
 80019ba:	400b      	ands	r3, r1
 80019bc:	3b08      	subs	r3, #8
 80019be:	089b      	lsrs	r3, r3, #2
 80019c0:	3306      	adds	r3, #6
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	18d3      	adds	r3, r2, r3
 80019c6:	3304      	adds	r3, #4
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	1dfa      	adds	r2, r7, #7
 80019cc:	7812      	ldrb	r2, [r2, #0]
 80019ce:	0011      	movs	r1, r2
 80019d0:	2203      	movs	r2, #3
 80019d2:	400a      	ands	r2, r1
 80019d4:	00d2      	lsls	r2, r2, #3
 80019d6:	21ff      	movs	r1, #255	; 0xff
 80019d8:	4091      	lsls	r1, r2
 80019da:	000a      	movs	r2, r1
 80019dc:	43d2      	mvns	r2, r2
 80019de:	401a      	ands	r2, r3
 80019e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	019b      	lsls	r3, r3, #6
 80019e6:	22ff      	movs	r2, #255	; 0xff
 80019e8:	401a      	ands	r2, r3
 80019ea:	1dfb      	adds	r3, r7, #7
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	0018      	movs	r0, r3
 80019f0:	2303      	movs	r3, #3
 80019f2:	4003      	ands	r3, r0
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019f8:	4809      	ldr	r0, [pc, #36]	; (8001a20 <__NVIC_SetPriority+0xd8>)
 80019fa:	1dfb      	adds	r3, r7, #7
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	001c      	movs	r4, r3
 8001a00:	230f      	movs	r3, #15
 8001a02:	4023      	ands	r3, r4
 8001a04:	3b08      	subs	r3, #8
 8001a06:	089b      	lsrs	r3, r3, #2
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	3306      	adds	r3, #6
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	18c3      	adds	r3, r0, r3
 8001a10:	3304      	adds	r3, #4
 8001a12:	601a      	str	r2, [r3, #0]
}
 8001a14:	46c0      	nop			; (mov r8, r8)
 8001a16:	46bd      	mov	sp, r7
 8001a18:	b003      	add	sp, #12
 8001a1a:	bd90      	pop	{r4, r7, pc}
 8001a1c:	e000e100 	.word	0xe000e100
 8001a20:	e000ed00 	.word	0xe000ed00

08001a24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	1e5a      	subs	r2, r3, #1
 8001a30:	2380      	movs	r3, #128	; 0x80
 8001a32:	045b      	lsls	r3, r3, #17
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d301      	bcc.n	8001a3c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e010      	b.n	8001a5e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a3c:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <SysTick_Config+0x44>)
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	3a01      	subs	r2, #1
 8001a42:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a44:	2301      	movs	r3, #1
 8001a46:	425b      	negs	r3, r3
 8001a48:	2103      	movs	r1, #3
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f7ff ff7c 	bl	8001948 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a50:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <SysTick_Config+0x44>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a56:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <SysTick_Config+0x44>)
 8001a58:	2207      	movs	r2, #7
 8001a5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	0018      	movs	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	b002      	add	sp, #8
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	46c0      	nop			; (mov r8, r8)
 8001a68:	e000e010 	.word	0xe000e010

08001a6c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
 8001a76:	210f      	movs	r1, #15
 8001a78:	187b      	adds	r3, r7, r1
 8001a7a:	1c02      	adds	r2, r0, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	187b      	adds	r3, r7, r1
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	b25b      	sxtb	r3, r3
 8001a86:	0011      	movs	r1, r2
 8001a88:	0018      	movs	r0, r3
 8001a8a:	f7ff ff5d 	bl	8001948 <__NVIC_SetPriority>
}
 8001a8e:	46c0      	nop			; (mov r8, r8)
 8001a90:	46bd      	mov	sp, r7
 8001a92:	b004      	add	sp, #16
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b082      	sub	sp, #8
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	0002      	movs	r2, r0
 8001a9e:	1dfb      	adds	r3, r7, #7
 8001aa0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aa2:	1dfb      	adds	r3, r7, #7
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	b25b      	sxtb	r3, r3
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f7ff ff33 	bl	8001914 <__NVIC_EnableIRQ>
}
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	b002      	add	sp, #8
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	f7ff ffaf 	bl	8001a24 <SysTick_Config>
 8001ac6:	0003      	movs	r3, r0
}
 8001ac8:	0018      	movs	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	b002      	add	sp, #8
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e036      	b.n	8001b54 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2221      	movs	r2, #33	; 0x21
 8001aea:	2102      	movs	r1, #2
 8001aec:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	4a18      	ldr	r2, [pc, #96]	; (8001b5c <HAL_DMA_Init+0x8c>)
 8001afa:	4013      	ands	r3, r2
 8001afc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	69db      	ldr	r3, [r3, #28]
 8001b24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68fa      	ldr	r2, [r7, #12]
 8001b32:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	0018      	movs	r0, r3
 8001b38:	f000 f946 	bl	8001dc8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2221      	movs	r2, #33	; 0x21
 8001b46:	2101      	movs	r1, #1
 8001b48:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2220      	movs	r2, #32
 8001b4e:	2100      	movs	r1, #0
 8001b50:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001b52:	2300      	movs	r3, #0
}  
 8001b54:	0018      	movs	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b004      	add	sp, #16
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	ffffc00f 	.word	0xffffc00f

08001b60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
 8001b6c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001b6e:	2317      	movs	r3, #23
 8001b70:	18fb      	adds	r3, r7, r3
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2220      	movs	r2, #32
 8001b7a:	5c9b      	ldrb	r3, [r3, r2]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d101      	bne.n	8001b84 <HAL_DMA_Start_IT+0x24>
 8001b80:	2302      	movs	r3, #2
 8001b82:	e04f      	b.n	8001c24 <HAL_DMA_Start_IT+0xc4>
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2220      	movs	r2, #32
 8001b88:	2101      	movs	r1, #1
 8001b8a:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2221      	movs	r2, #33	; 0x21
 8001b90:	5c9b      	ldrb	r3, [r3, r2]
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d13a      	bne.n	8001c0e <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2221      	movs	r2, #33	; 0x21
 8001b9c:	2102      	movs	r1, #2
 8001b9e:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	438a      	bics	r2, r1
 8001bb4:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	68b9      	ldr	r1, [r7, #8]
 8001bbc:	68f8      	ldr	r0, [r7, #12]
 8001bbe:	f000 f8d7 	bl	8001d70 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d008      	beq.n	8001bdc <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	210e      	movs	r1, #14
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	e00f      	b.n	8001bfc <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	210a      	movs	r1, #10
 8001be8:	430a      	orrs	r2, r1
 8001bea:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2104      	movs	r1, #4
 8001bf8:	438a      	bics	r2, r1
 8001bfa:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2101      	movs	r1, #1
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	e007      	b.n	8001c1e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2220      	movs	r2, #32
 8001c12:	2100      	movs	r1, #0
 8001c14:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001c16:	2317      	movs	r3, #23
 8001c18:	18fb      	adds	r3, r7, r3
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001c1e:	2317      	movs	r3, #23
 8001c20:	18fb      	adds	r3, r7, r3
 8001c22:	781b      	ldrb	r3, [r3, #0]
} 
 8001c24:	0018      	movs	r0, r3
 8001c26:	46bd      	mov	sp, r7
 8001c28:	b006      	add	sp, #24
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c48:	2204      	movs	r2, #4
 8001c4a:	409a      	lsls	r2, r3
 8001c4c:	0013      	movs	r3, r2
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	4013      	ands	r3, r2
 8001c52:	d024      	beq.n	8001c9e <HAL_DMA_IRQHandler+0x72>
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2204      	movs	r2, #4
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d020      	beq.n	8001c9e <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2220      	movs	r2, #32
 8001c64:	4013      	ands	r3, r2
 8001c66:	d107      	bne.n	8001c78 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2104      	movs	r1, #4
 8001c74:	438a      	bics	r2, r1
 8001c76:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c80:	2104      	movs	r1, #4
 8001c82:	4091      	lsls	r1, r2
 8001c84:	000a      	movs	r2, r1
 8001c86:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d100      	bne.n	8001c92 <HAL_DMA_IRQHandler+0x66>
 8001c90:	e06a      	b.n	8001d68 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	0010      	movs	r0, r2
 8001c9a:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c9c:	e064      	b.n	8001d68 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	409a      	lsls	r2, r3
 8001ca6:	0013      	movs	r3, r2
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	4013      	ands	r3, r2
 8001cac:	d02b      	beq.n	8001d06 <HAL_DMA_IRQHandler+0xda>
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d027      	beq.n	8001d06 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2220      	movs	r2, #32
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d10b      	bne.n	8001cda <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	210a      	movs	r1, #10
 8001cce:	438a      	bics	r2, r1
 8001cd0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2221      	movs	r2, #33	; 0x21
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ce2:	2102      	movs	r1, #2
 8001ce4:	4091      	lsls	r1, r2
 8001ce6:	000a      	movs	r2, r1
 8001ce8:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2220      	movs	r2, #32
 8001cee:	2100      	movs	r1, #0
 8001cf0:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d036      	beq.n	8001d68 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	0010      	movs	r0, r2
 8001d02:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001d04:	e030      	b.n	8001d68 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	2208      	movs	r2, #8
 8001d0c:	409a      	lsls	r2, r3
 8001d0e:	0013      	movs	r3, r2
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	4013      	ands	r3, r2
 8001d14:	d028      	beq.n	8001d68 <HAL_DMA_IRQHandler+0x13c>
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	2208      	movs	r2, #8
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	d024      	beq.n	8001d68 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	210e      	movs	r1, #14
 8001d2a:	438a      	bics	r2, r1
 8001d2c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d36:	2101      	movs	r1, #1
 8001d38:	4091      	lsls	r1, r2
 8001d3a:	000a      	movs	r2, r1
 8001d3c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2201      	movs	r2, #1
 8001d42:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2221      	movs	r2, #33	; 0x21
 8001d48:	2101      	movs	r1, #1
 8001d4a:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2220      	movs	r2, #32
 8001d50:	2100      	movs	r1, #0
 8001d52:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d005      	beq.n	8001d68 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	0010      	movs	r0, r2
 8001d64:	4798      	blx	r3
    }
   }
}  
 8001d66:	e7ff      	b.n	8001d68 <HAL_DMA_IRQHandler+0x13c>
 8001d68:	46c0      	nop			; (mov r8, r8)
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	b004      	add	sp, #16
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
 8001d7c:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d86:	2101      	movs	r1, #1
 8001d88:	4091      	lsls	r1, r2
 8001d8a:	000a      	movs	r2, r1
 8001d8c:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	683a      	ldr	r2, [r7, #0]
 8001d94:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b10      	cmp	r3, #16
 8001d9c:	d108      	bne.n	8001db0 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001dae:	e007      	b.n	8001dc0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	60da      	str	r2, [r3, #12]
}
 8001dc0:	46c0      	nop			; (mov r8, r8)
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	b004      	add	sp, #16
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a08      	ldr	r2, [pc, #32]	; (8001df8 <DMA_CalcBaseAndBitshift+0x30>)
 8001dd6:	4694      	mov	ip, r2
 8001dd8:	4463      	add	r3, ip
 8001dda:	2114      	movs	r1, #20
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f7fe f993 	bl	8000108 <__udivsi3>
 8001de2:	0003      	movs	r3, r0
 8001de4:	009a      	lsls	r2, r3, #2
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a03      	ldr	r2, [pc, #12]	; (8001dfc <DMA_CalcBaseAndBitshift+0x34>)
 8001dee:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001df0:	46c0      	nop			; (mov r8, r8)
 8001df2:	46bd      	mov	sp, r7
 8001df4:	b002      	add	sp, #8
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	bffdfff8 	.word	0xbffdfff8
 8001dfc:	40020000 	.word	0x40020000

08001e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e0e:	e14f      	b.n	80020b0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2101      	movs	r1, #1
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	4091      	lsls	r1, r2
 8001e1a:	000a      	movs	r2, r1
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d100      	bne.n	8001e28 <HAL_GPIO_Init+0x28>
 8001e26:	e140      	b.n	80020aa <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	2203      	movs	r2, #3
 8001e2e:	4013      	ands	r3, r2
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d005      	beq.n	8001e40 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2203      	movs	r2, #3
 8001e3a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d130      	bne.n	8001ea2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	2203      	movs	r2, #3
 8001e4c:	409a      	lsls	r2, r3
 8001e4e:	0013      	movs	r3, r2
 8001e50:	43da      	mvns	r2, r3
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	68da      	ldr	r2, [r3, #12]
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	409a      	lsls	r2, r3
 8001e62:	0013      	movs	r3, r2
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e76:	2201      	movs	r2, #1
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	409a      	lsls	r2, r3
 8001e7c:	0013      	movs	r3, r2
 8001e7e:	43da      	mvns	r2, r3
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	4013      	ands	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	091b      	lsrs	r3, r3, #4
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	401a      	ands	r2, r3
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	409a      	lsls	r2, r3
 8001e94:	0013      	movs	r3, r2
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2203      	movs	r2, #3
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	2b03      	cmp	r3, #3
 8001eac:	d017      	beq.n	8001ede <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	2203      	movs	r2, #3
 8001eba:	409a      	lsls	r2, r3
 8001ebc:	0013      	movs	r3, r2
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	689a      	ldr	r2, [r3, #8]
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	409a      	lsls	r2, r3
 8001ed0:	0013      	movs	r3, r2
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2203      	movs	r2, #3
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d123      	bne.n	8001f32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	08da      	lsrs	r2, r3, #3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	3208      	adds	r2, #8
 8001ef2:	0092      	lsls	r2, r2, #2
 8001ef4:	58d3      	ldr	r3, [r2, r3]
 8001ef6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	2207      	movs	r2, #7
 8001efc:	4013      	ands	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	220f      	movs	r2, #15
 8001f02:	409a      	lsls	r2, r3
 8001f04:	0013      	movs	r3, r2
 8001f06:	43da      	mvns	r2, r3
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	691a      	ldr	r2, [r3, #16]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	2107      	movs	r1, #7
 8001f16:	400b      	ands	r3, r1
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	409a      	lsls	r2, r3
 8001f1c:	0013      	movs	r3, r2
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	08da      	lsrs	r2, r3, #3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3208      	adds	r2, #8
 8001f2c:	0092      	lsls	r2, r2, #2
 8001f2e:	6939      	ldr	r1, [r7, #16]
 8001f30:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	2203      	movs	r2, #3
 8001f3e:	409a      	lsls	r2, r3
 8001f40:	0013      	movs	r3, r2
 8001f42:	43da      	mvns	r2, r3
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	4013      	ands	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2203      	movs	r2, #3
 8001f50:	401a      	ands	r2, r3
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	409a      	lsls	r2, r3
 8001f58:	0013      	movs	r3, r2
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	23c0      	movs	r3, #192	; 0xc0
 8001f6c:	029b      	lsls	r3, r3, #10
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d100      	bne.n	8001f74 <HAL_GPIO_Init+0x174>
 8001f72:	e09a      	b.n	80020aa <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f74:	4b54      	ldr	r3, [pc, #336]	; (80020c8 <HAL_GPIO_Init+0x2c8>)
 8001f76:	699a      	ldr	r2, [r3, #24]
 8001f78:	4b53      	ldr	r3, [pc, #332]	; (80020c8 <HAL_GPIO_Init+0x2c8>)
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	619a      	str	r2, [r3, #24]
 8001f80:	4b51      	ldr	r3, [pc, #324]	; (80020c8 <HAL_GPIO_Init+0x2c8>)
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	2201      	movs	r2, #1
 8001f86:	4013      	ands	r3, r2
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f8c:	4a4f      	ldr	r2, [pc, #316]	; (80020cc <HAL_GPIO_Init+0x2cc>)
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	089b      	lsrs	r3, r3, #2
 8001f92:	3302      	adds	r3, #2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	589b      	ldr	r3, [r3, r2]
 8001f98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	220f      	movs	r2, #15
 8001fa4:	409a      	lsls	r2, r3
 8001fa6:	0013      	movs	r3, r2
 8001fa8:	43da      	mvns	r2, r3
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	4013      	ands	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	2390      	movs	r3, #144	; 0x90
 8001fb4:	05db      	lsls	r3, r3, #23
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d013      	beq.n	8001fe2 <HAL_GPIO_Init+0x1e2>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a44      	ldr	r2, [pc, #272]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d00d      	beq.n	8001fde <HAL_GPIO_Init+0x1de>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a43      	ldr	r2, [pc, #268]	; (80020d4 <HAL_GPIO_Init+0x2d4>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d007      	beq.n	8001fda <HAL_GPIO_Init+0x1da>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a42      	ldr	r2, [pc, #264]	; (80020d8 <HAL_GPIO_Init+0x2d8>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d101      	bne.n	8001fd6 <HAL_GPIO_Init+0x1d6>
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e006      	b.n	8001fe4 <HAL_GPIO_Init+0x1e4>
 8001fd6:	2305      	movs	r3, #5
 8001fd8:	e004      	b.n	8001fe4 <HAL_GPIO_Init+0x1e4>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e002      	b.n	8001fe4 <HAL_GPIO_Init+0x1e4>
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <HAL_GPIO_Init+0x1e4>
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	697a      	ldr	r2, [r7, #20]
 8001fe6:	2103      	movs	r1, #3
 8001fe8:	400a      	ands	r2, r1
 8001fea:	0092      	lsls	r2, r2, #2
 8001fec:	4093      	lsls	r3, r2
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ff4:	4935      	ldr	r1, [pc, #212]	; (80020cc <HAL_GPIO_Init+0x2cc>)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	089b      	lsrs	r3, r3, #2
 8001ffa:	3302      	adds	r3, #2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002002:	4b36      	ldr	r3, [pc, #216]	; (80020dc <HAL_GPIO_Init+0x2dc>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	43da      	mvns	r2, r3
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	4013      	ands	r3, r2
 8002010:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685a      	ldr	r2, [r3, #4]
 8002016:	2380      	movs	r3, #128	; 0x80
 8002018:	025b      	lsls	r3, r3, #9
 800201a:	4013      	ands	r3, r2
 800201c:	d003      	beq.n	8002026 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4313      	orrs	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002026:	4b2d      	ldr	r3, [pc, #180]	; (80020dc <HAL_GPIO_Init+0x2dc>)
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <HAL_GPIO_Init+0x2dc>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	43da      	mvns	r2, r3
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	4013      	ands	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	029b      	lsls	r3, r3, #10
 8002044:	4013      	ands	r3, r2
 8002046:	d003      	beq.n	8002050 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	4313      	orrs	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002050:	4b22      	ldr	r3, [pc, #136]	; (80020dc <HAL_GPIO_Init+0x2dc>)
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002056:	4b21      	ldr	r3, [pc, #132]	; (80020dc <HAL_GPIO_Init+0x2dc>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	43da      	mvns	r2, r3
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	4013      	ands	r3, r2
 8002064:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	2380      	movs	r3, #128	; 0x80
 800206c:	035b      	lsls	r3, r3, #13
 800206e:	4013      	ands	r3, r2
 8002070:	d003      	beq.n	800207a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4313      	orrs	r3, r2
 8002078:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800207a:	4b18      	ldr	r3, [pc, #96]	; (80020dc <HAL_GPIO_Init+0x2dc>)
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002080:	4b16      	ldr	r3, [pc, #88]	; (80020dc <HAL_GPIO_Init+0x2dc>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	43da      	mvns	r2, r3
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	4013      	ands	r3, r2
 800208e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	039b      	lsls	r3, r3, #14
 8002098:	4013      	ands	r3, r2
 800209a:	d003      	beq.n	80020a4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80020a4:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <HAL_GPIO_Init+0x2dc>)
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3301      	adds	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	40da      	lsrs	r2, r3
 80020b8:	1e13      	subs	r3, r2, #0
 80020ba:	d000      	beq.n	80020be <HAL_GPIO_Init+0x2be>
 80020bc:	e6a8      	b.n	8001e10 <HAL_GPIO_Init+0x10>
  } 
}
 80020be:	46c0      	nop			; (mov r8, r8)
 80020c0:	46c0      	nop			; (mov r8, r8)
 80020c2:	46bd      	mov	sp, r7
 80020c4:	b006      	add	sp, #24
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40010000 	.word	0x40010000
 80020d0:	48000400 	.word	0x48000400
 80020d4:	48000800 	.word	0x48000800
 80020d8:	48000c00 	.word	0x48000c00
 80020dc:	40010400 	.word	0x40010400

080020e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	0008      	movs	r0, r1
 80020ea:	0011      	movs	r1, r2
 80020ec:	1cbb      	adds	r3, r7, #2
 80020ee:	1c02      	adds	r2, r0, #0
 80020f0:	801a      	strh	r2, [r3, #0]
 80020f2:	1c7b      	adds	r3, r7, #1
 80020f4:	1c0a      	adds	r2, r1, #0
 80020f6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020f8:	1c7b      	adds	r3, r7, #1
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d004      	beq.n	800210a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002100:	1cbb      	adds	r3, r7, #2
 8002102:	881a      	ldrh	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002108:	e003      	b.n	8002112 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800210a:	1cbb      	adds	r3, r7, #2
 800210c:	881a      	ldrh	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	46bd      	mov	sp, r7
 8002116:	b002      	add	sp, #8
 8002118:	bd80      	pop	{r7, pc}
	...

0800211c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b088      	sub	sp, #32
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e301      	b.n	8002732 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2201      	movs	r2, #1
 8002134:	4013      	ands	r3, r2
 8002136:	d100      	bne.n	800213a <HAL_RCC_OscConfig+0x1e>
 8002138:	e08d      	b.n	8002256 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800213a:	4bc3      	ldr	r3, [pc, #780]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	220c      	movs	r2, #12
 8002140:	4013      	ands	r3, r2
 8002142:	2b04      	cmp	r3, #4
 8002144:	d00e      	beq.n	8002164 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002146:	4bc0      	ldr	r3, [pc, #768]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	220c      	movs	r2, #12
 800214c:	4013      	ands	r3, r2
 800214e:	2b08      	cmp	r3, #8
 8002150:	d116      	bne.n	8002180 <HAL_RCC_OscConfig+0x64>
 8002152:	4bbd      	ldr	r3, [pc, #756]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	2380      	movs	r3, #128	; 0x80
 8002158:	025b      	lsls	r3, r3, #9
 800215a:	401a      	ands	r2, r3
 800215c:	2380      	movs	r3, #128	; 0x80
 800215e:	025b      	lsls	r3, r3, #9
 8002160:	429a      	cmp	r2, r3
 8002162:	d10d      	bne.n	8002180 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002164:	4bb8      	ldr	r3, [pc, #736]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	2380      	movs	r3, #128	; 0x80
 800216a:	029b      	lsls	r3, r3, #10
 800216c:	4013      	ands	r3, r2
 800216e:	d100      	bne.n	8002172 <HAL_RCC_OscConfig+0x56>
 8002170:	e070      	b.n	8002254 <HAL_RCC_OscConfig+0x138>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d000      	beq.n	800217c <HAL_RCC_OscConfig+0x60>
 800217a:	e06b      	b.n	8002254 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e2d8      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d107      	bne.n	8002198 <HAL_RCC_OscConfig+0x7c>
 8002188:	4baf      	ldr	r3, [pc, #700]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	4bae      	ldr	r3, [pc, #696]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800218e:	2180      	movs	r1, #128	; 0x80
 8002190:	0249      	lsls	r1, r1, #9
 8002192:	430a      	orrs	r2, r1
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	e02f      	b.n	80021f8 <HAL_RCC_OscConfig+0xdc>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d10c      	bne.n	80021ba <HAL_RCC_OscConfig+0x9e>
 80021a0:	4ba9      	ldr	r3, [pc, #676]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	4ba8      	ldr	r3, [pc, #672]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021a6:	49a9      	ldr	r1, [pc, #676]	; (800244c <HAL_RCC_OscConfig+0x330>)
 80021a8:	400a      	ands	r2, r1
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	4ba6      	ldr	r3, [pc, #664]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	4ba5      	ldr	r3, [pc, #660]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021b2:	49a7      	ldr	r1, [pc, #668]	; (8002450 <HAL_RCC_OscConfig+0x334>)
 80021b4:	400a      	ands	r2, r1
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	e01e      	b.n	80021f8 <HAL_RCC_OscConfig+0xdc>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b05      	cmp	r3, #5
 80021c0:	d10e      	bne.n	80021e0 <HAL_RCC_OscConfig+0xc4>
 80021c2:	4ba1      	ldr	r3, [pc, #644]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	4ba0      	ldr	r3, [pc, #640]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021c8:	2180      	movs	r1, #128	; 0x80
 80021ca:	02c9      	lsls	r1, r1, #11
 80021cc:	430a      	orrs	r2, r1
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	4b9d      	ldr	r3, [pc, #628]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	4b9c      	ldr	r3, [pc, #624]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021d6:	2180      	movs	r1, #128	; 0x80
 80021d8:	0249      	lsls	r1, r1, #9
 80021da:	430a      	orrs	r2, r1
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	e00b      	b.n	80021f8 <HAL_RCC_OscConfig+0xdc>
 80021e0:	4b99      	ldr	r3, [pc, #612]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b98      	ldr	r3, [pc, #608]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021e6:	4999      	ldr	r1, [pc, #612]	; (800244c <HAL_RCC_OscConfig+0x330>)
 80021e8:	400a      	ands	r2, r1
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	4b96      	ldr	r3, [pc, #600]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	4b95      	ldr	r3, [pc, #596]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80021f2:	4997      	ldr	r1, [pc, #604]	; (8002450 <HAL_RCC_OscConfig+0x334>)
 80021f4:	400a      	ands	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d014      	beq.n	800222a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002200:	f7fe fee2 	bl	8000fc8 <HAL_GetTick>
 8002204:	0003      	movs	r3, r0
 8002206:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800220a:	f7fe fedd 	bl	8000fc8 <HAL_GetTick>
 800220e:	0002      	movs	r2, r0
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b64      	cmp	r3, #100	; 0x64
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e28a      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800221c:	4b8a      	ldr	r3, [pc, #552]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	2380      	movs	r3, #128	; 0x80
 8002222:	029b      	lsls	r3, r3, #10
 8002224:	4013      	ands	r3, r2
 8002226:	d0f0      	beq.n	800220a <HAL_RCC_OscConfig+0xee>
 8002228:	e015      	b.n	8002256 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222a:	f7fe fecd 	bl	8000fc8 <HAL_GetTick>
 800222e:	0003      	movs	r3, r0
 8002230:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002234:	f7fe fec8 	bl	8000fc8 <HAL_GetTick>
 8002238:	0002      	movs	r2, r0
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b64      	cmp	r3, #100	; 0x64
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e275      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002246:	4b80      	ldr	r3, [pc, #512]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	2380      	movs	r3, #128	; 0x80
 800224c:	029b      	lsls	r3, r3, #10
 800224e:	4013      	ands	r3, r2
 8002250:	d1f0      	bne.n	8002234 <HAL_RCC_OscConfig+0x118>
 8002252:	e000      	b.n	8002256 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002254:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2202      	movs	r2, #2
 800225c:	4013      	ands	r3, r2
 800225e:	d100      	bne.n	8002262 <HAL_RCC_OscConfig+0x146>
 8002260:	e069      	b.n	8002336 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002262:	4b79      	ldr	r3, [pc, #484]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	220c      	movs	r2, #12
 8002268:	4013      	ands	r3, r2
 800226a:	d00b      	beq.n	8002284 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800226c:	4b76      	ldr	r3, [pc, #472]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	220c      	movs	r2, #12
 8002272:	4013      	ands	r3, r2
 8002274:	2b08      	cmp	r3, #8
 8002276:	d11c      	bne.n	80022b2 <HAL_RCC_OscConfig+0x196>
 8002278:	4b73      	ldr	r3, [pc, #460]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800227a:	685a      	ldr	r2, [r3, #4]
 800227c:	2380      	movs	r3, #128	; 0x80
 800227e:	025b      	lsls	r3, r3, #9
 8002280:	4013      	ands	r3, r2
 8002282:	d116      	bne.n	80022b2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002284:	4b70      	ldr	r3, [pc, #448]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2202      	movs	r2, #2
 800228a:	4013      	ands	r3, r2
 800228c:	d005      	beq.n	800229a <HAL_RCC_OscConfig+0x17e>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d001      	beq.n	800229a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e24b      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800229a:	4b6b      	ldr	r3, [pc, #428]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	22f8      	movs	r2, #248	; 0xf8
 80022a0:	4393      	bics	r3, r2
 80022a2:	0019      	movs	r1, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	691b      	ldr	r3, [r3, #16]
 80022a8:	00da      	lsls	r2, r3, #3
 80022aa:	4b67      	ldr	r3, [pc, #412]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80022ac:	430a      	orrs	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b0:	e041      	b.n	8002336 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d024      	beq.n	8002304 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022ba:	4b63      	ldr	r3, [pc, #396]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	4b62      	ldr	r3, [pc, #392]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80022c0:	2101      	movs	r1, #1
 80022c2:	430a      	orrs	r2, r1
 80022c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c6:	f7fe fe7f 	bl	8000fc8 <HAL_GetTick>
 80022ca:	0003      	movs	r3, r0
 80022cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022d0:	f7fe fe7a 	bl	8000fc8 <HAL_GetTick>
 80022d4:	0002      	movs	r2, r0
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e227      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e2:	4b59      	ldr	r3, [pc, #356]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2202      	movs	r2, #2
 80022e8:	4013      	ands	r3, r2
 80022ea:	d0f1      	beq.n	80022d0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ec:	4b56      	ldr	r3, [pc, #344]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	22f8      	movs	r2, #248	; 0xf8
 80022f2:	4393      	bics	r3, r2
 80022f4:	0019      	movs	r1, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	00da      	lsls	r2, r3, #3
 80022fc:	4b52      	ldr	r3, [pc, #328]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80022fe:	430a      	orrs	r2, r1
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	e018      	b.n	8002336 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002304:	4b50      	ldr	r3, [pc, #320]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	4b4f      	ldr	r3, [pc, #316]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800230a:	2101      	movs	r1, #1
 800230c:	438a      	bics	r2, r1
 800230e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002310:	f7fe fe5a 	bl	8000fc8 <HAL_GetTick>
 8002314:	0003      	movs	r3, r0
 8002316:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002318:	e008      	b.n	800232c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800231a:	f7fe fe55 	bl	8000fc8 <HAL_GetTick>
 800231e:	0002      	movs	r2, r0
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d901      	bls.n	800232c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e202      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800232c:	4b46      	ldr	r3, [pc, #280]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2202      	movs	r2, #2
 8002332:	4013      	ands	r3, r2
 8002334:	d1f1      	bne.n	800231a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2208      	movs	r2, #8
 800233c:	4013      	ands	r3, r2
 800233e:	d036      	beq.n	80023ae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	69db      	ldr	r3, [r3, #28]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d019      	beq.n	800237c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002348:	4b3f      	ldr	r3, [pc, #252]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800234a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800234c:	4b3e      	ldr	r3, [pc, #248]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800234e:	2101      	movs	r1, #1
 8002350:	430a      	orrs	r2, r1
 8002352:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002354:	f7fe fe38 	bl	8000fc8 <HAL_GetTick>
 8002358:	0003      	movs	r3, r0
 800235a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800235c:	e008      	b.n	8002370 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800235e:	f7fe fe33 	bl	8000fc8 <HAL_GetTick>
 8002362:	0002      	movs	r2, r0
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b02      	cmp	r3, #2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e1e0      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002370:	4b35      	ldr	r3, [pc, #212]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002374:	2202      	movs	r2, #2
 8002376:	4013      	ands	r3, r2
 8002378:	d0f1      	beq.n	800235e <HAL_RCC_OscConfig+0x242>
 800237a:	e018      	b.n	80023ae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800237c:	4b32      	ldr	r3, [pc, #200]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800237e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002380:	4b31      	ldr	r3, [pc, #196]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002382:	2101      	movs	r1, #1
 8002384:	438a      	bics	r2, r1
 8002386:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002388:	f7fe fe1e 	bl	8000fc8 <HAL_GetTick>
 800238c:	0003      	movs	r3, r0
 800238e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002390:	e008      	b.n	80023a4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002392:	f7fe fe19 	bl	8000fc8 <HAL_GetTick>
 8002396:	0002      	movs	r2, r0
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e1c6      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a4:	4b28      	ldr	r3, [pc, #160]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	2202      	movs	r2, #2
 80023aa:	4013      	ands	r3, r2
 80023ac:	d1f1      	bne.n	8002392 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2204      	movs	r2, #4
 80023b4:	4013      	ands	r3, r2
 80023b6:	d100      	bne.n	80023ba <HAL_RCC_OscConfig+0x29e>
 80023b8:	e0b4      	b.n	8002524 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ba:	201f      	movs	r0, #31
 80023bc:	183b      	adds	r3, r7, r0
 80023be:	2200      	movs	r2, #0
 80023c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023c2:	4b21      	ldr	r3, [pc, #132]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80023c4:	69da      	ldr	r2, [r3, #28]
 80023c6:	2380      	movs	r3, #128	; 0x80
 80023c8:	055b      	lsls	r3, r3, #21
 80023ca:	4013      	ands	r3, r2
 80023cc:	d110      	bne.n	80023f0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ce:	4b1e      	ldr	r3, [pc, #120]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80023d0:	69da      	ldr	r2, [r3, #28]
 80023d2:	4b1d      	ldr	r3, [pc, #116]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80023d4:	2180      	movs	r1, #128	; 0x80
 80023d6:	0549      	lsls	r1, r1, #21
 80023d8:	430a      	orrs	r2, r1
 80023da:	61da      	str	r2, [r3, #28]
 80023dc:	4b1a      	ldr	r3, [pc, #104]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 80023de:	69da      	ldr	r2, [r3, #28]
 80023e0:	2380      	movs	r3, #128	; 0x80
 80023e2:	055b      	lsls	r3, r3, #21
 80023e4:	4013      	ands	r3, r2
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80023ea:	183b      	adds	r3, r7, r0
 80023ec:	2201      	movs	r2, #1
 80023ee:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f0:	4b18      	ldr	r3, [pc, #96]	; (8002454 <HAL_RCC_OscConfig+0x338>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	2380      	movs	r3, #128	; 0x80
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	4013      	ands	r3, r2
 80023fa:	d11a      	bne.n	8002432 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023fc:	4b15      	ldr	r3, [pc, #84]	; (8002454 <HAL_RCC_OscConfig+0x338>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4b14      	ldr	r3, [pc, #80]	; (8002454 <HAL_RCC_OscConfig+0x338>)
 8002402:	2180      	movs	r1, #128	; 0x80
 8002404:	0049      	lsls	r1, r1, #1
 8002406:	430a      	orrs	r2, r1
 8002408:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800240a:	f7fe fddd 	bl	8000fc8 <HAL_GetTick>
 800240e:	0003      	movs	r3, r0
 8002410:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002412:	e008      	b.n	8002426 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002414:	f7fe fdd8 	bl	8000fc8 <HAL_GetTick>
 8002418:	0002      	movs	r2, r0
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b64      	cmp	r3, #100	; 0x64
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e185      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002426:	4b0b      	ldr	r3, [pc, #44]	; (8002454 <HAL_RCC_OscConfig+0x338>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	2380      	movs	r3, #128	; 0x80
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	4013      	ands	r3, r2
 8002430:	d0f0      	beq.n	8002414 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d10e      	bne.n	8002458 <HAL_RCC_OscConfig+0x33c>
 800243a:	4b03      	ldr	r3, [pc, #12]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 800243c:	6a1a      	ldr	r2, [r3, #32]
 800243e:	4b02      	ldr	r3, [pc, #8]	; (8002448 <HAL_RCC_OscConfig+0x32c>)
 8002440:	2101      	movs	r1, #1
 8002442:	430a      	orrs	r2, r1
 8002444:	621a      	str	r2, [r3, #32]
 8002446:	e035      	b.n	80024b4 <HAL_RCC_OscConfig+0x398>
 8002448:	40021000 	.word	0x40021000
 800244c:	fffeffff 	.word	0xfffeffff
 8002450:	fffbffff 	.word	0xfffbffff
 8002454:	40007000 	.word	0x40007000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d10c      	bne.n	800247a <HAL_RCC_OscConfig+0x35e>
 8002460:	4bb6      	ldr	r3, [pc, #728]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002462:	6a1a      	ldr	r2, [r3, #32]
 8002464:	4bb5      	ldr	r3, [pc, #724]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002466:	2101      	movs	r1, #1
 8002468:	438a      	bics	r2, r1
 800246a:	621a      	str	r2, [r3, #32]
 800246c:	4bb3      	ldr	r3, [pc, #716]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800246e:	6a1a      	ldr	r2, [r3, #32]
 8002470:	4bb2      	ldr	r3, [pc, #712]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002472:	2104      	movs	r1, #4
 8002474:	438a      	bics	r2, r1
 8002476:	621a      	str	r2, [r3, #32]
 8002478:	e01c      	b.n	80024b4 <HAL_RCC_OscConfig+0x398>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	2b05      	cmp	r3, #5
 8002480:	d10c      	bne.n	800249c <HAL_RCC_OscConfig+0x380>
 8002482:	4bae      	ldr	r3, [pc, #696]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002484:	6a1a      	ldr	r2, [r3, #32]
 8002486:	4bad      	ldr	r3, [pc, #692]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002488:	2104      	movs	r1, #4
 800248a:	430a      	orrs	r2, r1
 800248c:	621a      	str	r2, [r3, #32]
 800248e:	4bab      	ldr	r3, [pc, #684]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002490:	6a1a      	ldr	r2, [r3, #32]
 8002492:	4baa      	ldr	r3, [pc, #680]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002494:	2101      	movs	r1, #1
 8002496:	430a      	orrs	r2, r1
 8002498:	621a      	str	r2, [r3, #32]
 800249a:	e00b      	b.n	80024b4 <HAL_RCC_OscConfig+0x398>
 800249c:	4ba7      	ldr	r3, [pc, #668]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800249e:	6a1a      	ldr	r2, [r3, #32]
 80024a0:	4ba6      	ldr	r3, [pc, #664]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80024a2:	2101      	movs	r1, #1
 80024a4:	438a      	bics	r2, r1
 80024a6:	621a      	str	r2, [r3, #32]
 80024a8:	4ba4      	ldr	r3, [pc, #656]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80024aa:	6a1a      	ldr	r2, [r3, #32]
 80024ac:	4ba3      	ldr	r3, [pc, #652]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80024ae:	2104      	movs	r1, #4
 80024b0:	438a      	bics	r2, r1
 80024b2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d014      	beq.n	80024e6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024bc:	f7fe fd84 	bl	8000fc8 <HAL_GetTick>
 80024c0:	0003      	movs	r3, r0
 80024c2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c4:	e009      	b.n	80024da <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024c6:	f7fe fd7f 	bl	8000fc8 <HAL_GetTick>
 80024ca:	0002      	movs	r2, r0
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	4a9b      	ldr	r2, [pc, #620]	; (8002740 <HAL_RCC_OscConfig+0x624>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e12b      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024da:	4b98      	ldr	r3, [pc, #608]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	2202      	movs	r2, #2
 80024e0:	4013      	ands	r3, r2
 80024e2:	d0f0      	beq.n	80024c6 <HAL_RCC_OscConfig+0x3aa>
 80024e4:	e013      	b.n	800250e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e6:	f7fe fd6f 	bl	8000fc8 <HAL_GetTick>
 80024ea:	0003      	movs	r3, r0
 80024ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ee:	e009      	b.n	8002504 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024f0:	f7fe fd6a 	bl	8000fc8 <HAL_GetTick>
 80024f4:	0002      	movs	r2, r0
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	4a91      	ldr	r2, [pc, #580]	; (8002740 <HAL_RCC_OscConfig+0x624>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e116      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002504:	4b8d      	ldr	r3, [pc, #564]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	2202      	movs	r2, #2
 800250a:	4013      	ands	r3, r2
 800250c:	d1f0      	bne.n	80024f0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800250e:	231f      	movs	r3, #31
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d105      	bne.n	8002524 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002518:	4b88      	ldr	r3, [pc, #544]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800251a:	69da      	ldr	r2, [r3, #28]
 800251c:	4b87      	ldr	r3, [pc, #540]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800251e:	4989      	ldr	r1, [pc, #548]	; (8002744 <HAL_RCC_OscConfig+0x628>)
 8002520:	400a      	ands	r2, r1
 8002522:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2210      	movs	r2, #16
 800252a:	4013      	ands	r3, r2
 800252c:	d063      	beq.n	80025f6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d12a      	bne.n	800258c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002536:	4b81      	ldr	r3, [pc, #516]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002538:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800253a:	4b80      	ldr	r3, [pc, #512]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800253c:	2104      	movs	r1, #4
 800253e:	430a      	orrs	r2, r1
 8002540:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002542:	4b7e      	ldr	r3, [pc, #504]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002544:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002546:	4b7d      	ldr	r3, [pc, #500]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002548:	2101      	movs	r1, #1
 800254a:	430a      	orrs	r2, r1
 800254c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800254e:	f7fe fd3b 	bl	8000fc8 <HAL_GetTick>
 8002552:	0003      	movs	r3, r0
 8002554:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002558:	f7fe fd36 	bl	8000fc8 <HAL_GetTick>
 800255c:	0002      	movs	r2, r0
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e0e3      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800256a:	4b74      	ldr	r3, [pc, #464]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800256c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800256e:	2202      	movs	r2, #2
 8002570:	4013      	ands	r3, r2
 8002572:	d0f1      	beq.n	8002558 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002574:	4b71      	ldr	r3, [pc, #452]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002576:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002578:	22f8      	movs	r2, #248	; 0xf8
 800257a:	4393      	bics	r3, r2
 800257c:	0019      	movs	r1, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	00da      	lsls	r2, r3, #3
 8002584:	4b6d      	ldr	r3, [pc, #436]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002586:	430a      	orrs	r2, r1
 8002588:	635a      	str	r2, [r3, #52]	; 0x34
 800258a:	e034      	b.n	80025f6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	695b      	ldr	r3, [r3, #20]
 8002590:	3305      	adds	r3, #5
 8002592:	d111      	bne.n	80025b8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002594:	4b69      	ldr	r3, [pc, #420]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002596:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002598:	4b68      	ldr	r3, [pc, #416]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800259a:	2104      	movs	r1, #4
 800259c:	438a      	bics	r2, r1
 800259e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80025a0:	4b66      	ldr	r3, [pc, #408]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80025a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025a4:	22f8      	movs	r2, #248	; 0xf8
 80025a6:	4393      	bics	r3, r2
 80025a8:	0019      	movs	r1, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	699b      	ldr	r3, [r3, #24]
 80025ae:	00da      	lsls	r2, r3, #3
 80025b0:	4b62      	ldr	r3, [pc, #392]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80025b2:	430a      	orrs	r2, r1
 80025b4:	635a      	str	r2, [r3, #52]	; 0x34
 80025b6:	e01e      	b.n	80025f6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025b8:	4b60      	ldr	r3, [pc, #384]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80025ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025bc:	4b5f      	ldr	r3, [pc, #380]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80025be:	2104      	movs	r1, #4
 80025c0:	430a      	orrs	r2, r1
 80025c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80025c4:	4b5d      	ldr	r3, [pc, #372]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80025c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025c8:	4b5c      	ldr	r3, [pc, #368]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80025ca:	2101      	movs	r1, #1
 80025cc:	438a      	bics	r2, r1
 80025ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d0:	f7fe fcfa 	bl	8000fc8 <HAL_GetTick>
 80025d4:	0003      	movs	r3, r0
 80025d6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025d8:	e008      	b.n	80025ec <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025da:	f7fe fcf5 	bl	8000fc8 <HAL_GetTick>
 80025de:	0002      	movs	r2, r0
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d901      	bls.n	80025ec <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e0a2      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025ec:	4b53      	ldr	r3, [pc, #332]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80025ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f0:	2202      	movs	r2, #2
 80025f2:	4013      	ands	r3, r2
 80025f4:	d1f1      	bne.n	80025da <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d100      	bne.n	8002600 <HAL_RCC_OscConfig+0x4e4>
 80025fe:	e097      	b.n	8002730 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002600:	4b4e      	ldr	r3, [pc, #312]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	220c      	movs	r2, #12
 8002606:	4013      	ands	r3, r2
 8002608:	2b08      	cmp	r3, #8
 800260a:	d100      	bne.n	800260e <HAL_RCC_OscConfig+0x4f2>
 800260c:	e06b      	b.n	80026e6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	2b02      	cmp	r3, #2
 8002614:	d14c      	bne.n	80026b0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002616:	4b49      	ldr	r3, [pc, #292]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	4b48      	ldr	r3, [pc, #288]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800261c:	494a      	ldr	r1, [pc, #296]	; (8002748 <HAL_RCC_OscConfig+0x62c>)
 800261e:	400a      	ands	r2, r1
 8002620:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002622:	f7fe fcd1 	bl	8000fc8 <HAL_GetTick>
 8002626:	0003      	movs	r3, r0
 8002628:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800262c:	f7fe fccc 	bl	8000fc8 <HAL_GetTick>
 8002630:	0002      	movs	r2, r0
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e079      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800263e:	4b3f      	ldr	r3, [pc, #252]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	2380      	movs	r3, #128	; 0x80
 8002644:	049b      	lsls	r3, r3, #18
 8002646:	4013      	ands	r3, r2
 8002648:	d1f0      	bne.n	800262c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800264a:	4b3c      	ldr	r3, [pc, #240]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800264c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264e:	220f      	movs	r2, #15
 8002650:	4393      	bics	r3, r2
 8002652:	0019      	movs	r1, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002658:	4b38      	ldr	r3, [pc, #224]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800265a:	430a      	orrs	r2, r1
 800265c:	62da      	str	r2, [r3, #44]	; 0x2c
 800265e:	4b37      	ldr	r3, [pc, #220]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	4a3a      	ldr	r2, [pc, #232]	; (800274c <HAL_RCC_OscConfig+0x630>)
 8002664:	4013      	ands	r3, r2
 8002666:	0019      	movs	r1, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002670:	431a      	orrs	r2, r3
 8002672:	4b32      	ldr	r3, [pc, #200]	; (800273c <HAL_RCC_OscConfig+0x620>)
 8002674:	430a      	orrs	r2, r1
 8002676:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002678:	4b30      	ldr	r3, [pc, #192]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b2f      	ldr	r3, [pc, #188]	; (800273c <HAL_RCC_OscConfig+0x620>)
 800267e:	2180      	movs	r1, #128	; 0x80
 8002680:	0449      	lsls	r1, r1, #17
 8002682:	430a      	orrs	r2, r1
 8002684:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002686:	f7fe fc9f 	bl	8000fc8 <HAL_GetTick>
 800268a:	0003      	movs	r3, r0
 800268c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002690:	f7fe fc9a 	bl	8000fc8 <HAL_GetTick>
 8002694:	0002      	movs	r2, r0
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e047      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a2:	4b26      	ldr	r3, [pc, #152]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	2380      	movs	r3, #128	; 0x80
 80026a8:	049b      	lsls	r3, r3, #18
 80026aa:	4013      	ands	r3, r2
 80026ac:	d0f0      	beq.n	8002690 <HAL_RCC_OscConfig+0x574>
 80026ae:	e03f      	b.n	8002730 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b0:	4b22      	ldr	r3, [pc, #136]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4b21      	ldr	r3, [pc, #132]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80026b6:	4924      	ldr	r1, [pc, #144]	; (8002748 <HAL_RCC_OscConfig+0x62c>)
 80026b8:	400a      	ands	r2, r1
 80026ba:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026bc:	f7fe fc84 	bl	8000fc8 <HAL_GetTick>
 80026c0:	0003      	movs	r3, r0
 80026c2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026c6:	f7fe fc7f 	bl	8000fc8 <HAL_GetTick>
 80026ca:	0002      	movs	r2, r0
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e02c      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026d8:	4b18      	ldr	r3, [pc, #96]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	2380      	movs	r3, #128	; 0x80
 80026de:	049b      	lsls	r3, r3, #18
 80026e0:	4013      	ands	r3, r2
 80026e2:	d1f0      	bne.n	80026c6 <HAL_RCC_OscConfig+0x5aa>
 80026e4:	e024      	b.n	8002730 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a1b      	ldr	r3, [r3, #32]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d101      	bne.n	80026f2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e01f      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80026f2:	4b12      	ldr	r3, [pc, #72]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80026f8:	4b10      	ldr	r3, [pc, #64]	; (800273c <HAL_RCC_OscConfig+0x620>)
 80026fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	2380      	movs	r3, #128	; 0x80
 8002702:	025b      	lsls	r3, r3, #9
 8002704:	401a      	ands	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270a:	429a      	cmp	r2, r3
 800270c:	d10e      	bne.n	800272c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	220f      	movs	r2, #15
 8002712:	401a      	ands	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002718:	429a      	cmp	r2, r3
 800271a:	d107      	bne.n	800272c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	23f0      	movs	r3, #240	; 0xf0
 8002720:	039b      	lsls	r3, r3, #14
 8002722:	401a      	ands	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002728:	429a      	cmp	r2, r3
 800272a:	d001      	beq.n	8002730 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e000      	b.n	8002732 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	0018      	movs	r0, r3
 8002734:	46bd      	mov	sp, r7
 8002736:	b008      	add	sp, #32
 8002738:	bd80      	pop	{r7, pc}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	40021000 	.word	0x40021000
 8002740:	00001388 	.word	0x00001388
 8002744:	efffffff 	.word	0xefffffff
 8002748:	feffffff 	.word	0xfeffffff
 800274c:	ffc2ffff 	.word	0xffc2ffff

08002750 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d101      	bne.n	8002764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e0b3      	b.n	80028cc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002764:	4b5b      	ldr	r3, [pc, #364]	; (80028d4 <HAL_RCC_ClockConfig+0x184>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2201      	movs	r2, #1
 800276a:	4013      	ands	r3, r2
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	429a      	cmp	r2, r3
 8002770:	d911      	bls.n	8002796 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002772:	4b58      	ldr	r3, [pc, #352]	; (80028d4 <HAL_RCC_ClockConfig+0x184>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2201      	movs	r2, #1
 8002778:	4393      	bics	r3, r2
 800277a:	0019      	movs	r1, r3
 800277c:	4b55      	ldr	r3, [pc, #340]	; (80028d4 <HAL_RCC_ClockConfig+0x184>)
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002784:	4b53      	ldr	r3, [pc, #332]	; (80028d4 <HAL_RCC_ClockConfig+0x184>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2201      	movs	r2, #1
 800278a:	4013      	ands	r3, r2
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d001      	beq.n	8002796 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e09a      	b.n	80028cc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2202      	movs	r2, #2
 800279c:	4013      	ands	r3, r2
 800279e:	d015      	beq.n	80027cc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2204      	movs	r2, #4
 80027a6:	4013      	ands	r3, r2
 80027a8:	d006      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80027aa:	4b4b      	ldr	r3, [pc, #300]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	4b4a      	ldr	r3, [pc, #296]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 80027b0:	21e0      	movs	r1, #224	; 0xe0
 80027b2:	00c9      	lsls	r1, r1, #3
 80027b4:	430a      	orrs	r2, r1
 80027b6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b8:	4b47      	ldr	r3, [pc, #284]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	22f0      	movs	r2, #240	; 0xf0
 80027be:	4393      	bics	r3, r2
 80027c0:	0019      	movs	r1, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689a      	ldr	r2, [r3, #8]
 80027c6:	4b44      	ldr	r3, [pc, #272]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 80027c8:	430a      	orrs	r2, r1
 80027ca:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2201      	movs	r2, #1
 80027d2:	4013      	ands	r3, r2
 80027d4:	d040      	beq.n	8002858 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d107      	bne.n	80027ee <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027de:	4b3e      	ldr	r3, [pc, #248]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	2380      	movs	r3, #128	; 0x80
 80027e4:	029b      	lsls	r3, r3, #10
 80027e6:	4013      	ands	r3, r2
 80027e8:	d114      	bne.n	8002814 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e06e      	b.n	80028cc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d107      	bne.n	8002806 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027f6:	4b38      	ldr	r3, [pc, #224]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	2380      	movs	r3, #128	; 0x80
 80027fc:	049b      	lsls	r3, r3, #18
 80027fe:	4013      	ands	r3, r2
 8002800:	d108      	bne.n	8002814 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e062      	b.n	80028cc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002806:	4b34      	ldr	r3, [pc, #208]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2202      	movs	r2, #2
 800280c:	4013      	ands	r3, r2
 800280e:	d101      	bne.n	8002814 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e05b      	b.n	80028cc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002814:	4b30      	ldr	r3, [pc, #192]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	2203      	movs	r2, #3
 800281a:	4393      	bics	r3, r2
 800281c:	0019      	movs	r1, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	4b2d      	ldr	r3, [pc, #180]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 8002824:	430a      	orrs	r2, r1
 8002826:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002828:	f7fe fbce 	bl	8000fc8 <HAL_GetTick>
 800282c:	0003      	movs	r3, r0
 800282e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002830:	e009      	b.n	8002846 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002832:	f7fe fbc9 	bl	8000fc8 <HAL_GetTick>
 8002836:	0002      	movs	r2, r0
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	4a27      	ldr	r2, [pc, #156]	; (80028dc <HAL_RCC_ClockConfig+0x18c>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e042      	b.n	80028cc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002846:	4b24      	ldr	r3, [pc, #144]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	220c      	movs	r2, #12
 800284c:	401a      	ands	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	429a      	cmp	r2, r3
 8002856:	d1ec      	bne.n	8002832 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002858:	4b1e      	ldr	r3, [pc, #120]	; (80028d4 <HAL_RCC_ClockConfig+0x184>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2201      	movs	r2, #1
 800285e:	4013      	ands	r3, r2
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	429a      	cmp	r2, r3
 8002864:	d211      	bcs.n	800288a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002866:	4b1b      	ldr	r3, [pc, #108]	; (80028d4 <HAL_RCC_ClockConfig+0x184>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2201      	movs	r2, #1
 800286c:	4393      	bics	r3, r2
 800286e:	0019      	movs	r1, r3
 8002870:	4b18      	ldr	r3, [pc, #96]	; (80028d4 <HAL_RCC_ClockConfig+0x184>)
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002878:	4b16      	ldr	r3, [pc, #88]	; (80028d4 <HAL_RCC_ClockConfig+0x184>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2201      	movs	r2, #1
 800287e:	4013      	ands	r3, r2
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d001      	beq.n	800288a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e020      	b.n	80028cc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2204      	movs	r2, #4
 8002890:	4013      	ands	r3, r2
 8002892:	d009      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002894:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	4a11      	ldr	r2, [pc, #68]	; (80028e0 <HAL_RCC_ClockConfig+0x190>)
 800289a:	4013      	ands	r3, r2
 800289c:	0019      	movs	r1, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68da      	ldr	r2, [r3, #12]
 80028a2:	4b0d      	ldr	r3, [pc, #52]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 80028a4:	430a      	orrs	r2, r1
 80028a6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80028a8:	f000 f820 	bl	80028ec <HAL_RCC_GetSysClockFreq>
 80028ac:	0001      	movs	r1, r0
 80028ae:	4b0a      	ldr	r3, [pc, #40]	; (80028d8 <HAL_RCC_ClockConfig+0x188>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	220f      	movs	r2, #15
 80028b6:	4013      	ands	r3, r2
 80028b8:	4a0a      	ldr	r2, [pc, #40]	; (80028e4 <HAL_RCC_ClockConfig+0x194>)
 80028ba:	5cd3      	ldrb	r3, [r2, r3]
 80028bc:	000a      	movs	r2, r1
 80028be:	40da      	lsrs	r2, r3
 80028c0:	4b09      	ldr	r3, [pc, #36]	; (80028e8 <HAL_RCC_ClockConfig+0x198>)
 80028c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80028c4:	2003      	movs	r0, #3
 80028c6:	f7fe fb39 	bl	8000f3c <HAL_InitTick>
  
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	0018      	movs	r0, r3
 80028ce:	46bd      	mov	sp, r7
 80028d0:	b004      	add	sp, #16
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40022000 	.word	0x40022000
 80028d8:	40021000 	.word	0x40021000
 80028dc:	00001388 	.word	0x00001388
 80028e0:	fffff8ff 	.word	0xfffff8ff
 80028e4:	08003cd4 	.word	0x08003cd4
 80028e8:	20000000 	.word	0x20000000

080028ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028ec:	b590      	push	{r4, r7, lr}
 80028ee:	b08f      	sub	sp, #60	; 0x3c
 80028f0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80028f2:	2314      	movs	r3, #20
 80028f4:	18fb      	adds	r3, r7, r3
 80028f6:	4a2b      	ldr	r2, [pc, #172]	; (80029a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028f8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80028fa:	c313      	stmia	r3!, {r0, r1, r4}
 80028fc:	6812      	ldr	r2, [r2, #0]
 80028fe:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002900:	1d3b      	adds	r3, r7, #4
 8002902:	4a29      	ldr	r2, [pc, #164]	; (80029a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002904:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002906:	c313      	stmia	r3!, {r0, r1, r4}
 8002908:	6812      	ldr	r2, [r2, #0]
 800290a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800290c:	2300      	movs	r3, #0
 800290e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002910:	2300      	movs	r3, #0
 8002912:	62bb      	str	r3, [r7, #40]	; 0x28
 8002914:	2300      	movs	r3, #0
 8002916:	637b      	str	r3, [r7, #52]	; 0x34
 8002918:	2300      	movs	r3, #0
 800291a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800291c:	2300      	movs	r3, #0
 800291e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002920:	4b22      	ldr	r3, [pc, #136]	; (80029ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002928:	220c      	movs	r2, #12
 800292a:	4013      	ands	r3, r2
 800292c:	2b04      	cmp	r3, #4
 800292e:	d002      	beq.n	8002936 <HAL_RCC_GetSysClockFreq+0x4a>
 8002930:	2b08      	cmp	r3, #8
 8002932:	d003      	beq.n	800293c <HAL_RCC_GetSysClockFreq+0x50>
 8002934:	e02d      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002936:	4b1e      	ldr	r3, [pc, #120]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002938:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800293a:	e02d      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800293c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800293e:	0c9b      	lsrs	r3, r3, #18
 8002940:	220f      	movs	r2, #15
 8002942:	4013      	ands	r3, r2
 8002944:	2214      	movs	r2, #20
 8002946:	18ba      	adds	r2, r7, r2
 8002948:	5cd3      	ldrb	r3, [r2, r3]
 800294a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800294c:	4b17      	ldr	r3, [pc, #92]	; (80029ac <HAL_RCC_GetSysClockFreq+0xc0>)
 800294e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002950:	220f      	movs	r2, #15
 8002952:	4013      	ands	r3, r2
 8002954:	1d3a      	adds	r2, r7, #4
 8002956:	5cd3      	ldrb	r3, [r2, r3]
 8002958:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800295a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800295c:	2380      	movs	r3, #128	; 0x80
 800295e:	025b      	lsls	r3, r3, #9
 8002960:	4013      	ands	r3, r2
 8002962:	d009      	beq.n	8002978 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002964:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002966:	4812      	ldr	r0, [pc, #72]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002968:	f7fd fbce 	bl	8000108 <__udivsi3>
 800296c:	0003      	movs	r3, r0
 800296e:	001a      	movs	r2, r3
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	4353      	muls	r3, r2
 8002974:	637b      	str	r3, [r7, #52]	; 0x34
 8002976:	e009      	b.n	800298c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002978:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800297a:	000a      	movs	r2, r1
 800297c:	0152      	lsls	r2, r2, #5
 800297e:	1a52      	subs	r2, r2, r1
 8002980:	0193      	lsls	r3, r2, #6
 8002982:	1a9b      	subs	r3, r3, r2
 8002984:	00db      	lsls	r3, r3, #3
 8002986:	185b      	adds	r3, r3, r1
 8002988:	021b      	lsls	r3, r3, #8
 800298a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 800298c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800298e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002990:	e002      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002992:	4b07      	ldr	r3, [pc, #28]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002994:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002996:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800299a:	0018      	movs	r0, r3
 800299c:	46bd      	mov	sp, r7
 800299e:	b00f      	add	sp, #60	; 0x3c
 80029a0:	bd90      	pop	{r4, r7, pc}
 80029a2:	46c0      	nop			; (mov r8, r8)
 80029a4:	08003bf4 	.word	0x08003bf4
 80029a8:	08003c04 	.word	0x08003c04
 80029ac:	40021000 	.word	0x40021000
 80029b0:	007a1200 	.word	0x007a1200

080029b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029b8:	4b02      	ldr	r3, [pc, #8]	; (80029c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	0018      	movs	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	46c0      	nop			; (mov r8, r8)
 80029c4:	20000000 	.word	0x20000000

080029c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80029cc:	f7ff fff2 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029d0:	0001      	movs	r1, r0
 80029d2:	4b06      	ldr	r3, [pc, #24]	; (80029ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	0a1b      	lsrs	r3, r3, #8
 80029d8:	2207      	movs	r2, #7
 80029da:	4013      	ands	r3, r2
 80029dc:	4a04      	ldr	r2, [pc, #16]	; (80029f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029de:	5cd3      	ldrb	r3, [r2, r3]
 80029e0:	40d9      	lsrs	r1, r3
 80029e2:	000b      	movs	r3, r1
}    
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	40021000 	.word	0x40021000
 80029f0:	08003ce4 	.word	0x08003ce4

080029f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	2380      	movs	r3, #128	; 0x80
 8002a0a:	025b      	lsls	r3, r3, #9
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	d100      	bne.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002a10:	e08e      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002a12:	2017      	movs	r0, #23
 8002a14:	183b      	adds	r3, r7, r0
 8002a16:	2200      	movs	r2, #0
 8002a18:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a1a:	4b57      	ldr	r3, [pc, #348]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a1c:	69da      	ldr	r2, [r3, #28]
 8002a1e:	2380      	movs	r3, #128	; 0x80
 8002a20:	055b      	lsls	r3, r3, #21
 8002a22:	4013      	ands	r3, r2
 8002a24:	d110      	bne.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a26:	4b54      	ldr	r3, [pc, #336]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a28:	69da      	ldr	r2, [r3, #28]
 8002a2a:	4b53      	ldr	r3, [pc, #332]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a2c:	2180      	movs	r1, #128	; 0x80
 8002a2e:	0549      	lsls	r1, r1, #21
 8002a30:	430a      	orrs	r2, r1
 8002a32:	61da      	str	r2, [r3, #28]
 8002a34:	4b50      	ldr	r3, [pc, #320]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a36:	69da      	ldr	r2, [r3, #28]
 8002a38:	2380      	movs	r3, #128	; 0x80
 8002a3a:	055b      	lsls	r3, r3, #21
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	60bb      	str	r3, [r7, #8]
 8002a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a42:	183b      	adds	r3, r7, r0
 8002a44:	2201      	movs	r2, #1
 8002a46:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a48:	4b4c      	ldr	r3, [pc, #304]	; (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	2380      	movs	r3, #128	; 0x80
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	4013      	ands	r3, r2
 8002a52:	d11a      	bne.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a54:	4b49      	ldr	r3, [pc, #292]	; (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4b48      	ldr	r3, [pc, #288]	; (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a5a:	2180      	movs	r1, #128	; 0x80
 8002a5c:	0049      	lsls	r1, r1, #1
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a62:	f7fe fab1 	bl	8000fc8 <HAL_GetTick>
 8002a66:	0003      	movs	r3, r0
 8002a68:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a6a:	e008      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a6c:	f7fe faac 	bl	8000fc8 <HAL_GetTick>
 8002a70:	0002      	movs	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b64      	cmp	r3, #100	; 0x64
 8002a78:	d901      	bls.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e077      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a7e:	4b3f      	ldr	r3, [pc, #252]	; (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	2380      	movs	r3, #128	; 0x80
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	4013      	ands	r3, r2
 8002a88:	d0f0      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a8a:	4b3b      	ldr	r3, [pc, #236]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a8c:	6a1a      	ldr	r2, [r3, #32]
 8002a8e:	23c0      	movs	r3, #192	; 0xc0
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	4013      	ands	r3, r2
 8002a94:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d034      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	23c0      	movs	r3, #192	; 0xc0
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d02c      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002aac:	4b32      	ldr	r3, [pc, #200]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002aae:	6a1b      	ldr	r3, [r3, #32]
 8002ab0:	4a33      	ldr	r2, [pc, #204]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ab6:	4b30      	ldr	r3, [pc, #192]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ab8:	6a1a      	ldr	r2, [r3, #32]
 8002aba:	4b2f      	ldr	r3, [pc, #188]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002abc:	2180      	movs	r1, #128	; 0x80
 8002abe:	0249      	lsls	r1, r1, #9
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ac4:	4b2c      	ldr	r3, [pc, #176]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ac6:	6a1a      	ldr	r2, [r3, #32]
 8002ac8:	4b2b      	ldr	r3, [pc, #172]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002aca:	492e      	ldr	r1, [pc, #184]	; (8002b84 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002acc:	400a      	ands	r2, r1
 8002ace:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002ad0:	4b29      	ldr	r3, [pc, #164]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	4013      	ands	r3, r2
 8002adc:	d013      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ade:	f7fe fa73 	bl	8000fc8 <HAL_GetTick>
 8002ae2:	0003      	movs	r3, r0
 8002ae4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae6:	e009      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae8:	f7fe fa6e 	bl	8000fc8 <HAL_GetTick>
 8002aec:	0002      	movs	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	4a25      	ldr	r2, [pc, #148]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d901      	bls.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e038      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002afc:	4b1e      	ldr	r3, [pc, #120]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	2202      	movs	r2, #2
 8002b02:	4013      	ands	r3, r2
 8002b04:	d0f0      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b06:	4b1c      	ldr	r3, [pc, #112]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	4a1d      	ldr	r2, [pc, #116]	; (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	0019      	movs	r1, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685a      	ldr	r2, [r3, #4]
 8002b14:	4b18      	ldr	r3, [pc, #96]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b16:	430a      	orrs	r2, r1
 8002b18:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b1a:	2317      	movs	r3, #23
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d105      	bne.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b24:	4b14      	ldr	r3, [pc, #80]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b26:	69da      	ldr	r2, [r3, #28]
 8002b28:	4b13      	ldr	r3, [pc, #76]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b2a:	4918      	ldr	r1, [pc, #96]	; (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002b2c:	400a      	ands	r2, r1
 8002b2e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2201      	movs	r2, #1
 8002b36:	4013      	ands	r3, r2
 8002b38:	d009      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b3a:	4b0f      	ldr	r3, [pc, #60]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3e:	2203      	movs	r2, #3
 8002b40:	4393      	bics	r3, r2
 8002b42:	0019      	movs	r1, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2220      	movs	r2, #32
 8002b54:	4013      	ands	r3, r2
 8002b56:	d009      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b58:	4b07      	ldr	r3, [pc, #28]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5c:	2210      	movs	r2, #16
 8002b5e:	4393      	bics	r3, r2
 8002b60:	0019      	movs	r1, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	4b04      	ldr	r3, [pc, #16]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	0018      	movs	r0, r3
 8002b70:	46bd      	mov	sp, r7
 8002b72:	b006      	add	sp, #24
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	46c0      	nop			; (mov r8, r8)
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40007000 	.word	0x40007000
 8002b80:	fffffcff 	.word	0xfffffcff
 8002b84:	fffeffff 	.word	0xfffeffff
 8002b88:	00001388 	.word	0x00001388
 8002b8c:	efffffff 	.word	0xefffffff

08002b90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e042      	b.n	8002c28 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	223d      	movs	r2, #61	; 0x3d
 8002ba6:	5c9b      	ldrb	r3, [r3, r2]
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d107      	bne.n	8002bbe <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	223c      	movs	r2, #60	; 0x3c
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f7fe f88f 	bl	8000cdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	223d      	movs	r2, #61	; 0x3d
 8002bc2:	2102      	movs	r1, #2
 8002bc4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	3304      	adds	r3, #4
 8002bce:	0019      	movs	r1, r3
 8002bd0:	0010      	movs	r0, r2
 8002bd2:	f000 fa7d 	bl	80030d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2246      	movs	r2, #70	; 0x46
 8002bda:	2101      	movs	r1, #1
 8002bdc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	223e      	movs	r2, #62	; 0x3e
 8002be2:	2101      	movs	r1, #1
 8002be4:	5499      	strb	r1, [r3, r2]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	223f      	movs	r2, #63	; 0x3f
 8002bea:	2101      	movs	r1, #1
 8002bec:	5499      	strb	r1, [r3, r2]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2240      	movs	r2, #64	; 0x40
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	5499      	strb	r1, [r3, r2]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2241      	movs	r2, #65	; 0x41
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2242      	movs	r2, #66	; 0x42
 8002c02:	2101      	movs	r1, #1
 8002c04:	5499      	strb	r1, [r3, r2]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2243      	movs	r2, #67	; 0x43
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	5499      	strb	r1, [r3, r2]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2244      	movs	r2, #68	; 0x44
 8002c12:	2101      	movs	r1, #1
 8002c14:	5499      	strb	r1, [r3, r2]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2245      	movs	r2, #69	; 0x45
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	223d      	movs	r2, #61	; 0x3d
 8002c22:	2101      	movs	r1, #1
 8002c24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	0018      	movs	r0, r3
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	b002      	add	sp, #8
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	223d      	movs	r2, #61	; 0x3d
 8002c3c:	5c9b      	ldrb	r3, [r3, r2]
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d001      	beq.n	8002c48 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e028      	b.n	8002c9a <HAL_TIM_Base_Start+0x6a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	223d      	movs	r2, #61	; 0x3d
 8002c4c:	2102      	movs	r1, #2
 8002c4e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a13      	ldr	r2, [pc, #76]	; (8002ca4 <HAL_TIM_Base_Start+0x74>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d004      	beq.n	8002c64 <HAL_TIM_Base_Start+0x34>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <HAL_TIM_Base_Start+0x78>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d111      	bne.n	8002c88 <HAL_TIM_Base_Start+0x58>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2207      	movs	r2, #7
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2b06      	cmp	r3, #6
 8002c74:	d010      	beq.n	8002c98 <HAL_TIM_Base_Start+0x68>
    {
      __HAL_TIM_ENABLE(htim);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2101      	movs	r1, #1
 8002c82:	430a      	orrs	r2, r1
 8002c84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c86:	e007      	b.n	8002c98 <HAL_TIM_Base_Start+0x68>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2101      	movs	r1, #1
 8002c94:	430a      	orrs	r2, r1
 8002c96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	b004      	add	sp, #16
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	46c0      	nop			; (mov r8, r8)
 8002ca4:	40012c00 	.word	0x40012c00
 8002ca8:	40000400 	.word	0x40000400

08002cac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	2202      	movs	r2, #2
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d124      	bne.n	8002d0c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	2202      	movs	r2, #2
 8002cca:	4013      	ands	r3, r2
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d11d      	bne.n	8002d0c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	4252      	negs	r2, r2
 8002cd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	2203      	movs	r2, #3
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d004      	beq.n	8002cf6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	0018      	movs	r0, r3
 8002cf0:	f000 f9d6 	bl	80030a0 <HAL_TIM_IC_CaptureCallback>
 8002cf4:	e007      	b.n	8002d06 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	f000 f9c9 	bl	8003090 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	0018      	movs	r0, r3
 8002d02:	f000 f9d5 	bl	80030b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	2204      	movs	r2, #4
 8002d14:	4013      	ands	r3, r2
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d125      	bne.n	8002d66 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	2204      	movs	r2, #4
 8002d22:	4013      	ands	r3, r2
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d11e      	bne.n	8002d66 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2205      	movs	r2, #5
 8002d2e:	4252      	negs	r2, r2
 8002d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2202      	movs	r2, #2
 8002d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699a      	ldr	r2, [r3, #24]
 8002d3e:	23c0      	movs	r3, #192	; 0xc0
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4013      	ands	r3, r2
 8002d44:	d004      	beq.n	8002d50 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f000 f9a9 	bl	80030a0 <HAL_TIM_IC_CaptureCallback>
 8002d4e:	e007      	b.n	8002d60 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	0018      	movs	r0, r3
 8002d54:	f000 f99c 	bl	8003090 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f000 f9a8 	bl	80030b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	691b      	ldr	r3, [r3, #16]
 8002d6c:	2208      	movs	r2, #8
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b08      	cmp	r3, #8
 8002d72:	d124      	bne.n	8002dbe <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	2208      	movs	r2, #8
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	2b08      	cmp	r3, #8
 8002d80:	d11d      	bne.n	8002dbe <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2209      	movs	r2, #9
 8002d88:	4252      	negs	r2, r2
 8002d8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2204      	movs	r2, #4
 8002d90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	69db      	ldr	r3, [r3, #28]
 8002d98:	2203      	movs	r2, #3
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	d004      	beq.n	8002da8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	0018      	movs	r0, r3
 8002da2:	f000 f97d 	bl	80030a0 <HAL_TIM_IC_CaptureCallback>
 8002da6:	e007      	b.n	8002db8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	0018      	movs	r0, r3
 8002dac:	f000 f970 	bl	8003090 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	0018      	movs	r0, r3
 8002db4:	f000 f97c 	bl	80030b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	2210      	movs	r2, #16
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b10      	cmp	r3, #16
 8002dca:	d125      	bne.n	8002e18 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	2210      	movs	r2, #16
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	2b10      	cmp	r3, #16
 8002dd8:	d11e      	bne.n	8002e18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2211      	movs	r2, #17
 8002de0:	4252      	negs	r2, r2
 8002de2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2208      	movs	r2, #8
 8002de8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	69da      	ldr	r2, [r3, #28]
 8002df0:	23c0      	movs	r3, #192	; 0xc0
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4013      	ands	r3, r2
 8002df6:	d004      	beq.n	8002e02 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	f000 f950 	bl	80030a0 <HAL_TIM_IC_CaptureCallback>
 8002e00:	e007      	b.n	8002e12 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	0018      	movs	r0, r3
 8002e06:	f000 f943 	bl	8003090 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f000 f94f 	bl	80030b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	4013      	ands	r3, r2
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d10f      	bne.n	8002e46 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d108      	bne.n	8002e46 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2202      	movs	r2, #2
 8002e3a:	4252      	negs	r2, r2
 8002e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	0018      	movs	r0, r3
 8002e42:	f000 f91d 	bl	8003080 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	2280      	movs	r2, #128	; 0x80
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b80      	cmp	r3, #128	; 0x80
 8002e52:	d10f      	bne.n	8002e74 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	2280      	movs	r2, #128	; 0x80
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	2b80      	cmp	r3, #128	; 0x80
 8002e60:	d108      	bne.n	8002e74 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2281      	movs	r2, #129	; 0x81
 8002e68:	4252      	negs	r2, r2
 8002e6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f000 fa8e 	bl	8003390 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	2240      	movs	r2, #64	; 0x40
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2b40      	cmp	r3, #64	; 0x40
 8002e80:	d10f      	bne.n	8002ea2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	2240      	movs	r2, #64	; 0x40
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	2b40      	cmp	r3, #64	; 0x40
 8002e8e:	d108      	bne.n	8002ea2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2241      	movs	r2, #65	; 0x41
 8002e96:	4252      	negs	r2, r2
 8002e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f000 f90f 	bl	80030c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	4013      	ands	r3, r2
 8002eac:	2b20      	cmp	r3, #32
 8002eae:	d10f      	bne.n	8002ed0 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	2220      	movs	r2, #32
 8002eb8:	4013      	ands	r3, r2
 8002eba:	2b20      	cmp	r3, #32
 8002ebc:	d108      	bne.n	8002ed0 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2221      	movs	r2, #33	; 0x21
 8002ec4:	4252      	negs	r2, r2
 8002ec6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f000 fa58 	bl	8003380 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ed0:	46c0      	nop			; (mov r8, r8)
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	b002      	add	sp, #8
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee2:	230f      	movs	r3, #15
 8002ee4:	18fb      	adds	r3, r7, r3
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	223c      	movs	r2, #60	; 0x3c
 8002eee:	5c9b      	ldrb	r3, [r3, r2]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d101      	bne.n	8002ef8 <HAL_TIM_ConfigClockSource+0x20>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e0bc      	b.n	8003072 <HAL_TIM_ConfigClockSource+0x19a>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	223c      	movs	r2, #60	; 0x3c
 8002efc:	2101      	movs	r1, #1
 8002efe:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	223d      	movs	r2, #61	; 0x3d
 8002f04:	2102      	movs	r1, #2
 8002f06:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	2277      	movs	r2, #119	; 0x77
 8002f14:	4393      	bics	r3, r2
 8002f16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	4a58      	ldr	r2, [pc, #352]	; (800307c <HAL_TIM_ConfigClockSource+0x1a4>)
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68ba      	ldr	r2, [r7, #8]
 8002f26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2280      	movs	r2, #128	; 0x80
 8002f2e:	0192      	lsls	r2, r2, #6
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d040      	beq.n	8002fb6 <HAL_TIM_ConfigClockSource+0xde>
 8002f34:	2280      	movs	r2, #128	; 0x80
 8002f36:	0192      	lsls	r2, r2, #6
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d900      	bls.n	8002f3e <HAL_TIM_ConfigClockSource+0x66>
 8002f3c:	e088      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x178>
 8002f3e:	2280      	movs	r2, #128	; 0x80
 8002f40:	0152      	lsls	r2, r2, #5
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d100      	bne.n	8002f48 <HAL_TIM_ConfigClockSource+0x70>
 8002f46:	e088      	b.n	800305a <HAL_TIM_ConfigClockSource+0x182>
 8002f48:	2280      	movs	r2, #128	; 0x80
 8002f4a:	0152      	lsls	r2, r2, #5
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d900      	bls.n	8002f52 <HAL_TIM_ConfigClockSource+0x7a>
 8002f50:	e07e      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x178>
 8002f52:	2b70      	cmp	r3, #112	; 0x70
 8002f54:	d018      	beq.n	8002f88 <HAL_TIM_ConfigClockSource+0xb0>
 8002f56:	d900      	bls.n	8002f5a <HAL_TIM_ConfigClockSource+0x82>
 8002f58:	e07a      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x178>
 8002f5a:	2b60      	cmp	r3, #96	; 0x60
 8002f5c:	d04f      	beq.n	8002ffe <HAL_TIM_ConfigClockSource+0x126>
 8002f5e:	d900      	bls.n	8002f62 <HAL_TIM_ConfigClockSource+0x8a>
 8002f60:	e076      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x178>
 8002f62:	2b50      	cmp	r3, #80	; 0x50
 8002f64:	d03b      	beq.n	8002fde <HAL_TIM_ConfigClockSource+0x106>
 8002f66:	d900      	bls.n	8002f6a <HAL_TIM_ConfigClockSource+0x92>
 8002f68:	e072      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x178>
 8002f6a:	2b40      	cmp	r3, #64	; 0x40
 8002f6c:	d057      	beq.n	800301e <HAL_TIM_ConfigClockSource+0x146>
 8002f6e:	d900      	bls.n	8002f72 <HAL_TIM_ConfigClockSource+0x9a>
 8002f70:	e06e      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x178>
 8002f72:	2b30      	cmp	r3, #48	; 0x30
 8002f74:	d063      	beq.n	800303e <HAL_TIM_ConfigClockSource+0x166>
 8002f76:	d86b      	bhi.n	8003050 <HAL_TIM_ConfigClockSource+0x178>
 8002f78:	2b20      	cmp	r3, #32
 8002f7a:	d060      	beq.n	800303e <HAL_TIM_ConfigClockSource+0x166>
 8002f7c:	d868      	bhi.n	8003050 <HAL_TIM_ConfigClockSource+0x178>
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d05d      	beq.n	800303e <HAL_TIM_ConfigClockSource+0x166>
 8002f82:	2b10      	cmp	r3, #16
 8002f84:	d05b      	beq.n	800303e <HAL_TIM_ConfigClockSource+0x166>
 8002f86:	e063      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6818      	ldr	r0, [r3, #0]
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	6899      	ldr	r1, [r3, #8]
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	f000 f980 	bl	800329c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	2277      	movs	r2, #119	; 0x77
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68ba      	ldr	r2, [r7, #8]
 8002fb2:	609a      	str	r2, [r3, #8]
      break;
 8002fb4:	e052      	b.n	800305c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6818      	ldr	r0, [r3, #0]
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	6899      	ldr	r1, [r3, #8]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f000 f969 	bl	800329c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2180      	movs	r1, #128	; 0x80
 8002fd6:	01c9      	lsls	r1, r1, #7
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	609a      	str	r2, [r3, #8]
      break;
 8002fdc:	e03e      	b.n	800305c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6818      	ldr	r0, [r3, #0]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	6859      	ldr	r1, [r3, #4]
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	001a      	movs	r2, r3
 8002fec:	f000 f8dc 	bl	80031a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2150      	movs	r1, #80	; 0x50
 8002ff6:	0018      	movs	r0, r3
 8002ff8:	f000 f936 	bl	8003268 <TIM_ITRx_SetConfig>
      break;
 8002ffc:	e02e      	b.n	800305c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6818      	ldr	r0, [r3, #0]
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	6859      	ldr	r1, [r3, #4]
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	001a      	movs	r2, r3
 800300c:	f000 f8fa 	bl	8003204 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2160      	movs	r1, #96	; 0x60
 8003016:	0018      	movs	r0, r3
 8003018:	f000 f926 	bl	8003268 <TIM_ITRx_SetConfig>
      break;
 800301c:	e01e      	b.n	800305c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	6859      	ldr	r1, [r3, #4]
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	001a      	movs	r2, r3
 800302c:	f000 f8bc 	bl	80031a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2140      	movs	r1, #64	; 0x40
 8003036:	0018      	movs	r0, r3
 8003038:	f000 f916 	bl	8003268 <TIM_ITRx_SetConfig>
      break;
 800303c:	e00e      	b.n	800305c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	0019      	movs	r1, r3
 8003048:	0010      	movs	r0, r2
 800304a:	f000 f90d 	bl	8003268 <TIM_ITRx_SetConfig>
      break;
 800304e:	e005      	b.n	800305c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003050:	230f      	movs	r3, #15
 8003052:	18fb      	adds	r3, r7, r3
 8003054:	2201      	movs	r2, #1
 8003056:	701a      	strb	r2, [r3, #0]
      break;
 8003058:	e000      	b.n	800305c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800305a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	223d      	movs	r2, #61	; 0x3d
 8003060:	2101      	movs	r1, #1
 8003062:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	223c      	movs	r2, #60	; 0x3c
 8003068:	2100      	movs	r1, #0
 800306a:	5499      	strb	r1, [r3, r2]

  return status;
 800306c:	230f      	movs	r3, #15
 800306e:	18fb      	adds	r3, r7, r3
 8003070:	781b      	ldrb	r3, [r3, #0]
}
 8003072:	0018      	movs	r0, r3
 8003074:	46bd      	mov	sp, r7
 8003076:	b004      	add	sp, #16
 8003078:	bd80      	pop	{r7, pc}
 800307a:	46c0      	nop			; (mov r8, r8)
 800307c:	ffff00ff 	.word	0xffff00ff

08003080 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003088:	46c0      	nop			; (mov r8, r8)
 800308a:	46bd      	mov	sp, r7
 800308c:	b002      	add	sp, #8
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003098:	46c0      	nop			; (mov r8, r8)
 800309a:	46bd      	mov	sp, r7
 800309c:	b002      	add	sp, #8
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030a8:	46c0      	nop			; (mov r8, r8)
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b002      	add	sp, #8
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030b8:	46c0      	nop			; (mov r8, r8)
 80030ba:	46bd      	mov	sp, r7
 80030bc:	b002      	add	sp, #8
 80030be:	bd80      	pop	{r7, pc}

080030c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030c8:	46c0      	nop			; (mov r8, r8)
 80030ca:	46bd      	mov	sp, r7
 80030cc:	b002      	add	sp, #8
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a2b      	ldr	r2, [pc, #172]	; (8003190 <TIM_Base_SetConfig+0xc0>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d003      	beq.n	80030f0 <TIM_Base_SetConfig+0x20>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a2a      	ldr	r2, [pc, #168]	; (8003194 <TIM_Base_SetConfig+0xc4>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d108      	bne.n	8003102 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2270      	movs	r2, #112	; 0x70
 80030f4:	4393      	bics	r3, r2
 80030f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	68fa      	ldr	r2, [r7, #12]
 80030fe:	4313      	orrs	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a22      	ldr	r2, [pc, #136]	; (8003190 <TIM_Base_SetConfig+0xc0>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d00f      	beq.n	800312a <TIM_Base_SetConfig+0x5a>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a21      	ldr	r2, [pc, #132]	; (8003194 <TIM_Base_SetConfig+0xc4>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d00b      	beq.n	800312a <TIM_Base_SetConfig+0x5a>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a20      	ldr	r2, [pc, #128]	; (8003198 <TIM_Base_SetConfig+0xc8>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d007      	beq.n	800312a <TIM_Base_SetConfig+0x5a>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a1f      	ldr	r2, [pc, #124]	; (800319c <TIM_Base_SetConfig+0xcc>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d003      	beq.n	800312a <TIM_Base_SetConfig+0x5a>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a1e      	ldr	r2, [pc, #120]	; (80031a0 <TIM_Base_SetConfig+0xd0>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d108      	bne.n	800313c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	4a1d      	ldr	r2, [pc, #116]	; (80031a4 <TIM_Base_SetConfig+0xd4>)
 800312e:	4013      	ands	r3, r2
 8003130:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	4313      	orrs	r3, r2
 800313a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2280      	movs	r2, #128	; 0x80
 8003140:	4393      	bics	r3, r2
 8003142:	001a      	movs	r2, r3
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	4313      	orrs	r3, r2
 800314a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a0a      	ldr	r2, [pc, #40]	; (8003190 <TIM_Base_SetConfig+0xc0>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d007      	beq.n	800317a <TIM_Base_SetConfig+0xaa>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a0b      	ldr	r2, [pc, #44]	; (800319c <TIM_Base_SetConfig+0xcc>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d003      	beq.n	800317a <TIM_Base_SetConfig+0xaa>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a0a      	ldr	r2, [pc, #40]	; (80031a0 <TIM_Base_SetConfig+0xd0>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d103      	bne.n	8003182 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	691a      	ldr	r2, [r3, #16]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	615a      	str	r2, [r3, #20]
}
 8003188:	46c0      	nop			; (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	b004      	add	sp, #16
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40012c00 	.word	0x40012c00
 8003194:	40000400 	.word	0x40000400
 8003198:	40002000 	.word	0x40002000
 800319c:	40014400 	.word	0x40014400
 80031a0:	40014800 	.word	0x40014800
 80031a4:	fffffcff 	.word	0xfffffcff

080031a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6a1b      	ldr	r3, [r3, #32]
 80031b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	2201      	movs	r2, #1
 80031c0:	4393      	bics	r3, r2
 80031c2:	001a      	movs	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	22f0      	movs	r2, #240	; 0xf0
 80031d2:	4393      	bics	r3, r2
 80031d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	011b      	lsls	r3, r3, #4
 80031da:	693a      	ldr	r2, [r7, #16]
 80031dc:	4313      	orrs	r3, r2
 80031de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	220a      	movs	r2, #10
 80031e4:	4393      	bics	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031e8:	697a      	ldr	r2, [r7, #20]
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	621a      	str	r2, [r3, #32]
}
 80031fc:	46c0      	nop			; (mov r8, r8)
 80031fe:	46bd      	mov	sp, r7
 8003200:	b006      	add	sp, #24
 8003202:	bd80      	pop	{r7, pc}

08003204 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	2210      	movs	r2, #16
 8003216:	4393      	bics	r3, r2
 8003218:	001a      	movs	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	4a0d      	ldr	r2, [pc, #52]	; (8003264 <TIM_TI2_ConfigInputStage+0x60>)
 800322e:	4013      	ands	r3, r2
 8003230:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	031b      	lsls	r3, r3, #12
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	4313      	orrs	r3, r2
 800323a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	22a0      	movs	r2, #160	; 0xa0
 8003240:	4393      	bics	r3, r2
 8003242:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	011b      	lsls	r3, r3, #4
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	4313      	orrs	r3, r2
 800324c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	697a      	ldr	r2, [r7, #20]
 8003252:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	621a      	str	r2, [r3, #32]
}
 800325a:	46c0      	nop			; (mov r8, r8)
 800325c:	46bd      	mov	sp, r7
 800325e:	b006      	add	sp, #24
 8003260:	bd80      	pop	{r7, pc}
 8003262:	46c0      	nop			; (mov r8, r8)
 8003264:	ffff0fff 	.word	0xffff0fff

08003268 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2270      	movs	r2, #112	; 0x70
 800327c:	4393      	bics	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4313      	orrs	r3, r2
 8003286:	2207      	movs	r2, #7
 8003288:	4313      	orrs	r3, r2
 800328a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	609a      	str	r2, [r3, #8]
}
 8003292:	46c0      	nop			; (mov r8, r8)
 8003294:	46bd      	mov	sp, r7
 8003296:	b004      	add	sp, #16
 8003298:	bd80      	pop	{r7, pc}
	...

0800329c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
 80032a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	4a09      	ldr	r2, [pc, #36]	; (80032d8 <TIM_ETR_SetConfig+0x3c>)
 80032b4:	4013      	ands	r3, r2
 80032b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	021a      	lsls	r2, r3, #8
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	431a      	orrs	r2, r3
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	609a      	str	r2, [r3, #8]
}
 80032d0:	46c0      	nop			; (mov r8, r8)
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b006      	add	sp, #24
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	ffff00ff 	.word	0xffff00ff

080032dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	223c      	movs	r2, #60	; 0x3c
 80032ea:	5c9b      	ldrb	r3, [r3, r2]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d101      	bne.n	80032f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032f0:	2302      	movs	r3, #2
 80032f2:	e03c      	b.n	800336e <HAL_TIMEx_MasterConfigSynchronization+0x92>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	223c      	movs	r2, #60	; 0x3c
 80032f8:	2101      	movs	r1, #1
 80032fa:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	223d      	movs	r2, #61	; 0x3d
 8003300:	2102      	movs	r1, #2
 8003302:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2270      	movs	r2, #112	; 0x70
 8003318:	4393      	bics	r3, r2
 800331a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	4313      	orrs	r3, r2
 8003324:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a11      	ldr	r2, [pc, #68]	; (8003378 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d004      	beq.n	8003342 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a0f      	ldr	r2, [pc, #60]	; (800337c <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d10c      	bne.n	800335c <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2280      	movs	r2, #128	; 0x80
 8003346:	4393      	bics	r3, r2
 8003348:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	4313      	orrs	r3, r2
 8003352:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	223d      	movs	r2, #61	; 0x3d
 8003360:	2101      	movs	r1, #1
 8003362:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	223c      	movs	r2, #60	; 0x3c
 8003368:	2100      	movs	r1, #0
 800336a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800336c:	2300      	movs	r3, #0
}
 800336e:	0018      	movs	r0, r3
 8003370:	46bd      	mov	sp, r7
 8003372:	b004      	add	sp, #16
 8003374:	bd80      	pop	{r7, pc}
 8003376:	46c0      	nop			; (mov r8, r8)
 8003378:	40012c00 	.word	0x40012c00
 800337c:	40000400 	.word	0x40000400

08003380 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003388:	46c0      	nop			; (mov r8, r8)
 800338a:	46bd      	mov	sp, r7
 800338c:	b002      	add	sp, #8
 800338e:	bd80      	pop	{r7, pc}

08003390 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003398:	46c0      	nop			; (mov r8, r8)
 800339a:	46bd      	mov	sp, r7
 800339c:	b002      	add	sp, #8
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e044      	b.n	800343c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d107      	bne.n	80033ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2274      	movs	r2, #116	; 0x74
 80033be:	2100      	movs	r1, #0
 80033c0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	0018      	movs	r0, r3
 80033c6:	f7fd fcaf 	bl	8000d28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2224      	movs	r2, #36	; 0x24
 80033ce:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2101      	movs	r1, #1
 80033dc:	438a      	bics	r2, r1
 80033de:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	0018      	movs	r0, r3
 80033e4:	f000 f8da 	bl	800359c <UART_SetConfig>
 80033e8:	0003      	movs	r3, r0
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d101      	bne.n	80033f2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e024      	b.n	800343c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	0018      	movs	r0, r3
 80033fe:	f000 f9f7 	bl	80037f0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	685a      	ldr	r2, [r3, #4]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	490d      	ldr	r1, [pc, #52]	; (8003444 <HAL_UART_Init+0xa4>)
 800340e:	400a      	ands	r2, r1
 8003410:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2108      	movs	r1, #8
 800341e:	438a      	bics	r2, r1
 8003420:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2101      	movs	r1, #1
 800342e:	430a      	orrs	r2, r1
 8003430:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	0018      	movs	r0, r3
 8003436:	f000 fa8f 	bl	8003958 <UART_CheckIdleState>
 800343a:	0003      	movs	r3, r0
}
 800343c:	0018      	movs	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	b002      	add	sp, #8
 8003442:	bd80      	pop	{r7, pc}
 8003444:	fffff7ff 	.word	0xfffff7ff

08003448 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b08a      	sub	sp, #40	; 0x28
 800344c:	af02      	add	r7, sp, #8
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	603b      	str	r3, [r7, #0]
 8003454:	1dbb      	adds	r3, r7, #6
 8003456:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800345c:	2b20      	cmp	r3, #32
 800345e:	d000      	beq.n	8003462 <HAL_UART_Transmit+0x1a>
 8003460:	e096      	b.n	8003590 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d003      	beq.n	8003470 <HAL_UART_Transmit+0x28>
 8003468:	1dbb      	adds	r3, r7, #6
 800346a:	881b      	ldrh	r3, [r3, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e08e      	b.n	8003592 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	689a      	ldr	r2, [r3, #8]
 8003478:	2380      	movs	r3, #128	; 0x80
 800347a:	015b      	lsls	r3, r3, #5
 800347c:	429a      	cmp	r2, r3
 800347e:	d109      	bne.n	8003494 <HAL_UART_Transmit+0x4c>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	691b      	ldr	r3, [r3, #16]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d105      	bne.n	8003494 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2201      	movs	r2, #1
 800348c:	4013      	ands	r3, r2
 800348e:	d001      	beq.n	8003494 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e07e      	b.n	8003592 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2274      	movs	r2, #116	; 0x74
 8003498:	5c9b      	ldrb	r3, [r3, r2]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_UART_Transmit+0x5a>
 800349e:	2302      	movs	r3, #2
 80034a0:	e077      	b.n	8003592 <HAL_UART_Transmit+0x14a>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2274      	movs	r2, #116	; 0x74
 80034a6:	2101      	movs	r1, #1
 80034a8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2280      	movs	r2, #128	; 0x80
 80034ae:	2100      	movs	r1, #0
 80034b0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2221      	movs	r2, #33	; 0x21
 80034b6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034b8:	f7fd fd86 	bl	8000fc8 <HAL_GetTick>
 80034bc:	0003      	movs	r3, r0
 80034be:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	1dba      	adds	r2, r7, #6
 80034c4:	2150      	movs	r1, #80	; 0x50
 80034c6:	8812      	ldrh	r2, [r2, #0]
 80034c8:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	1dba      	adds	r2, r7, #6
 80034ce:	2152      	movs	r1, #82	; 0x52
 80034d0:	8812      	ldrh	r2, [r2, #0]
 80034d2:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	2380      	movs	r3, #128	; 0x80
 80034da:	015b      	lsls	r3, r3, #5
 80034dc:	429a      	cmp	r2, r3
 80034de:	d108      	bne.n	80034f2 <HAL_UART_Transmit+0xaa>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d104      	bne.n	80034f2 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	61bb      	str	r3, [r7, #24]
 80034f0:	e003      	b.n	80034fa <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034f6:	2300      	movs	r3, #0
 80034f8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2274      	movs	r2, #116	; 0x74
 80034fe:	2100      	movs	r1, #0
 8003500:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003502:	e02d      	b.n	8003560 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	0013      	movs	r3, r2
 800350e:	2200      	movs	r2, #0
 8003510:	2180      	movs	r1, #128	; 0x80
 8003512:	f000 fa69 	bl	80039e8 <UART_WaitOnFlagUntilTimeout>
 8003516:	1e03      	subs	r3, r0, #0
 8003518:	d001      	beq.n	800351e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e039      	b.n	8003592 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d10b      	bne.n	800353c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	881a      	ldrh	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	05d2      	lsls	r2, r2, #23
 800352e:	0dd2      	lsrs	r2, r2, #23
 8003530:	b292      	uxth	r2, r2
 8003532:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	3302      	adds	r3, #2
 8003538:	61bb      	str	r3, [r7, #24]
 800353a:	e008      	b.n	800354e <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	781a      	ldrb	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	b292      	uxth	r2, r2
 8003546:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	3301      	adds	r3, #1
 800354c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2252      	movs	r2, #82	; 0x52
 8003552:	5a9b      	ldrh	r3, [r3, r2]
 8003554:	b29b      	uxth	r3, r3
 8003556:	3b01      	subs	r3, #1
 8003558:	b299      	uxth	r1, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2252      	movs	r2, #82	; 0x52
 800355e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2252      	movs	r2, #82	; 0x52
 8003564:	5a9b      	ldrh	r3, [r3, r2]
 8003566:	b29b      	uxth	r3, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1cb      	bne.n	8003504 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	0013      	movs	r3, r2
 8003576:	2200      	movs	r2, #0
 8003578:	2140      	movs	r1, #64	; 0x40
 800357a:	f000 fa35 	bl	80039e8 <UART_WaitOnFlagUntilTimeout>
 800357e:	1e03      	subs	r3, r0, #0
 8003580:	d001      	beq.n	8003586 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e005      	b.n	8003592 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2220      	movs	r2, #32
 800358a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800358c:	2300      	movs	r3, #0
 800358e:	e000      	b.n	8003592 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003590:	2302      	movs	r3, #2
  }
}
 8003592:	0018      	movs	r0, r3
 8003594:	46bd      	mov	sp, r7
 8003596:	b008      	add	sp, #32
 8003598:	bd80      	pop	{r7, pc}
	...

0800359c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035a4:	231e      	movs	r3, #30
 80035a6:	18fb      	adds	r3, r7, r3
 80035a8:	2200      	movs	r2, #0
 80035aa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	431a      	orrs	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69db      	ldr	r3, [r3, #28]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a84      	ldr	r2, [pc, #528]	; (80037dc <UART_SetConfig+0x240>)
 80035cc:	4013      	ands	r3, r2
 80035ce:	0019      	movs	r1, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	4a7f      	ldr	r2, [pc, #508]	; (80037e0 <UART_SetConfig+0x244>)
 80035e2:	4013      	ands	r3, r2
 80035e4:	0019      	movs	r1, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	697a      	ldr	r2, [r7, #20]
 80035fe:	4313      	orrs	r3, r2
 8003600:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	4a76      	ldr	r2, [pc, #472]	; (80037e4 <UART_SetConfig+0x248>)
 800360a:	4013      	ands	r3, r2
 800360c:	0019      	movs	r1, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	430a      	orrs	r2, r1
 8003616:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003618:	4b73      	ldr	r3, [pc, #460]	; (80037e8 <UART_SetConfig+0x24c>)
 800361a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361c:	2203      	movs	r2, #3
 800361e:	4013      	ands	r3, r2
 8003620:	2b03      	cmp	r3, #3
 8003622:	d00d      	beq.n	8003640 <UART_SetConfig+0xa4>
 8003624:	d81b      	bhi.n	800365e <UART_SetConfig+0xc2>
 8003626:	2b02      	cmp	r3, #2
 8003628:	d014      	beq.n	8003654 <UART_SetConfig+0xb8>
 800362a:	d818      	bhi.n	800365e <UART_SetConfig+0xc2>
 800362c:	2b00      	cmp	r3, #0
 800362e:	d002      	beq.n	8003636 <UART_SetConfig+0x9a>
 8003630:	2b01      	cmp	r3, #1
 8003632:	d00a      	beq.n	800364a <UART_SetConfig+0xae>
 8003634:	e013      	b.n	800365e <UART_SetConfig+0xc2>
 8003636:	231f      	movs	r3, #31
 8003638:	18fb      	adds	r3, r7, r3
 800363a:	2200      	movs	r2, #0
 800363c:	701a      	strb	r2, [r3, #0]
 800363e:	e012      	b.n	8003666 <UART_SetConfig+0xca>
 8003640:	231f      	movs	r3, #31
 8003642:	18fb      	adds	r3, r7, r3
 8003644:	2202      	movs	r2, #2
 8003646:	701a      	strb	r2, [r3, #0]
 8003648:	e00d      	b.n	8003666 <UART_SetConfig+0xca>
 800364a:	231f      	movs	r3, #31
 800364c:	18fb      	adds	r3, r7, r3
 800364e:	2204      	movs	r2, #4
 8003650:	701a      	strb	r2, [r3, #0]
 8003652:	e008      	b.n	8003666 <UART_SetConfig+0xca>
 8003654:	231f      	movs	r3, #31
 8003656:	18fb      	adds	r3, r7, r3
 8003658:	2208      	movs	r2, #8
 800365a:	701a      	strb	r2, [r3, #0]
 800365c:	e003      	b.n	8003666 <UART_SetConfig+0xca>
 800365e:	231f      	movs	r3, #31
 8003660:	18fb      	adds	r3, r7, r3
 8003662:	2210      	movs	r2, #16
 8003664:	701a      	strb	r2, [r3, #0]
 8003666:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	69da      	ldr	r2, [r3, #28]
 800366c:	2380      	movs	r3, #128	; 0x80
 800366e:	021b      	lsls	r3, r3, #8
 8003670:	429a      	cmp	r2, r3
 8003672:	d15d      	bne.n	8003730 <UART_SetConfig+0x194>
  {
    switch (clocksource)
 8003674:	231f      	movs	r3, #31
 8003676:	18fb      	adds	r3, r7, r3
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	2b08      	cmp	r3, #8
 800367c:	d015      	beq.n	80036aa <UART_SetConfig+0x10e>
 800367e:	dc18      	bgt.n	80036b2 <UART_SetConfig+0x116>
 8003680:	2b04      	cmp	r3, #4
 8003682:	d00d      	beq.n	80036a0 <UART_SetConfig+0x104>
 8003684:	dc15      	bgt.n	80036b2 <UART_SetConfig+0x116>
 8003686:	2b00      	cmp	r3, #0
 8003688:	d002      	beq.n	8003690 <UART_SetConfig+0xf4>
 800368a:	2b02      	cmp	r3, #2
 800368c:	d005      	beq.n	800369a <UART_SetConfig+0xfe>
 800368e:	e010      	b.n	80036b2 <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003690:	f7ff f99a 	bl	80029c8 <HAL_RCC_GetPCLK1Freq>
 8003694:	0003      	movs	r3, r0
 8003696:	61bb      	str	r3, [r7, #24]
        break;
 8003698:	e012      	b.n	80036c0 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800369a:	4b54      	ldr	r3, [pc, #336]	; (80037ec <UART_SetConfig+0x250>)
 800369c:	61bb      	str	r3, [r7, #24]
        break;
 800369e:	e00f      	b.n	80036c0 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036a0:	f7ff f924 	bl	80028ec <HAL_RCC_GetSysClockFreq>
 80036a4:	0003      	movs	r3, r0
 80036a6:	61bb      	str	r3, [r7, #24]
        break;
 80036a8:	e00a      	b.n	80036c0 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036aa:	2380      	movs	r3, #128	; 0x80
 80036ac:	021b      	lsls	r3, r3, #8
 80036ae:	61bb      	str	r3, [r7, #24]
        break;
 80036b0:	e006      	b.n	80036c0 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 80036b2:	2300      	movs	r3, #0
 80036b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80036b6:	231e      	movs	r3, #30
 80036b8:	18fb      	adds	r3, r7, r3
 80036ba:	2201      	movs	r2, #1
 80036bc:	701a      	strb	r2, [r3, #0]
        break;
 80036be:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d100      	bne.n	80036c8 <UART_SetConfig+0x12c>
 80036c6:	e07b      	b.n	80037c0 <UART_SetConfig+0x224>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	005a      	lsls	r2, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	085b      	lsrs	r3, r3, #1
 80036d2:	18d2      	adds	r2, r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	0019      	movs	r1, r3
 80036da:	0010      	movs	r0, r2
 80036dc:	f7fc fd14 	bl	8000108 <__udivsi3>
 80036e0:	0003      	movs	r3, r0
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	2b0f      	cmp	r3, #15
 80036ea:	d91c      	bls.n	8003726 <UART_SetConfig+0x18a>
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	2380      	movs	r3, #128	; 0x80
 80036f0:	025b      	lsls	r3, r3, #9
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d217      	bcs.n	8003726 <UART_SetConfig+0x18a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	200e      	movs	r0, #14
 80036fc:	183b      	adds	r3, r7, r0
 80036fe:	210f      	movs	r1, #15
 8003700:	438a      	bics	r2, r1
 8003702:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	085b      	lsrs	r3, r3, #1
 8003708:	b29b      	uxth	r3, r3
 800370a:	2207      	movs	r2, #7
 800370c:	4013      	ands	r3, r2
 800370e:	b299      	uxth	r1, r3
 8003710:	183b      	adds	r3, r7, r0
 8003712:	183a      	adds	r2, r7, r0
 8003714:	8812      	ldrh	r2, [r2, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	183a      	adds	r2, r7, r0
 8003720:	8812      	ldrh	r2, [r2, #0]
 8003722:	60da      	str	r2, [r3, #12]
 8003724:	e04c      	b.n	80037c0 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 8003726:	231e      	movs	r3, #30
 8003728:	18fb      	adds	r3, r7, r3
 800372a:	2201      	movs	r2, #1
 800372c:	701a      	strb	r2, [r3, #0]
 800372e:	e047      	b.n	80037c0 <UART_SetConfig+0x224>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003730:	231f      	movs	r3, #31
 8003732:	18fb      	adds	r3, r7, r3
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2b08      	cmp	r3, #8
 8003738:	d015      	beq.n	8003766 <UART_SetConfig+0x1ca>
 800373a:	dc18      	bgt.n	800376e <UART_SetConfig+0x1d2>
 800373c:	2b04      	cmp	r3, #4
 800373e:	d00d      	beq.n	800375c <UART_SetConfig+0x1c0>
 8003740:	dc15      	bgt.n	800376e <UART_SetConfig+0x1d2>
 8003742:	2b00      	cmp	r3, #0
 8003744:	d002      	beq.n	800374c <UART_SetConfig+0x1b0>
 8003746:	2b02      	cmp	r3, #2
 8003748:	d005      	beq.n	8003756 <UART_SetConfig+0x1ba>
 800374a:	e010      	b.n	800376e <UART_SetConfig+0x1d2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800374c:	f7ff f93c 	bl	80029c8 <HAL_RCC_GetPCLK1Freq>
 8003750:	0003      	movs	r3, r0
 8003752:	61bb      	str	r3, [r7, #24]
        break;
 8003754:	e012      	b.n	800377c <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003756:	4b25      	ldr	r3, [pc, #148]	; (80037ec <UART_SetConfig+0x250>)
 8003758:	61bb      	str	r3, [r7, #24]
        break;
 800375a:	e00f      	b.n	800377c <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800375c:	f7ff f8c6 	bl	80028ec <HAL_RCC_GetSysClockFreq>
 8003760:	0003      	movs	r3, r0
 8003762:	61bb      	str	r3, [r7, #24]
        break;
 8003764:	e00a      	b.n	800377c <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003766:	2380      	movs	r3, #128	; 0x80
 8003768:	021b      	lsls	r3, r3, #8
 800376a:	61bb      	str	r3, [r7, #24]
        break;
 800376c:	e006      	b.n	800377c <UART_SetConfig+0x1e0>
      default:
        pclk = 0U;
 800376e:	2300      	movs	r3, #0
 8003770:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003772:	231e      	movs	r3, #30
 8003774:	18fb      	adds	r3, r7, r3
 8003776:	2201      	movs	r2, #1
 8003778:	701a      	strb	r2, [r3, #0]
        break;
 800377a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d01e      	beq.n	80037c0 <UART_SetConfig+0x224>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	085a      	lsrs	r2, r3, #1
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	18d2      	adds	r2, r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	0019      	movs	r1, r3
 8003792:	0010      	movs	r0, r2
 8003794:	f7fc fcb8 	bl	8000108 <__udivsi3>
 8003798:	0003      	movs	r3, r0
 800379a:	b29b      	uxth	r3, r3
 800379c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	2b0f      	cmp	r3, #15
 80037a2:	d909      	bls.n	80037b8 <UART_SetConfig+0x21c>
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	2380      	movs	r3, #128	; 0x80
 80037a8:	025b      	lsls	r3, r3, #9
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d204      	bcs.n	80037b8 <UART_SetConfig+0x21c>
      {
        huart->Instance->BRR = usartdiv;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	60da      	str	r2, [r3, #12]
 80037b6:	e003      	b.n	80037c0 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 80037b8:	231e      	movs	r3, #30
 80037ba:	18fb      	adds	r3, r7, r3
 80037bc:	2201      	movs	r2, #1
 80037be:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80037cc:	231e      	movs	r3, #30
 80037ce:	18fb      	adds	r3, r7, r3
 80037d0:	781b      	ldrb	r3, [r3, #0]
}
 80037d2:	0018      	movs	r0, r3
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b008      	add	sp, #32
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	ffff69f3 	.word	0xffff69f3
 80037e0:	ffffcfff 	.word	0xffffcfff
 80037e4:	fffff4ff 	.word	0xfffff4ff
 80037e8:	40021000 	.word	0x40021000
 80037ec:	007a1200 	.word	0x007a1200

080037f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fc:	2201      	movs	r2, #1
 80037fe:	4013      	ands	r3, r2
 8003800:	d00b      	beq.n	800381a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	4a4a      	ldr	r2, [pc, #296]	; (8003934 <UART_AdvFeatureConfig+0x144>)
 800380a:	4013      	ands	r3, r2
 800380c:	0019      	movs	r1, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381e:	2202      	movs	r2, #2
 8003820:	4013      	ands	r3, r2
 8003822:	d00b      	beq.n	800383c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	4a43      	ldr	r2, [pc, #268]	; (8003938 <UART_AdvFeatureConfig+0x148>)
 800382c:	4013      	ands	r3, r2
 800382e:	0019      	movs	r1, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003840:	2204      	movs	r2, #4
 8003842:	4013      	ands	r3, r2
 8003844:	d00b      	beq.n	800385e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	4a3b      	ldr	r2, [pc, #236]	; (800393c <UART_AdvFeatureConfig+0x14c>)
 800384e:	4013      	ands	r3, r2
 8003850:	0019      	movs	r1, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003862:	2208      	movs	r2, #8
 8003864:	4013      	ands	r3, r2
 8003866:	d00b      	beq.n	8003880 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	4a34      	ldr	r2, [pc, #208]	; (8003940 <UART_AdvFeatureConfig+0x150>)
 8003870:	4013      	ands	r3, r2
 8003872:	0019      	movs	r1, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003884:	2210      	movs	r2, #16
 8003886:	4013      	ands	r3, r2
 8003888:	d00b      	beq.n	80038a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4a2c      	ldr	r2, [pc, #176]	; (8003944 <UART_AdvFeatureConfig+0x154>)
 8003892:	4013      	ands	r3, r2
 8003894:	0019      	movs	r1, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	2220      	movs	r2, #32
 80038a8:	4013      	ands	r3, r2
 80038aa:	d00b      	beq.n	80038c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	4a25      	ldr	r2, [pc, #148]	; (8003948 <UART_AdvFeatureConfig+0x158>)
 80038b4:	4013      	ands	r3, r2
 80038b6:	0019      	movs	r1, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c8:	2240      	movs	r2, #64	; 0x40
 80038ca:	4013      	ands	r3, r2
 80038cc:	d01d      	beq.n	800390a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	4a1d      	ldr	r2, [pc, #116]	; (800394c <UART_AdvFeatureConfig+0x15c>)
 80038d6:	4013      	ands	r3, r2
 80038d8:	0019      	movs	r1, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038ea:	2380      	movs	r3, #128	; 0x80
 80038ec:	035b      	lsls	r3, r3, #13
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d10b      	bne.n	800390a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	4a15      	ldr	r2, [pc, #84]	; (8003950 <UART_AdvFeatureConfig+0x160>)
 80038fa:	4013      	ands	r3, r2
 80038fc:	0019      	movs	r1, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	430a      	orrs	r2, r1
 8003908:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390e:	2280      	movs	r2, #128	; 0x80
 8003910:	4013      	ands	r3, r2
 8003912:	d00b      	beq.n	800392c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	4a0e      	ldr	r2, [pc, #56]	; (8003954 <UART_AdvFeatureConfig+0x164>)
 800391c:	4013      	ands	r3, r2
 800391e:	0019      	movs	r1, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	430a      	orrs	r2, r1
 800392a:	605a      	str	r2, [r3, #4]
  }
}
 800392c:	46c0      	nop			; (mov r8, r8)
 800392e:	46bd      	mov	sp, r7
 8003930:	b002      	add	sp, #8
 8003932:	bd80      	pop	{r7, pc}
 8003934:	fffdffff 	.word	0xfffdffff
 8003938:	fffeffff 	.word	0xfffeffff
 800393c:	fffbffff 	.word	0xfffbffff
 8003940:	ffff7fff 	.word	0xffff7fff
 8003944:	ffffefff 	.word	0xffffefff
 8003948:	ffffdfff 	.word	0xffffdfff
 800394c:	ffefffff 	.word	0xffefffff
 8003950:	ff9fffff 	.word	0xff9fffff
 8003954:	fff7ffff 	.word	0xfff7ffff

08003958 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af02      	add	r7, sp, #8
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2280      	movs	r2, #128	; 0x80
 8003964:	2100      	movs	r1, #0
 8003966:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003968:	f7fd fb2e 	bl	8000fc8 <HAL_GetTick>
 800396c:	0003      	movs	r3, r0
 800396e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2208      	movs	r2, #8
 8003978:	4013      	ands	r3, r2
 800397a:	2b08      	cmp	r3, #8
 800397c:	d10c      	bne.n	8003998 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2280      	movs	r2, #128	; 0x80
 8003982:	0391      	lsls	r1, r2, #14
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	4a17      	ldr	r2, [pc, #92]	; (80039e4 <UART_CheckIdleState+0x8c>)
 8003988:	9200      	str	r2, [sp, #0]
 800398a:	2200      	movs	r2, #0
 800398c:	f000 f82c 	bl	80039e8 <UART_WaitOnFlagUntilTimeout>
 8003990:	1e03      	subs	r3, r0, #0
 8003992:	d001      	beq.n	8003998 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e021      	b.n	80039dc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2204      	movs	r2, #4
 80039a0:	4013      	ands	r3, r2
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d10c      	bne.n	80039c0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2280      	movs	r2, #128	; 0x80
 80039aa:	03d1      	lsls	r1, r2, #15
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	4a0d      	ldr	r2, [pc, #52]	; (80039e4 <UART_CheckIdleState+0x8c>)
 80039b0:	9200      	str	r2, [sp, #0]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f000 f818 	bl	80039e8 <UART_WaitOnFlagUntilTimeout>
 80039b8:	1e03      	subs	r3, r0, #0
 80039ba:	d001      	beq.n	80039c0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e00d      	b.n	80039dc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2220      	movs	r2, #32
 80039c4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2220      	movs	r2, #32
 80039ca:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2274      	movs	r2, #116	; 0x74
 80039d6:	2100      	movs	r1, #0
 80039d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	0018      	movs	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	b004      	add	sp, #16
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	01ffffff 	.word	0x01ffffff

080039e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b094      	sub	sp, #80	; 0x50
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	603b      	str	r3, [r7, #0]
 80039f4:	1dfb      	adds	r3, r7, #7
 80039f6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f8:	e0a3      	b.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039fc:	3301      	adds	r3, #1
 80039fe:	d100      	bne.n	8003a02 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003a00:	e09f      	b.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a02:	f7fd fae1 	bl	8000fc8 <HAL_GetTick>
 8003a06:	0002      	movs	r2, r0
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d302      	bcc.n	8003a18 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d13d      	bne.n	8003a94 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a18:	f3ef 8310 	mrs	r3, PRIMASK
 8003a1c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a20:	647b      	str	r3, [r7, #68]	; 0x44
 8003a22:	2301      	movs	r3, #1
 8003a24:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a28:	f383 8810 	msr	PRIMASK, r3
}
 8003a2c:	46c0      	nop			; (mov r8, r8)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	494c      	ldr	r1, [pc, #304]	; (8003b6c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003a3a:	400a      	ands	r2, r1
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a40:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a44:	f383 8810 	msr	PRIMASK, r3
}
 8003a48:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a4e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a52:	643b      	str	r3, [r7, #64]	; 0x40
 8003a54:	2301      	movs	r3, #1
 8003a56:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5a:	f383 8810 	msr	PRIMASK, r3
}
 8003a5e:	46c0      	nop			; (mov r8, r8)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	689a      	ldr	r2, [r3, #8]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	438a      	bics	r2, r1
 8003a6e:	609a      	str	r2, [r3, #8]
 8003a70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a76:	f383 8810 	msr	PRIMASK, r3
}
 8003a7a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2220      	movs	r2, #32
 8003a86:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2274      	movs	r2, #116	; 0x74
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e067      	b.n	8003b64 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2204      	movs	r2, #4
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	d050      	beq.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	69da      	ldr	r2, [r3, #28]
 8003aa6:	2380      	movs	r3, #128	; 0x80
 8003aa8:	011b      	lsls	r3, r3, #4
 8003aaa:	401a      	ands	r2, r3
 8003aac:	2380      	movs	r3, #128	; 0x80
 8003aae:	011b      	lsls	r3, r3, #4
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d146      	bne.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2280      	movs	r2, #128	; 0x80
 8003aba:	0112      	lsls	r2, r2, #4
 8003abc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003abe:	f3ef 8310 	mrs	r3, PRIMASK
 8003ac2:	613b      	str	r3, [r7, #16]
  return(result);
 8003ac4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ac8:	2301      	movs	r3, #1
 8003aca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	f383 8810 	msr	PRIMASK, r3
}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4923      	ldr	r1, [pc, #140]	; (8003b6c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003ae0:	400a      	ands	r2, r1
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ae6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	f383 8810 	msr	PRIMASK, r3
}
 8003aee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003af0:	f3ef 8310 	mrs	r3, PRIMASK
 8003af4:	61fb      	str	r3, [r7, #28]
  return(result);
 8003af6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003afa:	2301      	movs	r3, #1
 8003afc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	f383 8810 	msr	PRIMASK, r3
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2101      	movs	r1, #1
 8003b12:	438a      	bics	r2, r1
 8003b14:	609a      	str	r2, [r3, #8]
 8003b16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b18:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1c:	f383 8810 	msr	PRIMASK, r3
}
 8003b20:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2220      	movs	r2, #32
 8003b26:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2280      	movs	r2, #128	; 0x80
 8003b32:	2120      	movs	r1, #32
 8003b34:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2274      	movs	r2, #116	; 0x74
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e010      	b.n	8003b64 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	69db      	ldr	r3, [r3, #28]
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	425a      	negs	r2, r3
 8003b52:	4153      	adcs	r3, r2
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	001a      	movs	r2, r3
 8003b58:	1dfb      	adds	r3, r7, #7
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d100      	bne.n	8003b62 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003b60:	e74b      	b.n	80039fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	0018      	movs	r0, r3
 8003b66:	46bd      	mov	sp, r7
 8003b68:	b014      	add	sp, #80	; 0x50
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	fffffe5f 	.word	0xfffffe5f

08003b70 <__libc_init_array>:
 8003b70:	b570      	push	{r4, r5, r6, lr}
 8003b72:	2600      	movs	r6, #0
 8003b74:	4d0c      	ldr	r5, [pc, #48]	; (8003ba8 <__libc_init_array+0x38>)
 8003b76:	4c0d      	ldr	r4, [pc, #52]	; (8003bac <__libc_init_array+0x3c>)
 8003b78:	1b64      	subs	r4, r4, r5
 8003b7a:	10a4      	asrs	r4, r4, #2
 8003b7c:	42a6      	cmp	r6, r4
 8003b7e:	d109      	bne.n	8003b94 <__libc_init_array+0x24>
 8003b80:	2600      	movs	r6, #0
 8003b82:	f000 f82b 	bl	8003bdc <_init>
 8003b86:	4d0a      	ldr	r5, [pc, #40]	; (8003bb0 <__libc_init_array+0x40>)
 8003b88:	4c0a      	ldr	r4, [pc, #40]	; (8003bb4 <__libc_init_array+0x44>)
 8003b8a:	1b64      	subs	r4, r4, r5
 8003b8c:	10a4      	asrs	r4, r4, #2
 8003b8e:	42a6      	cmp	r6, r4
 8003b90:	d105      	bne.n	8003b9e <__libc_init_array+0x2e>
 8003b92:	bd70      	pop	{r4, r5, r6, pc}
 8003b94:	00b3      	lsls	r3, r6, #2
 8003b96:	58eb      	ldr	r3, [r5, r3]
 8003b98:	4798      	blx	r3
 8003b9a:	3601      	adds	r6, #1
 8003b9c:	e7ee      	b.n	8003b7c <__libc_init_array+0xc>
 8003b9e:	00b3      	lsls	r3, r6, #2
 8003ba0:	58eb      	ldr	r3, [r5, r3]
 8003ba2:	4798      	blx	r3
 8003ba4:	3601      	adds	r6, #1
 8003ba6:	e7f2      	b.n	8003b8e <__libc_init_array+0x1e>
 8003ba8:	08003cec 	.word	0x08003cec
 8003bac:	08003cec 	.word	0x08003cec
 8003bb0:	08003cec 	.word	0x08003cec
 8003bb4:	08003cf0 	.word	0x08003cf0

08003bb8 <memcpy>:
 8003bb8:	2300      	movs	r3, #0
 8003bba:	b510      	push	{r4, lr}
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d100      	bne.n	8003bc2 <memcpy+0xa>
 8003bc0:	bd10      	pop	{r4, pc}
 8003bc2:	5ccc      	ldrb	r4, [r1, r3]
 8003bc4:	54c4      	strb	r4, [r0, r3]
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	e7f8      	b.n	8003bbc <memcpy+0x4>

08003bca <memset>:
 8003bca:	0003      	movs	r3, r0
 8003bcc:	1882      	adds	r2, r0, r2
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d100      	bne.n	8003bd4 <memset+0xa>
 8003bd2:	4770      	bx	lr
 8003bd4:	7019      	strb	r1, [r3, #0]
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	e7f9      	b.n	8003bce <memset+0x4>
	...

08003bdc <_init>:
 8003bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bde:	46c0      	nop			; (mov r8, r8)
 8003be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003be2:	bc08      	pop	{r3}
 8003be4:	469e      	mov	lr, r3
 8003be6:	4770      	bx	lr

08003be8 <_fini>:
 8003be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bee:	bc08      	pop	{r3}
 8003bf0:	469e      	mov	lr, r3
 8003bf2:	4770      	bx	lr
