# 1 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dts"
# 15 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dts"
/dts-v1/;

# 1 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 15 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,gcc-sdm660.h" 1
# 16 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,gpu-sdm660.h" 1
# 17 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,mmcc-sdm660.h" 1
# 18 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,rpmcc.h" 1
# 19 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/audio-ext-clk.h" 1
# 20 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 21 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 22 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,cpu-osm.h" 1
# 23 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. SDM 660";
 compatible = "qcom,sdm660";
 qcom,msm-id = <317 0x0>;
 interrupt-parent = <&intc>;

 aliases {
  serial0 = &uartblsp1dm1;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
 };

 chosen {
  stdout-path = "serial0";
  bootargs = "quiet rcupdate.rcu_normal_after_boot=1";
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x0>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   qcom,ea = <&ea0>;
   efficiency = <1024>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "arm,arch-cache";
    cache-level = <2>;

    qcom,dump-size = <0x0>;
   };
   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_TLB_0: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x1>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   qcom,ea = <&ea1>;
   efficiency = <1024>;
   next-level-cache = <&L2_0>;
   L1_I_1: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_1: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_TLB_1: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x2>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   qcom,ea = <&ea2>;
   efficiency = <1024>;
   next-level-cache = <&L2_0>;
   L1_I_2: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_2: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_TLB_2: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x3>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   qcom,ea = <&ea3>;
   efficiency = <1024>;
   next-level-cache = <&L2_0>;
   L1_I_3: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_3: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_TLB_3: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x100>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   qcom,ea = <&ea4>;
   efficiency = <1638>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
    compatible = "arm,arch-cache";
    cache-level = <2>;
   };
   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_TLB_100: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x101>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile2>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   qcom,ea = <&ea5>;
   efficiency = <1638>;
   next-level-cache = <&L2_1>;
   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_TLB_101: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x102>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile3>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   qcom,ea = <&ea6>;
   efficiency = <1638>;
   next-level-cache = <&L2_1>;
   L1_I_102: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_102: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_TLB_102: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x103>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile4>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   qcom,ea = <&ea7>;
   efficiency = <1638>;
   next-level-cache = <&L2_1>;
   L1_I_103: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_103: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_TLB_103: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 clocks {
  xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
  };

  sleep_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
   clock-output-names = "sleep_clk";
  };
 };

 soc: soc { };

 firmware: firmware {
  android {
   compatible = "android,firmware";
    vbmeta {
    compatible = "android,vbmeta";
    parts = "vbmeta,boot,system,vendor,dtbo,recovery";
   };

   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/c0c4000.sdhci/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait,avb";
     status = "ok";
    };
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  wlan_msa_guard: wlan_msa_guard@85600000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x85600000 0x0 0x100000>;
  };

  wlan_msa_mem: wlan_msa_mem@85700000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x85700000 0x0 0x100000>;
  };

  removed_regions: removed_regions@85800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x85800000 0x0 0x3700000>;
  };

  modem_fw_mem: modem_fw_region@8ac00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8ac00000 0x0 0x7e00000>;
  };

  adsp_fw_mem: adsp_fw_region@92a00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x92a00000 0x0 0x1e00000>;
  };

  pil_mba_mem: pil_mba_region@94800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x94800000 0x0 0x200000>;
  };

  cdsp_fw_mem: cdsp_fw_region@94a00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x94a00000 0x0 0x600000>;
  };

  venus_fw_mem: venus_fw_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x80000000 0x0 0x20000000>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x800000>;
  };

  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x800000>;
  };

  qseecom_mem: qseecom_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1400000>;
  };

  secure_display_memory: secure_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x5c00000>;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x2c00000>;
   linux,cma-default;
  };

  cont_splash_mem: splash_region@9d400000 {
   reg = <0x0 0x9d400000 0x0 0x02400000>;
   label = "cont_splash_mem";
  };

  dfps_data_mem: dfps_data_mem@0x9f7ff000 {
         reg = <0 0x9f7ff000 0 0x00001000>;
         label = "dfps_data_mem";
  };

  pstore_reserve_mem: pstore_reserve_mem_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0xA0000000 0x0 0x00400000>;
   label = "pstore_reserve_mem";
  };
 };

 bluetooth: bt_wcn3990 {
  compatible = "qca,wcn3990";
  qca,bt-vdd-core-supply = <&pm660_l9>;
  qca,bt-vdd-pa-supply = <&pm660_l6>;
  qca,bt-vdd-ldo-supply = <&pm660_l19>;
  qca,bt-chip-pwd-supply = <&pm660l_bob_pin1>;
  clocks = <&clock_rpmcc 20>;
  clock-names = "rf_clk1";

  qca,bt-vdd-core-voltage-level = <1800000 1900000>;
  qca,bt-vdd-pa-voltage-level = <1304000 1370000>;
  qca,bt-vdd-ldo-voltage-level = <3312000 3400000>;
  qca,bt-chip-pwd-voltage-level = <3600000 3600000>;

  qca,bt-vdd-core-current-level = <1>;
  qca,bt-vdd-pa-current-level = <1>;
  qca,bt-vdd-ldo-current-level = <1>;
 };
};

# 1 "../arch/arm64/boot/dts/qcom/sdm660-smp2p.dtsi" 1
# 12 "../arch/arm64/boot/dts/qcom/sdm660-smp2p.dtsi"
&soc {
 qcom,smp2p-modem@17911008 {
  compatible = "qcom,smp2p";
  reg = <0x17911008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 451 1>;
 };

 qcom,smp2p-adsp@17911008 {
  compatible = "qcom,smp2p";
  reg = <0x17911008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 158 1>;
 };

 qcom,smp2p-cdsp@17911008 {
  compatible = "qcom,smp2p";
  reg = <0x17911008 0x4>;
  qcom,remote-pid = <5>;
  qcom,irq-bitmask = <0x40000000>;
  interrupts = <0 514 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };

 smp2pgpio_sleepstate_2_out: qcom,smp2pgpio-sleepstate-gpio-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "sleepstate";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio-sleepstate-2-out {
  compatible = "qcom,smp2pgpio-sleepstate-out";
  gpios = <&smp2pgpio_sleepstate_2_out 0 0>;
 };

 smp2pgpio_smp2p_5_in: qcom,smp2pgpio-smp2p-5-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <5>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_5_in {
  compatible = "qcom,smp2pgpio_test_smp2p_5_in";
  gpios = <&smp2pgpio_smp2p_5_in 0 0>;
 };

 smp2pgpio_smp2p_5_out: qcom,smp2pgpio-smp2p-5-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <5>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_5_out {
  compatible = "qcom,smp2pgpio_test_smp2p_5_out";
  gpios = <&smp2pgpio_smp2p_5_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_5_in: qcom,smp2pgpio-ssr-smp2p-5-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <5>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_5_out: qcom,smp2pgpio-ssr-smp2p-5-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <5>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 460 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-coresight.dtsi" 1
# 17 "../arch/arm64/boot/dts/qcom/sdm660-coresight.dtsi"
&soc {
 tmc_etr: tmc@6048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6048000 0x1000>,
        <0x6064000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  arm,buffer-size = <0x400000>;
  arm,sg-enable;
  arm,default-sink;

  coresight-ctis = <&cti0 &cti8>;

  coresight-name = "coresight-tmc-etr";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   tmc_etr_in_replicator: endpoint {
    slave-mode;
    remote-endpoint = <&replicator_out_tmc_etr>;
   };
  };
 };

 replicator: replicator@6046000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  ports{
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator_out_tmc_etr:endpoint {
     remote-endpoint =
      <&tmc_etr_in_replicator>;
    };
   };
   port@1 {
    reg = <0>;
    replicator_in_tmc_etf:endpoint {
     slave-mode;
     remote-endpoint =
      <&tmc_etf_out_replicator>;
    };
   };
  };
 };

 tmc_etf: tmc@6047000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6047000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";

  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  ports{
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_out_replicator:endpoint {
     remote-endpoint =
      <&replicator_in_tmc_etf>;
    };
   };
   port@1 {
    reg = <0>;
    tmc_etf_in_funnel_merg:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_merg_out_tmc_etf>;
    };
   };
  };
 };

 funnel_merg: funnel@6045000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6045000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-merg";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_merg_out_tmc_etf:endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_merg>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_merg_in_funnel_in0:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_funnel_merg>;
    };
   };
   port@2 {
    reg = <1>;
    funnel_merg_in_funnel_in1:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in1_out_funnel_merg>;
    };
   };
  };
 };

 funnel_in0: funnel@6041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in0_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in0>;
    };
   };
   port@2 {
    reg = <6>;
    funnel_in0_in_funnel_qatb: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_qatb_out_funnel_in0>;
    };
   };
   port@3 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };
   port@4 {
    reg = <0>;
    funnel_in0_in_rpm_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&rpm_etm0_out_funnel_in0>;
    };
   };
  };
 };

 funnel_in1: funnel@6042000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6042000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in1";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in1_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in1>;
    };
   };
   port@1 {
    reg = <2>;
    funnel_in1_in_tpda_nav: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_nav_out_funnel_in1>;
    };
   };
   port@2 {
    reg = <5>;
    funnel_in1_in_modem_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&modem_etm0_out_funnel_in1>;
    };
   };
   port@3 {
    reg = <6>;
    funnel_in1_in_funnel_apss_merg: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss_merg_out_funnel_in1>;
    };
   };
   port@4 {
    reg = <4>;
    funnel_in1_in_turing_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&turing_etm0_out_funnel_in1>;
    };
   };
  };
 };

 funnel_apss_merg: funnel@7b70000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7b70000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss-merg";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss_merg_out_funnel_in1: endpoint {
     remote-endpoint =
         <&funnel_in1_in_funnel_apss_merg>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_apss_merg_in_funnel_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss_out_funnel_apss_merg>;
    };
   };
   port@2 {
    reg = <1>;
    funnel_apss_merg_in_tpda_olc: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_olc_out_funnel_apss_merg>;
    };
   };
   port@3 {
    reg = <3>;
    funnel_apss_merg_in_tpda_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_apss_out_funnel_apss_merg>;
    };
   };
  };
 };

 funnel_apss: funnel@7b60000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7b60000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
         <&funnel_apss_merg_in_funnel_apss>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_apss_in_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss>;
    };
   };
   port@2 {
    reg = <1>;
    funnel_apss_in_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss>;
    };
   };
   port@3 {
    reg = <2>;
    funnel_apss_in_etm2: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss>;
    };
   };
   port@4 {
    reg = <3>;
    funnel_apss_in_etm3: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss>;
    };
   };
   port@5 {
    reg = <4>;
    funnel_apss_in_etm4: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm4_out_funnel_apss>;
    };
   };
   port@6 {
    reg = <5>;
    funnel_apss_in_etm5: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm5_out_funnel_apss>;
    };
   };
   port@7 {
    reg = <6>;
    funnel_apss_in_etm6: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm6_out_funnel_apss>;
    };
   };
   port@8 {
    reg = <7>;
    funnel_apss_in_etm7: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm7_out_funnel_apss>;
    };
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x6002000 0x1000>,
        <0x16280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-name = "coresight-stm";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   stm_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };
 };

 etm0: etm@7840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7840000 0x1000>;
  cpu = <&CPU0>;

  coresight-name = "coresight-etm0";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm0_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm0>;
   };
  };
 };

 etm1: etm@7940000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7940000 0x1000>;
  cpu = <&CPU1>;

  coresight-name = "coresight-etm1";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm1_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm1>;
   };
  };
 };

 etm2: etm@7a40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7a40000 0x1000>;
  cpu = <&CPU2>;

  coresight-name = "coresight-etm2";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm2_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm2>;
   };
  };
 };

 etm3: etm@7b40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7b40000 0x1000>;
  cpu = <&CPU3>;

  coresight-name = "coresight-etm3";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm3_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm3>;
   };
  };
 };

 etm4: etm@7c40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7c40000 0x1000>;
  cpu = <&CPU4>;

  coresight-name = "coresight-etm4";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm4_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm4>;
   };
  };
 };

 etm5: etm@7d40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7d40000 0x1000>;
  cpu = <&CPU5>;

  coresight-name = "coresight-etm5";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm5_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm5>;
   };
  };
 };

 etm6: etm@7e40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7e40000 0x1000>;
  cpu = <&CPU6>;

  coresight-name = "coresight-etm6";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm6_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm6>;
   };
  };
 };

 etm7: etm@7f40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x7f40000 0x1000>;
  cpu = <&CPU7>;

  coresight-name = "coresight-etm7";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm7_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm7>;
   };
  };
 };

 cti0: cti@6010000 {
  compatible = "arm,coresight-cti";
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@6011000 {
  compatible = "arm,coresight-cti";
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@6012000 {
  compatible = "arm,coresight-cti";
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-gpio-trigout = <4>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_a>;
 };

 cti3: cti@6013000 {
  compatible = "arm,coresight-cti";
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@6014000 {
  compatible = "arm,coresight-cti";
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@6015000 {
  compatible = "arm,coresight-cti";
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@6016000 {
  compatible = "arm,coresight-cti";
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@6017000 {
  compatible = "arm,coresight-cti";
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@6018000 {
  compatible = "arm,coresight-cti";
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti9: cti@6019000 {
  compatible = "arm,coresight-cti";
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti10: cti@601a000 {
  compatible = "arm,coresight-cti";
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti11: cti@601b000 {
  compatible = "arm,coresight-cti";
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti12: cti@601c000 {
  compatible = "arm,coresight-cti";
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti13: cti@601d000 {
  compatible = "arm,coresight-cti";
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti14: cti@601e000 {
  compatible = "arm,coresight-cti";
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti15: cti@601f000 {
  compatible = "arm,coresight-cti";
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@7820000 {
  compatible = "arm,coresight-cti";
  reg = <0x7820000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  qcom,cti-save;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@7920000 {
  compatible = "arm,coresight-cti";
  reg = <0x7920000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  qcom,cti-save;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@7a20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7a20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  qcom,cti-save;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@7b20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7b20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  qcom,cti-save;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu4: cti@7c20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7c20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;

  qcom,cti-save;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu5: cti@7d20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7d20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;

  qcom,cti-save;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu6: cti@7e20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7e20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;

  qcom,cti-save;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu7: cti@7f20000 {
  compatible = "arm,coresight-cti";
  reg = <0x7f20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;

  qcom,cti-save;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_apss: cti@7b80000 {
  compatible = "arm,coresight-cti";
  reg = <0x7b80000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_apss_dl: cti@7bc1000 {
  compatible = "arm,coresight-cti";
  reg = <0x7bc1000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss-dl";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_olc: cti@7b91000 {
  compatible = "arm,coresight-cti";
  reg = <0x7b91000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-olc";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_turing: cti@7068000 {
  compatible = "arm,coresight-cti";
  reg = <0x7068000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-turing";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcss0: cti@71a4000 {
  compatible = "arm,coresight-cti";
  reg = <0x71a4000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss0";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcss1: cti@71a5000 {
  compatible = "arm,coresight-cti";
  reg = <0x71a5000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss1";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcss2: cti@71a6000 {
  compatible = "arm,coresight-cti";
  reg = <0x71a6000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss2";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_mmss: cti@7188000 {
  compatible = "arm,coresight-cti";
  reg = <0x7188000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mmss";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_isdb: cti@7121000 {
  compatible = "arm,coresight-cti";
  reg = <0x7121000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-isdb";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm: cti@7048000 {
  compatible = "arm,coresight-cti";
  reg = <0x7048000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-rpm";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_mss: cti@7041000 {
  compatible = "arm,coresight-cti";
  reg = <0x7041000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mss";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";
 };

 qpdi: qpdi@1fc1000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x01fc1000 0x4>;
  reg-names = "qpdi-base";

  coresight-name = "coresight-qpdi";

  vdd-supply = <&pm660l_l5>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 900000>;

  vdd-io-supply = <&pm660l_l2>;
  qcom,vdd-io-voltage-level = <1800000 2950000>;
  qcom,vdd-io-current-level = <200 22000>;
 };

 funnel_qatb: funnel@6005000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6005000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-qatb";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_qatb_out_funnel_in0: endpoint {
     remote-endpoint =
         <&funnel_in0_in_funnel_qatb>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_qatb_in_tpda: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_qatb>;
    };
   };
   port@2 {
    reg = <3>;
    funnel_qatb_in_funnel_dlct: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_dlct_out_funnel_qatb>;
    };
   };
  };
 };

 tpda: tpda@6004000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x6004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <65>;
  qcom,bc-elem-size = <8 32>,
        <10 32>;
  qcom,tc-elem-size = <4 32>,
        <7 32>,
        <10 32>;
  qcom,dsb-elem-size = <2 32>,
         <8 32>,
         <10 32>,
         <11 32>;
  qcom,cmb-elem-size = <4 32>,
         <5 32>,
         <6 32>,
         <10 64>;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_out_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_in_tpda>;
    };
   };
   port@2 {
    reg = <2>;
    tpda_in_funnel_dlct: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_dlct_out_tpda>;
    };
   };
   port@3 {
    reg = <4>;
    tpda_in_tpdm_vsense: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_vsense_out_tpda>;
    };
   };
   port@4 {
    reg = <5>;
    tpda_in_tpdm_dcc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_dcc_out_tpda>;
    };
   };
   port@5 {
    reg = <6>;
    tpda_in_tpdm_prng: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_prng_out_tpda>;
    };
   };
   port@6 {
    reg = <8>;
    tpda_in_tpdm_qm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_qm_out_tpda>;
    };
   };
   port@7 {
    reg = <10>;
    tpda_in_tpdm_pimem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_pimem_out_tpda>;
    };
   };
   port@8 {
    reg = <11>;
    tpda_in_tpdm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_out_tpda>;
    };
   };
  };
 };

 tpdm_vsense: tpdm@7038000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7038000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-vsense";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_vsense_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_vsense>;
   };
  };
 };

 tpdm_dcc: tpdm@7054000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7054000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dcc";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_dcc_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_dcc>;
   };
  };
 };

 tpdm_prng: tpdm@704c000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x704c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-prng";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_prng_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_prng>;
   };
  };
 };

 tpdm_qm: tpdm@71d0000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x71d0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-qm";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_qm_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_qm>;
   };
  };
 };

 tpdm_pimem: tpdm@7050000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7050000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-pimem";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_pimem_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_pimem>;
   };
  };
 };

 tpdm: tpdm@6006000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x6006000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm";
  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm>;
   };
  };
 };

 tpda_nav: tpda@7191000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x7191000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-nav";

  qcom,tpda-atid = <68>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_nav_out_funnel_in1: endpoint {
     remote-endpoint =
      <&funnel_in1_in_tpda_nav>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_nav_in_tpdm_nav: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_nav_out_tpda_nav>;
    };
   };
  };
 };

 tpda_apss: tpda@7bc2000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x7bc2000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-apss";

  qcom,tpda-atid = <66>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
            <&funnel_apss_merg_in_tpda_apss>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_apss_in_tpdm_apss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_apss_out_tpda_apss>;
    };
   };
  };
 };

 tpdm_apss: tpdm@7bc0000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7bc0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-apss";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_apss_out_tpda_apss: endpoint {
    remote-endpoint = <&tpda_apss_in_tpdm_apss>;
   };
  };
 };

 tpda_mss: tpda@7043000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x7043000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-mss";

  qcom,tpda-atid = <67>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_mss_out_funnel_dlct: endpoint {
     remote-endpoint =
      <&funnel_dlct_in_tpda_mss>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_mss_in_tpdm_mss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_mss_out_tpda_mss>;
    };
   };
  };
 };

 tpdm_mss: tpdm@7042000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7042000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mss";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_mss_out_tpda_mss: endpoint {
    remote-endpoint = <&tpda_mss_in_tpdm_mss>;
   };
  };
 };

 tpdm_nav: tpdm@7190000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7190000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-nav";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_nav_out_tpda_nav: endpoint {
    remote-endpoint = <&tpda_nav_in_tpdm_nav>;
   };
  };
 };

 tpda_olc: tpda@7b92000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x7b92000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-olc";

  qcom,tpda-atid = <69>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_olc_out_funnel_apss_merg: endpoint {
     remote-endpoint =
      <&funnel_apss_merg_in_tpda_olc>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_olc_in_tpdm_olc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_olc_out_tpda_olc>;
    };
   };
  };
 };

 tpdm_olc: tpdm@7b90000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x7b90000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-olc";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_olc_out_tpda_olc: endpoint {
    remote-endpoint = <&tpda_olc_in_tpdm_olc>;
   };
  };
 };

 funnel_dlct: funnel@71c3000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x71c3000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dlct";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_dlct_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_dlct>;
    };
   };
   port@1 {
    reg = <1>;
    funnel_dlct_out_funnel_qatb: endpoint {
     remote-endpoint =
         <&funnel_qatb_in_funnel_dlct>;
    };
   };
   port@2 {
    reg = <0>;
    funnel_dlct_in_tpdm_dlct: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_dlct_out_funnel_dlct>;
    };
   };
   port@4 {
    reg = <1>;
    funnel_dlct_in_audio_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&audio_etm0_out_funnel_dlct>;
    };
   };
   port@5 {
    reg = <2>;
    funnel_dlct_in_tpda_mss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_mss_out_funnel_dlct>;
    };
   };
  };
 };

 tpdm_dlct: tpdm@71c2000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x71c2000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dlct";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_dlct_out_funnel_dlct: endpoint {
    remote-endpoint = <&funnel_dlct_in_tpdm_dlct>;
   };
  };
 };

 hwevent: hwevent@158000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x158000 0x80>,
        <0x17091000 0x80>,
        <0x1730200c 0x4>,
        <0xc90137c 0x4>,
        <0xc828018 0x80>,
        <0x1c00058 0x80>,
        <0x5e02038 0x4>,
        <0x5e02028 0x10>,
        <0x1fcb360 0x80>,
        <0x1fcb760 0x80>,
        <0x1fcbf60 0x80>,
        <0xa8f8860 0x4>,
        <0x500c260 0x4>,
        <0x500d040 0x4>,
        <0x1da6400 0x80>;
  reg-names = "gcc-ctrl", "lpass-stm", "lpass-qdsp", "mdss-mdp",
       "mdss-misc", "pcie0-hwev", "ssc-en", "ssc-hwev",
       "tcsr-qdss", "tcsr-mss0", "tcsr-mss1", "usb-ctrl",
       "vbif-stm", "vbif-stm-en", "ufs-mux";

  coresight-name = "coresight-hwevent";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>,
    <&clock_mmss 167>;
  clock-names = "core_clk", "core_a_clk", "core_mmss_clk";

  qcom,hwevent-clks = "core_mmss_clk";
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";

  qcom,blk-size = <1>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-modem-etm0";
  qcom,inst-id = <2>;

  port{
   modem_etm0_out_funnel_in1: endpoint {
    remote-endpoint = <&funnel_in1_in_modem_etm0>;
   };
  };
 };

 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  port{
   audio_etm0_out_funnel_dlct: endpoint {
    remote-endpoint = <&funnel_dlct_in_audio_etm0>;
   };
  };
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-rpm-etm0";
  qcom,inst-id = <4>;

  port{
   rpm_etm0_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_rpm_etm0>;
   };
  };
 };

 turing_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-turing-etm0";
  qcom,inst-id = <13>;

  port{
   turing_etm0_out_funnel_in1: endpoint {
    remote-endpoint = <&funnel_in1_in_turing_etm0>;
   };
  };
 };
};
# 461 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@17a00000 {
  compatible = "arm,gic-v3";
  reg = <0x17a00000 0x10000>,
        <0x17b00000 0x100000>;
  #interrupt-cells = <3>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  interrupt-controller;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  interrupts = <1 9 4>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08>,
        <1 2 0xf08>,
        <1 3 0xf08>,
        <1 0 0xf08>;
  clock-frequency = <19200000>;
 };

 dma_blsp1: qcom,sps-dma@0xc144000{
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0xc144000 0x1F000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <0x10>;
 };

 dma_blsp2: qcom,sps-dma@0xc184000{
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0xc184000 0x1F000>;
  interrupts = <0 239 0>;
  qcom,summing-threshold = <0x10>;
 };

 restart@10ac000 {
  compatible = "qcom,pshold";
  reg = <0x10ac000 0x4>,
        <0x1fd3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 spmi_bus: qcom,spmi@800f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x800f000 0x1000>,
   <0x8400000 0x1000000>,
   <0x9400000 0x1000000>,
   <0xa400000 0x220000>,
   <0x800a000 0x3000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts = <0 326 0>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  qcom,reserved-chan = <511>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
  status = "ok";
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_1>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_2>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_3>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_2>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_3>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x87>;
  };
  qcom,l1_tlb_dump0 {
   qcom,dump-node = <&L1_TLB_0>;
   qcom,dump-id = <0x20>;
  };
  qcom,l1_tlb_dump1 {
   qcom,dump-node = <&L1_TLB_1>;
   qcom,dump-id = <0x21>;
  };
  qcom,l1_tlb_dump2 {
   qcom,dump-node = <&L1_TLB_2>;
   qcom,dump-id = <0x22>;
  };
  qcom,l1_tlb_dump3 {
   qcom,dump-node = <&L1_TLB_3>;
   qcom,dump-id = <0x23>;
  };
  qcom,l1_tlb_dump100 {
   qcom,dump-node = <&L1_TLB_100>;
   qcom,dump-id = <0x24>;
  };
  qcom,l1_tlb_dump101 {
   qcom,dump-node = <&L1_TLB_101>;
   qcom,dump-id = <0x25>;
  };
  qcom,l1_tlb_dump102 {
   qcom,dump-node = <&L1_TLB_102>;
   qcom,dump-id = <0x26>;
  };
  qcom,l1_tlb_dump103 {
   qcom,dump-node = <&L1_TLB_103>;
   qcom,dump-id = <0x27>;
  };
 };

 wdog: qcom,wdt@17817000 {
  compatible = "qcom,msm-watchdog";
  reg = <0x17817000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
  qcom,scandump-size = <0x40000>;
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,pipe-attr-ee;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <1>;
   qcom,allocate-boot-time;
   label = "modem";
  };
 };

 tsens: tsens@10ad000 {
  compatible = "qcom,sdm660-tsens";
  reg = <0x10ad000 0x2000>,
   <0x784240 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>, <0 430 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  qcom,client-id = <0 1 2 3 4 5 6 7 8 9 10 11 12 13>;
  qcom,sensor-id = <0 10 11 4 5 6 7 8 13 2 3 12 9 1>;
  qcom,sensors = <14>;
  qcom,slope = <3200 3200 3200 3200 3200 3200 3200 3200
     3200 3200 3200 3200 3200 3200>;
 };

 uartblsp1dm1: serial@0c170000 {
  compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
  reg = <0xc170000 0x1000>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 45>,
    <&clock_gcc 35>;
  clock-names = "core", "iface";
 };
# 714 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi"
 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information-0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
   qcom,scaling-factor = <10>;
  };
  sensor_information1: qcom,sensor-information-1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
   qcom,scaling-factor = <10>;
  };
  sensor_information2: qcom,sensor-information-2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
   qcom,scaling-factor = <10>;
  };
  sensor_information3: qcom,sensor-information-3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
   qcom,scaling-factor = <10>;
  };
  sensor_information4: qcom,sensor-information-4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
   qcom,scaling-factor = <10>;
  };
  sensor_information5: qcom,sensor-information-5 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor5";
   qcom,scaling-factor = <10>;
  };
  sensor_information6: qcom,sensor-information-6 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor6";
   qcom,scaling-factor = <10>;
  };
  sensor_information7: qcom,sensor-information-7 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor7";
   qcom,scaling-factor = <10>;
  };
  sensor_information8: qcom,sensor-information-8 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor8";
   qcom,scaling-factor = <10>;
   qcom,alias-name = "gpu";
  };
  sensor_information9: qcom,sensor-information-9 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor9";
   qcom,scaling-factor = <10>;
  };
  sensor_information10: qcom,sensor-information-10 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor10";
   qcom,scaling-factor = <10>;
  };
  sensor_information11: qcom,sensor-information-11 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor11";
   qcom,scaling-factor = <10>;
  };
  sensor_information12: qcom,sensor-information-12 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor12";
   qcom,scaling-factor = <10>;
  };
  sensor_information13: qcom,sensor-information-13 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor13";
   qcom,scaling-factor = <10>;
  };
  sensor_information14: qcom,sensor-information-14 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm660_tz";
   qcom,scaling-factor = <1000>;
  };
  sensor_information15: qcom,sensor-information-15 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "msm_therm";
  };
  sensor_information16: qcom,sensor-information-16 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm";
  };
  sensor_information17: qcom,sensor-information-17 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };
  sensor_information18: qcom,sensor-information-18 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm1";
  };
  sensor_information19: qcom,sensor-information-19 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "quiet_therm";
  };
  sensor_information20: qcom,sensor-information-20 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "limits_sensor-00";
  };
  sensor_information21: qcom,sensor-information-21 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "limits_sensor-01";
  };
  sensor_information22: qcom,sensor-information-22 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "backlight_therm";
  };
 };

 mitigation_profile0: qcom,limit_info-0 {
  qcom,temperature-sensor = <&sensor_information1>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile1: qcom,limit_info-1 {
  qcom,temperature-sensor = <&sensor_information3>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile2: qcom,limit_info-2 {
  qcom,temperature-sensor = <&sensor_information4>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile3: qcom,limit_info-3 {
  qcom,temperature-sensor = <&sensor_information5>;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile4: qcom,limit_info-4 {
  qcom,temperature-sensor = <&sensor_information6>;
  qcom,hotplug-mitigation-enable;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <1>;
  qcom,poll-ms = <1000>;
  qcom,therm-reset-temp = <115>;
  qcom,core-limit-temp = <70>;
  qcom,core-temp-hysteresis = <10>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <20>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <0 1>;
  qcom,synchronous-cluster-map = <0 4 &CPU0 &CPU1 &CPU2 &CPU3>,
      <1 4 &CPU4 &CPU5 &CPU6 &CPU7>;

  clock-names = "osm";
  clocks = <&clock_cpu 1>;
  qcom,cxip-lm-enable = <1>;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;

  vdd-dig-supply = <&pm660l_s3_floor_level>;
  vdd-gfx-supply = <&gfx_vreg_corner>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <256
     384
     384>;
   qcom,min-level = <0>;
  };

  qcom,vdd-gfx-rstr{
   qcom,vdd-rstr-reg = "vdd-gfx";
   qcom,levels = <5 6 6>;
   qcom,min-level = <1>;
  };

  msm_thermal_freq: qcom,vdd-apps-rstr{
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <1248000>;
   qcom,freq-req;
  };
 };

 cx_ipeak_lm: cx_ipeak@1fe5040 {
  compatible = "qcom,cx-ipeak-sdm660";
  reg = <0x1fe5040 0x28>;
 };

 qcom,bcl {
  compatible = "qcom,bcl";
  qcom,bcl-enable;
  qcom,bcl-framework-interface;
  qcom,bcl-hotplug-list = <&CPU6 &CPU7>;
  qcom,bcl-soc-hotplug-list = <&CPU5 &CPU7>;
  qcom,ibat-monitor {
   qcom,low-threshold-uamp = <3400000>;
   qcom,high-threshold-uamp = <4200000>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3300000>;
   qcom,soc-low-threshold = <10>;
  };
 };

 qcom,lmh {
  compatible = "qcom,lmh_v1";
  interrupts = <0 134 4>;
 };

 qcom,msm-core@780000 {
  compatible = "qcom,apss-core-ea";
  reg = <0x780000 0x1000>;
  qcom,low-hyst-temp = <100>;
  qcom,high-hyst-temp = <100>;

  ea0: ea0 {
   sensor = <&sensor_information1>;
  };

  ea1: ea1 {
   sensor = <&sensor_information1>;
  };

  ea2: ea2 {
   sensor = <&sensor_information1>;
  };

  ea3: ea3 {
   sensor = <&sensor_information1>;
  };

  ea4: ea4 {
   sensor = <&sensor_information3>;
  };

  ea5: ea5 {
   sensor = <&sensor_information4>;
  };

  ea6: ea6 {
   sensor = <&sensor_information5>;
  };

  ea7: ea7 {
   sensor = <&sensor_information6>;
  };
 };

 uartblsp2dm1: serial@0c1b0000 {
  compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
  reg = <0xc1b0000 0x1000>;
  interrupts = <0 114 0>;
  status = "disabled";
  clocks = <&clock_gcc 56>,
    <&clock_gcc 46>;
  clock-names = "core", "iface";
 };

 slim_aud: slim@151c0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0x151c0000 0x2c000>,
   <0x15184000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 164 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x7e0000>;
  qcom,ea-pc = <0x260>;
  status = "disabled";
 };

 slim_qca: slim@15240000 {
  cell-index = <3>;
  compatible = "qcom,slim-ngd";
  reg = <0x15240000 0x2c000>,
   <0x15204000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 291 0>, <0 292 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x1800>;


  btfmslim_codec: wcn3990 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 timer@17920000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0x17920000 0x1000>;
  clock-frequency = <19200000>;

  frame@17921000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0x17921000 0x1000>,
         <0x17922000 0x1000>;
  };

  frame@17923000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0x17923000 0x1000>;
   status = "disabled";
  };

  frame@17924000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0x17924000 0x1000>;
   status = "disabled";
  };

  frame@17925000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0x17925000 0x1000>;
   status = "disabled";
  };

  frame@17926000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0x17926000 0x1000>;
   status = "disabled";
  };

  frame@17927000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0x17927000 0x1000>;
   status = "disabled";
  };

  frame@17928000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0x17928000 0x1000>;
   status = "disabled";
  };
 };

 arm64-cpu-erp {
  compatible = "arm,arm64-cpu-erp";
  interrupts = <0 43 4>,
        <0 44 4>,
        <0 41 4>,
        <0 42 4>;

  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq";

  poll-delay-ms = <5000>;
 };

 clock_rpmcc: qcom,rpmcc {
  compatible = "qcom,rpmcc-sdm660", "qcom,rpmcc";
  #clock-cells = <1>;
 };

 clock_gcc: clock-controller@100000 {
  compatible = "qcom,gcc-sdm660", "syscon";
  reg = <0x100000 0x94000>;
  vdd_dig-supply = <&pm660l_s3_level>;
  vdd_dig_ao-supply = <&pm660l_s3_level_ao>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_mmss: clock-controller@c8c0000 {
  compatible = "qcom,mmcc-sdm660";
  reg = <0xc8c0000 0x40000>;
  vdd_mx_mmss-supply = <&pm660l_s5_level>;
  vdd_dig_mmss-supply = <&pm660l_s3_level>;
  vdda-supply = <&pm660_l10>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_gpu: clock-controller@5065000 {
  compatible = "qcom,gpu-sdm660";
  reg = <0x5065000 0x10000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_gfx: gfx@5065000 {
  compatible = "qcom,gpucc-sdm660";
  reg = <0x5065000 0x10000>;
  vdd_dig_gfx-supply = <&pm660l_s3_level>;
  vdd_mx_gfx-supply = <&pm660l_s5_level>;
  vdd_gfx-supply = <&gfx_vreg_corner>;
  qcom,gfxfreq-corner =
   < 0 0>,
   < 160000000 1>,
   < 266000000 2>,
   < 370000000 3>,
   < 465000000 4>,
   < 588000000 5>,
   < 647000000 6>,
   < 700000000 7>,
   < 750000000 7>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 cpu_debug: syscon@1791101c {
  compatible = "syscon";
  reg = <0x1791101c 0x4>;
 };

 gpu_debug: syscon@05065120 {
  compatible = "syscon";
  reg = <0x05065120 0x4>;
 };

 mmss_debug: syscon@c8c0900 {
  compatible = "syscon";
  reg = <0xc8c0900 0x4>;
 };

 clock_debug: qcom,cc-debug@62000 {
  compatible = "qcom,gcc-debug-sdm660";
  reg = <0x62000 0x4>;
  reg-names = "dbg_offset";
  clocks = <&clock_rpmcc 0>;
  clock-names = "xo_clk_src";
  qcom,cc-count = <4>;
  qcom,gcc = <&clock_gcc>;
  qcom,cpu = <&cpu_debug>;
  qcom,mmss = <&mmss_debug>;
  qcom,gpu = <&gpu_debug>;
  #clock-cells = <1>;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "conversative";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 381 >,
   < 572 >,
   < 762 >,
   < 1144 >,
   < 1571 >,
   < 2086 >,
   < 2597 >,
   < 2929 >,
   < 3879 >,
   < 4943 >,
   < 5163 >,
   < 5931 >,
   < 6881 >;
 };

 bwmon: qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x01008000 0x300>, <0x01001000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpubw>;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 381 >,
   < 572 >,
   < 762 >,
   < 1144 >,
   < 1571 >,
   < 2086 >,
   < 2597 >,
   < 2929 >,
   < 3879 >,
   < 4943 >,
   < 5163 >,
   < 5931 >,
   < 6881 >;
 };

 memlat_cpu0: qcom,memlat-cpu0 {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 381 >,
   < 572 >,
   < 762 >,
   < 1144 >,
   < 1571 >,
   < 2086 >,
   < 2597 >,
   < 2929 >,
   < 3879 >,
   < 4943 >,
   < 5163 >,
   < 5931 >,
   < 6881 >;
 };

 memlat_cpu4: qcom,memlat-cpu4 {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 381 >,
   < 572 >,
   < 762 >,
   < 1144 >,
   < 1571 >,
   < 2086 >,
   < 2597 >,
   < 2929 >,
   < 3879 >,
   < 4943 >,
   < 5163 >,
   < 5931 >,
   < 6881 >;
 };

 devfreq_memlat_0: qcom,arm-memlat-mon-0 {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&memlat_cpu0>;
  qcom,core-dev-table =
   < 902400 762 >,
   < 1401600 2086 >,
   < 1881600 6881 >,
   < 2150400 6881 >;
 };

 devfreq_memlat_4: qcom,arm-memlat-mon-4 {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,target-dev = <&memlat_cpu4>;
  qcom,core-dev-table =
   < 1113600 762 >,
   < 1401600 3879 >,
   < 2150400 5931 >,
   < 2457600 6881 >;
 };

 devfreq_cpufreq: devfreq-cpufreq {
  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map-0 =
    < 633600 762 >,
    < 1401600 2086 >,
    < 1881600 6881 >,
    < 2150400 6881 >;
   cpu-to-dev-map-4 =
    < 1113600 762 >,
    < 1401600 2086 >,
    < 1747200 2929 >,
    < 2150400 3879 >,
    < 2457600 6881 >;
  };
 };

 devfreq_compute: qcom,devfreq-compute {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&mincpubw>;
  qcom,core-dev-table =
                        < 902400 762 >,
                        < 1401600 2086 >,
                        < 1881600 6881 >,
      < 2150400 6881 >;
 };

 clock_cpu: qcom,clk-cpu-660@179c0000 {
  compatible = "qcom,clk-cpu-osm";
  reg = <0x179c0000 0x4000>, <0x17916000 0x1000>,
        <0x17816000 0x1000>, <0x179d1000 0x1000>,
        <0x00784130 0x8>, <0x00784130 0x8>;
  reg-names = "osm", "pwrcl_pll", "perfcl_pll",
       "apcs_common", "pwrcl_efuse",
       "perfcl_efuse";

  vdd-pwrcl-supply = <&apc0_pwrcl_vreg>;
  vdd-perfcl-supply = <&apc1_perfcl_vreg>;

  interrupts = <0 35 1>,
        <0 36 1>;
  interrupt-names = "pwrcl-irq", "perfcl-irq";

  qcom,pwrcl-speedbin0-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 633600000 0x05040021 0x03200020 0x1 2 >,
   < 902400000 0x0404002f 0x04260026 0x1 3 >,
   < 1113600000 0x0404003a 0x052e002e 0x2 4 >,
   < 1401600000 0x04040049 0x073a003a 0x2 5 >,
   < 1536000000 0x04040050 0x08400040 0x2 6 >,
   < 1747200000 0x0404005b 0x09480048 0x2 7 >,
   < 1843200000 0x04040060 0x094c004c 0x3 8 >,
   < 2150400000 0x04040070 0x0b590059 0x3 9 >;

  qcom,pwrcl-speedbin1-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 633600000 0x05040021 0x03200020 0x1 2 >,
   < 902400000 0x0404002f 0x04260026 0x1 3 >,
   < 1113600000 0x0404003a 0x052e002e 0x2 4 >,
   < 1401600000 0x04040049 0x073a003a 0x2 5 >,
   < 1536000000 0x04040050 0x08400040 0x2 6 >,
   < 1747200000 0x0404005b 0x09480048 0x2 7 >,
   < 1843200000 0x04040060 0x094c004c 0x3 8 >,
   < 2150400000 0x04040070 0x0b590059 0x3 9 >;

  qcom,pwrcl-speedbin3-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 633600000 0x05040021 0x03200020 0x1 2 >,
   < 902400000 0x0404002f 0x04260026 0x1 3 >,
   < 1113600000 0x0404003a 0x052e002e 0x2 4 >,
   < 1401600000 0x04040049 0x073a003a 0x2 5 >,
   < 1536000000 0x04040050 0x08400040 0x2 6 >,
   < 1612800000 0x04040054 0x09430043 0x2 7 >;

  qcom,pwrcl-speedbin4-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 633600000 0x05040021 0x03200020 0x1 2 >,
   < 902400000 0x0404002f 0x04260026 0x1 3 >,
   < 1113600000 0x0404003a 0x052e002e 0x2 4 >,
   < 1401600000 0x04040049 0x073a003a 0x2 5 >,
   < 1536000000 0x04040050 0x08400040 0x2 6 >,
   < 1747200000 0x0404005b 0x09480048 0x2 7 >,
   < 1843200000 0x04040060 0x094c004c 0x3 8 >,
   < 2150400000 0x04040070 0x0b590059 0x3 9 >;

  qcom,perfcl-speedbin0-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 1113600000 0x0404003a 0x052e002e 0x1 2 >,
   < 1401600000 0x04040049 0x073a003a 0x2 3 >,
   < 1747200000 0x0404005b 0x09480048 0x2 4 >,
   < 1958400000 0x04040066 0x0a510051 0x2 5 >,
   < 2150400000 0x04040070 0x0b590059 0x2 6 >,
   < 2457600000 0x04040080 0x0c660066 0x3 7 >;

  qcom,perfcl-speedbin1-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 1113600000 0x0404003a 0x052e002e 0x1 2 >,
   < 1401600000 0x04040049 0x073a003a 0x2 3 >,
   < 1747200000 0x0404005b 0x09480048 0x2 4 >,
   < 1958400000 0x04040066 0x0a510051 0x2 5 >,
   < 2150400000 0x04040070 0x0b590059 0x2 6 >,
   < 2208000000 0x04040073 0x0b5c005c 0x3 7 >,
   < 2457600000 0x04040080 0x0c660066 0x3 8 >;

  qcom,perfcl-speedbin3-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 1113600000 0x0404003a 0x052e002e 0x1 2 >,
   < 1401600000 0x04040049 0x073a003a 0x2 3 >,
   < 1747200000 0x0404005b 0x09480048 0x2 4 >,
   < 1804800000 0x0404005e 0x094b004b 0x2 5 >;

  qcom,perfcl-speedbin4-v0 =
   < 300000000 0x0004000f 0x01200020 0x1 1 >,
   < 1113600000 0x0404003a 0x052e002e 0x1 2 >,
   < 1401600000 0x04040049 0x073a003a 0x2 3 >,
   < 1747200000 0x0404005b 0x09480048 0x2 4 >,
   < 1958400000 0x04040066 0x0a510051 0x2 5 >;

  qcom,up-timer = <1000 1000>;
  qcom,down-timer = <1000 1000>;
  qcom,set-ret-inactive;
  qcom,enable-llm-freq-vote;
  qcom,llm-freq-up-timer = <327675 327675>;
  qcom,llm-freq-down-timer = <327675 327675>;
  qcom,enable-llm-volt-vote;
  qcom,llm-volt-up-timer = <327675 327675>;
  qcom,llm-volt-down-timer = <327675 327675>;
  qcom,cc-reads = <10>;
  qcom,cc-delay = <5>;
  qcom,cc-factor = <100>;
  qcom,osm-clk-rate = <200000000>;
  qcom,xo-clk-rate = <19200000>;

  qcom,l-val-base = <0x17916004 0x17816004>;
  qcom,apcs-itm-present = <0x179d143c 0x179d143c>;
  qcom,apcs-pll-user-ctl = <0x1791600c 0x1781600c>;
  qcom,apcs-cfg-rcgr = <0x17911054 0x17811054>;
  qcom,apcs-cmd-rcgr = <0x17911050 0x17811050>;
  qcom,apm-mode-ctl = <0x179d0004 0x179d0010>;
  qcom,apm-ctrl-status = <0x179d000c 0x179d0018>;

  qcom,apm-threshold-voltage = <872000>;
  qcom,boost-fsm-en;
  qcom,safe-fsm-en;
  qcom,ps-fsm-en;
  qcom,droop-fsm-en;
  qcom,wfx-fsm-en;
  qcom,pc-fsm-en;

  clock-names = "aux_clk", "xo_a";
  clocks = <&clock_gcc 161>,
   <&clock_rpmcc 1>;

  #clock-cells = <1>;
 };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "cpu0_clk", "cpu4_clk";
  clocks = <&clock_cpu 1>,
    <&clock_cpu 2>;

  qcom,governor-per-policy;

  qcom,cpufreq-table-0 =
   < 633600 >,
   < 902400 >,
   < 1113600 >,
   < 1401600 >,
   < 1536000 >,
   < 1612800 >,
   < 1747200 >,
   < 1843200 >,
   < 2150400 >;

  qcom,cpufreq-table-4 =
   < 1113600 >,
   < 1401600 >,
   < 1747200 >,
   < 1804800 >,
   < 1958400 >,
   < 2150400 >,
   < 2208000 >,
   < 2457600 >;
 };

 sdhc_1: sdhci@c0c4000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0xc0c4000 0x1000>, <0xc0c5000 0x1000>;
  reg-names = "hc_mem", "cmdq_mem";

  interrupts = <0 110 0>, <0 112 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;
  qcom,large-address-bus;
  sdhc-msm-crypto = <&sdcc1_ice>;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <78 512 0 0>, <1 606 0 0>,

   <78 512 1046 1600>,
   <1 606 1600 1600>,

   <78 512 52286 80000>,
   <1 606 80000 80000>,

   <78 512 65360 100000>,
   <1 606 100000 100000>,

   <78 512 130718 200000>,
   <1 606 133320 133320>,

   <78 512 130718 200000>,
   <1 606 150000 150000>,

   <78 512 261438 400000>,
   <1 606 300000 300000>,

   <78 512 261438 400000>,
   <1 606 300000 300000>,

   <78 512 1338562 4096000>,
   <1 606 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 400000000 4294967295>;

  clocks = <&clock_gcc 90>,
    <&clock_gcc 91>,
    <&clock_gcc 92>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";
  qcom,ice-clk-rates = <300000000 75000000>;

  status = "disabled";
 };

 sdhc_2: sdhci@c084000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0xc084000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <81 512 0 0>, <1 608 0 0>,

   <81 512 1046 1600>,
   <1 608 1600 1600>,

   <81 512 52286 80000>,
   <1 608 80000 80000>,

   <81 512 65360 100000>,
   <1 608 100000 100000>,

   <81 512 130718 200000>,
   <1 608 133320 133320>,

   <81 512 261438 200000>,
   <1 608 150000 150000>,

   <81 512 261438 400000>,
   <1 608 300000 300000>,

   <81 512 1338562 4096000>,
   <1 608 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 4294967295>;

  qcom,devfreq,freq-table = <50000000 200000000>;
  clocks = <&clock_gcc 93>,
   <&clock_gcc 94>;
  clock-names = "iface_clk", "core_clk";

  status = "disabled";
 };

 ipa_hw: qcom,ipa@14780000 {
  compatible = "qcom,ipa";
  reg = <0x14780000 0x4effc>, <0x14784000 0x26934>;
  reg-names = "ipa-base", "bam-base";
  interrupts = <0 333 0>,
    <0 432 0>;
  interrupt-names = "ipa-irq", "bam-irq";
  qcom,ipa-hw-ver = <6>;
  qcom,ipa-hw-mode = <0>;
  qcom,wan-rx-ring-size = <192>;
  qcom,lan-rx-ring-size = <192>;
  clocks = <&clock_rpmcc 34>,
   <&clock_rpmcc 89>;
  clock-names = "core_clk", "smmu_clk";
  qcom,arm-smmu;
  qcom,smmu-disable-htw;
  qcom,smmu-s1-bypass;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi2;
  qcom,use-dma-zone;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

  <90 512 0 0>,
  <1 676 0 0>,

  <90 512 80000 640000>,
  <1 676 80000 80000>,

  <90 512 206000 960000>,
  <1 676 206000 160000>,

  <90 512 206000 960000>,
  <1 676 206000 160000>;
  qcom,bus-vector-names = "MIN", "SVS", "PERF", "TURBO";
  qcom,rx-polling-sleep-ms = <1>;
  qcom,ipa-polling-iteration = <40>;

  ipa_smmu_ap: ipa_smmu_ap {
   compatible = "qcom,ipa-smmu-ap-cb";
   iommus = <&anoc2_smmu 0x19C0>;
   qcom,iova-mapping = <0x10000000 0x40000000>;
  };

  ipa_smmu_wlan: ipa_smmu_wlan {
   status = "disabled";
   compatible = "qcom,ipa-smmu-wlan-cb";
   iommus = <&anoc2_smmu 0x19C1>;
  };

  ipa_smmu_uc: ipa_smmu_uc {
   compatible = "qcom,ipa-smmu-uc-cb";
   iommus = <&anoc2_smmu 0x19C2>;
   qcom,iova-mapping = <0x40000000 0x20000000>;
  };
 };

 qcom,rmtfs_sharedmem@85e00000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x85e00000 0x200000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-loaduC;
  qcom,ipa-advertise-sg-support;
 };

 qcom,ipc-spinlock@1f40000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1f40000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,smem@86000000 {
  compatible = "qcom,smem";
  reg = <0x86000000 0x200000>,
   <0x17911008 0x4>,
   <0x778000 0x7000>,
   <0x1fd4000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1",
   "smem_targ_info_reg";
  qcom,mpu-enabled;
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-adsp";
  qcom,fastrpc-glink;
  qcom,fastrpc-vmid-heap-shared;

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 3>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 7>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 8>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 9>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&turing_q6_smmu 3>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&turing_q6_smmu 4>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb7 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&turing_q6_smmu 5>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb8 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&turing_q6_smmu 6>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&turing_q6_smmu 7>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&turing_q6_smmu 8>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb11 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&turing_q6_smmu 9>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb12 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&turing_q6_smmu 10>;
   dma-coherent;
  };
  qcom,msm_fastrpc_compute_cb13 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&turing_q6_smmu 11>;
   dma-coherent;
  };
 };


 dcc: dcc@10b3000 {
  compatible = "qcom,dcc";
  reg = <0x10b3000 0x1000>,
        <0x10b4000 0x2000>;
  reg-names = "dcc-base", "dcc-ram-base";

  clocks = <&clock_gcc 60>;
  clock-names = "dcc_clk";
 };

 qcom,glink-smem-native-xprt-modem@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x17911008 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x8000>;
  interrupts = <0 452 1>;
  label = "mpss";
 };

 qcom,glink-smem-native-xprt-adsp@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x17911008 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x200>;
  interrupts = <0 157 1>;
  label = "lpass";
  qcom,qos-config = <&glink_qos_adsp>;
  qcom,ramp-time = <0xaf>;
 };

 glink_qos_adsp: qcom,glink-qos-config-adsp {
  compatible = "qcom,glink-qos-config";
  qcom,flow-info = <0x3c 0x0>,
    <0x3c 0x0>,
    <0x3c 0x0>,
    <0x3c 0x0>;
  qcom,mtu-size = <0x800>;
  qcom,tput-stats-cycle = <0xa>;
 };

 qcom,glink-smem-native-xprt-cdsp@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x17911008 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x20000000>;
  interrupts = <0 513 1>;
  label = "cdsp";
 };

 qcom,glink-smem-native-xprt-rpm@778000 {
  compatible = "qcom,glink-rpm-native-xprt";
  reg = <0x778000 0x7000>,
   <0x17911008 0x4>;
  reg-names = "msgram", "irq-reg-base";
  qcom,irq-mask = <0x1>;
  interrupts = <0 168 1>;
  label = "rpm";
 };

 glink_mpss: qcom,glink-ssr-modem {
  compatible = "qcom,glink_ssr";
  label = "modem";
  qcom,edge = "mpss";
  qcom,notify-edges = <&glink_lpass>, <&glink_rpm>,
    <&glink_cdsp>;
  qcom,xprt = "smem";
 };

 glink_lpass: qcom,glink-ssr-adsp {
  compatible = "qcom,glink_ssr";
  label = "adsp";
  qcom,edge = "lpass";
  qcom,notify-edges = <&glink_mpss>, <&glink_rpm>,
    <&glink_cdsp>;
  qcom,xprt = "smem";
 };

 glink_rpm: qcom,glink-ssr-rpm {
  compatible = "qcom,glink_ssr";
  label = "rpm";
  qcom,edge = "rpm";
  qcom,notify-edges = <&glink_lpass>, <&glink_mpss>,
    <&glink_cdsp>;
  qcom,xprt = "smem";
 };

 glink_cdsp: qcom,glink-ssr-cdsp {
  compatible = "qcom,glink_ssr";
  label = "cdsp";
  qcom,edge = "cdsp";
  qcom,notify-edges = <&glink_lpass>, <&glink_mpss>,
    <&glink_rpm>;
  qcom,xprt = "smem";
 };

 glink_spi_xprt_wdsp: qcom,glink-spi-xprt-wdsp {
  compatible = "qcom,glink-spi-xprt";
  label = "wdsp";
  qcom,remote-fifo-config = <&glink_fifo_wdsp>;
  qcom,qos-config = <&glink_qos_wdsp>;
  qcom,ramp-time = <0x10>,
         <0x20>,
         <0x30>,
         <0x40>;
 };

 glink_fifo_wdsp: qcom,glink-fifo-config-wdsp {
  compatible = "qcom,glink-fifo-config";
  qcom,out-read-idx-reg = <0x12000>;
  qcom,out-write-idx-reg = <0x12004>;
  qcom,in-read-idx-reg = <0x1200c>;
  qcom,in-write-idx-reg = <0x12010>;
 };

 glink_qos_wdsp: qcom,glink-qos-config-wdsp {
  compatible = "qcom,glink-qos-config";
  qcom,flow-info = <0x80 0x0>,
     <0x70 0x1>,
     <0x60 0x2>,
     <0x50 0x3>;
  qcom,mtu-size = <0x800>;
  qcom,tput-stats-cycle = <0xa>;
 };

 qcom,glink_pkt {
  compatible = "qcom,glinkpkt";

  qcom,glinkpkt-at-mdm0 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DS";
   qcom,glinkpkt-dev-name = "at_mdm0";
  };

  qcom,glinkpkt-loopback_cntl {
   qcom,glinkpkt-transport = "lloop";
   qcom,glinkpkt-edge = "local";
   qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
   qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
  };

  qcom,glinkpkt-loopback_data {
   qcom,glinkpkt-transport = "lloop";
   qcom,glinkpkt-edge = "local";
   qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
   qcom,glinkpkt-dev-name = "glink_pkt_loopback";
  };

  qcom,glinkpkt-apr-apps2 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "adsp";
   qcom,glinkpkt-ch-name = "apr_apps2";
   qcom,glinkpkt-dev-name = "apr_apps2";
  };

  qcom,glinkpkt-data40-cntl {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA40_CNTL";
   qcom,glinkpkt-dev-name = "smdcntl8";
  };

  qcom,glinkpkt-data1 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA1";
   qcom,glinkpkt-dev-name = "smd7";
  };

  qcom,glinkpkt-data4 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA4";
   qcom,glinkpkt-dev-name = "smd8";
  };

  qcom,glinkpkt-data11 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA11";
   qcom,glinkpkt-dev-name = "smd11";
  };
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-glink";
  qcom,glink-edge = "rpm";
  rpm-channel-name = "rpm_requests";
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "mpss";
  qcom,glink-xprt = "smem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "lpass";
  qcom,glink-xprt = "smem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_cdsp_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "cdsp";
  qcom,glink-xprt = "smem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,venus@cce0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xcce0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_mmss 182>,
   <&clock_mmss 169>,
   <&clock_mmss 180>,
   <&clock_rpmcc 60>,
   <&clock_mmss 181>;
  clock-names = "core_clk", "mnoc_ahb_clk", "iface_clk",
   "noc_axi_clk", "bus_clk";
  qcom,proxy-clock-names = "core_clk", "mnoc_ahb_clk",
   "iface_clk", "noc_axi_clk", "bus_clk";

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&venus_fw_mem>;
  status = "ok";
 };

 qcom,icnss@18800000 {
  compatible = "qcom,icnss";
  reg = <0x18800000 0x800000>,
        <0xa0000000 0x10000000>,
        <0xb0000000 0x10000>;
  reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
  iommus = <&anoc2_smmu 0x1a00>,
    <&anoc2_smmu 0x1a01>;
  clocks = <&clock_rpmcc 20>;
  clock-names = "cxo_ref_clk_pin";
  interrupts = <0 413 0>,
        <0 414 0>,
        <0 415 0>,
        <0 416 0>,
        <0 417 0>,
        <0 418 0>,
        <0 420 0>,
        <0 421 0>,
        <0 422 0>,
        <0 423 0>,
        <0 424 0>,
        <0 425 0>;
  vdd-0.8-cx-mx-supply = <&pm660_l5>;
  vdd-1.8-xo-supply = <&pm660_l9_pin_ctrl>;
  vdd-1.3-rfa-supply = <&pm660_l6_pin_ctrl>;
  vdd-3.3-ch0-supply = <&pm660_l19_pin_ctrl>;
  qcom,vdd-0.8-cx-mx-config = <848000 848000>;
  qcom,vdd-1.8-xo-config = <1750000 1900000>;
  qcom,vdd-1.3-rfa-config = <1200000 1370000>;
  qcom,vdd-3.3-ch0-config = <3200000 3400000>;
  qcom,wlan-msa-memory = <0x100000>;
  qcom,wlan-msa-fixed-region = <&wlan_msa_mem>;
  qcom,smmu-s1-bypass;
 };

 qcom,lpass@15700000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x15700000 0x00100>;
  reg-names = "base_reg";
  interrupts = <0 162 1>;

  vdd_cx-supply = <&pm660l_l9_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_rpmcc 82>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&adsp_fw_mem>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;
  status = "ok";
 };

 qcom,turing@1a300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1a300000 0x00100>;
  reg-names = "base_reg";
  interrupts = <0 518 1>;

  vdd_cx-supply = <&pm660l_s3_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_rpmcc 84>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  memory-region = <&cdsp_fw_mem>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_5_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_5_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_5_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_5_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_5_out 0 0>;
  status = "ok";
 };

 pil_modem: qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x4080000 0x100>,
        <0x1f63000 0x008>,
        <0x1f65000 0x008>,
        <0x1f64000 0x008>,
        <0x4180000 0x040>,
        <0x00179000 0x004>,
        <0x01fe5048 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem",
       "halt_nc", "rmb_base", "restart_reg",
       "cxip_lm_vote_clear";

  clocks = <&clock_rpmcc 0>,
    <&clock_gcc 77>,
    <&clock_gcc 34>,
    <&clock_gcc 57>,
    <&clock_gcc 178>,
    <&clock_gcc 81>,
    <&clock_gcc 79>,
    <&clock_rpmcc 8>;
  clock-names = "xo", "iface_clk", "bus_clk",
         "mem_clk", "gpll0_mss_clk", "snoc_axi_clk",
         "mnoc_axi_clk", "qdss_clk";
  qcom,proxy-clock-names = "xo", "qdss_clk";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk",
      "gpll0_mss_clk", "snoc_axi_clk",
      "mnoc_axi_clk";

  interrupts = <0 448 1>;
  vdd_cx-supply = <&pm660l_s3_level>;
  vdd_cx-voltage = <384>;
  vdd_mx-supply = <&pm660l_s5_level>;
  vdd_mx-uV = <384>;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sysmon-id = <0>;
  qcom,minidump-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,qdsp6v62-1-5;
  memory-region = <&modem_fw_mem>;
  qcom,mem-protect-id = <0xF>;
  qcom,cx-ipeak-vote;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  status = "ok";
  qcom,mba-mem@0 {
   compatible = "qcom,pil-mba-mem";
   memory-region = <&pil_mba_mem>;
  };
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,mpm2-sleep-counter@10a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x10a3000 0x1000>;
  clock-frequency = <32768>;
 };

 qcom,msm-imem@146bf000 {
  compatible = "qcom,msm-imem";
  reg = <0x146bf000 0x1000>;
  ranges = <0x0 0x146bf000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 12>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 200>;
  };

  ss_mdump@b88 {
   compatible = "qcom,msm-imem-minidump";
   reg = <0xb88 28>;
  };
 };

 qcom,ghd {
  compatible = "qcom,gladiator-hang-detect";
  qcom,threshold-arr = <0x179d141c 0x179d1420
          0x179d1424 0x179d1428
          0x179d142c 0x179d1430>;
  qcom,config-reg = <0x179d1434>;
 };

 qcom,msm-gladiator-v2@17900000 {
  compatible = "qcom,msm-gladiator-v2";
  reg = <0x17900000 0xe000>;
  reg-names = "gladiator_base";
  interrupts = <0 22 0>;
  clock-names = "atb_clk";
  clocks = <&clock_rpmcc 8>;
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 6 4>;
 };

 qcom_seecom: qseecom@86d00000 {
  compatible = "qcom,qseecom";
  reg = <0x86d00000 0x2200000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,fde-key-size;
  qcom,no-clock-support;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 200000 400000>,
   <55 512 300000 800000>,
   <55 512 400000 1000000>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_rpmcc 75>,
   <&clock_rpmcc 75>,
   <&clock_rpmcc 75>,
   <&clock_rpmcc 75>;
  qcom,ce-opp-freq = <171430000>;
  qcom,qsee-reentrancy-support = <0>;
 };

 qcom_cedev: qcedev@1de0000{
  compatible = "qcom,qcedev";
  reg = <0x1de0000 0x20000>,
   <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 206 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 393600>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_rpmcc 73>,
    <&clock_rpmcc 73>,
    <&clock_rpmcc 73>,
    <&clock_rpmcc 73>;
  qcom,ce-opp-freq = <171430000>;
 };

 qcom_crypto: qcrypto@1de0000 {
  compatible = "qcom,qcrypto";
  reg = <0x1de0000 0x20000>,
    <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 206 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_rpmcc 74>,
    <&clock_rpmcc 74>,
    <&clock_rpmcc 74>,
    <&clock_rpmcc 74>;
  qcom,ce-opp-freq = <171430000>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
 };

 qcom_tzlog: tz-log@146bf720 {
  compatible = "qcom,tz-log";
  reg = <0x146bf720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 qcom_rng: qrng@793000 {
  compatible = "qcom,msm-rng";
  reg = <0x793000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 800>;
  clocks = <&clock_gcc 84>;
  clock-names = "iface_clk";
 };

 qcom,chd_silver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0x179880b0 0x179980b0
          0x179a80b0 0x179b80b0>;
  qcom,config-arr = <0x179880b8 0x179980b8
       0x179a80b8 0x179b80b8>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0x178880b0 0x178980b0
          0x178a80b0 0x178b80b0>;
  qcom,config-arr = <0x178880b8 0x178980b8
       0x178a80b8 0x178b80b8>;
 };

 ufsphy1: ufsphy@1da7000 {
  compatible = "qcom,ufs-phy-qmp-v3-660";
  reg = <0x1da7000 0xdb8>;
  reg-names = "phy_mem";
  #phy-cells = <0>;
  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&clock_rpmcc 46>,
   <&clock_gcc 97>,
   <&clock_gcc 99>;
  status = "disabled";
 };

 ufs1: ufshc@1da4000 {
  compatible = "qcom,ufshc";
  reg = <0x1da4000 0x3000>;
  interrupts = <0 265 0>;
  phys = <&ufsphy1>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufs_ice>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&clock_gcc 96>,
   <&clock_gcc 30>,
   <&clock_gcc 95>,
   <&clock_gcc 103>,
   <&clock_gcc 98>,
   <&clock_rpmcc 46>,
   <&clock_gcc 102>,
   <&clock_gcc 100>;
  freq-table-hz =
   <50000000 200000000>,
   <0 0>,
   <0 0>,
   <37500000 150000000>,
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>;

  lanes-per-direction = <1>;
  spm-level = <5>;

  non-removable;
  qcom,msm-bus,name = "ufs1";
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
  <95 512 0 0>, <1 650 0 0>,
  <95 512 922 0>, <1 650 1000 0>,
  <95 512 1844 0>, <1 650 1000 0>,
  <95 512 3688 0>, <1 650 1000 0>,
  <95 512 7376 0>, <1 650 1000 0>,
  <95 512 127796 0>, <1 650 1000 0>,
  <95 512 255591 0>, <1 650 1000 0>,
  <95 512 2097152 0>, <1 650 102400 0>,
  <95 512 149422 0>, <1 650 1000 0>,
  <95 512 298189 0>, <1 650 1000 0>,
  <95 512 2097152 0>, <1 650 102400 0>,
  <95 512 7643136 0>, <1 650 307200 0>;
  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "MAX";

  resets = <&clock_gcc 2>;
  reset-names = "core_reset";

  status = "disabled";
 };

 jtag_fuse: jtagfuse@786040 {
  compatible = "qcom,jtag-fuse-v4";
  reg = <0x786040 0x8>;
  reg-names = "fuse-base";
 };
 sn_fuse: snfuse@0xA4128 {
        compatible = "qcom,sn-fuse";
        reg = <0x786134 0x4>,
              <0x78607C 0x4>;
        reg-names = "sn-base","fuse-state";
       };

 jtag_mm0: jtagmm@7840000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7840000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@7940000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7940000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@7a40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7a40000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@7b40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7b40000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@7c40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7c40000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@7d40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7d40000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 jtag_mm6: jtagmm@7e40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7e40000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
 };

 jtag_mm7: jtagmm@7f40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7f40000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>,
    <&clock_rpmcc 9>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
 };
};

# 1 "../arch/arm64/boot/dts/qcom/sdm660-ion.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm660-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@22 {
   reg = <22>;
   memory-region = <&adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };
 };
};
# 2575 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-bus.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm660-bus.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-bus.dtsi" 2

&soc {
 ad_hoc_bus: ad-hoc-bus {

  compatible = "qcom,msm-bus-device";
  reg = <0x1620000 0x20000>,
   <0x1000000 0x80000>,
   <0x1500000 0x10000>,
   <0x1700000 0x20000>,
   <0x17900000 0xE000>,
   <0x1740000 0x10000>,
   <0x1740000 0x10000>;

  reg-names = "snoc-base", "bimc-base", "cnoc-base",
  "a2noc-base", "gnoc-base", "mmnoc-ahb-base", "mnoc-base";



  fab_a2noc: fab-a2noc {
   cell-id = <6147>;
   label = "fab-a2noc";
   qcom,fab-dev;
   qcom,base-name = "a2noc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <16384>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 87>,
    <&clock_rpmcc 88>;
   qcom,node-qos-clks {
    clock-names =
    "clk-ipa-clk",
    "clk-ufs-axi-clk",
    "clk-aggre2-ufs-axi-no-rate",
    "clk-aggre2-usb3-axi-cfg-no-rate",
    "clk-cfg-noc-usb2-axi-no-rate";
    clocks =
    <&clock_rpmcc 34>,
    <&clock_gcc 96>,
    <&clock_gcc 30>,
    <&clock_gcc 31>,
    <&clock_gcc 58>;
   };
  };

  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 63>,
    <&clock_rpmcc 64>;
  };

  fab_cnoc: fab-cnoc {
   cell-id = <5120>;
   label = "fab-cnoc";
   qcom,fab-dev;
   qcom,base-name = "cnoc-base";
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 65>,
    <&clock_rpmcc 66>;
  };

  fab_gnoc: fab-gnoc {
   cell-id = <6148>;
   label = "fab-gnoc";
   qcom,virt-dev;
   qcom,base-name = "gnoc-base";
  };

  fab_mnoc: fab-mnoc {
   cell-id = <2048>;
   label = "fab-mnoc";
   qcom,fab-dev;
   qcom,base-name = "mnoc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <20480>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 60>,
    <&clock_rpmcc 61>;
   qcom,node-qos-clks {
    clock-names =
    "clk-mmssnoc-axi-no-rate",
    "clk-mmss-noc-cfg-ahb-no-rate";
    clocks =
    <&clock_rpmcc 60>,
    <&clock_gcc 75>;
   };
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <24576>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 77>,
    <&clock_rpmcc 78>;
  };

  fab_mnoc_ahb: fab-mnoc-ahb {
   cell-id = <2049>;
   label = "fab-mnoc-ahb";
   qcom,fab-dev;
   qcom,base-name = "mmnoc-ahb-base";
   qcom,setrate-only-clk;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_mmss 5 >,
        <&clock_mmss 5>;
  };



  mas_ipa: mas-ipa {
   cell-id = <90>;
   label = "mas-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <59>;
  };

  mas_cnoc_a2noc: mas-cnoc-a2noc {
   cell-id = <118>;
   label = "mas-cnoc-a2noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <146>;
   qcom,blacklist = <&slv_snoc_cnoc>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <39>;
  };

  mas_ufs: mas-ufs {
   cell-id = <95>;
   label = "mas-ufs";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <68>;
  };

  mas_usb_hs: mas-usb-hs {
   cell-id = <87>;
   label = "mas-usb-hs";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <42>;
  };

  mas_usb3: mas-usb3 {
   cell-id = <61>;
   label = "mas-usb3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <32>;
  };

  mas_crypto_c0: mas-crypto-c0 {
   cell-id = <55>;
   label = "mas-crypto-c0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_gnoc_bimc: mas-gnoc-bimc {
   cell-id = <116>;
   label = "mas-gnoc-bimc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <144>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_hmss_l3
     &slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_mnoc_bimc: mas-mnoc-bimc {
   cell-id = <10027>;
   label = "mas-mnoc-bimc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_hmss_l3
     &slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <2>;
  };

  mas_snoc_bimc: mas-snoc-bimc {
   cell-id = <10031>;
   label = "mas-snoc-bimc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,connections = <&slv_hmss_l3 &slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_pimem: mas-pimem {
   cell-id = <123>;
   label = "mas-pimem";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_hmss_l3 &slv_ebi>;
   qcom,prio-lvl = <1>;
   qcom,prio-rd = <1>;
   qcom,prio-wr = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <113>;
  };

  mas_snoc_cnoc: mas-snoc-cnoc {
   cell-id = <10035>;
   label = "mas-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_clk_ctl
     &slv_qdss_cfg &slv_qm_cfg
     &slv_srvc_cnoc &slv_ufs_cfg
     &slv_tcsr &slv_a2noc_smmu_cfg
     &slv_snoc_cfg &slv_tlmm_south
     &slv_mpm &slv_cnoc_mnoc_mmss_cfg
     &slv_sdcc_2 &slv_sdcc_1
     &slv_spdm &slv_pmic_arb
     &slv_prng &slv_mss_cfg
     &slv_gpuss_cfg &slv_imem_cfg
     &slv_usb3_0 &slv_a2noc_cfg
     &slv_tlmm_north &slv_usb_hs
     &slv_pdm &slv_tlmm_center
     &slv_ahb2phy &slv_blsp_2
     &slv_blsp_1 &slv_pimem_cfg
     &slv_glm &slv_message_ram
     &slv_bimc_cfg &slv_cnoc_mnoc_cfg>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,mas-rpm-id = <52>;
  };

  mas_qdss_dap: mas-qdss-dap {
   cell-id = <76>;
   label = "mas-qdss-dap";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_clk_ctl
     &slv_qdss_cfg &slv_qm_cfg
     &slv_srvc_cnoc &slv_ufs_cfg
     &slv_tcsr &slv_a2noc_smmu_cfg
     &slv_snoc_cfg &slv_tlmm_south
     &slv_mpm &slv_cnoc_mnoc_mmss_cfg
     &slv_sdcc_2 &slv_sdcc_1
     &slv_spdm &slv_pmic_arb
     &slv_prng &slv_mss_cfg
     &slv_gpuss_cfg &slv_imem_cfg
     &slv_usb3_0 &slv_a2noc_cfg
     &slv_tlmm_north &slv_usb_hs
     &slv_pdm &slv_tlmm_center
     &slv_ahb2phy &slv_blsp_2
     &slv_blsp_1 &slv_pimem_cfg
     &slv_glm &slv_message_ram
     &slv_cnoc_a2noc &slv_bimc_cfg
     &slv_cnoc_mnoc_cfg>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,mas-rpm-id = <49>;
  };

  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_gnoc_snoc &slv_gnoc_bimc>;
   qcom,bus-dev = <&fab_gnoc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_cnoc_mnoc_mmss_cfg: mas-cnoc-mnoc-mmss-cfg {
   cell-id = <102>;
   label = "mas-cnoc-mnoc-mmss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_venus_throttle_cfg
     &slv_venus_cfg &slv_camera_throttle_cfg
     &slv_smmu_cfg &slv_camera_cfg &slv_csi_phy_cfg
     &slv_display_throttle_cfg &slv_display_cfg
     &slv_mmss_clk_cfg &slv_mnoc_mpu_cfg
     &slv_misc_cfg &slv_mmss_clk_xpu_cfg>;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,mas-rpm-id = <4>;
  };

  mas_cnoc_mnoc_cfg: mas-cnoc-mnoc-cfg {
   cell-id = <103>;
   label = "mas-cnoc-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_srvc_mnoc>;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,mas-rpm-id = <5>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <115>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <7>;
  };

  mas_mdp_p0: mas-mdp-p0 {
   cell-id = <22>;
   label = "mas-mdp-p0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,vrail-comp = <50>;
   qcom,mas-rpm-id = <8>;
  };

  mas_mdp_p1: mas-mdp-p1 {
   cell-id = <23>;
   label = "mas-mdp-p1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,vrail-comp = <50>;
   qcom,mas-rpm-id = <61>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <9>;
  };

  mas_vfe: mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <11>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_pimem
     &slv_imem &slv_snoc_cnoc
     &slv_snoc_bimc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
  };

  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_pimem
     &slv_imem &slv_snoc_cnoc
     &slv_snoc_bimc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_snoc_cfg: mas-snoc-cfg {
   cell-id = <54>;
   label = "mas-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <20>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pimem
     &slv_ipa &slv_qdss_stm
     &slv_lpass &slv_hmss
     &slv_cdsp &slv_snoc_cnoc
     &slv_wlan &slv_imem>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_a2noc_snoc: mas-a2noc-snoc {
   cell-id = <10064>;
   label = "mas-a2noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pimem
     &slv_ipa &slv_qdss_stm
     &slv_lpass &slv_hmss
     &slv_snoc_bimc &slv_cdsp
     &slv_snoc_cnoc &slv_wlan
     &slv_imem>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <112>;
  };





  slv_a2noc_snoc:slv-a2noc-snoc {
   cell-id = <10065>;
   label = "slv-a2noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,connections = <&mas_a2noc_snoc>;
   qcom,slv-rpm-id = <143>;
  };

  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_hmss_l3:slv-hmss-l3 {
   cell-id = <680>;
   label = "slv-hmss-l3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <160>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_cnoc_a2noc:slv-cnoc-a2noc {
   cell-id = <725>;
   label = "slv-cnoc-a2noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,connections = <&mas_cnoc_a2noc>;
   qcom,slv-rpm-id = <208>;
  };

  slv_mpm:slv-mpm {
   cell-id = <536>;
   label = "slv-mpm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <62>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_tlmm_north:slv-tlmm-north {
   cell-id = <731>;
   label = "slv-tlmm-north";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <214>;
  };

  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_pimem_cfg:slv-pimem-cfg {
   cell-id = <681>;
   label = "slv-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <167>;
  };

  slv_imem_cfg:slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <54>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_glm:slv-glm {
   cell-id = <726>;
   label = "slv-glm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <209>;
  };

  slv_bimc_cfg:slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <56>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_spdm:slv-spdm {
   cell-id = <633>;
   label = "slv-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <60>;
  };

  slv_qdss_cfg:slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <63>;
  };

  slv_cnoc_mnoc_cfg:slv-cnoc-mnoc-cfg {
   cell-id = <640>;
   label = "slv-cnoc-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,connections = <&mas_cnoc_mnoc_cfg>;
   qcom,slv-rpm-id = <66>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_qm_cfg:slv-qm-cfg {
   cell-id = <729>;
   label = "slv-qm-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <212>;
  };

  slv_clk_ctl:slv-clk-ctl {
   cell-id = <620>;
   label = "slv-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <47>;
  };

  slv_mss_cfg:slv-mss-cfg {
   cell-id = <621>;
   label = "slv-mss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <48>;
  };

  slv_tlmm_south:slv-tlmm-south {
   cell-id = <735>;
   label = "slv-tlmm-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <217>;
  };

  slv_ufs_cfg:slv-ufs-cfg {
   cell-id = <650>;
   label = "slv-ufs-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <92>;
  };

  slv_a2noc_cfg:slv-a2noc-cfg {
   cell-id = <688>;
   label = "slv-a2noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <150>;
  };

  slv_a2noc_smmu_cfg:slv-a2noc-smmu-cfg {
   cell-id = <693>;
   label = "slv-a2noc-smmu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <152>;
  };

  slv_gpuss_cfg:slv-gpuss-cfg {
   cell-id = <598>;
   label = "slv-gpuss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_ahb2phy:slv-ahb2phy {
   cell-id = <685>;
   label = "slv-ahb2phy";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <163>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_tlmm_center:slv-tlmm-center {
   cell-id = <736>;
   label = "slv-tlmm-center";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <218>;
  };

  slv_blsp_2:slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <37>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_cnoc_mnoc_mmss_cfg:slv-cnoc-mnoc-mmss-cfg {
   cell-id = <631>;
   label = "slv-cnoc-mnoc-mmss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,connections = <&mas_cnoc_mnoc_mmss_cfg>;
   qcom,slv-rpm-id = <58>;
  };

  slv_usb_hs:slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <40>;
  };

  slv_usb3_0:slv-usb3-0 {
   cell-id = <583>;
   label = "slv-usb3-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <22>;
  };

  slv_srvc_cnoc:slv-srvc-cnoc {
   cell-id = <646>;
   label = "slv-srvc-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <76>;
  };


  slv_gnoc_bimc:slv-gnoc-bimc {
   cell-id = <727>;
   label = "slv-gnoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_gnoc>;
   qcom,connections = <&mas_gnoc_bimc>;
   qcom,slv-rpm-id = <210>;
  };

  slv_gnoc_snoc:slv-gnoc-snoc {
   cell-id = <728>;
   label = "slv-gnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_gnoc>;
   qcom,connections = <&mas_gnoc_snoc>;
   qcom,slv-rpm-id = <211>;
  };

  mas_gnoc_snoc: mas-gnoc-snoc {
   cell-id = <122>;
   label = "mas-gnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pimem
     &slv_ipa &slv_qdss_stm
     &slv_lpass &slv_hmss
     &slv_cdsp &slv_snoc_cnoc
     &slv_wlan &slv_imem>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <150>;
  };

  slv_camera_cfg:slv-camera-cfg {
   cell-id = <589>;
   label = "slv-camera-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <3>;
  };

  slv_camera_throttle_cfg:slv-camera-throttle-cfg {
   cell-id = <709>;
   label = "slv-camera-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <154>;
  };

  slv_misc_cfg:slv-misc-cfg {
   cell-id = <594>;
   label = "slv-misc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <8>;
  };

  slv_venus_throttle_cfg:slv-venus-throttle-cfg {
   cell-id = <696>;
   label = "slv-venus-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <178>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <10>;
  };

  slv_mmss_clk_xpu_cfg:slv-mmss-clk-xpu-cfg {
   cell-id = <600>;
   label = "slv-mmss-clk-xpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <13>;
  };

  slv_mmss_clk_cfg:slv-mmss-clk-cfg {
   cell-id = <599>;
   label = "slv-mmss-clk-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <12>;
  };

  slv_mnoc_mpu_cfg:slv-mnoc-mpu-cfg {
   cell-id = <601>;
   label = "slv-mnoc-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <14>;
  };

  slv_display_cfg:slv-display-cfg {
   cell-id = <590>;
   label = "slv-display-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <4>;
  };

  slv_csi_phy_cfg:slv-csi-phy-cfg {
   cell-id = <742>;
   label = "slv-csi-phy-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <224>;
  };

  slv_display_throttle_cfg:slv-display-throttle-cfg {
   cell-id = <700>;
   label = "slv-display-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <156>;
  };

  slv_smmu_cfg:slv-smmu-cfg {
   cell-id = <722>;
   label = "slv-smmu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <205>;
  };

  slv_mnoc_bimc:slv-mnoc-bimc {
   cell-id = <10028>;
   label = "slv-mnoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,connections = <&mas_mnoc_bimc>;
   qcom,slv-rpm-id = <16>;
   qcom,enable-only-clk;
   clock-names = "node_clk";
   clocks = <&clock_rpmcc 60>;
  };

  slv_srvc_mnoc:slv-srvc-mnoc {
   cell-id = <603>;
   label = "slv-srvc-mnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <17>;
  };

  slv_hmss:slv-hmss {
   cell-id = <673>;
   label = "slv-hmss";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_lpass:slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <21>;
  };

  slv_wlan:slv-wlan {
   cell-id = <723>;
   label = "slv-wlan";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <206>;
  };

  slv_cdsp:slv-cdsp {
   cell-id = <739>;
   label = "slv-cdsp";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <221>;
  };

  slv_ipa:slv-ipa {
   cell-id = <676>;
   label = "slv-ipa";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <183>;
  };

  slv_snoc_bimc:slv-snoc-bimc {
   cell-id = <10032>;
   label = "slv-snoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_cnoc:slv-snoc-cnoc {
   cell-id = <10036>;
   label = "slv-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_cnoc>;
   qcom,slv-rpm-id = <25>;
  };

  slv_imem:slv-imem {
   cell-id = <585>;
   label = "slv-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_pimem:slv-pimem {
   cell-id = <712>;
   label = "slv-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <166>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_srvc_snoc:slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <29>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  qcom,bw-upstep = <450>;
  qcom,bw-dwnstep = <8200>;
  qcom,max-vote = <8200>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <30>;

  qcom,ports = <24>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <210000 610000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <5000 5000 5000 5000 5000 5000>;


  qcom,cci-response-time-us = <10000 10000 10000
      10000 10000 10000>;
  qcom,max-cci-freq = <1036800>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 1>;
 };
};
# 2576 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pm660_f7a.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-pm660_f7a.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/spmi/spmi.h" 1
# 15 "../arch/arm64/boot/dts/qcom/msm-pm660_f7a.dtsi" 2


&spmi_bus {
 qcom,pm660@0 {
  compatible ="qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm660_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
   qcom,fab-id-valid;
   qcom,tp-rev-valid;
  };

  pm660_misc: qcom,misc@900 {
   compatible = "qcom,qpnp-misc";
   reg = <0x900 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0 0>,
         <0x0 0x8 0x1 0>,
         <0x0 0x8 0x4 0>,
         <0x0 0x8 0x5 0>;
   interrupt-names = "kpdpwr", "resin",
     "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,kpdpwr-sw-debounce;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
    qcom,support-reset = <1>;
    qcom,s1-timer = <4480>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <7>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };

   qcom,pon_3 {
    qcom,pon-type = <3>;
    qcom,pull-up = <1>;
    qcom,support-reset = <1>;
    qcom,s1-timer = <3072>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <1>;
    qcom,use-bark;
   };
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0 1>;
   label = "pm660_tz";
   qcom,channel-num = <6>;
   qcom,temp_alarm-vadc = <&pm660_vadc>;
  };

  pm660_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm660-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    status = "disabled";
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    status = "disabled";
   };

   gpio@ca00 {
    reg = <0xca00 0x100>;
    qcom,pin-num = <11>;
    status = "disabled";
   };

   gpio@cb00 {
    reg = <0xcb00 0x100>;
    qcom,pin-num = <12>;
    status = "disabled";
   };

   gpio@cc00 {
    reg = <0xcc00 0x100>;
    qcom,pin-num = <13>;
    status = "disabled";
   };
  };

  pm660_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
   qcom,charge-enable = <0>;
  };

  pm660_rtc: qcom,pm660_rtc {
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm660_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };
   qcom,pm660_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1 0>;
   };
  };

  pm660_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc-hc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1875>;

   chan@6 {
    label = "die_temp";
    reg = <6>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };

   chan@0 {
    label = "ref_gnd";
    reg = <0>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };

   chan@1 {
    label = "ref_1250v";
    reg = <1>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };

   chan@83 {
    label = "vph_pwr";
    reg = <0x83>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@85 {
    label = "vcoin";
    reg = <0x85>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@4c {
    label = "xo_therm";
    reg = <0x4c>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@4d {
    label = "msm_therm";
    reg = <0x4d>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@50 {
    label = "backlight_therm";
    reg = <0x50>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@51 {
    label = "quiet_therm";
    reg = <0x51>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@4e {
    label = "emmc_therm";
    reg = <0x4e>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@4f {
    label = "pa_therm0";
    reg = <0x4f>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@1d {
    label = "drax_temp";
    reg = <0x1d>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };
  };

  pm660_charger: qcom,qpnp-smb2 {
   compatible = "qcom,qpnp-smb2";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,pmic-revid = <&pm660_revid>;

   io-channels = <&pm660_rradc 8>,
          <&pm660_rradc 10>,
          <&pm660_rradc 3>,
          <&pm660_rradc 4>;
   io-channel-names = "charger_temp",
        "charger_temp_max",
        "usbin_i",
        "usbin_v";

   qcom,wipower-max-uw = <5000000>;
   dpdm-supply = <&qusb_phy0>;
   qcom,usb-icl-ua = <2900000>;
   qcom,otg-cl-ua = <1500000>;
   qcom,dc-icl-ua = <2900000>;
   qcom,fcc-max-ua = <2900000>;
   qcom,fv-max-uv = <4400000>;
   qcom,sw-jeita-enable;


   qcom,thermal-mitigation
     = <2900000 2400000 2000000 1500000 800000 500000 100000>;

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts =
     <0x0 0x10 0x0 1>,
     <0x0 0x10 0x1 1>,
     <0x0 0x10 0x2 1>,
     <0x0 0x10 0x3 1>,
     <0x0 0x10 0x4 1>;

    interrupt-names = "chg-error",
        "chg-state-change",
        "step-chg-state-change",
        "step-chg-soc-update-fail",
        "step-chg-soc-update-request";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
    interrupts = <0x0 0x11 0x0 (2 | 1)>,
          <0x0 0x11 0x1 (2 | 1)>,
          <0x0 0x11 0x2 (2 | 1)>,
          <0x0 0x11 0x3 (2 | 1)>;

    interrupt-names = "otg-fail",
        "otg-overcurrent",
        "otg-oc-dis-sw-sts",
        "testmode-change-detect";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts =
     <0x0 0x12 0x0 1>,
     <0x0 0x12 0x1 (2 | 1)>,
     <0x0 0x12 0x2 (2 | 1)>,
     <0x0 0x12 0x3 (2 | 1)>,
     <0x0 0x12 0x4 (2 | 1)>,
     <0x0 0x12 0x5 (2 | 1)>;

    interrupt-names = "bat-temp",
        "bat-ocp",
        "bat-ov",
        "bat-low",
        "bat-therm-or-id-missing",
        "bat-terminal-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts =
     <0x0 0x13 0x0 (2 | 1)>,
     <0x0 0x13 0x1 (2 | 1)>,
     <0x0 0x13 0x2 (2 | 1)>,
     <0x0 0x13 0x3 (2 | 1)>,
     <0x0 0x13 0x4 (2 | 1)>,
     <0x0 0x13 0x5 1>,
     <0x0 0x13 0x6 1>,
     <0x0 0x13 0x7 1>;

    interrupt-names = "usbin-collapse",
        "usbin-lt-3p6v",
        "usbin-uv",
        "usbin-ov",
        "usbin-plugin",
        "usbin-src-change",
        "usbin-icl-change",
        "type-c-change";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts =
     <0x0 0x14 0x0 (2 | 1)>,
     <0x0 0x14 0x1 (2 | 1)>,
     <0x0 0x14 0x2 (2 | 1)>,
     <0x0 0x14 0x3 (2 | 1)>,
     <0x0 0x14 0x4 (2 | 1)>,
     <0x0 0x14 0x5 (2 | 1)>,
     <0x0 0x14 0x6 1>;

    interrupt-names = "dcin-collapse",
        "dcin-lt-3p6v",
        "dcin-uv",
        "dcin-ov",
        "dcin-plugin",
        "div2-en-dg",
        "dcin-icl-change";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts =
     <0x0 0x16 0x0 1>,
     <0x0 0x16 0x1 1>,
     <0x0 0x16 0x2 (2 | 1)>,
     <0x0 0x16 0x3 (2 | 1)>,
     <0x0 0x16 0x4 (2 | 1)>,
     <0x0 0x16 0x5 (2 | 1)>,
     <0x0 0x16 0x6 2>,
     <0x0 0x16 0x7 (2 | 1)>;

    interrupt-names = "wdog-snarl",
        "wdog-bark",
        "aicl-fail",
        "aicl-done",
        "high-duty-cycle",
        "input-current-limiting",
        "temperature-change",
        "switcher-power-ok";
   };
  };

  pm660_pdphy: qcom,usb-pdphy@1700 {
   compatible = "qcom,qpnp-pdphy";
   reg = <0x1700 0x100>;
   vdd-pdphy-supply = <&pm660l_l7>;
   vbus-supply = <&smb2_vbus>;
   vconn-supply = <&smb2_vconn>;
   interrupts = <0x0 0x17 0x0 1>,
         <0x0 0x17 0x1 1>,
         <0x0 0x17 0x2 1>,
         <0x0 0x17 0x3 1>,
         <0x0 0x17 0x4 1>,
         <0x0 0x17 0x5 1>,
         <0x0 0x17 0x6 1>;

   interrupt-names = "sig-tx",
       "sig-rx",
       "msg-tx",
       "msg-rx",
       "msg-tx-failed",
       "msg-tx-discarded",
       "msg-rx-discarded";

   qcom,default-sink-caps = <5000 3000>,
       <9000 3000>;
  };

  pm660_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm-hc";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1875>;
   qcom,adc_tm-vadc = <&pm660_vadc>;
   qcom,decimation = <0>;
   qcom,fast-avg-setup = <0>;

   chan@83 {
    label = "vph_pwr";
    reg = <0x83>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,btm-channel-number = <0x60>;
   };

   chan@4d {
    label = "msm_therm";
    reg = <0x4d>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x68>;
    qcom,thermal-node;
   };

   chan@51 {
    label = "quiet_therm";
    reg = <0x51>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x70>;
    qcom,thermal-node;
   };

   chan@4c {
    label = "xo_therm";
    reg = <0x4c>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x78>;
    qcom,thermal-node;
   };
  };

  pm660_rradc: rradc@4500 {
   compatible = "qcom,rradc";
   reg = <0x4500 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   qcom,pmic-revid = <&pm660_revid>;
  };

  pm660_fg: qpnp,fg {
   compatible = "qcom,fg-gen3";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pm660_revid>;
   io-channels = <&pm660_rradc 0>,
          <&pm660_rradc 7>;
   io-channel-names = "rradc_batt_id",
        "rradc_die_temp";
   qcom,rradc-base = <0x4500>;
   qcom,fg-cutoff-voltage = <3400>;
   qcom,fg-chg-term-current = <200>;
   qcom,fg-sys-term-current = <300>;
   qcom,fg-recharge-voltage = <4350>;
   qcom,fg-esr-timer-awake = <96 96>;
   qcom,fg-esr-timer-asleep = <256 256>;
   qcom,fg-esr-timer-charging = <0 96>;
   qcom,cycle-counter-en;
   qcom,fg-jeita-thresholds = <0 15 45 60>;
   qcom,fg-jeita-hyst-temp = <0>;
   qcom,battery-thermal-coefficients = [d2 50 ff];
   status = "okay";

   qcom,fg-batt-soc@4000 {
    status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x0 0x40 0x0 (2 | 1)>,
          <0x0 0x40 0x1 (2 | 1)>,
          <0x0 0x40 0x2
       1>,
          <0x0 0x40 0x3
       1>,
          <0x0 0x40 0x4 (2 | 1)>,
          <0x0 0x40 0x5
       1>,
          <0x0 0x40 0x6 (2 | 1)>,
          <0x0 0x40 0x7 (2 | 1)>;
    interrupt-names = "soc-update",
        "soc-ready",
        "bsoc-delta",
        "msoc-delta",
        "msoc-low",
        "msoc-empty",
        "msoc-high",
        "msoc-full";
   };

   qcom,fg-batt-info@4100 {
    status = "okay";
    reg = <0x4100 0x100>;
    interrupts = <0x0 0x41 0x0 (2 | 1)>,
          <0x0 0x41 0x1 (2 | 1)>,
          <0x0 0x41 0x2 (2 | 1)>,
          <0x0 0x41 0x3 (2 | 1)>,
          <0x0 0x41 0x6 (2 | 1)>;
    interrupt-names = "vbatt-pred-delta",
        "vbatt-low",
        "esr-delta",
        "batt-missing",
        "batt-temp-delta";
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x0 0x44 0x0 (2 | 1)>,
          <0x0 0x44 0x1 (2 | 1)>,
          <0x0 0x44 0x2 (2 | 1)>;
    interrupt-names = "ima-rdy",
        "mem-xcp",
        "dma-grant";
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl-lmh";
   reg = <0x4200 0xff>,
    <0x4300 0xff>;
   reg-names = "fg_user_adc",
     "fg_lmh";
   interrupts = <0x0 0x42 0x0 0>,
     <0x0 0x42 0x2 0>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-polling-delay-ms = <100>;
   qcom,ibat-polling-delay-ms = <100>;
  };
 };

 qcom,pm660@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm660_haptics: qcom,haptic@c000 {
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x1 0xc0 0x0 (2 | 1)>,
         <0x1 0xc0 0x1 (2 | 1)>;
   interrupt-names = "sc-irq", "play-irq";
   qcom,pmic-revid = <&pm660_revid>;
   qcom,pmic-misc = <&pm660_misc>;
   qcom,misc-clk-trim-error-reg = <0xf3>;
   qcom,actuator-type = "erm";
   qcom,play-mode = "direct";
   qcom,vmax-mv = <3200>;
   qcom,ilim-ma = <800>;
   qcom,wave-shape = "square";
   qcom,wave-play-rate-us = <6667>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,sc-deb-cycles = <8>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,lra-high-z = "opt0";
   qcom,lra-auto-res-mode = "qwd";
   qcom,lra-calibrate-at-eop = <0>;
   qcom,correct-lra-drive-freq;
  };
 };
};
# 2577 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pm660l.dtsi" 1
# 16 "../arch/arm64/boot/dts/qcom/msm-pm660l.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/power-on.h" 1
# 17 "../arch/arm64/boot/dts/qcom/msm-pm660l.dtsi" 2

&spmi_bus {
 qcom,pm660l@2 {
  compatible = "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm660l_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pm660l_pbs: qcom,pbs@7300 {
   compatible = "qcom,qpnp-pbs";
   reg = <0x7300 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,hard-reset-poweroff-type =
    <0x04>;
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x2 0x24 0x0 1>;
   label = "pm660l_tz";
  };

  pm660l_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm660l-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    status = "disabled";
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    status = "disabled";
   };

   gpio@ca00 {
    reg = <0xca00 0x100>;
    qcom,pin-num = <11>;
    status = "disabled";
   };

   gpio@cb00 {
    reg = <0xcb00 0x100>;
    qcom,pin-num = <12>;
    status = "disabled";
   };

  };
 };

 pm660l_3: qcom,pm660l@3 {
  compatible ="qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm660l_pwm_1: pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
     "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,lpg-lut-size = <0x7e>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
  };

  pm660l_pwm_2: pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,lpg-lut-size = <0x7e>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
  };

  pm660l_pwm_3: pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,lpg-lut-size = <0x7e>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
   qcom,period = <6000000>;

   qcom,lpg {
    label = "lpg";
    cell-index = <0>;
    qcom,duty-percents =
     <0x01 0x0a 0x14 0x1e 0x28 0x32 0x3c
     0x46 0x50 0x5a 0x64
     0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e
     0x14 0x0a 0x01>;
   };
  };

  pm660l_pwm_4: pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,channel-id = <4>;
   qcom,lpg-lut-size = <0x7e>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  qcom,leds@d000 {
   compatible = "qcom,leds-qpnp";
   reg = <0xd000 0x100>;
   label = "rgb";

   red_led: qcom,rgb_0 {
    label = "rgb";
    qcom,id = <3>;
    qcom,mode = "pwm";
    pwms = <&pm660l_pwm_3 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "red";
    qcom,start-idx = <0>;
    qcom,idx-len = <21>;
    qcom,duty-pcts =
     [00 19 32 4B 64
      64 4B 32 19 00];
    qcom,use-blink;
   };

   green_led: qcom,rgb_1 {
    label = "rgb";
    qcom,id = <4>;
    qcom,mode = "pwm";
    pwms = <&pm660l_pwm_2 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "green";
   };

   blue_led: qcom,rgb_2 {
    label = "rgb";
    qcom,id = <5>;
    qcom,mode = "pwm";
    pwms = <&pm660l_pwm_1 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "blue";
   };
  };

  pm660l_wled: qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base";
   interrupts = <0x3 0xd8 0x1 1>;
   interrupt-names = "ovp-irq";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-uv = <127500>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29600>;
   qcom,ilim-ma = <970>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <20000>;
   qcom,cons-sync-write-delay-us = <1000>;
   qcom,led-strings-list = [00 01 02];
   qcom,loop-auto-gm-en;
   qcom,en-cabc;
   qcom,pmic-revid = <&pm660l_revid>;
   status = "ok";
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led-v2";
   reg = <0xd300 0x100>;
   label = "flash";
   interrupts = <0x3 0xd3 0x0 1>,
     <0x3 0xd3 0x3 1>,
     <0x3 0xd3 0x4 1>;
   interrupt-names = "led-fault-irq",
     "all-ramp-down-done-irq",
     "all-ramp-up-done-irq";
   qcom,hdrm-auto-mode;
   qcom,short-circuit-det;
   qcom,open-circuit-det;
   qcom,vph-droop-det;
   qcom,thermal-derate-en;
   qcom,thermal-derate-current = <200 500 1000>;
   qcom,isc-delay = <192>;
   qcom,pmic-revid = <&pm660l_revid>;

   pm660l_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <900>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <900>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_flash2: qcom,flash_2 {
    label = "flash";
    qcom,led-name = "led:flash_2";
    qcom,max-current = <100>;
    qcom,default-led-trigger = "flash2_trigger";
    qcom,id = <2>;
    qcom,current-ma = <90>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,max-current = <1000>;
    qcom,default-led-trigger = "torch0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <100>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,max-current = <1000>;
    qcom,default-led-trigger = "torch1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <100>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_torch2: qcom,torch_2 {
    label = "torch";
    qcom,led-name = "led:torch_2";
    qcom,max-current = <150>;
    qcom,default-led-trigger = "torch2_trigger";
    qcom,id = <2>;
    qcom,current-ma = <90>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   qcom,flashlight_0 {
    label = "flashlight";
    qcom,led-name = "flashlight";
    qcom,torch-name = "led:torch_0", "led:torch_1";
    qcom,switch-name = "led:switch_0";
    qcom,id = <0>;
   };

   pm660l_switch0: qcom,led_switch_0 {
    label = "switch";
    qcom,led-name = "led:switch_0";
    qcom,led-mask = <3>;
    qcom,default-led-trigger = "switch0_trigger";
   };

   pm660l_switch1: qcom,led_switch_1 {
    label = "switch";
    qcom,led-name = "led:switch_1";
    qcom,led-mask = <4>;
    qcom,default-led-trigger = "switch1_trigger";
   };
  };

  pm660l_lcdb: qpnp-lcdb@ec00 {
   compatible = "qcom,qpnp-lcdb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0xec00 0x100>;
   interrupts = <0x3 0xec 0x1 1>;
   interrupt-names = "sc-irq";

   qcom,pmic-revid = <&pm660l_revid>;

   lcdb_ldo_vreg: ldo {
    label = "ldo";
    regulator-name = "lcdb_ldo";
    qcom,ldo-ilim-ma = <260>;
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };

   lcdb_ncp_vreg: ncp {
    label = "ncp";
    regulator-name = "lcdb_ncp";
    qcom,ncp-ilim-ma = <260>;
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };
  };

  pm660a_oledb: qpnp-oledb@e000 {
         compatible = "qcom,qpnp-oledb-regulator";
         #address-cells = <1>;
         #size-cells = <1>;
         qcom,pmic-revid = <&pm660l_revid>;
         reg = <0xe000 0x100>;
         qcom,pbs-client = <&pm660l_pbs>;

         label = "oledb";
         regulator-name = "regulator-oledb";
         regulator-min-microvolt = <5000000>;
         regulator-max-microvolt = <8100000>;

         qcom,swire-control;
         qcom,ext-pin-control;
         status = "disabled";
  };

  pm660a_labibb: qpnp-labibb-regulator {
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pm660l_revid>;
   qcom,swire-control;
   status = "disabled";

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6300000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-init-voltage = <4000000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
   };

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6100000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-init-voltage = <4600000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;

    qcom,notify-lab-vreg-ok-sts;
   };
  };
 };
};
# 2578 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pm660-rpm-regulator.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-pm660-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_s6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2579 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pm660l-rpm-regulator.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-pm660l-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpb1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpb2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpb";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpb3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwcx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpb5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldob";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldob";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldob";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldob";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldob";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldob";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldob";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldob";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwlc";
  qcom,resource-id = <0>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldob10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwlm";
  qcom,resource-id = <0>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-bobb {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "bobb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <4>;
  status = "disabled";

  regulator-bob {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_bob";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2580 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-regulator.dtsi" 1
# 19 "../arch/arm64/boot/dts/qcom/sdm660-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa4 {
  status = "okay";
  pm660_s4: regulator-s4 {
   regulator-min-microvolt = <1805000>;
   regulator-max-microvolt = <2040000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa5 {
  status = "okay";
  pm660_s5: regulator-s5 {
   regulator-min-microvolt = <1224000>;
   regulator-max-microvolt = <1350000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa6 {
  status = "okay";
  pm660_s6: regulator-s6 {
   regulator-min-microvolt = <504000>;
   regulator-max-microvolt = <992000>;
   status = "okay";
  };
 };

 rpm-regulator-smpb1 {
  status = "okay";
  pm660l_s1: regulator-s1 {
   regulator-min-microvolt = <1125000>;
   regulator-max-microvolt = <1125000>;
   status = "okay";
  };
 };

 rpm-regulator-smpb2 {
  status = "okay";
  pm660l_s2: regulator-s2 {
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;
   status = "okay";
  };
 };


 rpm-regulator-smpb3 {
  status = "okay";
  pm660l_s3_level: regulator-s3-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };

  pm660l_s3_floor_level: regulator-s3-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s3_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm660l_s3_level_ao: regulator-s3-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };
 };


 rpm-regulator-smpb5 {
  status = "okay";
  pm660l_s5_level: regulator-s5-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s5_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };

  pm660l_s5_floor_level: regulator-s5-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s5_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm660l_s5_level_ao: regulator-s5-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_s5_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm660_l1: regulator-l1 {
   regulator-min-microvolt = <1150000>;
   regulator-max-microvolt = <1250000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm660_l2: regulator-l2 {
   regulator-min-microvolt = <950000>;
   regulator-max-microvolt = <1010000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  pm660_l3: regulator-l3 {
   regulator-min-microvolt = <950000>;
   regulator-max-microvolt = <1010000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa5 {
  status = "okay";
  pm660_l5: regulator-l5 {
   regulator-min-microvolt = <525000>;
   regulator-max-microvolt = <950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm660_l6: regulator-l6 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1370000>;
   status = "okay";
  };

  pm660_l6_pin_ctrl: regulator-l6-pin-ctrl {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l6_pin_ctrl";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1370000>;

   qcom,init-pin-ctrl-mode = <2>;

   qcom,enable-with-pin-ctrl = <0 2>;
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm660_l7: regulator-l7 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm660_l8: regulator-l8 {
   regulator-min-microvolt = <1750000>;
   regulator-max-microvolt = <1900000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm660_l9: regulator-l9 {
   regulator-min-microvolt = <1750000>;
   regulator-max-microvolt = <1900000>;
   status = "okay";
  };

  pm660_l9_pin_ctrl: regulator-l9-pin-ctrl {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l9_pin_ctrl";
   qcom,set = <3>;
   regulator-min-microvolt = <1750000>;
   regulator-max-microvolt = <1900000>;

   qcom,init-pin-ctrl-mode = <2>;

   qcom,enable-with-pin-ctrl = <0 2>;
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm660_l10: regulator-l10 {
   proxy-supply = <&pm660_l10>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <14000>;
   regulator-min-microvolt = <1780000>;
   regulator-max-microvolt = <1950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm660_l11: regulator-l11 {
   regulator-min-microvolt = <1780000>;
   regulator-max-microvolt = <1950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm660_l12: regulator-l12 {
   regulator-min-microvolt = <1780000>;
   regulator-max-microvolt = <1950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm660_l13: regulator-l13 {
   regulator-min-microvolt = <1780000>;
   regulator-max-microvolt = <1950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm660_l14: regulator-l14 {
   regulator-min-microvolt = <1710000>;
   regulator-max-microvolt = <1900000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm660_l15: regulator-l15 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm660_l16: regulator-l16 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   status = "okay";
   regulator-always-on;
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm660_l17: regulator-l17 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm660_l19: regulator-l19 {
   regulator-min-microvolt = <3200000>;
   regulator-max-microvolt = <3400000>;
   status = "okay";
  };

  pm660_l19_pin_ctrl: regulator-l19-pin-ctrl {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660_l19_pin_ctrl";
   qcom,set = <3>;
   regulator-min-microvolt = <3200000>;
   regulator-max-microvolt = <3400000>;

   qcom,init-pin-ctrl-mode = <2>;

   qcom,enable-with-pin-ctrl = <0 2>;
  };
 };

 rpm-regulator-ldob1 {
  status = "okay";
  pm660l_l1: regulator-l1 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <925000>;
   status = "okay";
  };
 };

 rpm-regulator-ldob2 {
  status = "okay";
  pm660l_l2: regulator-l2 {
   regulator-min-microvolt = <350000>;
   regulator-max-microvolt = <3100000>;
   status = "okay";
  };
 };

 rpm-regulator-ldob3 {
  status = "okay";
  pm660l_l3: regulator-l3 {
   regulator-min-microvolt = <1710000>;
   regulator-max-microvolt = <3600000>;
   status = "okay";
   regulator-always-on;
  };
 };

 rpm-regulator-ldob4 {
  status = "okay";
  pm660l_l4: regulator-l4 {
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldob5 {
  status = "okay";
  pm660l_l5: regulator-l5 {
   regulator-min-microvolt = <1721000>;
   regulator-max-microvolt = <3600000>;
   status = "okay";
  };
 };

 rpm-regulator-ldob6 {
  status = "okay";
  pm660l_l6: regulator-l6 {
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3300000>;
   status = "okay";
  };
 };

 rpm-regulator-ldob7 {
  status = "okay";
  pm660l_l7: regulator-l7 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3125000>;
   parent-supply = <&pm660_l10>;
   status = "okay";
  };
 };

 rpm-regulator-ldob8 {
  status = "okay";
  pm660l_l8: regulator-l8 {
   regulator-min-microvolt = <3200000>;
   regulator-max-microvolt = <3400000>;
   status = "okay";
  };
 };


 rpm-regulator-ldob9 {
  status = "okay";
  pm660l_l9_level: regulator-l9-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l9_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };

  pm660l_l9_floor_level: regulator-l9-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l9_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };
 };


 rpm-regulator-ldob10 {
  status = "okay";
  pm660l_l10_level: regulator-l10-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l10_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };

  pm660l_l10_floor_level: regulator-l10-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_l10_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-bobb {
  status = "okay";
  pm660l_bob: regulator-bob {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3600000>;
   qcom,pwm-threshold-current = <2000000>;
   qcom,init-bob-mode = <2>;
   status = "okay";
  };

  pm660l_bob_pin1: regulator-bob-pin1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_bob_pin1";
   qcom,set = <3>;
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3600000>;
   qcom,pwm-threshold-current = <2000000>;
   qcom,init-bob-mode = <2>;
   qcom,use-pin-ctrl-voltage1;
  };

  pm660l_bob_pin2: regulator-bob-pin2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_bob_pin2";
   qcom,set = <3>;
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3600000>;
   qcom,pwm-threshold-current = <2000000>;
   qcom,init-bob-mode = <2>;
   qcom,use-pin-ctrl-voltage2;
  };

  pm660l_bob_pin3: regulator-bob-pin3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm660l_bob_pin3";
   qcom,set = <3>;
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3600000>;
   qcom,pwm-threshold-current = <2000000>;
   qcom,init-bob-mode = <2>;
   qcom,use-pin-ctrl-voltage3;
  };
 };
};

&pm660_charger {
 smb2_vbus: qcom,smb2-vbus {
  regulator-name = "smb2-vbus";
 };

 smb2_vconn: qcom,smb2-vconn {
  regulator-name = "smb2-vconn";
 };
};


/ {

 gfx_stub_vreg: regulator-gfx-stub {
  compatible = "qcom,stub-regulator";
  regulator-name = "gfx_stub_corner";
  regulator-min-microvolt = <400000>;
  regulator-max-microvolt = <1070000>;
 };
};

&soc {

 gfx_mem_acc_vreg: regulator@01fcf004 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x01fcf004 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "gfx_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;

  qcom,corner-acc-map = <0x1 0x0>;
  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <1>;
 };

 gfx_ldo_vreg: ldo@0506e000 {
  compatible = "qcom,sdm660-gfx-ldo";
  reg = <0x0506e000 0x34>;
  reg-names = "ldo_addr";
  regulator-name = "msm_gfx_ldo";
  regulator-min-microvolt = <400000>;
  regulator-max-microvolt = <925000>;
 };



 gfx_cpr: cpr4-ctrl@05061000 {
  compatible = "qcom,cpr4-sdm660-mmss-ldo-regulator";
  reg = <0x05061000 0x4000>, <0x00784000 0x1000>;
  reg-names = "cpr_ctrl", "fuse_base";
  clocks = <&clock_gpu 1>,
    <&clock_rpmcc 30>;
  clock-names = "core_clk", "bus_clk";
  interrupts = <0 285 1>;
  interrupt-names = "cpr";
  qcom,cpr-ctrl-name = "gfx";


  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-step-quot-init-min = <12>;
  qcom,cpr-step-quot-init-max = <14>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <14>;
  qcom,cpr-reset-step-quot-loop-en;

  vdd-supply = <&gfx_stub_vreg>;
  mem-acc-supply = <&gfx_mem_acc_vreg>;
  system-supply = <&pm660l_s3_level>;
  qcom,voltage-step = <5000>;
  vdd-thread0-ldo-supply = <&gfx_ldo_vreg>;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <2>;

   gfx_vreg_corner: regulator {
    regulator-name = "gfx_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <7>;

    qcom,cpr-fuse-corners = <6>;
    qcom,cpr-fuse-combos = <8>;
    qcom,cpr-corners = <7>;

    qcom,cpr-corner-fmax-map = <1 2 3 4 5 6>;

    qcom,cpr-voltage-ceiling =
     <585000 645000 725000 790000
      870000 925000 1070000>;
    qcom,cpr-voltage-floor =
     <504000 504000 596000 652000
      712000 744000 1070000>;

    qcom,mem-acc-voltage = <1 1 1 2 2 2 2>;
    qcom,system-voltage =
     <64>,
     <64>,
     <128>,
     <192>,
     <256>,
     <320>,
     <384>;

    qcom,corner-frequencies =
     <160000000 266000000 370000000
      465000000 588000000 647000000
      750000000>;

    qcom,cpr-target-quotients =
     <0 0 0 0 0 0 174 167
     294 292 303 313 0 0 0 0>,
     <0 0 0 0 0 0 263 247
     413 397 415 412 0 0 0 0>,
     <0 0 0 0 0 0 375 354
     554 519 573 554 0 0 0 0>,
     <0 0 0 0 0 0 412 380
     597 562 612 591 0 0 0 0>,
     <0 0 0 0 0 0 513 476
     722 680 738 718 0 0 0 0>,
     <0 0 0 0 0 0 595 553
     811 768 837 811 0 0 0 0>,
     <0 0 0 0 0 0 0 0
      0 0 0 0 0 0 0 0>;

    qcom,cpr-ro-scaling-factor =
     < 0 0 0 0 0 0 1790 1760
     1990 1900 2140 2020 0 0 0 0>,
     < 0 0 0 0 0 0 1790 1760
     1990 1900 2140 2020 0 0 0 0>,
     < 0 0 0 0 0 0 1790 1760
     1990 1900 2140 2020 0 0 0 0>,
     < 0 0 0 0 0 0 1790 1760
     1990 1900 2140 2020 0 0 0 0>,
     < 0 0 0 0 0 0 1790 1760
     1990 1900 2140 2020 0 0 0 0>,
     < 0 0 0 0 0 0 1790 1760
     1990 1900 2140 2020 0 0 0 0>,
     < 0 0 0 0 0 0 1790 1760
     1990 1900 2140 2020 0 0 0 0>;

    qcom,cpr-scaled-open-loop-voltage-as-ceiling;
    qcom,cpr-corner-allow-ldo-mode =
     <0 0 0 0 0 0 0>;
    qcom,cpr-corner-allow-closed-loop =
     <0 0 0 0 0 0 0>;
   };
  };
 };


 apc0_cpr: cprh-ctrl@179c8000 {
  compatible = "qcom,cprh-sdm660-kbss-regulator";
  reg = <0x179c8000 0x4000>, <0x00784000 0x1000>;
  reg-names = "cpr_ctrl", "fuse_base";
  clocks = <&clock_gcc 72>;
  clock-names = "core_clk";
  qcom,cpr-ctrl-name = "apc0";
  qcom,cpr-controller-id = <0>;

  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-up-down-delay-time = <3000>;
  qcom,cpr-step-quot-init-min = <12>;
  qcom,cpr-step-quot-init-max = <14>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <14>;
  qcom,cpr-down-error-step-limit = <1>;
  qcom,cpr-up-error-step-limit = <1>;
  qcom,cpr-corner-switch-delay-time = <1042>;
  qcom,cpr-voltage-settling-time = <1760>;

  qcom,apm-threshold-voltage = <872000>;
  qcom,apm-crossover-voltage = <872000>;
  qcom,apm-hysteresis-voltage = <20000>;
  qcom,voltage-step = <4000>;
  qcom,voltage-base = <400000>;
  qcom,cpr-saw-use-unit-mV;
  qcom,cpr-reset-step-quot-loop-en;

  qcom,cpr-panic-reg-addr-list =
   <0x179cbaa4 0x17912c18>;
  qcom,cpr-panic-reg-name-list =
   "PWR_CPRH_STATUS", "APCLUS0_L2_SAW4_PMIC_STS";

  qcom,cpr-enable;
  qcom,cpr-hw-closed-loop;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <2>;

   apc0_pwrcl_vreg: regulator {
    regulator-name = "apc0_pwrcl_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <8>;

    qcom,cpr-fuse-corners = <5>;
    qcom,cpr-fuse-combos = <40>;
    qcom,cpr-speed-bins = <5>;
    qcom,cpr-speed-bin-corners = <8 8 0 8 8>;
    qcom,cpr-corners =

     <8 8 8 8 8 8 8 8>,


     <8 8 8 8 8 8 8 8>,


     <0 0 0 0 0 0 0 0>,


     <8 8 8 8 8 8 8 8>,


     <8 8 8 8 8 8 8 8>;

    qcom,cpr-corner-fmax-map =

     <2 3 4 5 8>,


     <2 3 4 5 8>,


     <0 0 0 0 0>,


     <2 3 4 5 8>,


     <2 3 4 5 8>;

    qcom,cpr-voltage-ceiling =
     < 724000 724000 724000 788000 868000
      1068000 1068000 1108000>;

    qcom,cpr-voltage-floor =
     <588000 588000 596000 652000 712000
      744000 784000 844000>;

    qcom,corner-frequencies =

     <300000000 633600000 902400000
     1113600000 1401600000 1536000000
     1747200000 1843200000>,


     <300000000 633600000 902400000
     1113600000 1401600000 1536000000
     1747200000 1843200000>,


     <300000000 633600000 902400000
     1113600000 1401600000 1536000000
     1612800000 1843200000>,


     <300000000 633600000 902400000
     1113600000 1401600000 1536000000
     1747200000 1843200000>;

    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-ro-scaling-factor =
     <3600 3600 3830 2430 2520 2700 1790
      1760 1970 1880 2110 2010 2510 4900
      4370 4780>,
     <3600 3600 3830 2430 2520 2700 1790
      1760 1970 1880 2110 2010 2510 4900
      4370 4780>,
     <3600 3600 3830 2430 2520 2700 1790
      1760 1970 1880 2110 2010 2510 4900
      4370 4780>,
     <3600 3600 3830 2430 2520 2700 1790
      1760 1970 1880 2110 2010 2510 4900
      4370 4780>,
     <3600 3600 3830 2430 2520 2700 1790
      1760 1970 1880 2110 2010 2510 4900
      4370 4780>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =
     < (-4000) 4000 7000 19000 (-8000)>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =
     <(-32000) (-30000) (-29000) (-23000)
     (-21000)>;

    qcom,cpr-floor-to-ceiling-max-range =
     <32000 32000 32000 40000 44000
      40000 40000 40000>;
   };
  };
 };


 apc1_cpr: cprh-ctrl@179c4000 {
  compatible = "qcom,cprh-sdm660-kbss-regulator";
  reg = <0x179c4000 0x4000>, <0x00784000 0x1000>;
  reg-names = "cpr_ctrl", "fuse_base";
  clocks = <&clock_gcc 72>;
  clock-names = "core_clk";
  qcom,cpr-ctrl-name = "apc1";
  qcom,cpr-controller-id = <1>;

  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-up-down-delay-time = <3000>;
  qcom,cpr-step-quot-init-min = <12>;
  qcom,cpr-step-quot-init-max = <14>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <14>;
  qcom,cpr-down-error-step-limit = <1>;
  qcom,cpr-up-error-step-limit = <1>;
  qcom,cpr-corner-switch-delay-time = <1042>;
  qcom,cpr-voltage-settling-time = <1760>;

  qcom,apm-threshold-voltage = <872000>;
  qcom,apm-crossover-voltage = <872000>;
  qcom,apm-hysteresis-voltage = <20000>;
  qcom,voltage-step = <4000>;
  qcom,voltage-base = <400000>;
  qcom,cpr-saw-use-unit-mV;
  qcom,cpr-reset-step-quot-loop-en;

  qcom,cpr-panic-reg-addr-list =
   <0x179c7aa4 0x17812c18>;
  qcom,cpr-panic-reg-name-list =
   "PERF_CPRH_STATUS", "APCLUS1_L2_SAW4_PMIC_STS";

  qcom,cpr-enable;
  qcom,cpr-hw-closed-loop;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <2>;

   apc1_perfcl_vreg: regulator {
    regulator-name = "apc1_perfcl_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <7>;

    qcom,cpr-fuse-corners = <5>;
    qcom,cpr-fuse-combos = <40>;
    qcom,cpr-speed-bins = <5>;
    qcom,cpr-speed-bin-corners = <7 7 0 7 7>;
    qcom,cpr-corners =

     <7 7 7 7 7 7 7 7>,


     <7 7 7 7 7 7 7 7>,


     <0 0 0 0 0 0 0 0>,


     <7 7 7 7 7 7 7 7>,


     <7 7 7 7 7 7 7 7>;

    qcom,cpr-corner-fmax-map =

     <2 3 4 6 7>,


     <2 3 4 6 7>,


     <0 0 0 0 0>,


     <2 3 4 6 7>,


     <2 3 4 6 7>;

    qcom,cpr-voltage-ceiling =
     <724000 724000 788000 868000
      988000 988000 1108000>;

    qcom,cpr-voltage-floor =
     <588000 596000 652000 712000
      744000 784000 844000>;

    qcom,corner-frequencies =

     <300000000 1113600000 1401600000
      1747200000 1958400000 2150400000
      2457600000>,


     <300000000 1113600000 1401600000
      1747200000 1958400000 2150400000
      2208000000>,


     <300000000 1113600000 1401600000
      1747200000 1804800000 2150400000
      2208000000>,


     <300000000 1113600000 1401600000
      1747200000 1958400000 2150400000
      2208000000>;

    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-ro-scaling-factor =
     <4040 4230 0000 2210 2560 2450 2230
      2220 2410 2300 2560 2470 1600 3120
      2620 2280>,
     <4040 4230 0000 2210 2560 2450 2230
      2220 2410 2300 2560 2470 1600 3120
      2620 2280>,
     <4040 4230 0000 2210 2560 2450 2230
      2220 2410 2300 2560 2470 1600 3120
      2620 2280>,
     <4040 4230 0000 2210 2560 2450 2230
      2220 2410 2300 2560 2470 1600 3120
      2620 2280>,
     <4040 4230 0000 2210 2560 2450 2230
      2220 2410 2300 2560 2470 1600 3120
      2620 2280>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =
     <16000 27000 39000 39000 20000>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =
     <(-22000) (-9000) (-7000) (-2000)
        11000>;

    qcom,cpr-floor-to-ceiling-max-range =
     <40000 40000 40000 40000
      66000 66000 40000>;
   };
  };
 };
};
# 2581 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-gdsc-660.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-gdsc-660.dtsi"
&soc {

 gdsc_usb30: qcom,gdsc@10f004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0x10f004 0x4>;
  status = "disabled";
 };

 gdsc_ufs: qcom,gdsc@175004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_ufs";
  reg = <0x175004 0x4>;
  status = "disabled";
 };

 gdsc_hlos1_vote_lpass_adsp: qcom,gdsc@17d034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_hlos1_vote_lpass_adsp";
  reg = <0x17d034 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_hlos1_vote_turing_adsp: qcom,gdsc@17d04c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_hlos1_vote_turing_adsp";
  reg = <0x17d04c 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_hlos2_vote_turing_adsp: qcom,gdsc@17e04c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_hlos2_vote_turing_adsp";
  reg = <0x17e04c 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };


 bimc_smmu_hw_ctrl: syscon@c8ce024 {
       compatible = "syscon";
       reg = <0xc8ce024 0x4>;
 };

 gdsc_bimc_smmu: qcom,gdsc@c8ce020 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_bimc_smmu";
  reg = <0xc8ce020 0x4>;
  hw-ctrl-addr = <&bimc_smmu_hw_ctrl>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_venus: qcom,gdsc@c8c1024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0xc8c1024 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@c8c1040 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0xc8c1040 0x4>;
  status = "disabled";
 };

 gdsc_camss_top: qcom,gdsc@c8c34a0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_camss_top";
  reg = <0xc8c34a0 0x4>;
  status = "disabled";
 };

 gdsc_vfe0: qcom,gdsc@c8c3664 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe0";
  reg = <0xc8c3664 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@c8c3674 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0xc8c3674 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@c8c36d4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0xc8c36d4 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@c8c2304 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0xc8c2304 0x4>;
  status = "disabled";
 };


 gpu_cx_hw_ctrl: syscon@5066008 {
  compatible = "syscon";
  reg = <0x5066008 0x4>;
 };

 gdsc_gpu_cx: qcom,gdsc@5066004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_gpu_cx";
  reg = <0x5066004 0x4>;
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <2000>;
  status = "disabled";
 };


 gpu_gx_domain_addr: syscon@5065130 {
  compatible = "syscon";
  reg = <0x5065130 0x4>;
 };

 gpu_gx_sw_reset: syscon@5066090 {
  compatible = "syscon";
  reg = <0x5066090 0x4>;
 };

 gdsc_gpu_gx: qcom,gdsc@5066094 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_gpu_gx";
  reg = <0x5066094 0x4>;
  domain-addr = <&gpu_gx_domain_addr>;
  sw-reset = <&gpu_gx_sw_reset>;
  qcom,retain-periph;
  qcom,reset-aon-logic;
  status = "disabled";
 };
};
# 2582 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-gpu.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm660-gpu.dtsi"
&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a512_zap";
 };

 msm_bus: qcom,kgsl-busmon{
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;





  qcom,active-only;





  qcom,bw-tbl =
   < 0 >,
   < 381 >,
   < 572 >,
   < 762 >,
   < 1144 >,
   < 1571 >,
   < 2086 >,
   < 2597 >,
   < 2929 >,
   < 3879 >,
   < 4943 >,
   < 5161 >,
   < 5931 >,
   < 6881 >;
 };

 msm_gpu: qcom,kgsl-3d0@5000000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0x5000000 0x40000
   0x780000 0x6220>;
  reg-names = "kgsl_3d0_reg_memory", "qfprom_memory";
  interrupts = <0 300 0>;
  interrupt-names = "kgsl_3d0_irq";
  #cooling-cells = <2>;
  qcom,id = <0>;

  qcom,chipid = <0x05010200>;

  qcom,initial-pwrlevel = <6>;


  qcom,idle-timeout = <80>;

  qcom,highest-bank-bit = <14>;


  qcom,snapshot-size = <1048576>;

  clocks = <&clock_gfx 13>,
   <&clock_gcc 66>,
   <&clock_gfx 14>,
   <&clock_gcc 64>,
   <&clock_gcc 32>,
   <&clock_gpu 1>;

  clock-names = "core_clk", "iface_clk", "rbbmtimer_clk",
   "mem_clk", "alt_mem_iface_clk", "rbcpr_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;

  qcom,bus-width = <32>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <14>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,

    <26 512 0 400000>,
    <26 512 0 600000>,
    <26 512 0 800000>,
    <26 512 0 1200000>,
    <26 512 0 1648000>,
    <26 512 0 2188000>,
    <26 512 0 2724000>,
    <26 512 0 3072000>,
    <26 512 0 4068000>,
    <26 512 0 5184000>,
    <26 512 0 5412000>,
    <26 512 0 6220000>,
    <26 512 0 7216000>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gdsc_gpu_cx>;
  vdd-supply = <&gdsc_gpu_gx>;


  qcom,gpu-cx-ipeak = <&cx_ipeak_lm 1>;
  qcom,gpu-cx-ipeak-clk = <700000000>;


  qcom,pm-qos-active-latency = <518>;
  qcom,pm-qos-wakeup-latency = <518>;


  qcom,gpu-quirk-dp2clockgating-disable;
  qcom,gpu-quirk-lmloadkill-disable;


  qcom,enable-ca-jump;


  qcom,ca-busy-penalty = <12000>;


  qcom,ca-target-pwrlevel = <3>;

  qcom,gpu-speed-bin = <0x41a0 0x1fe00000 21>;


  qcom,gpu-mempools {
   #address-cells= <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";

   qcom,mempool-max-pages = <32768>;


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-allocate;
   };
  };







  qcom,gpu-pwrlevel-bins {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible="qcom,gpu-pwrlevel-bins";

   qcom,gpu-pwrlevels-0 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <0>;

    qcom,initial-pwrlevel = <6>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <750000000>;
     qcom,bus-freq = <13>;
     qcom,bus-min = <12>;
     qcom,bus-max = <13>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <700000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <11>;
     qcom,bus-max = <13>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <647000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <12>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <588000000>;
     qcom,bus-freq = <10>;
     qcom,bus-min = <9>;
     qcom,bus-max = <12>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <370000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <6>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <266000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <6>;
    };


    qcom,gpu-pwrlevel@7 {
     reg = <7>;
     qcom,gpu-freq = <160000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@8 {
     reg = <8>;
     qcom,gpu-freq = <19200000>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-1 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <157>;

    qcom,initial-pwrlevel = <6>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <750000000>;
     qcom,bus-freq = <13>;
     qcom,bus-min = <12>;
     qcom,bus-max = <13>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <700000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <11>;
     qcom,bus-max = <13>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <647000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <12>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <588000000>;
     qcom,bus-freq = <10>;
     qcom,bus-min = <9>;
     qcom,bus-max = <12>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <370000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <6>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <266000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <6>;
    };


    qcom,gpu-pwrlevel@7 {
     reg = <7>;
     qcom,gpu-freq = <160000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@8 {
     reg = <8>;
     qcom,gpu-freq = <19200000>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-2 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <146>;

    qcom,initial-pwrlevel = <5>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <700000000>;
     qcom,bus-freq = <13>;
     qcom,bus-min = <12>;
     qcom,bus-max = <13>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <647000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <12>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <588000000>;
     qcom,bus-freq = <10>;
     qcom,bus-min = <9>;
     qcom,bus-max = <12>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <370000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <6>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <266000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <6>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <160000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@7 {
     reg = <7>;
     qcom,gpu-freq = <19200000>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-3 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <135>;

    qcom,initial-pwrlevel = <5>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <647000000>;
     qcom,bus-freq = <13>;
     qcom,bus-min = <12>;
     qcom,bus-max = <13>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <588000000>;
     qcom,bus-freq = <10>;
     qcom,bus-min = <9>;
     qcom,bus-max = <12>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <370000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <6>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <266000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <6>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <160000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <19200000>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-4 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <78>;

    qcom,initial-pwrlevel = <1>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <370000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <6>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <266000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <6>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <160000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <19200000>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-5 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <90>;

    qcom,initial-pwrlevel = <2>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <430000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <370000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <6>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <266000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <6>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <160000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <19200000>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-6 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <122>;

    qcom,initial-pwrlevel = <3>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <585000000>;
     qcom,bus-freq = <12>;
     qcom,bus-min = <11>;
     qcom,bus-max = <12>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <465000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <370000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <6>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <266000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <6>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <160000000>;
     qcom,bus-freq = <3>;
     qcom,bus-min = <3>;
     qcom,bus-max = <5>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <19200000>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x05040000 0x10000>;
  qcom,protect = <0x40000 0x10000>;
  qcom,micro-mmu-control = <0x6000>;

  clocks =<&clock_gcc 66>,
   <&clock_gcc 64>,
   <&clock_gcc 32>;

  clock-names = "iface_clk", "mem_clk", "alt_mem_iface_clk";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  qcom,hyp_secure_alloc;
  qcom,secure_pt_early_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0>;
   qcom,gpu-offset = <0x48000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 2>;
  };
 };
};
# 2583 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-pm.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-pm.dtsi"
&soc {
 qcom,spm@178120000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x17812000 0x1000>;
  qcom,name = "gold-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,cpu-vctl-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,saw2-avs-ctl = <0x1010031>;
  qcom,saw2-avs-limit = <0x4580458>;
  qcom,pfm-port = <0x2>;
 };

 qcom,spm@179120000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x17912000 0x1000>;
  qcom,name = "silver-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,saw2-avs-ctl = <0x1010031>;
  qcom,saw2-avs-limit = <0x4580458>;
  qcom,pfm-port = <0x2>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-wfi";
    qcom,psci-mode = <0x0>;
    qcom,latency-us = <1654>;
    qcom,ss-power = <219>;
    qcom,energy-overhead = <98750>;
    qcom,time-overhead = <2294>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-pc";
    qcom,psci-mode = <0x3>;
    qcom,latency-us = <4506>;
    qcom,ss-power = <88>;
    qcom,energy-overhead = <1228536>;
    qcom,time-overhead = <15337>;
    qcom,min-child-idx = <3>;
    qcom,is-reset;
    qcom,notify-rpm;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "pwr";
    qcom,spm-device-names = "l2";
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "pwr-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,latency-us = <51>;
     qcom,ss-power = <250>;
     qcom,energy-overhead = <83452>;
     qcom,time-overhead = <89>;
    };
    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "pwr-l2-dynret";
     qcom,psci-mode = <0x2>;
     qcom,latency-us = <421>;
     qcom,ss-power = <235>;
     qcom,energy-overhead = <219416>;
     qcom,time-overhead = <781>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "pwr-l2-ret";
     qcom,psci-mode = <0x3>;
     qcom,latency-us = <517>;
     qcom,ss-power = <226>;
     qcom,energy-overhead= <299405>;
     qcom,time-overhead = <922>;
     qcom,min-child-idx = <2>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "pwr-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,latency-us = <2118>;
     qcom,ss-power = <210>;
     qcom,energy-overhead = <833056>;
     qcom,time-overhead = <2918>;
     qcom,min-child-idx = <2>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,latency-us = <42>;
      qcom,ss-power = <250>;
      qcom,energy-overhead = <30562>;
      qcom,time-overhead = <91>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,psci-cpu-mode = <2>;
      qcom,spm-cpu-mode = "ret";
      qcom,latency-us = <63>;
      qcom,ss-power = <245>;
      qcom,energy-overhead = <49239>;
      qcom,time-overhead = <172>;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,latency-us = <376>;
      qcom,ss-power = <237>;
      qcom,energy-overhead = <181018>;
      qcom,time-overhead = <666>;
      qcom,is-reset;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "perf";
    qcom,spm-device-names = "l2";
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "perf-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,latency-us = <51>;
     qcom,ss-power = <283>;
     qcom,energy-overhead = <83083>;
     qcom,time-overhead = <89>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "perf-l2-dynret";
     qcom,psci-mode = <2>;
     qcom,latency-us = <345>;
     qcom,ss-power = <254>;
     qcom,energy-overhead = <198349>;
     qcom,time-overhead = <659>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "perf-l2-ret";
     qcom,psci-mode = <3>;
     qcom,latency-us = <419>;
     qcom,ss-power = <244>;
     qcom,energy-overhead = <281921>;
     qcom,time-overhead = <737>;
     qcom,min-child-idx = <2>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "perf-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,latency-us = <1654>;
     qcom,ss-power = <219>;
     qcom,energy-overhead = <815573>;
     qcom,time-overhead = <2294>;
     qcom,min-child-idx = <2>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,latency-us = <39>;
      qcom,ss-power = <292>;
      qcom,energy-overhead = <37558>;
      qcom,time-overhead = <68>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,psci-cpu-mode = <2>;
      qcom,spm-cpu-mode = "ret";
      qcom,latency-us = <60>;
      qcom,ss-power = <275>;
      qcom,energy-overhead = <70737>;
      qcom,time-overhead = <181>;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,latency-us = <324>;
      qcom,ss-power = <263>;
      qcom,energy-overhead = <213213>;
      qcom,time-overhead = <621>;
      qcom,is-reset;
     };
    };
   };
  };
 };

 qcom,rpm-stats@200000 {
  compatible = "qcom,rpm-stats";
  reg = <0x200000 0x1000>,
   <0x290014 0x4>,
   <0x29001c 0x4>;
  reg-names = "phys_addr_base",
   "offset_addr",
   "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-rail-stats@200000 {
  compatible = "qcom,rpm-rail-stats";
  reg = <0x200000 0x100>,
   <0x29000c 0x4>;
  reg-names = "phys_addr_base",
       "offset_addr";
 };

 qcom,rpm-log@200000 {
  compatible = "qcom,rpm-log";
  reg = <0x200000 0x4000>,
   <0x290018 0x4>;
  qcom,rpm-addr-phys = <0x200000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-master-stats@778150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x778150 0x5000>;
  qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };

 rpm_msg_ram: memory@0x200000 {
  compatible = "qcom,rpm-msg-ram";
  reg = <0x200000 0x1000>,
   <0x290000 0x1000>;
 };

 rpm_code_ram: rpm-memory@0x778000 {
  compatible = "qcom,rpm-code-ram";
  reg = <0x778000 0x5000>;
 };

 qcom,system-stats {
  compatible = "qcom,system-stats";
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  qcom,rpm-code-ram = <&rpm_code_ram>;
  qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
 };

 qcom,mpm@7781b8 {
  compatible = "qcom,mpm-v2";
  reg = <0x7781b8 0x1000>,
      <0x17911008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_rpmcc 80>;
  clock-names = "xo";
  qcom,num-mpm-irqs = <96>;

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map =
   <0x02 216>,
   <0x34 275>,
   <0x3d 209>,
   <0x4f 379>,
   <0x50 380>,
   <0x51 379>,
   <0x52 380>,
   <0x57 358>,
   <0x5b 519>,
   <0xff 16>,
   <0xff 17>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 21>,
   <0xff 22>,
   <0xff 23>,
   <0xff 24>,
   <0xff 28>,
   <0xff 29>,
   <0xff 30>,
   <0xff 32>,
   <0xff 33>,
   <0xff 34>,
   <0xff 35>,
   <0xff 36>,
   <0xff 39>,
   <0xff 40>,
   <0xff 41>,
   <0xff 42>,
   <0xff 43>,
   <0xff 44>,
   <0xff 45>,
   <0xff 46>,
   <0xff 47>,
   <0xff 48>,
   <0xff 49>,
   <0xff 50>,
   <0xff 51>,
   <0xff 52>,
   <0xff 54>,
   <0xff 55>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 62>,
   <0xff 63>,
   <0xff 64>,
   <0xff 65>,
   <0xff 66>,
   <0xff 67>,
   <0xff 68>,
   <0xff 69>,
   <0xff 70>,
   <0xff 73>,
   <0xff 74>,
   <0xff 75>,
   <0xff 76>,
   <0xff 77>,
   <0xff 78>,
   <0xff 79>,
   <0xff 80>,
   <0xff 81>,
   <0xff 82>,
   <0xff 83>,
   <0xff 84>,
   <0xff 98>,
   <0xff 100>,
   <0xff 101>,
   <0xff 102>,
   <0xff 106>,
   <0xff 107>,
   <0xff 109>,
   <0xff 110>,
   <0xff 111>,
   <0xff 112>,
   <0xff 115>,
   <0xff 116>,
   <0xff 117>,
   <0xff 119>,
   <0xff 122>,
   <0xff 123>,
   <0xff 124>,
   <0xff 125>,
   <0xff 127>,
   <0xff 128>,
   <0xff 129>,
   <0xff 130>,
   <0xff 133>,
   <0xff 134>,
   <0xff 135>,
   <0xff 136>,
   <0xff 139>,
   <0xff 140>,
   <0xff 142>,
   <0xff 143>,
   <0xff 144>,
   <0xff 145>,
   <0xff 146>,
   <0xff 148>,
   <0xff 149>,
   <0xff 150>,
   <0xff 151>,
   <0xff 152>,
   <0xff 155>,
   <0xff 156>,
   <0xff 157>,
   <0xff 158>,
   <0xff 159>,
   <0xff 160>,
   <0xff 163>,
   <0xff 164>,
   <0xff 165>,
   <0xff 166>,
   <0xff 169>,
   <0xff 171>,
   <0xff 172>,
   <0xff 173>,
   <0xff 175>,
   <0xff 176>,
   <0xff 184>,
   <0xff 185>,
   <0xff 186>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 199>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 208>,
   <0xff 210>,
   <0xff 212>,
   <0xff 213>,
   <0xff 214>,
   <0xff 215>,
   <0xff 217>,
   <0xff 218>,
   <0xff 219>,
   <0xff 220>,
   <0xff 221>,
   <0xff 222>,
   <0xff 223>,
   <0xff 224>,
   <0xff 225>,
   <0xff 226>,
   <0xff 227>,
   <0xff 228>,
   <0xff 229>,
   <0xff 230>,
   <0xff 231>,
   <0xff 232>,
   <0xff 233>,
   <0xff 234>,
   <0xff 235>,
   <0xff 236>,
   <0xff 237>,
   <0xff 238>,
   <0xff 239>,
   <0xff 240>,
   <0xff 241>,
   <0xff 242>,
   <0xff 243>,
   <0xff 244>,
   <0xff 245>,
   <0xff 246>,
   <0xff 247>,
   <0xff 248>,
   <0xff 249>,
   <0xff 250>,
   <0xff 251>,
   <0xff 252>,
   <0xff 253>,
   <0xff 254>,
   <0xff 255>,
   <0xff 256>,
   <0xff 257>,
   <0xff 258>,
   <0xff 261>,
   <0xff 262>,
   <0xff 263>,
   <0xff 264>,
   <0xff 265>,
   <0xff 266>,
   <0xff 267>,
   <0xff 269>,
   <0xff 270>,
   <0xff 271>,
   <0xff 276>,
   <0xff 277>,
   <0xff 278>,
   <0xff 279>,
   <0xff 280>,
   <0xff 281>,
   <0xff 282>,
   <0xff 283>,
   <0xff 284>,
   <0xff 285>,
   <0xff 286>,
   <0xff 287>,
   <0xff 288>,
   <0xff 289>,
   <0xff 291>,
   <0xff 292>,
   <0xff 293>,
   <0xff 294>,
   <0xff 295>,
   <0xff 296>,
   <0xff 297>,
   <0xff 298>,
   <0xff 299>,
   <0xff 300>,
   <0xff 301>,
   <0xff 302>,
   <0xff 303>,
   <0xff 304>,
   <0xff 305>,
   <0xff 306>,
   <0xff 307>,
   <0xff 308>,
   <0xff 316>,
   <0xff 317>,
   <0xff 318>,
   <0xff 319>,
   <0xff 323>,
   <0xff 324>,
   <0xff 325>,
   <0xff 326>,
   <0xff 327>,
   <0xff 328>,
   <0xff 329>,
   <0xff 330>,
   <0xff 331>,
   <0xff 332>,
   <0xff 333>,
   <0xff 334>,
   <0xff 335>,
   <0xff 336>,
   <0xff 337>,
   <0xff 338>,
   <0xff 339>,
   <0xff 340>,
   <0xff 341>,
   <0xff 342>,
   <0xff 345>,
   <0xff 346>,
   <0xff 347>,
   <0xff 348>,
   <0xff 350>,
   <0xff 351>,
   <0xff 357>,
   <0xff 359>,
   <0xff 360>,
   <0xff 361>,
   <0xff 362>,
   <0xff 363>,
   <0xff 364>,
   <0xff 365>,
   <0xff 366>,
   <0xff 381>,
   <0xff 382>,
   <0xff 385>,
   <0xff 386>,
   <0xff 387>,
   <0xff 388>,
   <0xff 389>,
   <0xff 390>,
   <0xff 391>,
   <0xff 392>,
   <0xff 393>,
   <0xff 404>,
   <0xff 405>,
   <0xff 406>,
   <0xff 407>,
   <0xff 408>,
   <0xff 409>,
   <0xff 410>,
   <0xff 411>,
   <0xff 412>,
   <0xff 413>,
   <0xff 414>,
   <0xff 415>,
   <0xff 416>,
   <0xff 417>,
   <0xff 418>,
   <0xff 419>,
   <0xff 423>,
   <0xff 424>,
   <0xff 425>,
   <0xff 426>,
   <0xff 427>,
   <0xff 428>,
   <0xff 429>,
   <0xff 430>,
   <0xff 431>,
   <0xff 432>,
   <0xff 433>,
   <0xff 434>,
   <0xff 435>,
   <0xff 436>,
   <0xff 445>,
   <0xff 446>,
   <0xff 447>,
   <0xff 448>,
   <0xff 449>,
   <0xff 450>,
   <0xff 452>,
   <0xff 453>,
   <0xff 454>,
   <0xff 455>,
   <0xff 456>,
   <0xff 457>,
   <0xff 458>,
   <0xff 462>,
   <0xff 464>,
   <0xff 465>,
   <0xff 466>,
   <0xff 468>,
   <0xff 469>,
   <0xff 471>,
   <0xff 472>,
   <0xff 474>,
   <0xff 475>,
   <0xff 476>,
   <0xff 477>,
   <0xff 478>,
   <0xff 479>,
   <0xff 480>,
   <0xff 481>,
   <0xff 482>,
   <0xff 483>,
   <0xff 484>,
   <0xff 485>,
   <0xff 486>,
   <0xff 487>,
   <0xff 488>,
   <0xff 490>,
   <0xff 491>,
   <0xff 492>,
   <0xff 494>,
   <0xff 495>,
   <0xff 496>,
   <0xff 497>,
   <0xff 498>,
   <0xff 499>,
   <0xff 500>,
   <0xff 501>,
   <0xff 503>,
   <0xff 504>,
   <0xff 505>,
   <0xff 506>,
   <0xff 512>,
   <0xff 513>,
   <0xff 514>,
   <0xff 515>,
   <0xff 516>,
   <0xff 517>,
   <0xff 520>,
   <0xff 544>,
   <0xff 545>,
   <0xff 546>,
   <0xff 547>,
   <0xff 548>,
   <0xff 549>,
   <0xff 550>,
   <0xff 551>,
   <0xff 552>,
   <0xff 553>,
   <0xff 554>,
   <0xff 556>,
   <0xff 557>,
   <0xff 558>,
   <0xff 559>,
   <0xff 560>,
   <0xff 561>,
   <0xff 562>,
   <0xff 563>,
   <0xff 564>,
   <0xff 565>,
   <0xff 566>,
   <0xff 567>,
   <0xff 568>,
   <0xff 569>,
   <0xff 570>,
   <0xff 571>,
   <0xff 572>,
   <0xff 573>,
   <0xff 574>,
   <0xff 575>,
   <0xff 576>,
   <0xff 577>,
   <0xff 578>,
   <0xff 579>,
   <0xff 580>,
   <0xff 581>,
   <0xff 582>,
   <0xff 583>,
   <0xff 584>;

  qcom,gpio-parent = <&tlmm>;
  qcom,gpio-map =
   <3 1>,
   <4 5>,
   <5 9>,
   <6 10>,
   <7 66>,
   <8 22>,
   <9 25>,
   <10 28>,
   <11 58>,
   <13 41>,
   <14 43>,
   <15 40>,
   <16 42>,
   <17 46>,
   <18 50>,
   <19 44>,
   <21 56>,
   <22 45>,
   <23 68>,
   <24 69>,
   <25 70>,
   <26 71>,
   <27 72>,
   <28 73>,
   <29 64>,
   <30 2>,
   <31 13>,
   <32 111>,
   <33 74>,
   <34 75>,
   <35 76>,
   <36 82>,
   <37 17>,
   <38 77>,
   <39 47>,
   <40 54>,
   <41 48>,
   <42 101>,
   <43 49>,
   <44 51>,
   <45 86>,
   <46 90>,
   <47 91>,
   <48 52>,
   <50 55>,
   <51 6>,
   <53 65>,
   <55 67>,
   <56 83>,
   <57 84>,
   <58 85>,
   <59 87>,
   <63 21>,
   <64 78>,
   <65 113>,
   <66 60>,
   <67 98>,
   <68 30>,
   <70 31>,
   <71 29>,
   <76 107>,
   <83 109>,
   <84 103>,
   <85 105>;
 };
};
# 2584 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2

&gdsc_usb30 {
 status = "ok";
};

&gdsc_ufs {
 status = "ok";
};

&gdsc_bimc_smmu {
 clock-names = "bus_clk";
 clocks = <&clock_mmss 88>;
 proxy-supply = <&gdsc_bimc_smmu>;
 qcom,proxy-consumer-enable;
 status = "ok";
};

&gdsc_hlos1_vote_lpass_adsp {
 status = "ok";
};

&gdsc_hlos1_vote_turing_adsp {
 status = "ok";
};

&gdsc_hlos2_vote_turing_adsp {
 status = "ok";
};

&gdsc_venus {
 status = "ok";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 status = "ok";
};

&gdsc_camss_top {
 status = "ok";
};

&gdsc_vfe0 {
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_vfe1 {
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_cpp {
 parent-supply = <&gdsc_camss_top>;
 qcom,support-hw-trigger;
 status = "ok";
};

&gdsc_mdss {
 proxy-supply = <&gdsc_mdss>;
 qcom,proxy-consumer-enable;
 status = "ok";
};

&gdsc_gpu_gx {
 clock-names = "core_root_clk";
 clocks = <&clock_gfx 12>;
 qcom,force-enable-root-clk;
 parent-supply = <&gfx_vreg_corner>;
 status = "ok";
};

&gdsc_gpu_cx {
 status = "ok";
};

&clock_cpu {
 lmh_dcvs0: qcom,limits-dcvs@0 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 37 4>;
 };

 lmh_dcvs1: qcom,limits-dcvs@1 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 38 4>;
 };
};

# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-660.dtsi" 1
# 19 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-660.dtsi"
&soc {
 anoc2_smmu: arm,smmu-anoc2@16c0000 {
  compatible = "qcom,smmu-v2";
  reg = <0x16c0000 0x40000>;
  #iommu-cells = <1>;
  qcom,register-save;
  qcom,skip-init;
  #global-interrupts = <2>;
  interrupts = <0 229 4>,
        <0 231 4>,
        <0 373 4>,
        <0 374 8>,
        <0 375 8>,
        <0 376 8>,
        <0 377 8>,
        <0 378 8>,
        <0 462 4>,
        <0 463 4>,
        <0 464 4>,
        <0 465 4>,
        <0 466 4>,
        <0 467 4>,
        <0 353 4>,
        <0 354 4>,
        <0 355 4>,
        <0 356 4>,
        <0 357 4>,
        <0 358 4>,
        <0 359 4>,
        <0 360 4>,
        <0 442 4>,
        <0 443 4>,
        <0 444 4>,
        <0 447 4>,
        <0 468 4>,
        <0 469 4>,
        <0 472 4>,
        <0 473 4>,
        <0 474 4>;
  clocks = <&clock_rpmcc 89>;
  clock-names = "smmu_aggr2_noc_clk";
  #clock-cells = <1>;
 };

 lpass_q6_smmu: arm,smmu-lpass_q6@5100000 {
  compatible = "qcom,smmu-v2";
  reg = <0x5100000 0x40000>;
  #iommu-cells = <1>;
  qcom,register-save;
  qcom,skip-init;
  #global-interrupts = <2>;
  interrupts = <0 229 4>,
        <0 231 4>,
        <0 226 4>,
        <0 393 4>,
        <0 394 4>,
        <0 395 4>,
        <0 396 4>,
        <0 397 4>,
        <0 398 4>,
        <0 399 4>,
        <0 400 4>,
        <0 401 4>,
        <0 402 4>,
        <0 403 4>,
        <0 137 4>,
        <0 224 4>,
        <0 225 4>,
        <0 310 4>,
        <0 404 4>;
  vdd-supply = <&gdsc_hlos1_vote_lpass_adsp>;
  clocks = <&clock_gcc 159>;
  clock-names = "lpass_q6_smmu_clk";
  #clock-cells = <1>;
 };

 mmss_bimc_smmu: arm,smmu-mmss@cd00000 {
  compatible = "qcom,smmu-v2";
  reg = <0xcd00000 0x40000>;
  #iommu-cells = <1>;
  qcom,register-save;
  qcom,no-smr-check;
  qcom,skip-init;
  #global-interrupts = <2>;
  interrupts = <0 229 4>,
        <0 231 4>,
        <0 263 4>,
        <0 266 4>,
        <0 267 4>,
        <0 268 4>,
        <0 244 4>,
        <0 245 4>,
        <0 247 4>,
        <0 248 4>,
        <0 249 4>,
        <0 250 4>,
        <0 251 4>,
        <0 252 4>,
        <0 253 4>,
        <0 254 4>,
        <0 255 4>,
        <0 256 4>,
        <0 260 4>,
        <0 261 4>,
        <0 262 4>,
        <0 272 4>,
        <0 273 4>,
        <0 274 4>,
        <0 275 4>,
        <0 276 4>;
  vdd-supply = <&gdsc_bimc_smmu>;
  clocks = <&clock_mmss 169>,
    <&clock_rpmcc 60>,
    <&clock_mmss 87>,
    <&clock_mmss 88>;
  clock-names = "mmss_mnoc_ahb_clk",
         "mmssnoc_axi_clk",
         "mmss_bimc_smmu_ahb_clk",
         "mmss_bimc_smmu_axi_clk";
  #clock-cells = <1>;
  qcom,bus-master-id = <10027>;
 };

 kgsl_smmu: arm,smmu-kgsl@5040000 {
  compatible = "qcom,smmu-v2";
  reg = <0x5040000 0x10000>;
  #iommu-cells = <1>;
  qcom,dynamic;
  qcom,register-save;
  qcom,skip-init;
  #global-interrupts = <2>;
  interrupts = <0 229 4>,
        <0 231 4>,
        <0 329 4>,
        <0 330 4>,
        <0 331 4>,
        <0 332 4>,
        <0 116 4>,
        <0 117 4>,
        <0 349 4>,
        <0 350 4>;
  qcom,deferred-regulator-disable-delay = <80>;
  vdd-supply = <&gdsc_gpu_cx>;
  clocks = <&clock_gcc 66>,
    <&clock_gcc 32>,
    <&clock_gcc 64>;
  clock-names = "gcc_gpu_cfg_ahb_clk",
         "gcc_bimc_gfx_clk",
         "gcc_gpu_bimc_gfx_clk";
  #clock-cells = <1>;
 };

 turing_q6_smmu: arm,smmu-turing_q6@5180000 {
  compatible = "qcom,smmu-v2";
  reg = <0x5180000 0x40000>;
  #iommu-cells = <1>;
  qcom,register-save;
  qcom,skip-init;
  #global-interrupts = <2>;
  interrupts = <0 229 4>,
        <0 231 4>,
        <0 533 4>,
        <0 534 4>,
        <0 535 4>,
        <0 536 4>,
        <0 537 4>,
        <0 538 4>,
        <0 539 4>,
        <0 540 4>,
        <0 541 4>,
        <0 542 4>,
        <0 543 4>,
        <0 544 4>,
        <0 545 4>,
        <0 546 4>,
        <0 547 4>,
        <0 548 4>,
        <0 549 4>;
  vdd-supply = <&gdsc_hlos1_vote_turing_adsp>;
  clocks = <&clock_gcc 183>;
  clock-names = "turing_q6_smmu_clk";
  #clock-cells = <1>;
 };

 iommu_test_device {
  compatible = "iommu-debug-test";






  iommus = <&mmss_bimc_smmu 42>;
 };
};
# 2673 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-660.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-660.dtsi"
&kgsl_smmu {
 attach-impl-defs = <0x6000 0x2378>,
      <0x6060 0x1055>,
      <0x678c 0x8>,
      <0x6794 0x28>,
      <0x6800 0x6>,
      <0x6900 0x3ff>,
      <0x6924 0x204>,
      <0x6928 0x11000>,
      <0x6930 0x800>,
      <0x6960 0xffffffff>,
      <0x6b64 0x1a5551>,
      <0x6b68 0x9a82a382>;
};

&lpass_q6_smmu {
 attach-impl-defs = <0x6000 0x2378>,
      <0x6060 0x1055>,
      <0x6070 0xe0>,
      <0x6074 0xe0>,
      <0x6078 0xe0>,
      <0x607c 0xe0>,
      <0x60f0 0xc0>,
      <0x60f4 0xc8>,
      <0x60f8 0xd0>,
      <0x60fc 0xd8>,
      <0x6170 0x0>,
      <0x6174 0x30>,
      <0x6178 0x60>,
      <0x617c 0x90>,
      <0x6270 0x0>,
      <0x6274 0x2>,
      <0x6278 0x4>,
      <0x627c 0x6>,
      <0x62f0 0x8>,
      <0x62f4 0xe>,
      <0x62f8 0x14>,
      <0x62fc 0x1a>,
      <0x6370 0x20>,
      <0x6374 0x40>,
      <0x6378 0x60>,
      <0x637c 0x80>,
      <0x6784 0x0>,
      <0x678c 0x10>,
      <0x67a0 0x0>,
      <0x67a4 0x0>,
      <0x67a8 0x20>,
      <0x67b0 0x0>,
      <0x67b4 0x8>,
      <0x67b8 0xc8>,
      <0x67d0 0x4>,
      <0x67dc 0x8>,
      <0x67e0 0x8>,
      <0x6800 0x6>,
      <0x6900 0x3ff>,
      <0x6924 0x202>,
      <0x6928 0x10a00>,
      <0x6930 0x500>,
      <0x6960 0xffffffff>,
      <0x6b64 0x121151>,
      <0x6b68 0xea800080>,
      <0x6c00 0x0>,
      <0x6c04 0x0>,
      <0x6c08 0x0>,
      <0x6c0c 0x0>,
      <0x6c10 0x1>,
      <0x6c14 0x1>,
      <0x6c18 0x1>,
      <0x6c1c 0x1>,
      <0x6c20 0x2>,
      <0x6c24 0x2>,
      <0x6c28 0x2>,
      <0x6c2c 0x2>,
      <0x6c30 0x3>,
      <0x6c34 0x3>,
      <0x6c38 0x3>,
      <0x6c3c 0x3>;
};

&turing_q6_smmu {
 attach-impl-defs = <0x6000 0x2378>,
      <0x6060 0x1055>,
      <0x6070 0xe0>,
      <0x6074 0xe0>,
      <0x6078 0xe0>,
      <0x607c 0xe0>,
      <0x60f0 0xc0>,
      <0x60f4 0xc8>,
      <0x60f8 0xd0>,
      <0x60fc 0xd8>,
      <0x6170 0x0>,
      <0x6174 0x30>,
      <0x6178 0x60>,
      <0x617c 0x90>,
      <0x6270 0x0>,
      <0x6274 0x2>,
      <0x6278 0x4>,
      <0x627c 0x6>,
      <0x62f0 0x8>,
      <0x62f4 0xe>,
      <0x62f8 0x14>,
      <0x62fc 0x1a>,
      <0x6370 0x20>,
      <0x6374 0x40>,
      <0x6378 0x60>,
      <0x637c 0x80>,
      <0x6784 0x0>,
      <0x678c 0x10>,
      <0x67a0 0x0>,
      <0x67a4 0x0>,
      <0x67a8 0x20>,
      <0x67b0 0x0>,
      <0x67b4 0x8>,
      <0x67b8 0xc8>,
      <0x67d0 0x4>,
      <0x67dc 0x8>,
      <0x67e0 0x8>,
      <0x6800 0x6>,
      <0x6900 0x3ff>,
      <0x6924 0x202>,
      <0x6928 0x10a00>,
      <0x6930 0x500>,
      <0x6960 0xffffffff>,
      <0x6b64 0x121151>,
      <0x6b68 0xea800080>,
      <0x6c00 0x0>,
      <0x6c04 0x0>,
      <0x6c08 0x0>,
      <0x6c0c 0x0>,
      <0x6c10 0x1>,
      <0x6c14 0x1>,
      <0x6c18 0x1>,
      <0x6c1c 0x1>,
      <0x6c20 0x2>,
      <0x6c24 0x2>,
      <0x6c28 0x2>,
      <0x6c2c 0x2>,
      <0x6c30 0x3>,
      <0x6c34 0x3>,
      <0x6c38 0x3>,
      <0x6c3c 0x3>;
};

&mmss_bimc_smmu {
 attach-impl-defs = <0x6000 0x2378>,
      <0x6060 0x1055>,
      <0x678c 0x28>,
      <0x6794 0xe0>,
      <0x6800 0x6>,
      <0x6900 0x3ff>,
      <0x6924 0x204>,
      <0x6928 0x11002>,
      <0x6930 0x800>,
      <0x6960 0xffffffff>,
      <0x6964 0xffffffff>,
      <0x6968 0xffffffff>,
      <0x696c 0xffffffff>,
      <0x6b48 0x330330>,
      <0x6b4c 0x81>,
      <0x6b50 0x3333>,
      <0x6b54 0x3333>,
      <0x6b64 0x1a5555>,
      <0x6b68 0xbaaa892a>,
      <0x6b70 0x10100202>,
      <0x6b74 0x10100202>,
      <0x6b78 0x10100000>,
      <0x6b80 0x20042004>,
      <0x6b84 0x20042004>;
};

&anoc2_smmu {
 attach-impl-defs = <0x6000 0x2378>,
      <0x6060 0x1055>,
      <0x6070 0xf>,
      <0x6074 0x23>,
      <0x6078 0x37>,
      <0x607c 0x39>,
      <0x6080 0x3f>,
      <0x6084 0x6f>,
      <0x6088 0x74>,
      <0x608c 0x92>,
      <0x6090 0xb0>,
      <0x6094 0xf0>,
      <0x6098 0xf0>,
      <0x609c 0xf0>,
      <0x60f0 0x0>,
      <0x60f4 0x1>,
      <0x60f8 0x3>,
      <0x60fc 0x4>,
      <0x6100 0x6>,
      <0x6104 0x8>,
      <0x6108 0x9>,
      <0x610c 0xb>,
      <0x6110 0xd>,
      <0x6114 0xf>,
      <0x6118 0xf>,
      <0x611c 0xf>,
      <0x6170 0x0>,
      <0x6174 0x0>,
      <0x6178 0x0>,
      <0x617c 0x0>,
      <0x6180 0x0>,
      <0x6184 0x0>,
      <0x6188 0x0>,
      <0x618c 0x0>,
      <0x6190 0x0>,
      <0x6194 0x0>,
      <0x6198 0x0>,
      <0x619c 0x0>,
      <0x6270 0x0>,
      <0x6274 0x1>,
      <0x6278 0x2>,
      <0x627c 0x4>,
      <0x6280 0x4>,
      <0x6284 0x6>,
      <0x6288 0x6>,
      <0x628c 0xa>,
      <0x6290 0xc>,
      <0x6294 0xc>,
      <0x6298 0xc>,
      <0x629c 0xc>,
      <0x62f0 0xc>,
      <0x62f4 0x12>,
      <0x62f8 0x18>,
      <0x62fc 0x1a>,
      <0x6300 0x1d>,
      <0x6304 0x23>,
      <0x6308 0x24>,
      <0x630c 0x28>,
      <0x6310 0x2c>,
      <0x6314 0x30>,
      <0x6318 0x30>,
      <0x631c 0x30>,
      <0x6370 0x30>,
      <0x6374 0x35>,
      <0x6378 0x3a>,
      <0x637c 0x3e>,
      <0x6380 0x46>,
      <0x6384 0x50>,
      <0x6388 0x55>,
      <0x638c 0x5d>,
      <0x6390 0x67>,
      <0x6394 0x80>,
      <0x6398 0x80>,
      <0x639c 0x80>,
      <0x678c 0x12>,
      <0x6794 0x32>,
      <0x67a0 0x0>,
      <0x67a4 0xe1>,
      <0x67a8 0xf0>,
      <0x67b0 0x0>,
      <0x67b4 0xc>,
      <0x67b8 0x9c>,
      <0x67d0 0x0>,
      <0x67dc 0x4>,
      <0x67e0 0x8>,
      <0x6800 0x6>,
      <0x6900 0x3ff>,
      <0x6b48 0x330330>,
      <0x6b4c 0x81>,
      <0x6b50 0x1313>,
      <0x6b64 0x121155>,
      <0x6b68 0xcaa84920>,
      <0x6b70 0xc0c0000>,
      <0x6b74 0x8080000>,
      <0x6b78 0x8080000>,
      <0x6b80 0x20002000>,
      <0x6b84 0x20002000>,
      <0x6c00 0x5>,
      <0x6c04 0x0>,
      <0x6c08 0x5>,
      <0x6c0c 0x0>,
      <0x6c10 0x5>,
      <0x6c14 0x0>,
      <0x6c18 0x5>,
      <0x6c1c 0x0>,
      <0x6c20 0x5>,
      <0x6c24 0x0>,
      <0x6c28 0x0>,
      <0x6c2c 0x0>,
      <0x6c30 0x0>,
      <0x6c34 0x0>,
      <0x6c38 0x0>,
      <0x6c3c 0x0>,
      <0x6c40 0x0>,
      <0x6c44 0x0>,
      <0x6c48 0x0>,
      <0x6c4c 0x0>,
      <0x6c50 0x0>,
      <0x6c54 0x0>,
      <0x6c58 0x0>,
      <0x6c5c 0x0>,
      <0x6c60 0x0>,
      <0x6c64 0x0>,
      <0x6c68 0x0>,
      <0x6c6c 0x0>,
      <0x6c70 0x0>,
      <0x6c74 0x0>,
      <0x6c78 0x0>,
      <0x6c7c 0x0>,
      <0x6c80 0x0>,
      <0x6c84 0x0>,
      <0x6c88 0x0>,
      <0x6c8c 0x0>,
      <0x6c90 0x0>,
      <0x6c94 0x0>,
      <0x6c98 0x0>,
      <0x6c9c 0x0>,
      <0x6ca0 0x0>,
      <0x6ca4 0x0>,
      <0x6ca8 0x0>,
      <0x6cac 0x0>,
      <0x6cb0 0x0>,
      <0x6cb4 0x0>,
      <0x6cb8 0x0>,
      <0x6cbc 0x0>,
      <0x6cc0 0x0>,
      <0x6cc4 0x0>,
      <0x6cc8 0x0>,
      <0x6ccc 0x0>,
      <0x6cd0 0x0>,
      <0x6cd4 0x0>,
      <0x6cd8 0x0>,
      <0x6cdc 0x0>,
      <0x6ce0 0x0>,
      <0x6ce4 0x0>,
      <0x6ce8 0x0>,
      <0x6cec 0x0>,
      <0x6cf0 0x0>,
      <0x6cf4 0x0>,
      <0x6cf8 0x0>,
      <0x6cfc 0x0>,
      <0x6d00 0x3>,
      <0x6d04 0x4>,
      <0x6d08 0x4>,
      <0x6d0c 0x0>,
      <0x6d10 0x8>,
      <0x6d14 0x8>,
      <0x6d18 0x3>,
      <0x6d1c 0x2>,
      <0x6d20 0x4>,
      <0x6d24 0x0>,
      <0x6d28 0x4>,
      <0x6d2c 0x0>,
      <0x6d30 0x7>,
      <0x6d34 0x0>,
      <0x6d38 0x6>,
      <0x6d3c 0x0>,
      <0x6d40 0x0>,
      <0x6d44 0x1>,
      <0x6d48 0x4>,
      <0x6d4c 0x0>,
      <0x6d50 0x4>,
      <0x6d54 0x0>,
      <0x6d58 0x4>,
      <0x6d5c 0x0>,
      <0x6d60 0x0>,
      <0x6d64 0x0>,
      <0x6d68 0x0>,
      <0x6d6c 0x0>,
      <0x6d70 0x0>,
      <0x6d74 0x0>,
      <0x6d78 0x0>,
      <0x6d7c 0x0>,
      <0x6d80 0x0>,
      <0x6d84 0x0>,
      <0x6d88 0x0>,
      <0x6d8c 0x0>,
      <0x6d90 0x0>,
      <0x6d94 0x0>,
      <0x6d98 0x0>,
      <0x6d9c 0x0>,
      <0x6da0 0x0>,
      <0x6da4 0x0>,
      <0x6da8 0x0>,
      <0x6dac 0x0>,
      <0x6db0 0x0>,
      <0x6db4 0x0>,
      <0x6db8 0x0>,
      <0x6dbc 0x0>,
      <0x6dc0 0x0>,
      <0x6dc4 0x0>,
      <0x6dc8 0x0>,
      <0x6dcc 0x0>,
      <0x6dd0 0x0>,
      <0x6dd4 0x0>,
      <0x6dd8 0x0>,
      <0x6ddc 0x0>,
      <0x6de0 0x0>,
      <0x6de4 0x0>,
      <0x6de8 0x0>,
      <0x6dec 0x0>,
      <0x6df0 0x0>,
      <0x6df4 0x0>,
      <0x6df8 0x0>,
      <0x6dfc 0x0>;
};
# 2674 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-common_f7a.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-common_f7a.dtsi"
&soc {
 ufsphy1: ufsphy@1da7000 {
  compatible = "qcom,ufs-phy-qmp-v3-660";
  reg = <0x1da7000 0xdb8>;
  reg-names = "phy_mem";
  #phy-cells = <0>;
  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&clock_rpmcc 46>,
   <&clock_gcc 97>,
   <&clock_gcc 99>;
  status = "disabled";
 };

 ufs_ice: ufsice@1db0000 {
  compatible = "qcom,ice";
  reg = <0x1db0000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ufs_core_clk", "bus_clk",
    "iface_clk", "ice_core_clk";
  clocks = <&clock_gcc 96>,
    <&clock_gcc 97>,
    <&clock_gcc 95>,
    <&clock_gcc 98>;
  qcom,op-freq-hz = <0>, <0>, <0>, <300000000>;
  vdd-hba-supply = <&gdsc_ufs>;
  qcom,msm-bus,name = "ufs_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 650 0 0>,
    <1 650 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "ufs";
 };

 sdcc1_ice: sdcc1ice@c0c8000 {
  compatible = "qcom,ice";
  reg = <0xc0c8000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 167>,
    <&clock_gcc 92>,
    <&clock_gcc 91>,
    <&clock_gcc 90>;
  qcom,op-freq-hz = <300000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <78 512 0 0>,
   <78 512 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "sdcc";
 };

 ufs1: ufshc@1da4000 {
  compatible = "qcom,ufshc";
  reg = <0x1da4000 0x3000>;
  interrupts = <0 265 0>;
  phys = <&ufsphy1>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufs_ice>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&clock_gcc 96>,
   <&clock_gcc 30>,
   <&clock_gcc 95>,
   <&clock_gcc 103>,
   <&clock_gcc 98>,
   <&clock_rpmcc 46>,
   <&clock_gcc 102>,
   <&clock_gcc 100>;
  freq-table-hz =
   <50000000 200000000>,
   <0 0>,
   <0 0>,
   <37500000 150000000>,
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>;

  lanes-per-direction = <1>;

  non-removable;
  qcom,msm-bus,name = "ufs1";
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
  <95 512 0 0>, <1 650 0 0>,
  <95 512 922 0>, <1 650 1000 0>,
  <95 512 1844 0>, <1 650 1000 0>,
  <95 512 3688 0>, <1 650 1000 0>,
  <95 512 7376 0>, <1 650 1000 0>,
  <95 512 127796 0>, <1 650 1000 0>,
  <95 512 255591 0>, <1 650 1000 0>,
  <95 512 2097152 0>, <1 650 102400 0>,
  <95 512 149422 0>, <1 650 1000 0>,
  <95 512 298189 0>, <1 650 1000 0>,
  <95 512 2097152 0>, <1 650 102400 0>,
  <95 512 7643136 0>, <1 650 307200 0>;
  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "MAX";

  qcom,pm-qos-cpu-groups = <0x0F 0xF0>;
  qcom,pm-qos-cpu-group-latency-us = <26 26>;
  qcom,pm-qos-default-cpu = <0>;

  resets = <&clock_gcc 2>;
  reset-names = "core_reset";

  status = "disabled";
 };

 usb3: ssusb@a800000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x0a800000 0xfc100>,
   <0x0c016000 0x400>;
  reg-names = "core_base",
  "ahb2phy_base";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 347 0>, <0 243 0>, <0 180 0>;
  interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq";

  USB3_GDSC-supply = <&gdsc_usb30>;

  qcom,usb-dbm = <&dbm_1p5>;
  qcom,msm-bus,name = "usb3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <61 512 0 0>,
    <61 512 240000 800000>;

  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
  extcon = <&pm660_pdphy>;
  qcom,pm-qos-latency = <41>;

  clocks = <&clock_gcc 107>,
   <&clock_gcc 59>,
   <&clock_gcc 31>,
   <&clock_rpmcc 90>,
   <&clock_gcc 108>,
   <&clock_gcc 109>,
   <&clock_gcc 113>,
   <&clock_rpmcc 79>;

  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
    "noc_aggr_clk", "utmi_clk", "sleep_clk",
    "cfg_ahb_clk", "xo";

  qcom,core-clk-rate = <133330000>;
  qcom,core-clk-rate-hs = <66666667>;

  resets = <&clock_gcc 7>;
  reset-names = "core_reset";

  dwc3@a800000 {
   compatible = "snps,dwc3";
   reg = <0x0a800000 0xc8d0>;
   interrupt-parent = <&intc>;
   interrupts = <0 131 0>;
   usb-phy = <&qusb_phy0>, <&ssphy>;
   tx-fifo-resize;
   snps,usb3-u1u2-disable;
   snps,nominal-elastic-buffer;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,is-utmi-l1-suspend;
   snps,hird-threshold = /bits/ 8 <0x0>;
  };

  qcom,usbbam@a904000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x0a904000 0x17000>;
   interrupt-parent = <&intc>;
   interrupts = <0 132 0>;

   qcom,bam-type = <0>;
   qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
   qcom,usb-bam-num-pipes = <8>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-ipa-out-0";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <0>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <1>;
    qcom,src-bam-pipe-index = <1>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };
   qcom,pipe1 {
    label = "ssusb-ipa-in-0";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <1>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };
   qcom,pipe2 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x06064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <3>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
   qcom,pipe3 {
    label = "ssusb-dpl-ipa-in-1";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <1>;
    qcom,pipe-num = <1>;
    qcom,peer-bam = <1>;
    qcom,dst-bam-pipe-index = <2>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };
  };
 };

 qusb_phy0: qusb@c012000 {
  compatible = "qcom,qusb2phy";
  reg = <0x0c012000 0x180>,
   <0x01fcb24c 0x4>,
   <0x00780240 0x4>,
   <0x00188018 0x4>;
  reg-names = "qusb_phy_base",
   "tcsr_clamp_dig_n_1p8",
   "tune2_efuse_addr",
   "ref_clk_addr";
  vdd-supply = <&pm660l_l1>;
  vdda18-supply = <&pm660_l10>;
  vdda33-supply = <&pm660l_l7>;
  qcom,vdd-voltage-level = <0 925000 925000>;
  qcom,tune2-efuse-bit-pos = <25>;
  qcom,tune2-efuse-num-bits = <4>;
  qcom,qusb-phy-init-seq = <0xf8 0x80
     0x33 0x84
     0x83 0x88
     0xc5 0x8c
     0x30 0x08
     0x79 0x0c
     0x21 0x10
     0x14 0x9c
     0x9f 0x1c
     0x00 0x18>;
  phy_type= "utmi";
  qcom,phy-clk-scheme = "cml";
  qcom,major-rev = <1>;

  clocks = <&clock_rpmcc 46>,
   <&clock_gcc 87>,
   <&clock_gcc 113>;

  clock-names = "ref_clk_src", "ref_clk", "cfg_ahb_clk";

  resets = <&clock_gcc 0>;
  reset-names = "phy_reset";
 };

 ssphy: ssphy@c010000 {
  compatible = "qcom,usb-ssphy-qmp-v2";
  reg = <0xc010000 0xe18>,
   <0x01fcb244 0x4>,
   <0x01fcb248 0x4>;
  reg-names = "qmp_phy_base",
   "vls_clamp_reg",
   "tcsr_usb3_dp_phymode";
  vdd-supply = <&pm660l_l1>;
  core-supply = <&pm660_l10>;
  qcom,vdd-voltage-level = <0 925000 925000>;
  qcom,core-voltage-level = <0 1800000 1800000>;
  qcom,vbus-valid-override;
  qcom,qmp-phy-init-seq =

    <0xac 0x14 0x00
     0x34 0x08 0x00
     0x174 0x30 0x00
     0x3c 0x06 0x00
     0xb4 0x00 0x00
     0xb8 0x08 0x00
     0x70 0x0f 0x00
     0x19c 0x01 0x00
     0x178 0x00 0x00
     0xd0 0x82 0x00
     0xdc 0x55 0x00
     0xe0 0x55 0x00
     0xe4 0x03 0x00
     0x78 0x0b 0x00
     0x84 0x16 0x00
     0x90 0x28 0x00
     0x108 0x80 0x00
     0x10c 0x00 0x00
     0x184 0x0a 0x00
     0x4c 0x15 0x00
     0x50 0x34 0x00
     0x54 0x00 0x00
     0xc8 0x00 0x00
     0x18c 0x00 0x00
     0xcc 0x00 0x00
     0x128 0x00 0x00
     0x0c 0x0a 0x00
     0x10 0x01 0x00
     0x1c 0x31 0x00
     0x20 0x01 0x00
     0x14 0x00 0x00
     0x18 0x00 0x00
     0x24 0xde 0x00
     0x28 0x07 0x00
     0x48 0x0f 0x00
     0x194 0x06 0x00
     0x100 0x80 0x00
     0xa8 0x01 0x00
     0x430 0x0b 0x00
     0x830 0x0b 0x00
     0x444 0x00 0x00
     0x844 0x00 0x00
     0x43c 0x00 0x00
     0x83c 0x00 0x00
     0x440 0x00 0x00
     0x840 0x00 0x00
     0x408 0x0a 0x00
     0x808 0x0a 0x00
     0x414 0x06 0x00
     0x814 0x06 0x00
     0x434 0x75 0x00
     0x834 0x75 0x00
     0x4d4 0x02 0x00
     0x8d4 0x02 0x00
     0x4d8 0x4e 0x00
     0x8d8 0x4e 0x00
     0x4dc 0x18 0x00
     0x8dc 0x18 0x00
     0x4f8 0x77 0x00
     0x8f8 0x77 0x00
     0x4fc 0x80 0x00
     0x8fc 0x80 0x00
     0x4c0 0x0a 0x00
     0x8c0 0x0a 0x00
     0x504 0x03 0x00
     0x904 0x03 0x00
     0x50c 0x16 0x00
     0x90c 0x16 0x00
     0x500 0x00 0x00
     0x900 0x00 0x00
     0x564 0x00 0x00
     0x964 0x00 0x00
     0x260 0x10 0x00
     0x660 0x10 0x00
     0x2a4 0x12 0x00
     0x6a4 0x12 0x00
     0x28c 0xc6 0x00
     0x68c 0xc6 0x00
     0x244 0x00 0x00
     0x644 0x00 0x00
     0x248 0x00 0x00
     0x648 0x00 0x00
     0xc0c 0x9f 0x00
     0xc24 0x17 0x00
     0xc28 0x0f 0x00
     0xcc8 0x83 0x00
     0xcc4 0x02 0x00
     0xccc 0x09 0x00
     0xcd0 0xa2 0x00
     0xcd4 0x85 0x00
     0xc80 0xd1 0x00
     0xc84 0x1f 0x00
     0xc88 0x47 0x00
     0xcb8 0x75 0x00
     0xcbc 0x13 0x00
     0xcb0 0x86 0x00
     0xca0 0x04 0x00
     0xc8c 0x44 0x00
     0xc70 0xe7 0x00
     0xc74 0x03 0x00
     0xc78 0x40 0x00
     0xc7c 0x00 0x00
     0xdd8 0x88 0x00
     0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0xd74
     0xcd8
     0xcdc
     0xc04
     0xc00
     0xc08
     0xa00>;

  clocks = <&clock_gcc 111>,
   <&clock_gcc 112>,
   <&clock_gcc 113>,
   <&clock_rpmcc 46>,
   <&clock_gcc 110>;

  clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk",
    "ref_clk_src", "ref_clk";

  resets = <&clock_gcc 4>,
   <&clock_gcc 5>;
  reset-names = "phy_reset", "phy_phy_reset";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&lpass_q6_smmu 6>;
  qcom,usb-audio-stream-id = <6>;
  qcom,usb-audio-intr-num = <2>;
 };

 dbm_1p5: dbm@a8f8000 {
  compatible = "qcom,usb-dbm-1p5";
  reg = <0xa8f8000 0x300>;
  qcom,reset-ep-after-lpm-resume;
 };

       usb2s: hsusb@c200000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x0c200000 0xfc000>,
   <0x0c016000 0x400>;
  reg-names = "core_base",
   "ahb2phy_base";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 348 0>, <0 144 0>;
  interrupt-names = "hs_phy_irq", "pwr_event_irq";

  qcom,msm-bus,name = "usb-hs";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <87 512 0 0>,
   <87 512 60000 800000>;

  qcom,pm-qos-latency = <52>;
  clocks = <&clock_gcc 104>,
   <&clock_gcc 58>,
   <&clock_gcc 105>,
   <&clock_gcc 106>,
   <&clock_rpmcc 79>,
   <&clock_gcc 113>;
  clock-names = "core_clk", "iface_clk", "utmi_clk", "sleep_clk",
    "xo", "cfg_ahb_clk";
  qcom,core-clk-rate = <60000000>;
  resets = <&clock_gcc 6>;
  reset-names = "core_reset";

  status = "disabled";
  dwc3@c200000 {
   compatible = "snps,dwc3";
   reg = <0x0c200000 0xc8d0>;
   interrupt-parent = <&intc>;
   interrupts = <0 143 0>;
   usb-phy = <&qusb_phy1>, <&usb_nop_phy>;
   maximum-speed = "high-speed";
   snps,nominal-elastic-buffer;
   snps,is-utmi-l1-suspend;
   snps,hird-threshold = /bits/ 8 <0x0>;
   dr_mode = "host";
  };
 };

 qusb_phy1: qusb@c014000 {
  compatible = "qcom,qusb2phy";
  reg = <0x0c014000 0x180>,
   <0x00188014 0x4>;
  reg-names = "qusb_phy_base",
   "ref_clk_addr";
  vdd-supply = <&pm660l_l1>;
  vdda18-supply = <&pm660_l10>;
  vdda33-supply = <&pm660l_l7>;
  qcom,vdd-voltage-level = <0 925000 925000>;
  qcom,qusb-phy-init-seq = <0xF8 0x80
     0xB3 0x84
     0x83 0x88
     0xC0 0x8C
     0x30 0x08
     0x79 0x0C
     0x21 0x10
     0x14 0x9C
     0x9F 0x1C
     0x00 0x18>;
  phy_type = "utmi";
  qcom,phy-clk-scheme = "cml";
  qcom,major-rev = <1>;
  qcom,hold-reset;

  clocks = <&clock_gcc 113>,
   <&clock_gcc 88>,
   <&clock_rpmcc 46>;
  clock-names = "cfg_ahb_clk", "ref_clk", "ref_clk_src";

  resets = <&clock_gcc 1>;
  reset-names = "phy_reset";
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };

 sdhc_1: sdhci@c0c4000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0xc0c4000 0x1000>, <0xc0c5000 0x1000>;
  reg-names = "hc_mem", "cmdq_mem";

  interrupts = <0 110 0>, <0 112 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;
  qcom,large-address-bus;
  sdhc-msm-crypto = <&sdcc1_ice>;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <43 518>;
  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cmdq-latency-us = <43 518>, <40 518>;
  qcom,pm-qos-legacy-latency-us = <43 518>, <40 518>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <78 512 0 0>, <1 606 0 0>,

   <78 512 1046 1600>,
   <1 606 1600 1600>,

   <78 512 52286 80000>,
   <1 606 80000 80000>,

   <78 512 65360 100000>,
   <1 606 100000 100000>,

   <78 512 130718 200000>,
   <1 606 133320 133320>,

   <78 512 130718 200000>,
   <1 606 150000 150000>,

   <78 512 261438 400000>,
   <1 606 300000 300000>,

   <78 512 261438 400000>,
   <1 606 300000 300000>,

   <78 512 1338562 4096000>,
   <1 606 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 400000000 4294967295>;

  clocks = <&clock_gcc 90>,
    <&clock_gcc 91>,
    <&clock_gcc 92>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";

  qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
      192000000 384000000>;

  qcom,nonremovable;
  qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

  qcom,ice-clk-rates = <300000000 75000000>;

  qcom,scaling-lower-bus-speed-mode = "DDR52";

  status = "disabled";
 };

 sdhc_2: sdhci@c084000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0xc084000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <81 512 0 0>, <1 608 0 0>,

   <81 512 1046 1600>,
   <1 608 1600 1600>,

   <81 512 52286 80000>,
   <1 608 80000 80000>,

   <81 512 65360 100000>,
   <1 608 100000 100000>,

   <81 512 130718 200000>,
   <1 608 133320 133320>,

   <81 512 261438 200000>,
   <1 608 150000 150000>,

   <81 512 261438 400000>,
   <1 608 300000 300000>,

   <81 512 1338562 4096000>,
   <1 608 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 4294967295>;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <43 518>;
  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-legacy-latency-us = <43 518>, <40 518>;

  clocks = <&clock_gcc 93>,
   <&clock_gcc 94>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
        200000000>;
  qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50",
        "SDR104";

  status = "disabled";
 };
};
# 2675 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-blsp.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-blsp.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/sdm660-pinctrl.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@03000000 {
  compatible = "qcom,sdm660-pinctrl";
  reg = <0x03000000 0xc00000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;


    msm_gpio_20:msm_gpio_20 {
            mux{
                pins="gpio20";
                function= "gpio";
            };
            config {
                pins= "gpio20";
                drive-strength = <2>;
                bias-disable;
                output-low;

            };
        };

        msm_gpio_20_output_high:msm_gpio_20_output_high {
            mux {
                pins = "gpio20";
                function = "gpio";

            };
            config{
                pins = "gpio20";
                drive-strength = <2>;
                bias-disable;
                output-high;
            };

        };

        msm_gpio_72:msm_gpio_72{
            mux{
                pins = "gpio72";
                function = "gpio";
            };
            config{
                pins = "gpio72";
                drive-strength=<2>;
                bias-pull-down;
            };
        };


  uart_console_active: uart_console_active {
   mux {
    pins = "gpio4", "gpio5";
    function = "blsp_uart2";
   };

   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-disable;
   };
  };

  led_enable: led_enable {
   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    drive_strength = <2>;
    output-high;
    bias-disable;
   };
  };

  led_disable: led_disable {
   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    drive_strength = <2>;
    output-low;
    bias-disable;
   };
  };

  trigout_a: trigout_a {
   mux {
    pins = "gpio49";
    function = "qdss_cti0_a";
   };

   config {
    pins = "gpio49";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 150 "../arch/arm64/boot/dts/qcom/sdm660-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    drive-strength = <16>;
    bias-disable;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio54";
    function = "gpio";
   };

   config {
    pins = "gpio54";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio54";
    function = "gpio";
   };

   config {
    pins = "gpio54";
    drive-strength = <2>;
    bias-disable;
   };
  };


  i2c_1 {
   i2c_1_active: i2c_1_active {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_1_sleep: i2c_1_sleep {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_1_bitbang: i2c_1_bitbang {
    mux {
     pins = "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_2 {
   i2c_2_active: i2c_2_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_2_bitbang: i2c_2_bitbang {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {
    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {
    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_3_bitbang: i2c_3_bitbang {
    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_4 {
   i2c_4_active: i2c_4_active {
    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_4_sleep: i2c_4_sleep {
    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_4_bitbang: i2c_4_bitbang {
    mux {
     pins = "gpio14", "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {
    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {
    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_5_bitbang: i2c_5_bitbang {
    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_6 {
   i2c_6_active: i2c_6_active {
    mux {
     pins = "gpio22", "gpio23";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_6_sleep: i2c_6_sleep {
    mux {
     pins = "gpio22", "gpio23";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_6_bitbang: i2c_6_bitbang {
    mux {
     pins = "gpio22", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio28";
     function = "gpio";
    };

    config {
     pins = "gpio28";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio28";
     function = "gpio";
    };

    config {
     pins = "gpio28";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {


     pins = "gpio29", "gpio30", "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio29", "gpio30", "gpio31";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {


     pins = "gpio29", "gpio30", "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio29", "gpio30", "gpio31";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_7 {
   i2c_7_active: i2c_7_active {
    mux {
     pins = "gpio26", "gpio27";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio26", "gpio27";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_7_sleep: i2c_7_sleep {
    mux {
     pins = "gpio26", "gpio27";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio26", "gpio27";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_7_bitbang: i2c_7_bitbang {
    mux {
     pins = "gpio26", "gpio27";
     function = "gpio";
    };

    config {
     pins = "gpio26", "gpio27";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_8 {
   i2c_8_active: i2c_8_active {
    mux {
     pins = "gpio30", "gpio31";
     function = "blsp_i2c8_a";
    };

    config {
     pins = "gpio30", "gpio31";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_8_sleep: i2c_8_sleep {
    mux {
     pins = "gpio30", "gpio31";
     function = "blsp_i2c8_a";
    };

    config {
     pins = "gpio30", "gpio31";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_8_bitbang: i2c_8_bitbang {
    mux {
     pins = "gpio30", "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio30", "gpio31";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  spi_1 {
   spi_1_active: spi_1_active {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_1_sleep: spi_1_sleep {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_2 {
   spi_2_active: spi_2_active {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "blsp_spi2";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_2_sleep: spi_2_sleep {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "blsp_spi2";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_3 {
   spi_3_active: spi_3_active {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_3_sleep: spi_3_sleep {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_4 {
   spi_4_active: spi_4_active {
    mux {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     function = "blsp_spi4";
    };

    config {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_4_sleep: spi_4_sleep {
    mux {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     function = "blsp_spi4";
    };

    config {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_5 {
   spi_5_active: spi_5_active {
    mux {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     function = "blsp_spi5";
    };

    config {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_5_sleep: spi_5_sleep {
    mux {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     function = "blsp_spi5";
    };

    config {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_6 {
   spi_6_active: spi_6_active {
    mux {
     pins = "gpio49", "gpio52",
       "gpio22", "gpio23";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio49", "gpio52",
       "gpio22", "gpio23";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_6_sleep: spi_6_sleep {
    mux {
     pins = "gpio49", "gpio52",
       "gpio22", "gpio23";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio49", "gpio52",
       "gpio22", "gpio23";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_7 {
   spi_7_active: spi_7_active {
    mux {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     function = "blsp_spi7";
    };

    config {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_7_sleep: spi_7_sleep {
    mux {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     function = "blsp_spi7";
    };

    config {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_8 {
   spi_8_active: spi_8_active {
    mux {
     pins = "gpio28", "gpio29",
       "gpio30", "gpio31";
     function = "blsp_spi8_a";
    };

    config {
     pins = "gpio28", "gpio29",
       "gpio30", "gpio31";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_8_sleep: spi_8_sleep {
    mux {
     pins = "gpio28", "gpio29",
       "gpio30", "gpio31";
     function = "blsp_spi8_a";
    };

    config {
     pins = "gpio28", "gpio29",
       "gpio30", "gpio31";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  ant-check-pin {
   ant_check_default: ant_check_default {
    mux {
     pins = "gpio74";
     function = "gpio";
    };
    config {
     pins = "gpio74";
     drive-strength = <2>;
     bias-disable;
     input-enable;
     input-debounce = <5000>;
    };
   };
  };

  wcd_usbc_analog_en1 {
   wcd_usbc_analog_en1_idle: wcd_usbc_ana_en1_idle {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   wcd_usbc_analog_en1_active: wcd_usbc_ana_en1_active {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd_usbc_analog_en2n {
   wcd_usbc_analog_en2n_idle: wcd_usbc_ana_en2n_idle {
    mux {
     pins = "gpio75";
     function = "gpio";
    };

    config {
     pins = "gpio75";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };

   wcd_usbc_analog_en2n_active: wcd_usbc_ana_en2n_active {
    mux {
     pins = "gpio75";
     function = "gpio";
    };

    config {
     pins = "gpio75";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  sdw_clk_pin {
   sdw_clk_sleep: sdw_clk_sleep {
    mux {
     pins = "gpio24";
     function = "sndwire_clk";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };

   sdw_clk_active: sdw_clk_active {
    mux {
     pins = "gpio24";
     function = "sndwire_clk";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };
  };

  sdw_clk_data {
   sdw_data_sleep: sdw_data_sleep {
    mux {
     pins = "gpio25";
     function = "sndwire_data";
    };

    config {
     pins = "gpio25";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };

   sdw_data_active: sdw_data_active {
    mux {
     pins = "gpio25";
     function = "sndwire_data";
    };

    config {
     pins = "gpio25";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };
  };


  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio12";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_ws {
   pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
    mux {
     pins = "gpio13";
     function = "gpio";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_ws_active: pri_mi2s_ws_active {
    mux {
     pins = "gpio13";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio13";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio14";
     function = "gpio";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio14";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio14";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio15";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio15";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio15";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio26";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio26";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  spkr_2_sd_n {
   spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio27";
     function = "gpio";
    };

    config {
     pins = "gpio27";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_2_sd_n_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio27";
     function = "gpio";
    };

    config {
     pins = "gpio27";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd_gnd_mic_swap {
   wcd_gnd_mic_swap_idle: wcd_gnd_mic_swap_idle {
    mux {
     pins = "gpio63";
     function = "gpio";
    };
    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   wcd_gnd_mic_swap_active: wcd_gnd_mic_swap_active {
    mux {
     pins = "gpio63";
     function = "gpio";
    };
    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  msm_hph_en0 {
   hph_en0_sleep: hph_en0_sleep {
    mux {
     pins = "gpio24";
     function = "gpio";
    };

    config {
     pins = "gpio24";
     output-low;
    };
   };

   hph_en0_active: hph_en0_active {
    mux {
     pins = "gpio24";
     function = "gpio";
    };

    config {
     pins = "gpio24";
     output-high;
    };
   };
  };

  msm_hph_en1 {
   hph_en1_sleep: hph_en1_sleep {
    mux {
     pins = "gpio25";
     function = "gpio";
    };

    config {
     pins = "gpio25";
     output-low;
    };
   };

   hph_en1_active: hph_en1_active {
    mux {
     pins = "gpio25";
     function = "gpio";
    };

    config {
     pins = "gpio25";
     output-high;
    };
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio36","gpio37";
    function = "cci_i2c";
   };

   config {
    pins = "gpio36","gpio37";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio36","gpio37";
    function = "cci_i2c";
   };

   config {
    pins = "gpio36","gpio37";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio38","gpio39";
    function = "cci_i2c";
   };

   config {
    pins = "gpio38","gpio39";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio38","gpio39";
    function = "cci_i2c";
   };


   config {
    pins = "gpio38","gpio39";
    bias-pull-down;
    drive-strength = <2>;
   };
  };
  cam_actuator_vaf_active0: cam_actuator_vaf_active0 {

   mux {
    pins = "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio45";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_suspend0: cam_actuator_vaf_suspend0 {

   mux {
    pins = "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio45";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_active: cam_actuator_vaf_active {

   mux {
    pins = "gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio50";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_suspend: cam_actuator_vaf_suspend {

   mux {
    pins = "gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio50";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_tof_active: cam_tof_active {

   mux {
    pins = "gpio50", "gpio42", "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio50", "gpio42", "gpio45";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cam_tof_suspend: cam_tof_suspend {

   mux {
    pins = "gpio50", "gpio42", "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio50", "gpio42", "gpio45";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {

    pins = "gpio32";
    function = "cam_mclk";
   };

   config {
    pins = "gpio32";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {

    pins = "gpio32";
    function = "cam_mclk";
   };

   config {
    pins = "gpio32";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_rear_active: cam_sensor_rear_active {

   mux {
    pins = "gpio46","gpio44";
    function = "gpio";
   };

   config {
    pins = "gpio46","gpio44";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_suspend: cam_sensor_rear_suspend {

   mux {
    pins = "gpio46","gpio44";
    function = "gpio";
   };

   config {
    pins = "gpio46","gpio44";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {

    pins = "gpio33";
    function = "cam_mclk";
   };

   config {
    pins = "gpio33";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {

    pins = "gpio33";
    function = "cam_mclk";
   };

   config {
    pins = "gpio33";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_rear2_active: cam_sensor_rear2_active {

   mux {
    pins = "gpio48","gpio51";
    function = "gpio";
   };

   config {
    pins = "gpio48","gpio51";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_suspend: cam_sensor_rear2_suspend {

   mux {
    pins = "gpio48","gpio51";
    function = "gpio";
   };
   config {
    pins = "gpio48","gpio51";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {

    pins = "gpio34";
    function = "cam_mclk";
   };

   config {
    pins = "gpio34";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {

    pins = "gpio34";
    function = "cam_mclk";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_front_active: cam_sensor_front_active {

   mux {
    pins = "gpio47", "gpio44";
    function = "gpio";
   };

   config {
    pins = "gpio47", "gpio44";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_suspend: cam_sensor_front_suspend {

   mux {
    pins = "gpio47";
    function = "gpio";
   };

   config {
    pins = "gpio47";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {

    pins = "gpio35";
    function = "cam_mclk";
   };

   config {
    pins = "gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {

    pins = "gpio35";
    function = "cam_mclk";
   };

   config {
    pins = "gpio35";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_iris_active: cam_sensor_front_iris_active {

   mux {
    pins = "gpio52";
    function = "gpio";
   };

   config {
    pins = "gpio52";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_iris_suspend: cam_sensor_front_iris_suspend {

   mux {
    pins = "gpio52";
    function = "gpio";
   };

   config {
    pins = "gpio52";
    bias-disable;
    drive-strength = <2>;
   };
  };


  blsp1_uart1_active: blsp1_uart1_active {
   mux {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "blsp_uart1";
   };

   config {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart1_sleep: blsp1_uart1_sleep {
   mux {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
   };

   config {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart2_active: blsp1_uart2_active {
   mux {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "blsp_uart2 ";
   };

   config {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart2_sleep: blsp1_uart2_sleep {
   mux {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart1: blsp2_uart1 {
   blsp2_uart1_tx_active: blsp2_uart1_tx_active {
    mux {
     pins = "gpio16";
     function = "blsp_uart5";
    };

    config {
     pins = "gpio16";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp2_uart1_tx_sleep: blsp2_uart1_tx_sleep {
    mux {
     pins = "gpio16";
     function = "gpio";
    };

    config {
     pins = "gpio16";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   blsp2_uart1_rxcts_active: blsp2_uart1_rxcts_active {
    mux {
     pins = "gpio17", "gpio18";
     function = "blsp_uart5";
    };

    config {
     pins = "gpio17", "gpio18";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp2_uart1_rxcts_sleep: blsp2_uart1_rxcts_sleep {
    mux {
     pins = "gpio17", "gpio18";
     function = "gpio";
    };

    config {
     pins = "gpio17", "gpio18";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   blsp2_uart1_rfr_active: blsp2_uart1_rfr_active {
    mux {
     pins = "gpio19";
     function = "blsp_uart5";
    };

    config {
     pins = "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp2_uart1_rfr_sleep: blsp2_uart1_rfr_sleep {
    mux {
     pins = "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio19";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  blsp2_uart2_active: blsp2_uart2_active {
   mux {
    pins = "gpio24", "gpio25", "gpio26", "gpio27";
    function = "blsp_uart6_a";
   };

   config {
    pins = "gpio24", "gpio25", "gpio26", "gpio27";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart2_sleep: blsp2_uart2_sleep {
   mux {
    pins = "gpio24", "gpio25", "gpio26", "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio24", "gpio25", "gpio26", "gpio27";
    drive-strength = <2>;
    bias-disable;
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio64", "gpio113";
     function = "gpio";
    };

    config {
     pins = "gpio64", "gpio113";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio64", "gpio113";
     function = "gpio";
    };

    config {
     pins = "gpio64", "gpio113";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio53";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio53";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio59";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio59";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  mdss_dp_aux_active: mdss_dp_aux_active {
   mux {
    pins = "gpio55", "gpio56";
    function = "gpio";
   };

   config {
    pins = "gpio55", "gpio56";
    bias-disable = <0>;
    drive-strength = <8>;
   };
  };

  mdss_dp_aux_suspend: mdss_dp_aux_suspend {
   mux {
    pins = "gpio55", "gpio56";
    function = "gpio";
   };

   config {
    pins = "gpio55", "gpio56";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  mdss_dp_usbplug_cc_active: mdss_dp_usbplug_cc_active {
   mux {
    pins = "gpio58";
    function = "gpio";
   };

   config {
    pins = "gpio58";
    bias-disable;
    drive-strength = <16>;
   };
  };

  mdss_dp_usbplug_cc_suspend: mdss_dp_usbplug_cc_suspend {
   mux {
    pins = "gpio58";
    function = "gpio";
   };

   config {
    pins = "gpio58";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  ts_mux {
   ts_active: ts_active {
    mux {
     pins = "gpio66", "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio66", "gpio67";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio66";
     function = "gpio";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/sdm660-blsp.dtsi" 2

/ {
 aliases {
  spi1 = &spi_1;
  spi2 = &spi_2;
  spi3 = &spi_3;
  spi4 = &spi_4;
  spi5 = &spi_5;
  spi6 = &spi_6;
  spi7 = &spi_7;
  spi8 = &spi_8;
  i2c1 = &i2c_1;
  i2c2 = &i2c_2;
  i2c3 = &i2c_3;
  i2c4 = &i2c_4;
  i2c5 = &i2c_5;
  i2c6 = &i2c_6;
  i2c7 = &i2c_7;
  i2c8 = &i2c_8;
 };
};


&soc {
 i2c_1: i2c@c175000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc175000 0x600>;
  reg-names = "qup_phys_addr";
  interrupt-names = "qup_irq";
  interrupts = <0 95 0>;
  dmas = <&dma_blsp1 4 64 0x20000020 0x20>,
   <&dma_blsp1 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 35>,
    <&clock_gcc 36>;
  qcom,i2c-dat = <&tlmm 2 0x00>;
  qcom,i2c-clk = <&tlmm 3 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_1_active>;
  pinctrl-1 = <&i2c_1_sleep>;
  pinctrl-2 = <&i2c_1_bitbang>;
  status = "disabled";
 };

 i2c_2: i2c@c176000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc176000 0x600>;
  reg-names = "qup_phys_addr";
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 35>,
    <&clock_gcc 38>;
  qcom,i2c-dat = <&tlmm 6 0x00>;
  qcom,i2c-clk = <&tlmm 7 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  pinctrl-2 = <&i2c_2_bitbang>;
  status = "disabled";
 };

 i2c_3: i2c@c177000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc177000 0x600>;
  reg-names = "qup_phys_addr";
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 35>,
    <&clock_gcc 40>;
  qcom,i2c-dat = <&tlmm 10 0x00>;
  qcom,i2c-clk = <&tlmm 11 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  pinctrl-2 = <&i2c_3_bitbang>;
  status = "disabled";
 };

 i2c_4: i2c@c178000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc178000 0x600>;
  reg-names = "qup_phys_addr";
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
   <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 35>,
    <&clock_gcc 42>;
  qcom,i2c-dat = <&tlmm 14 0x00>;
  qcom,i2c-clk = <&tlmm 15 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  pinctrl-2 = <&i2c_4_bitbang>;
  status = "disabled";
 };

 i2c_5: i2c@c1b5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc1b5000 0x600>;
  reg-names = "qup_phys_addr";
  interrupt-names = "qup_irq";
  interrupts = <0 101 0>;
  dmas = <&dma_blsp2 4 64 0x20000020 0x20>,
   <&dma_blsp2 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 46>,
    <&clock_gcc 47>;
  qcom,i2c-dat = <&tlmm 18 0x00>;
  qcom,i2c-clk = <&tlmm 19 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  pinctrl-2 = <&i2c_5_bitbang>;
  status = "disabled";
 };

 i2c_6: i2c@c1b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc1b6000 0x600>;
  reg-names = "qup_phys_addr";
  interrupt-names = "qup_irq";
  interrupts = <0 102 0>;
  dmas = <&dma_blsp2 6 64 0x20000020 0x20>,
   <&dma_blsp2 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 46>,
    <&clock_gcc 49>;
  qcom,i2c-dat = <&tlmm 22 0x00>;
  qcom,i2c-clk = <&tlmm 23 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
  pinctrl-2 = <&i2c_6_bitbang>;
  status = "disabled";
 };

 i2c_7: i2c@c1b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc1b7000 0x600>;
  reg-names = "qup_phys_addr";
  interrupt-names = "qup_irq";
  interrupts = <0 103 0>;
  dmas = <&dma_blsp2 8 64 0x20000020 0x20>,
   <&dma_blsp2 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 46>,
    <&clock_gcc 51>;
  qcom,i2c-dat = <&tlmm 26 0x00>;
  qcom,i2c-clk = <&tlmm 27 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_7_active>;
  pinctrl-1 = <&i2c_7_sleep>;
  pinctrl-2 = <&i2c_7_bitbang>;
  status = "disabled";
 };

 i2c_8: i2c@c1b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc1b8000 0x600>;
  reg-names = "qup_phys_addr";
  interrupt-names = "qup_irq";
  interrupts = <0 104 0>;
  dmas = <&dma_blsp2 10 64 0x20000020 0x20>,
   <&dma_blsp2 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 46>,
    <&clock_gcc 53>;
  qcom,i2c-dat = <&tlmm 30 0x00>;
  qcom,i2c-clk = <&tlmm 31 0x00>;
  pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
  pinctrl-0 = <&i2c_8_active>;
  pinctrl-1 = <&i2c_8_sleep>;
  pinctrl-2 = <&i2c_8_bitbang>;
  status = "disabled";
 };

 spi_1: spi@c175000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xc175000 0x600>,
        <0xc144000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 95 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <4>;
  qcom,bam-producer-pipe-index = <5>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_1_active>;
  pinctrl-1 = <&spi_1_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 35>,
    <&clock_gcc 37>;
  status = "disabled";
 };

 spi_2: spi@c176000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xc176000 0x600>,
        <0xc144000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 96 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <6>;
  qcom,bam-producer-pipe-index = <7>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_2_active>;
  pinctrl-1 = <&spi_2_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 35>,
    <&clock_gcc 39>;
  status = "disabled";
 };

 spi_3: spi@c177000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xc177000 0x600>,
        <0xc144000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 97 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_3_active>;
  pinctrl-1 = <&spi_3_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 35>,
    <&clock_gcc 41>;
  status = "disabled";
 };

 spi_4: spi@c178000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xc178000 0x600>,
        <0xc144000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 98 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <10>;
  qcom,bam-producer-pipe-index = <11>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_4_active>;
  pinctrl-1 = <&spi_4_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 35>,
    <&clock_gcc 43>;
  status = "disabled";
 };

 spi_5: spi@c1b5000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xc1b5000 0x600>,
        <0xc184000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 101 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <4>;
  qcom,bam-producer-pipe-index = <5>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_5_active>;
  pinctrl-1 = <&spi_5_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 46>,
    <&clock_gcc 48>;
  status = "disabled";
 };

 spi_6: spi@c1b6000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xc1b6000 0x600>,
        <0xc184000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 102 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <6>;
  qcom,bam-producer-pipe-index = <7>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_6_active>;
  pinctrl-1 = <&spi_6_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 46>,
    <&clock_gcc 50>;
  status = "disabled";
 };

 spi_7: spi@c1b7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xc1b7000 0x600>,
        <0xc184000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 103 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_7_active>;
  pinctrl-1 = <&spi_7_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 46>,
    <&clock_gcc 52>;

  status = "okay";

                device@1 {
                        compatible = "qcom,spi-msm-codec-slave";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        reg = <1>;
                        spi-max-frequency = <1000000>;
                        spi-cpol;
                };
 };

 spi_8: spi@c1b8000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xc1b8000 0x600>,
        <0xc184000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 104 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <10>;
  qcom,bam-producer-pipe-index = <11>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_8_active>;
  pinctrl-1 = <&spi_8_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 46>,
    <&clock_gcc 54>;
  status = "disabled";
 };

 blsp1_uart1_hs: uart@c16f000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xc16f000 0x200>,
      <0xc144000 0x1f000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart1_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 107 0
       1 &intc 0 0 238 0
       2 &tlmm 1 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xfd>;

  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 44>,
      <&clock_gcc 35>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart1_sleep>;
  pinctrl-1 = <&blsp1_uart1_active>;

  qcom,msm-bus,name = "buart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };

 blsp1_uart2_hs: uart@c170000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xc170000 0x200>,
      <0xc144000 0x1f000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart2_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 108 0
       1 &intc 0 0 238 0
       2 &tlmm 5 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xfd>;

  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 45>,
      <&clock_gcc 35>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart2_sleep>;
  pinctrl-1 = <&blsp1_uart2_active>;

  qcom,msm-bus,name = "buart2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };

 blsp2_uart1_hs: uart@c1af000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xc1af000 0x200>,
      <0xc184000 0x1f000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart1_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 113 0
       1 &intc 0 0 239 0
       2 &tlmm 17 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xfd>;

  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 55>,
      <&clock_gcc 46>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp2_uart1_tx_sleep>,
    <&blsp2_uart1_rxcts_sleep>, <&blsp2_uart1_rfr_sleep>;
  pinctrl-1 = <&blsp2_uart1_tx_active>,
   <&blsp2_uart1_rxcts_active>, <&blsp2_uart1_rfr_active>;
  qcom,msm-bus,name = "buart3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <84 512 0 0>,
       <84 512 500 800>;
  status = "disabled";
 };

 blsp2_uart2_hs: uart@c1b0000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xc1b0000 0x200>,
      <0xc184000 0x1f000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart2_hs>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 114 0
       1 &intc 0 0 239 0
       2 &tlmm 25 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xfd>;

  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 56>,
      <&clock_gcc 46>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp2_uart2_sleep>;
  pinctrl-1 = <&blsp2_uart2_active>;

  qcom,msm-bus,name = "buart4";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <84 512 0 0>,
       <84 512 500 800>;
  status = "disabled";
 };
};
# 2676 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi"
&soc {
 smp2pgpio_rdbg_2_in: qcom,smp2pgpio-rdbg-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_in {
  compatible = "qcom,smp2pgpio_client_rdbg_2_in";
  gpios = <&smp2pgpio_rdbg_2_in 0 0>;
 };

 smp2pgpio_rdbg_2_out: qcom,smp2pgpio-rdbg-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_out {
  compatible = "qcom,smp2pgpio_client_rdbg_2_out";
  gpios = <&smp2pgpio_rdbg_2_out 0 0>;
 };

 smp2pgpio_rdbg_1_in: qcom,smp2pgpio-rdbg-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_in {
  compatible = "qcom,smp2pgpio_client_rdbg_1_in";
  gpios = <&smp2pgpio_rdbg_1_in 0 0>;
 };

 smp2pgpio_rdbg_1_out: qcom,smp2pgpio-rdbg-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_out {
  compatible = "qcom,smp2pgpio_client_rdbg_1_out";
  gpios = <&smp2pgpio_rdbg_1_out 0 0>;
 };

 smp2pgpio_rdbg_5_in: qcom,smp2pgpio-rdbg-5-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <5>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_5_in {
  compatible = "qcom,smp2pgpio_client_rdbg_5_in";
  gpios = <&smp2pgpio_rdbg_5_in 0 0>;
 };

 smp2pgpio_rdbg_5_out: qcom,smp2pgpio-rdbg-5-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <5>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_5_out {
  compatible = "qcom,smp2pgpio_client_rdbg_5_out";
  gpios = <&smp2pgpio_rdbg_5_out 0 0>;
 };
};
# 2677 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-camera.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sdm660-camera.dtsi"
&soc {
 qcom,msm-cam@ca00000 {
  compatible = "qcom,msm-cam";
  reg = <0xca00000 0x4000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 150000000 320000000 320000000>;
  qcom,gpu-limit = <700000000>;
 };

 qcom,csiphy@c824000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0xc824000 0x1000>,
    <0xca00120 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&gdsc_camss_top>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "gdscr", "bimc_smmu";
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 12>,
   <&clock_mmss 101>,
   <&clock_mmss 92>,
   <&clock_mmss 13>,
   <&clock_mmss 102>,
   <&clock_mmss 126>,
   <&clock_mmss 19>,
   <&clock_mmss 121>,
   <&clock_mmss 144>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk",
   "csiphy_ahb2crif";
  qcom,clock-rates = <0 0 0 0 0 0 310000000 0 0 269333333 0
   0 269000000 0 0>;
  status = "ok";
 };

 qcom,csiphy@c825000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0xc825000 0x1000>,
    <0xca00124 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&gdsc_camss_top>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "gdscr", "bimc_smmu";
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 14>,
   <&clock_mmss 106>,
   <&clock_mmss 93>,
   <&clock_mmss 15>,
   <&clock_mmss 107>,
   <&clock_mmss 126>,
   <&clock_mmss 19>,
   <&clock_mmss 122>,
   <&clock_mmss 144>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk",
   "csiphy_ahb2crif";
  qcom,clock-rates = <0 0 0 0 0 0 310000000 0 0 269333333 0
   0 200000000 0 0>;
  status = "ok";
 };

 qcom,csiphy@c826000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0xc826000 0x1000>,
    <0xca00128 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 80 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&gdsc_camss_top>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "gdscr", "bimc_smmu";
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 16>,
   <&clock_mmss 111>,
   <&clock_mmss 94>,
   <&clock_mmss 17>,
   <&clock_mmss 112>,
   <&clock_mmss 126>,
   <&clock_mmss 19>,
   <&clock_mmss 123>,
   <&clock_mmss 144>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk",
   "csiphy_ahb2crif";
  qcom,clock-rates = <0 0 0 0 0 0 310000000 0 0 269333333 0
   0 269000000 0 0>;
  status = "ok";
 };

 qcom,csid@ca30000 {
  cell-index = <0>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0xca30000 0x400>;
  reg-names = "csid";
  interrupts = <0 296 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm660_l1>;
  gdscr-supply = <&gdsc_camss_top>;
  vdd_sec-supply = <&pm660l_l1>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
  qcom,cam-vreg-min-voltage = <925000 0 0>;
  qcom,cam-vreg-max-voltage = <925000 0 0>;
  qcom,cam-vreg-op-mode = <0 0 0>;
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 126>,
   <&clock_mmss 12>,
   <&clock_mmss 19>,
   <&clock_mmss 101>,
   <&clock_mmss 100>,
   <&clock_mmss 104>,
   <&clock_mmss 103>,
   <&clock_mmss 92>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 310000000 200000000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@ca30400 {
  cell-index = <1>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0xca30400 0x400>;
  reg-names = "csid";
  interrupts = <0 297 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm660_l1>;
  gdscr-supply = <&gdsc_camss_top>;
  vdd_sec-supply = <&pm660l_l1>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
  qcom,cam-vreg-min-voltage = <925000 0 0>;
  qcom,cam-vreg-max-voltage = <925000 0 0>;
  qcom,cam-vreg-op-mode = <0 0 0>;
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 126>,
   <&clock_mmss 14>,
   <&clock_mmss 19>,
   <&clock_mmss 106>,
   <&clock_mmss 105>,
   <&clock_mmss 109>,
   <&clock_mmss 108>,
   <&clock_mmss 93>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 310000000 200000000
    0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@ca30800 {
  cell-index = <2>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0xca30800 0x400>;
  reg-names = "csid";
  interrupts = <0 298 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm660_l1>;
  gdscr-supply = <&gdsc_camss_top>;
  vdd_sec-supply = <&pm660l_l1>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
  qcom,cam-vreg-min-voltage = <925000 0 0>;
  qcom,cam-vreg-max-voltage = <925000 0 0>;
  qcom,cam-vreg-op-mode = <0 0 0>;
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 126>,
   <&clock_mmss 16>,
   <&clock_mmss 19>,
   <&clock_mmss 111>,
   <&clock_mmss 110>,
   <&clock_mmss 114>,
   <&clock_mmss 113>,
   <&clock_mmss 94>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 310000000 200000000
    0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@ca30c00 {
  cell-index = <3>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0xca30c00 0x400>;
  reg-names = "csid";
  interrupts = <0 299 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm660_l1>;
  gdscr-supply = <&gdsc_camss_top>;
  vdd_sec-supply = <&pm660l_l1>;
  bimc_smmu-supply = <&gdsc_bimc_smmu>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
  qcom,cam-vreg-min-voltage = <925000 0 0>;
  qcom,cam-vreg-max-voltage = <925000 0 0>;
  qcom,cam-vreg-op-mode = <0 0 0>;
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 126>,
   <&clock_mmss 18>,
   <&clock_mmss 19>,
   <&clock_mmss 116>,
   <&clock_mmss 115>,
   <&clock_mmss 118>,
   <&clock_mmss 117>,
   <&clock_mmss 95>;
  clock-names = "mmssnoc_axi", "mnoc_ahb",
   "bmic_smmu_ahb", "bmic_smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 310000000 200000000
    0 0 0 0 0>;
  status = "ok";
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  status = "ok";

  msm_cam_smmu_cb1 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&mmss_bimc_smmu 0xc00>,
     <&mmss_bimc_smmu 0xc01>,
     <&mmss_bimc_smmu 0xc02>,
     <&mmss_bimc_smmu 0xc03>;
   label = "vfe";
   qcom,scratch-buf-support;
  };

  msm_cam_smmu_cb2 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&mmss_bimc_smmu 0xa00>;
   label = "cpp";
  };

  msm_cam_smmu_cb4 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&mmss_bimc_smmu 0x800>;
   label = "jpeg_enc0";
  };

  msm_cam_smmu_cb5 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&mmss_bimc_smmu 0x801>;
   label = "jpeg_dma";
  };
 };

 qcom,cpp@ca04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0xca04000 0x100>,
   <0xca80000 0x3000>,
   <0xca18000 0x3000>,
   <0xc8c36D4 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 294 0>;
  interrupt-names = "cpp";
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "smmu-vdd", "camss-vdd", "vdd";
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 11>,
   <&clock_mmss 98>,
   <&clock_mmss 96>,
   <&clock_mmss 97>,
   <&clock_mmss 134>,
   <&clock_mmss 88>,
   <&clock_mmss 99>;
  clock-names = "mmssnoc_axi_clk",
   "mnoc_ahb_clk",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "cpp_src_clk",
   "cpp_core_clk", "camss_cpp_ahb_clk",
   "camss_cpp_axi_clk", "micro_iface_clk",
   "mmss_smmu_axi_clk", "cpp_vbif_ahb_clk";
  qcom,clock-rates = <0 0 0 0 200000000 200000000 0 0 0 0 0>;
  qcom,min-clock-rate = <200000000>;
  qcom,bus-master = <1>;
  qcom,vbif-qos-setting = <0x550 0x55555555>,
   <0x554 0x55555555>,
   <0x558 0x55555555>,
   <0x55c 0x55555555>,
   <0x560 0x55555555>,
   <0x564 0x55555555>,
   <0x568 0x55555555>,
   <0x56c 0x55555555>,
   <0x570 0x55555555>,
   <0x574 0x55555555>,
   <0x578 0x55555555>,
   <0x57c 0x55555555>,
   <0x580 0x55555555>,
   <0x584 0x55555555>,
   <0x588 0x55555555>,
   <0x58c 0x55555555>;
  status = "ok";
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,cpp-cx-ipeak = <&cx_ipeak_lm 2>;
  resets = <&clock_mmss 0>;
  reset-names = "micro_iface_reset";
  qcom,src-clock-rates = <120000000 256000000 384000000
     480000000 540000000 576000000>;
  qcom,micro-reset;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <790>;
   qcom,plane-base = <715>;
   qcom,stripe-size = <63>;
   qcom,plane-size = <25>;
   qcom,fe-ptr-off = <11>;
   qcom,we-ptr-off = <23>;
   qcom,ref-fe-ptr-off = <17>;
   qcom,ref-we-ptr-off = <36>;
   qcom,we-meta-ptr-off = <42>;
   qcom,fe-mmu-pf-ptr-off = <7>;
   qcom,ref-fe-mmu-pf-ptr-off = <10>;
   qcom,we-mmu-pf-ptr-off = <13>;
   qcom,dup-we-mmu-pf-ptr-off = <18>;
   qcom,ref-we-mmu-pf-ptr-off = <23>;
   qcom,set-group-buffer-len = <135>;
   qcom,dup-frame-indicator-off = <70>;
  };
 };

 qcom,ispif@ca31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0xca31000 0xc00>,
   <0xca00020 0x4>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 309 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vfe0-vdd-supply = <&gdsc_vfe0>;
  vfe1-vdd-supply = <&gdsc_vfe1>;
  qcom,vdd-names = "camss-vdd", "vfe0-vdd",
    "vfe1-vdd";
  qcom,clock-cntl-support;
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 126>,
   <&clock_mmss 12>,
   <&clock_mmss 14>,
   <&clock_mmss 16>,
   <&clock_mmss 18>,
   <&clock_mmss 104>,
   <&clock_mmss 109>,
   <&clock_mmss 114>,
   <&clock_mmss 118>,
   <&clock_mmss 103>,
   <&clock_mmss 108>,
   <&clock_mmss 113>,
   <&clock_mmss 117>,
   <&clock_mmss 101>,
   <&clock_mmss 106>,
   <&clock_mmss 111>,
   <&clock_mmss 116>,
   <&clock_mmss 187>,
   <&clock_mmss 137>,
   <&clock_mmss 119>,
   <&clock_mmss 188>,
   <&clock_mmss 140>,
   <&clock_mmss 120>;
  clock-names = "mmssnoc_axi", "mnoc_ahb_clk",
   "camss_ahb_clk",
   "camss_top_ahb_clk", "ispif_ahb_clk",
   "csi0_src_clk", "csi1_src_clk",
   "csi2_src_clk", "csi3_src_clk",
   "csi0_rdi_clk", "csi1_rdi_clk",
   "csi2_rdi_clk", "csi3_rdi_clk",
   "csi0_pix_clk", "csi1_pix_clk",
   "csi2_pix_clk", "csi3_pix_clk",
   "camss_csi0_clk", "camss_csi1_clk",
   "camss_csi2_clk", "camss_csi3_clk",
   "vfe0_clk_src",
   "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk",
   "vfe1_clk_src",
   "camss_vfe_vfe1_clk",
   "camss_csi_vfe1_clk";
  qcom,clock-rates = <0 0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-control = "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE",
   "INIT_RATE", "INIT_RATE",
   "INIT_RATE", "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE";
  status = "ok";
 };

 vfe0: qcom,vfe0@ca10000 {
  cell-index = <0>;
  compatible = "qcom,vfe48";
  reg = <0xca10000 0x4000>,
   <0xca40000 0x3000>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 314 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe0>;
  camss-vdd-supply = <&gdsc_camss_top>;
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
  clocks = <&clock_mmss 172>,
   <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 187>,
   <&clock_mmss 137>,
   <&clock_mmss 138>,
   <&clock_mmss 136>,
   <&clock_mmss 142>,
   <&clock_mmss 143>,
   <&clock_mmss 119>;
  clock-names = "mmss_throttle_camss_axi_clk", "mmssnoc_axi",
   "mnoc_ahb_clk", "bimc_smmu_ahb_clk",
   "bimc_smmu_axi_clk", "camss_ahb_clk",
   "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_clk", "camss_vfe_stream_clk",
   "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk",
   "camss_vfe_vbif_axi_clk",
   "camss_csi_vfe_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 404000000 0 0 0 0 0 0
     0 0 0 0 0 0 0 480000000 0 0 0 0 0 0
     0 0 0 0 0 0 0 576000000 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xaaa5aaa5
   0xaaa5aaa5
   0xaaa5aaa5
   0xaa55aaa5
   0xaa55aa55
   0xaa55aa55
   0xaa55aa55
   0x0005aa55>;
  vbif-entries = <3>;
  vbif-regs = <0x124 0xac 0xd0>;
  vbif-settings = <0x3 0x40 0x1010>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0x110>;
  qcom,msm-bus,name = "msm_camera_vfe";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <29 512 0 0>,
   <29 512 100000000 100000000>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,vfe-cx-ipeak = <&cx_ipeak_lm 2>;
 };

 vfe1: qcom,vfe1@ca14000 {
  cell-index = <1>;
  compatible = "qcom,vfe48";
  reg = <0xca14000 0x4000>,
   <0xca40000 0x3000>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 315 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe1>;
  camss-vdd-supply = <&gdsc_camss_top>;
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
  clocks = <&clock_mmss 172>,
   <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 188>,
   <&clock_mmss 140>,
   <&clock_mmss 141>,
   <&clock_mmss 139>,
   <&clock_mmss 142>,
   <&clock_mmss 143>,
   <&clock_mmss 120>;
  clock-names = "mmss_throttle_camss_axi_clk", "mmssnoc_axi",
   "mnoc_ahb_clk", "bimc_smmu_ahb_clk",
   "bimc_smmu_axi_clk", "camss_ahb_clk",
   "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_clk", "camss_vfe_stream_clk",
   "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk",
   "camss_vfe_vbif_axi_clk",
   "camss_csi_vfe_clk";
  qcom,clock-rates = <0 0 0 0 0 0 0 404000000 0 0 0 0 0 0
     0 0 0 0 0 0 0 480000000 0 0 0 0 0 0
     0 0 0 0 0 0 0 576000000 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xaaa5aaa5
   0xaaa5aaa5
   0xaaa5aaa5
   0xaa55aaa5
   0xaa55aa55
   0xaa55aa55
   0xaa55aa55
   0x0005aa55>;
  vbif-entries = <3>;
  vbif-regs = <0x124 0xac 0xd0>;
  vbif-settings = <0x3 0x40 0x1010>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0x110>;
  qcom,msm-bus,name = "msm_camera_vfe";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <29 512 0 0>,
   <29 512 100000000 100000000>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,vfe-cx-ipeak = <&cx_ipeak_lm 2>;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 cci: qcom,cci@ca0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0xca0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 295 0>;
  interrupt-names = "cci";
  status = "ok";
  mmagic-supply = <&gdsc_bimc_smmu>;
  gdscr-supply = <&gdsc_camss_top>;
  qcom,cam-vreg-name = "mmagic", "gdscr";
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 10>,
   <&clock_mmss 90>,
   <&clock_mmss 91>;
  clock-names = "mmssnoc_axi", "mnoc_ahb", "smmu_ahb", "smmu_axi",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "cci_src_clk", "cci_ahb_clk", "camss_cci_clk";
  qcom,clock-rates = <0 0 0 0 0 0 19200000 0 0>,
   <0 0 0 0 0 0 37500000 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 36 0>,
   <&tlmm 37 0>,
   <&tlmm 38 0>,
   <&tlmm 39 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0",
          "CCI_I2C_DATA1",
          "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };
 };

 qcom,jpeg@ca1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0xca1c000 0x4000>,
   <0xca60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 316 0>;
  interrupt-names = "jpeg";
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  camss-vdd-supply = <&gdsc_camss_top>;
  qcom,vdd-names = "smmu-vdd", "camss-vdd";
  clock-names = "mmssnoc_axi",
   "mmss_mnoc_ahb_clk",
   "mmss_bimc_smmu_ahb_clk",
   "mmss_bimc_smmu_axi_clk",
   "mmss_camss_ahb_clk",
   "mmss_camss_top_ahb_clk",
   "core_clk",
   "mmss_camss_jpeg_ahb_clk",
   "mmss_camss_jpeg_axi_clk";
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 0>,
   <&clock_mmss 128>,
   <&clock_mmss 129 >;
  qcom,clock-rates = <0 0 0 0 0 0 480000000 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,prefetch-reg-settings = <0x30c 0x1111>,
   <0x318 0x31>,
   <0x324 0x31>,
   <0x330 0x31>,
   <0x33c 0x0>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 1200000 1200000>;
  status = "ok";
 };

 qcom,jpeg@caa0000 {
  cell-index = <3>;
  compatible = "qcom,jpegdma";
  reg = <0xcaa0000 0x4000>,
   <0xca60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 304 0>;
  interrupt-names = "jpeg";
  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  camss-vdd-supply = <&gdsc_camss_top>;
  qcom,vdd-names = "smmu-vdd", "camss-vdd";
  clock-names = "mmssnoc_axi",
   "mmss_mnoc_ahb_clk",
   "mmss_bimc_smmu_ahb_clk",
   "mmss_bimc_smmu_axi_clk",
   "mmss_camss_ahb_clk",
   "mmss_camss_top_ahb_clk",
   "core_clk",
   "mmss_camss_jpeg_ahb_clk",
   "mmss_camss_jpeg_axi_clk";
  clocks = <&clock_rpmcc 60>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 89>,
   <&clock_mmss 135>,
   <&clock_mmss 1>,
   <&clock_mmss 128>,
   <&clock_mmss 129>;
  qcom,clock-rates = <0 0 0 0 0 0 480000000 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,prefetch-reg-settings = <0x18c 0x11>,
   <0x1a0 0x31>,
   <0x1b0 0x31>;
  qcom,msm-bus,name = "msm_camera_jpeg_dma";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 1200000 1200000>;
  qcom,max-ds-factor = <128>;
  status = "ok";
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <201>;
 qcom,hw-tlow = <174>;
 qcom,hw-tsu-sto = <204>;
 qcom,hw-tsu-sta = <231>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <162>;
 qcom,hw-tbuf = <227>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <38>;
 qcom,hw-tlow = <56>;
 qcom,hw-tsu-sto = <40>;
 qcom,hw-tsu-sta = <40>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <35>;
 qcom,hw-tbuf = <62>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <38>;
 qcom,hw-tlow = <56>;
 qcom,hw-tsu-sto = <40>;
 qcom,hw-tsu-sta = <40>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <35>;
 qcom,hw-tbuf = <62>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <24>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 2678 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-vidc.dtsi" 1
# 20 "../arch/arm64/boot/dts/qcom/sdm660-vidc.dtsi"
&soc {
 msm_vidc: qcom,vidc@cc00000 {
  compatible = "qcom,msm-vidc";
  status = "ok";
  reg = <0xcc00000 0x100000>;
  interrupts = <0 287 4>;
  qcom,hfi = "venus";
  qcom,hfi-version = "3xx";
  qcom,firmware-name = "venus";
  qcom,never-unload-fw;
  qcom,sw-power-collapse;
  qcom,max-secure-instances = <5>;
  qcom,reg-presets =
   <0x80010 0x001f001f>,
   <0x80018 0x00000156>,
   <0x8001c 0x00000156>;

  qcom,max-hw-load = <1036800>;
  qcom,allowed-clock-rates =



   <518400000 441600000 404000000
   320000000 269330000 133330000>;

  qcom,dcvs-tbl =

   <897600 783360 979200 0x3f00000c>,


   <816000 734400 829440 0x0c000000>,


   <897600 897600 979200 0x4000004>;
  qcom,dcvs-limit =
   <32400 30>,
   <32400 24>;


  smmu-vdd-supply = <&gdsc_bimc_smmu>;
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;


  clock-names = "gcc_mmss_sys_noc_axi_clk",
   "mmssnoc_axi_clk", "mmss_throttle_video_axi_clk",
   "mmss_mnoc_ahb_clk", "mmss_bimc_smmu_ahb_clk",
   "mmss_bimc_smmu_axi_clk", "mmss_video_core_clk",
   "mmss_video_ahb_clk", "mmss_video_axi_clk",
   "mmss_video_core0_clk";
  clocks = <&clock_gcc 76>,
   <&clock_rpmcc 60>,
   <&clock_mmss 178>,
   <&clock_mmss 169>,
   <&clock_mmss 87>,
   <&clock_mmss 88>,
   <&clock_mmss 182>,
   <&clock_mmss 180>,
   <&clock_mmss 181>,
   <&clock_mmss 183>;
  qcom,clock-configs = <0x0 0x0 0x0 0x0 0x0 0x0
    0x3 0x0 0x2 0x3>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "venus-ddr-gov";
   qcom,bus-range-kbps = <1000 2365000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };

  qcom,clock-freq-tbl {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,cycles-per-mb = <931>;
    qcom,low-power-mode-factor = <33286>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xf3ffffff>;
    qcom,cycles-per-mb = <355>;
   };
   qcom,profile-hevcdec {
    qcom,codec-mask = <0x0c000000>;
    qcom,cycles-per-mb = <400>;
   };
     };

     venus-ddr-gov {
  compatible = "qcom,msm-vidc,governor,table";
  name = "venus-ddr-gov";
  status = "ok";
  qcom,bus-freq-table {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,load-busfreq-tbl =
     <979200 1044000>,
     <864000 887000>,
     <489600 666000>,
     <432000 578000>,
     <244800 346000>,
     <216000 293000>,
     <108000 151000>,
     <0 0>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xffffffff>;
    qcom,load-busfreq-tbl =
     <979200 2365000>,
     <864000 1978000>,
     <489600 1133000>,
     <432000 994000>,
     <244800 580000>,
     <216000 501000>,
     <108000 255000>,
     <0 0>;
   };
   qcom,profile-dec-ubwc {
    qcom,codec-mask = <0xffffffff>;
    qcom,ubwc-mode;
    qcom,load-busfreq-tbl =
     <979200 1892000>,
     <864000 1554000>,
     <489600 895000>,
     <432000 781000>,
     <244800 460000>,
     <216000 301000>,
     <108000 202000>,
     <0 0>;
   };
   qcom,profile-dec-ubwc-10bit {
    qcom,codec-mask = <0xffffffff>;
    qcom,ubwc-10bit;
    qcom,load-busfreq-tbl =
     <979200 2446336>,
     <864000 2108416>,
     <489600 1207296>,
     <432000 1058816>,
     <244800 616448>,
     <216000 534528>,
     <108000 271360>,
     <0 0>;
   };
  };
 };



  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus =
    <&mmss_bimc_smmu 0x400>,
    <&mmss_bimc_smmu 0x401>,
    <&mmss_bimc_smmu 0x40a>,
    <&mmss_bimc_smmu 0x407>,
    <&mmss_bimc_smmu 0x40e>,
    <&mmss_bimc_smmu 0x40f>,
    <&mmss_bimc_smmu 0x408>,
    <&mmss_bimc_smmu 0x409>,
    <&mmss_bimc_smmu 0x40b>,
    <&mmss_bimc_smmu 0x40c>,
    <&mmss_bimc_smmu 0x40d>,
    <&mmss_bimc_smmu 0x410>,
    <&mmss_bimc_smmu 0x421>,
    <&mmss_bimc_smmu 0x428>,
    <&mmss_bimc_smmu 0x429>,
    <&mmss_bimc_smmu 0x42b>,
    <&mmss_bimc_smmu 0x42c>,
    <&mmss_bimc_smmu 0x42d>,
    <&mmss_bimc_smmu 0x411>,
    <&mmss_bimc_smmu 0x431>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x79000000 0x60000000>;
  };

  firmware_cb {
   compatible = "qcom,msm-vidc,context-bank";
   qcom,fw-context-bank;
   iommus = <&mmss_bimc_smmu 0x580>,
    <&mmss_bimc_smmu 0x586>;
  };
  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus = <&mmss_bimc_smmu 0x500>,
    <&mmss_bimc_smmu 0x502>,
    <&mmss_bimc_smmu 0x509>,
    <&mmss_bimc_smmu 0x50a>,
    <&mmss_bimc_smmu 0x50b>,
    <&mmss_bimc_smmu 0x50e>,
    <&mmss_bimc_smmu 0x526>,
    <&mmss_bimc_smmu 0x529>,
    <&mmss_bimc_smmu 0x52b>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x51000000 0x28000000>;
   qcom,secure-context-bank;
  };

  venus_secure_pixel_cb: secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus = <&mmss_bimc_smmu 0x504>,
    <&mmss_bimc_smmu 0x50c>,
    <&mmss_bimc_smmu 0x510>,
    <&mmss_bimc_smmu 0x52c>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x29000000 0x28000000>;
   qcom,secure-context-bank;
  };

  venus_secure_non_pixel_cb: secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus = <&mmss_bimc_smmu 0x505>,
    <&mmss_bimc_smmu 0x507>,
    <&mmss_bimc_smmu 0x508>,
    <&mmss_bimc_smmu 0x50d>,
    <&mmss_bimc_smmu 0x50f>,
    <&mmss_bimc_smmu 0x525>,
    <&mmss_bimc_smmu 0x528>,
    <&mmss_bimc_smmu 0x52d>,
    <&mmss_bimc_smmu 0x540>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x28000000>;
   qcom,secure-context-bank;
  };
 };
};
# 2679 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-audio.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/msm-audio.dtsi"
&spi_7 {
 status = "okay";
};

&soc {
 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 cpe3: qcom,msm-cpe-lsm@3 {
  compatible = "qcom,msm-cpe-lsm";
  qcom,msm-cpe-lsm-id = <3>;
 };

 wdsp_mgr: qcom,wcd-dsp-mgr {
  compatible = "qcom,wcd-dsp-mgr";
  qcom,wdsp-components = <&wcd934x_cdc 0>,
           <&wcd_spi_0 1>,
           <&glink_spi_xprt_wdsp 2>;
  qcom,img-filename = "cpe_9340";
 };

 wdsp_glink: qcom,wcd-dsp-glink {
  compatible = "qcom,wcd-dsp-glink";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24608>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s6: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_int_mi2s0: qcom,msm-dai-q6-int-mi2s0 {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <7>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_int_mi2s1: qcom,msm-dai-q6-int-mi2s1 {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <8>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_int_mi2s2: qcom,msm-dai-q6-int-mi2s2 {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <9>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_int_mi2s3: qcom,msm-dai-q6-int-mi2s3 {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <10>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_int_mi2s4: qcom,msm-dai-q6-int-mi2s4 {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <11>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_int_mi2s5: qcom,msm-dai-q6-int-mi2s5 {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <12>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_int_mi2s6: qcom,msm-dai-q6-int-mi2s6 {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <13>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
  audio_test_mod {
   compatible = "qcom,audio-test-mod";
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <2>;
  qcom,smmu-enabled;
  iommus = <&lpass_q6_smmu 1>;
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,avtimer@150f700c {
  compatible = "qcom,avtimer";
  reg = <0x150f700c 0x4>,
   <0x150f7010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <27>;
 };

 qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  msm_audio_apr_dummy {
   compatible = "qcom,msm-audio-apr-dummy";
  };
 };

 tasha_snd: sound-9335 {
  compatible = "qcom,sdm660-asoc-snd-tasha";
  qcom,model = "sdm660-tasha-snd-card";
  qcom,wcn-btfm;
  qcom,mi2s-audio-intf;
  qcom,auxpcm-audio-intf;
  qcom,ext-disp-audio-rx;
  qcom,msm-mi2s-master = <1>, <1>, <1>, <1>;
  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,msm-mbhc-hphl-swh = <1>;
  qcom,msm-mbhc-gnd-swh = <1>;
  qcom,us-euro-gpios = <&us_euro_gpio>;
  qcom,hph-en0-gpio = <&tasha_hph_en0>;
  qcom,hph-en1-gpio = <&tasha_hph_en1>;
  qcom,msm-mclk-freq = <9600000>;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>,
    <&pcm_noirq>, <&cpe3>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
          "msm-pcm-dsp.2", "msm-voip-dsp",
          "msm-pcm-voice", "msm-pcm-loopback",
          "msm-compress-dsp", "msm-pcm-hostless",
          "msm-pcm-afe", "msm-lsm-client",
          "msm-pcm-routing", "msm-cpe-lsm",
          "msm-compr-dsp", "msm-pcm-dsp-noirq",
          "msm-cpe-lsm.3";
  asoc-cpu = <&dai_dp>, <&dai_mi2s0>,
    <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_pri_auxpcm>, <&dai_sec_auxpcm>,
    <&dai_tert_auxpcm>, <&dai_quat_auxpcm>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>, <&sb_5_rx>, <&sb_6_rx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>, <&sb_8_rx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>;
  asoc-cpu-names = "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0",
    "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398",
    "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
    "msm-dai-q6-dev.16400", "msm-dai-q6-dev.28672",
    "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864",
    "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880",
    "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896",
    "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912",
    "msm-dai-q6-tdm.36913";
  asoc-codec = <&stub_codec>, <&ext_disp_audio_codec>;
  asoc-codec-names = "msm-stub-codec.1",
     "msm-ext-disp-audio-codec-rx";
  qcom,wsa-max-devs = <2>;
  qcom,wsa-devs = <&wsa881x_211>, <&wsa881x_212>,
    <&wsa881x_213>, <&wsa881x_214>;
  qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
       "SpkrLeft", "SpkrRight";
 };

 tavil_snd: sound-tavil {
  compatible = "qcom,sdm660-asoc-snd-tavil";
  qcom,model = "sdm660-tavil-snd-card";
  qcom,wcn-btfm;
  qcom,mi2s-audio-intf;
  qcom,auxpcm-audio-intf;
  qcom,ext-disp-audio-rx;
  qcom,msm-mi2s-master = <1>, <1>, <1>, <1>;
  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,msm-mbhc-hphl-swh = <1>;
  qcom,msm-mbhc-gnd-swh = <1>;
  qcom,us-euro-gpios = <&tavil_us_euro_sw>;
  qcom,hph-en0-gpio = <&tavil_hph_en0>;
  qcom,hph-en1-gpio = <&tavil_hph_en1>;
  qcom,msm-mclk-freq = <9600000>;


  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-cpe-lsm",
    "msm-compr-dsp", "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_dp>, <&dai_mi2s0>,
    <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_pri_auxpcm>, <&dai_sec_auxpcm>,
    <&dai_tert_auxpcm>, <&dai_quat_auxpcm>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>, <&sb_5_rx>, <&sb_6_rx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>, <&sb_8_rx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>;
  asoc-cpu-names = "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0",
    "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398",
    "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
    "msm-dai-q6-dev.16400", "msm-dai-q6-dev.28672",
    "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864",
    "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880",
    "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896",
    "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912",
    "msm-dai-q6-tdm.36913";
  asoc-codec = <&stub_codec>, <&ext_disp_audio_codec>;
  asoc-codec-names = "msm-stub-codec.1",
     "msm-ext-disp-audio-codec-rx";
  qcom,wsa-max-devs = <2>;
  qcom,wsa-devs = <&wsa881x_0211>, <&wsa881x_0212>,
    <&wsa881x_0213>, <&wsa881x_0214>;
  qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
       "SpkrLeft", "SpkrRight";
 };

 int_codec: sound {
  status = "disabled";
  compatible = "qcom,sdm660-asoc-snd";
  qcom,model = "sdm660-snd-card";
  qcom,wcn-btfm;
  qcom,mi2s-audio-intf;
  qcom,auxpcm-audio-intf;
  qcom,ext-disp-audio-rx;
  qcom,msm-mi2s-master = <1>, <1>, <1>, <1>;
  qcom,msm-mclk-freq = <9600000>;
  qcom,msm-mbhc-hphl-swh = <1>;
  qcom,msm-mbhc-gnd-swh = <1>;
  qcom,msm-micbias1-ext-cap;

  qcom,msm-hs-micbias-type = "external";

  qcom,cdc-pdm-gpios = <&cdc_pdm_gpios>;
  qcom,cdc-comp-gpios = <&cdc_comp_gpios>;
  qcom,cdc-dmic-gpios = <&cdc_dmic_gpios>;
  pinctrl-names = "pri_i2s_active", "pri_i2s_sleep";
  pinctrl-0 = <&pri_mi2s_sck_active &pri_mi2s_ws_active
    &pri_mi2s_sd0_active &pri_mi2s_sd1_active>;
  pinctrl-1 = <&pri_mi2s_sck_sleep &pri_mi2s_ws_sleep
    &pri_mi2s_sd0_sleep &pri_mi2s_sd1_sleep>;
  qcom,audio-routing =
   "RX_BIAS", "INT_MCLK0",
   "SPK_RX_BIAS", "INT_MCLK0",
   "INT_LDO_H", "INT_MCLK0",
   "RX_I2S_CLK", "INT_MCLK0",
   "TX_I2S_CLK", "INT_MCLK0",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS External2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS External2",
   "AMIC3", "MIC BIAS External",
   "DMIC1", "MIC BIAS External",
   "MIC BIAS External", "Digital Mic1",
   "DMIC2", "MIC BIAS External",
   "MIC BIAS External", "Digital Mic2",
   "DMIC3", "MIC BIAS External",
   "MIC BIAS External", "Digital Mic3",
   "DMIC4", "MIC BIAS External",
   "MIC BIAS External", "Digital Mic4",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT",
   "PDM_IN_RX1", "PDM_OUT_RX1",
   "PDM_IN_RX2", "PDM_OUT_RX2",
   "PDM_IN_RX3", "PDM_OUT_RX3",
   "ADC1_IN", "ADC1_OUT",
   "ADC2_IN", "ADC2_OUT",
   "ADC3_IN", "ADC3_OUT";

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_dp>, <&dai_mi2s0>,
    <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_int_mi2s0>, <&dai_int_mi2s1>,
    <&dai_int_mi2s2>, <&dai_int_mi2s3>,
    <&dai_int_mi2s4>, <&dai_int_mi2s5>,
    <&dai_pri_auxpcm>, <&dai_sec_auxpcm>,
    <&dai_tert_auxpcm>, <&dai_quat_auxpcm>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>, <&sb_7_rx>, <&sb_7_tx>,
    <&sb_8_tx>, <&sb_8_rx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>;
  asoc-cpu-names = "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0",
    "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.7", "msm-dai-q6-mi2s.8",
    "msm-dai-q6-mi2s.9", "msm-dai-q6-mi2s.10",
    "msm-dai-q6-mi2s.11", "msm-dai-q6-mi2s.12",
    "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399",
    "msm-dai-q6-dev.16401", "msm-dai-q6-dev.16400",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913";
  asoc-codec = <&stub_codec>, <&msm_digital_codec>,
    <&pmic_analog_codec>, <&msm_sdw_codec>,
    <&ext_disp_audio_codec>;
  asoc-codec-names = "msm-stub-codec.1", "msm-dig-codec",
     "analog-codec", "msm_sdw_codec",
     "msm-ext-disp-audio-codec-rx";

  qcom,wsa-max-devs = <2>;
  qcom,wsa-devs = <&wsa881x_211_en>, <&wsa881x_212_en>,
    <&wsa881x_213_en>, <&wsa881x_214_en>;
  qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
       "SpkrLeft", "SpkrRight";
 };

 us_euro_gpio: msm_cdc_pinctrl@75 {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wcd_gnd_mic_swap_active>;
  pinctrl-1 = <&wcd_gnd_mic_swap_idle>;
 };

 wcd9xxx_intc: wcd9xxx-irq {
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupts = <0 177 0>;
  interrupt-names = "wcd_irq";
 };

 clock_audio: audio_ext_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,audio-ref-clk-gpio = <&pm660_gpios 3 0>;
  clock-names = "osr_clk";
  clocks = <&clock_rpmcc 38>;
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
  qcom,codec-mclk-clk-freq = <11289600>;
  qcom,mclk-clk-reg = <0x15020018 0x0>;
  pinctrl-names = "sleep", "active";
  pinctrl-0 = <&lpi_mclk0_sleep>;
  pinctrl-1 = <&lpi_mclk0_active>;
 };

 clock_audio_lnbb: audio_ext_clk_lnbb {
  compatible = "qcom,audio-ref-clk";
  clock-names = "osr_clk";
  clocks = <&clock_rpmcc 50>;
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
 };

 wcd_rst_gpio: msm_cdc_pinctrl@64 {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&lpi_cdc_reset_active>;
  pinctrl-1 = <&lpi_cdc_reset_sleep>;
  qcom,lpi-gpios;
 };
  wcd_usbc_analog_en1_gpio: msm_cdc_pinctrl_usbc_audio_en1 {
   compatible = "qcom,msm-cdc-pinctrl";
   pinctrl-names = "aud_active", "aud_sleep";
   pinctrl-0 = <&wcd_usbc_analog_en1_active>;
   pinctrl-1 = <&wcd_usbc_analog_en1_idle>;
  };

  wcd_usbc_analog_en2n_gpio: msm_cdc_pinctrl_usbc_audio_en2 {
   compatible = "qcom,msm-cdc-pinctrl";
   pinctrl-names = "aud_active", "aud_sleep";
   pinctrl-0 = <&wcd_usbc_analog_en2n_active>;
   pinctrl-1 = <&wcd_usbc_analog_en2n_idle>;
  };
};
# 2680 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-audio.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sdm660-audio.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/sdm660-wsa881x.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm660-wsa881x.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/sdm660-wcd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm660-wcd.dtsi"
&slim_aud {
 tasha_codec {
  wsa_spkr_sd1: msm_cdc_pinctrll {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&spkr_1_sd_n_active>;
        pinctrl-1 = <&spkr_1_sd_n_sleep>;
  };

  wsa_spkr_sd2: msm_cdc_pinctrlr {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&spkr_2_sd_n_active>;
        pinctrl-1 = <&spkr_2_sd_n_sleep>;
  };

  tasha_hph_en0: msm_cdc_pinctrl_hph_en0 {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&hph_en0_active>;
        pinctrl-1 = <&hph_en0_sleep>;
  };

  tasha_hph_en1: msm_cdc_pinctrl_hph_en1 {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&hph_en1_active>;
        pinctrl-1 = <&hph_en1_sleep>;
  };
 };

 tavil_codec {
  wcd: wcd_pinctrl@5 {
   compatible = "qcom,wcd-pinctrl";
   qcom,num-gpios = <5>;
   gpio-controller;
   #gpio-cells = <2>;

   us_euro_sw_wcd_active: us_euro_sw_wcd_active {
    mux {
     pins = "gpio1";
    };

    config {
     pins = "gpio1";
     output-high;
    };
   };

   us_euro_sw_wcd_sleep: us_euro_sw_wcd_sleep {
    mux {
     pins = "gpio1";
    };

    config {
     pins = "gpio1";
     output-low;
    };
   };

   spkr_1_wcd_en_active: spkr_1_wcd_en_active {
    mux {
     pins = "gpio2";
    };

    config {
     pins = "gpio2";
     output-high;
    };
   };

   spkr_1_wcd_en_sleep: spkr_1_wcd_en_sleep {
    mux {
     pins = "gpio2";
    };

    config {
     pins = "gpio2";
     input-enable;
    };
   };

   spkr_2_wcd_en_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio3";
    };

    config {
     pins = "gpio3";
     output-high;
    };
   };

   spkr_2_wcd_en_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio3";
    };

    config {
     pins = "gpio3";
     input-enable;
    };
   };

   hph_en0_wcd_active: hph_en0_wcd_active {
    mux {
     pins = "gpio4";
    };

    config {
     pins = "gpio4";
     output-high;
    };
   };

   hph_en0_wcd_sleep: hph_en0_wcd_sleep {
    mux {
     pins = "gpio4";
    };

    config {
     pins = "gpio4";
     output-low;
    };
   };

   hph_en1_wcd_active: hph_en1_wcd_active {
    mux {
     pins = "gpio5";
    };

    config {
     pins = "gpio5";
     output-high;
    };
   };

   hph_en1_wcd_sleep: hph_en1_wcd_sleep {
    mux {
     pins = "gpio5";
    };

    config {
     pins = "gpio5";
     output-low;
    };
   };
  };

  wsa_spkr_wcd_sd1: msm_cdc_pinctrll {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&spkr_1_wcd_en_active>;
        pinctrl-1 = <&spkr_1_wcd_en_sleep>;
  };

  wsa_spkr_wcd_sd2: msm_cdc_pinctrlr {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&spkr_2_wcd_en_active>;
        pinctrl-1 = <&spkr_2_wcd_en_sleep>;
  };

  tavil_us_euro_sw: msm_cdc_pinctrl_us_euro_sw {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&us_euro_sw_wcd_active>;
        pinctrl-1 = <&us_euro_sw_wcd_sleep>;
  };

  tavil_hph_en0: msm_cdc_pinctrl_hph_en0 {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&hph_en0_wcd_active>;
        pinctrl-1 = <&hph_en0_wcd_sleep>;
  };

  tavil_hph_en1: msm_cdc_pinctrl_hph_en1 {
        compatible = "qcom,msm-cdc-pinctrl";
        pinctrl-names = "aud_active", "aud_sleep";
        pinctrl-0 = <&hph_en1_wcd_active>;
        pinctrl-1 = <&hph_en1_wcd_sleep>;
  };
 };
};
# 14 "../arch/arm64/boot/dts/qcom/sdm660-wsa881x.dtsi" 2

&slim_aud {
 tasha_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x20170211>;
    qcom,spkr-sd-n-node = <&wsa_spkr_sd1>;
   };

   wsa881x_212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x20170212>;
    qcom,spkr-sd-n-node = <&wsa_spkr_sd2>;
   };

   wsa881x_213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x21170213>;
    qcom,spkr-sd-n-node = <&wsa_spkr_sd1>;
   };

   wsa881x_214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x21170214>;
    qcom,spkr-sd-n-node = <&wsa_spkr_sd2>;
   };
  };
 };

 tavil_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_0211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x20170211>;
    qcom,spkr-sd-n-node = <&wsa_spkr_wcd_sd1>;
   };

   wsa881x_0212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x20170212>;
    qcom,spkr-sd-n-node = <&wsa_spkr_wcd_sd2>;
   };

   wsa881x_0213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x21170213>;
    qcom,spkr-sd-n-node = <&wsa_spkr_wcd_sd1>;
   };

   wsa881x_0214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x21170214>;
    qcom,spkr-sd-n-node = <&wsa_spkr_wcd_sd2>;
   };
  };
 };
};
# 16 "../arch/arm64/boot/dts/qcom/sdm660-audio.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-lpi.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm660-lpi.dtsi"
&soc {
 lpi_tlmm: lpi_pinctrl@15070000 {
  compatible = "qcom,lpi-pinctrl";
  reg = <0x15070000 0x0>;
  qcom,num-gpios = <32>;
  gpio-controller;
  #gpio-cells = <2>;

  lpi_mclk0_active: lpi_mclk0_active {
   mux {
    pins = "gpio18";
    function = "func2";
   };

   config {
    pins = "gpio18";
    drive-strength = <8>;
    bias-disable;
   };
  };

  lpi_mclk0_sleep: lpi_mclk0_sleep {
   mux {
    pins = "gpio18";
    function = "func2";
   };

   config {
    pins = "gpio18";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cdc_pdm_gpios_active: cdc_pdm_gpios_active {
   mux {
    pins = "gpio18", "gpio19",
     "gpio21", "gpio23",
     "gpio25";
    function = "func1";
   };

   config {
    pins = "gpio18", "gpio19",
     "gpio21", "gpio23",
     "gpio25";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_pdm_gpios_sleep: cdc_pdm_gpios_sleep {
   mux {
    pins = "gpio18", "gpio19",
     "gpio21", "gpio23",
     "gpio25";
    function = "func1";
   };

   config {
    pins = "gpio18", "gpio19",
     "gpio21", "gpio23",
     "gpio25";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_pdm_2_gpios_active: cdc_pdm_2_gpios_active {
   mux {
    pins = "gpio20";
    function = "func1";
   };

   config {
    pins = "gpio20";
    drive-strength = <8>;
   };
  };

  cdc_pdm_2_gpios_sleep: cdc_pdm_2_gpios_sleep {
   mux {
    pins = "gpio20";
    function = "func1";
   };

   config {
    pins = "gpio20";
    drive-strength = <2>;
    bias-disable;
   };
  };

  cdc_comp_gpios_active: cdc_pdm_comp_gpios_active {
   mux {
    pins = "gpio22", "gpio24";
    function = "func1";
   };

   config {
    pins = "gpio22", "gpio24";
    drive-strength = <8>;
   };
  };

  cdc_comp_gpios_sleep: cdc_pdm_comp_gpios_sleep {
   mux {
    pins = "gpio22", "gpio24";
    function = "func1";
   };

   config {
    pins = "gpio22", "gpio24";
    drive-strength = <2>;
    bias-disable;
   };
  };

  lpi_cdc_reset_active: lpi_cdc_reset_active {
   mux {
    pins = "gpio24";
    function = "gpio";
   };
   config {
    pins = "gpio24";
    drive-strength = <16>;
    output-high;
   };
  };

  lpi_cdc_reset_sleep: lpi_cdc_reset_sleep {
   mux {
    pins = "gpio24";
    function = "gpio";
   };

   config {
    pins = "gpio24";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic12_gpios_active: dmic12_gpios_active {
   mux {
    pins = "gpio26", "gpio28";
    function = "func1";
   };

   config {
    pins = "gpio26", "gpio28";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic12_gpios_sleep: dmic12_gpios_sleep {
   mux {
    pins = "gpio26", "gpio28";
    function = "func1";
   };

   config {
    pins = "gpio26", "gpio28";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic34_gpios_active: dmic34_gpios_active {
   mux {
    pins = "gpio27", "gpio29";
    function = "func1";
   };

   config {
    pins = "gpio27", "gpio29";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic34_gpios_sleep: dmic34_gpios_sleep {
   mux {
    pins = "gpio27", "gpio29";
    function = "func1";
   };

   config {
    pins = "gpio27", "gpio29";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };
 };
};
# 17 "../arch/arm64/boot/dts/qcom/sdm660-audio.dtsi" 2

&slim_aud {
 status = "okay";
 dai_slim: msm_dai_slim {
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };

 wcd9335: tasha_codec {
  compatible = "qcom,tasha-slim-pgd";
  elemental-addr = [00 01 a0 01 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
         17 18 19 20 21 22 23 24 25 26 27 28 29
         30>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk", "wcd_native_clk";
  clocks = <&clock_audio 0>,
   <&clock_audio 3>;

  cdc-vdd-mic-bias-supply = <&pm660l_bob>;
  qcom,cdc-vdd-mic-bias-voltage = <3300000 3300000>;
  qcom,cdc-vdd-mic-bias-current = <30400>;

  qcom,cdc-static-supplies = "cdc-vdd-mic-bias";

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-mclk-clk-rate = <9600000>;
  qcom,cdc-slim-ifd = "tasha-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 a0 01 17 02];
  qcom,cdc-dmic-sample-rate = <4800000>;
  qcom,cdc-mad-dmic-rate = <600000>;
 };

 wcd934x_cdc: tavil_codec {
  compatible = "qcom,tavil-slim-pgd";
  elemental-addr = [00 01 50 02 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
         17 18 19 20 21 22 23 24 25 26 27 28 29
         30 31>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk";
  clocks = <&clock_audio_lnbb 0>;

  cdc-vdd-mic-bias-supply = <&pm660l_bob>;
  qcom,cdc-vdd-mic-bias-voltage = <3300000 3300000>;
  qcom,cdc-vdd-mic-bias-current = <30400>;

  qcom,cdc-static-supplies = "cdc-vdd-mic-bias";

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-mclk-clk-rate = <9600000>;
  qcom,cdc-slim-ifd = "tavil-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
  qcom,cdc-dmic-sample-rate = <4800000>;
  qcom,cdc-mad-dmic-rate = <600000>;

  qcom,wdsp-cmpnt-dev-name = "tavil_codec";

  wcd_spi_0: wcd_spi {
   compatible = "qcom,wcd-spi-v2";
   qcom,master-bus-num = <7>;
   qcom,chip-select = <0>;
   qcom,max-frequency = <24000000>;
   qcom,mem-base-addr = <0x100000>;
  };


 };
};

&pm660l_3 {
 pmic_analog_codec: analog-codec@f000 {
  status = "disabled";
  compatible = "qcom,pmic-analog-codec";
  reg = <0xf000 0x200>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x3 0xf0 0x0 0>,
    <0x3 0xf0 0x1 0>,
    <0x3 0xf0 0x2 0>,
    <0x3 0xf0 0x3 0>,
    <0x3 0xf0 0x4 0>,
    <0x3 0xf0 0x5 0>,
    <0x3 0xf0 0x6 0>,
    <0x3 0xf0 0x7 0>,
    <0x3 0xf1 0x0 0>,
    <0x3 0xf1 0x1 0>,
    <0x3 0xf1 0x2 0>,
    <0x3 0xf1 0x3 0>,
    <0x3 0xf1 0x4 0>,
    <0x3 0xf1 0x5 0>;
  interrupt-names = "spk_cnp_int",
      "spk_clip_int",
      "spk_ocp_int",
      "ins_rem_det1",
      "but_rel_det",
      "but_press_det",
      "ins_rem_det",
      "mbhc_int",
      "ear_ocp_int",
      "hphr_ocp_int",
      "hphl_ocp_det",
      "ear_cnp_int",
      "hphr_cnp_int",
      "hphl_cnp_int";


  cdc-vdda-cp-supply = <&pm660_s4>;
  qcom,cdc-vdda-cp-voltage = <1900000 2050000>;
  qcom,cdc-vdda-cp-current = <50000>;

  cdc-vdd-pa-supply = <&pm660_s4>;
  qcom,cdc-vdd-pa-voltage = <2040000 2040000>;
  qcom,cdc-vdd-pa-current = <260000>;

  cdc-vdd-mic-bias-supply = <&pm660l_l7>;
  qcom,cdc-vdd-mic-bias-voltage = <3088000 3088000>;
  qcom,cdc-vdd-mic-bias-current = <5000>;

  qcom,cdc-mclk-clk-rate = <9600000>;

  qcom,cdc-static-supplies = "cdc-vdda-cp",
        "cdc-vdd-pa";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";





  msm_digital_codec: msm-dig-codec {
   compatible = "qcom,msm-digital-codec";
   reg = <0x152c0000 0x0>;
  };
 };
};

&soc {
 cdc_pdm_gpios: cdc_pdm_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_pdm_gpios_active &cdc_pdm_2_gpios_active>;
  pinctrl-1 = <&cdc_pdm_gpios_sleep &cdc_pdm_2_gpios_sleep>;
  qcom,lpi-gpios;
 };

 cdc_comp_gpios: cdc_comp_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_comp_gpios_active>;
  pinctrl-1 = <&cdc_comp_gpios_sleep>;
  qcom,lpi-gpios;
 };

 cdc_dmic_gpios: cdc_dmic_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic12_gpios_active
    &cdc_dmic34_gpios_active>;
  pinctrl-1 = <&cdc_dmic12_gpios_sleep
    &cdc_dmic34_gpios_sleep>;
  qcom,lpi-gpios;
 };

 cdc_sdw_gpios: sdw_clk_data_pinctrl {
       compatible = "qcom,msm-cdc-pinctrl";



 };

 wsa_spkr_en1: wsa_spkr_en1_pinctrl {
       compatible = "qcom,msm-cdc-pinctrl";



 };

 wsa_spkr_en2: wsa_spkr_en2_pinctrl {
       compatible = "qcom,msm-cdc-pinctrl";



 };

 msm_sdw_codec: msm-sdw-codec@152c1000 {
  status = "disabled";
  compatible = "qcom,msm-sdw-codec";
  reg = <0x152c1000 0x0>;
  interrupts = <0 161 0>;
  interrupt-names = "swr_master_irq";


  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_211_en: wsa881x_en@20170211 {
    compatible = "qcom,wsa881x";
    status = "disabled";
    reg = <0x0 0x20170211>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
   };

   wsa881x_212_en: wsa881x_en@20170212 {
    compatible = "qcom,wsa881x";
    status = "disabled";
    reg = <0x0 0x20170212>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en2>;
   };

   wsa881x_213_en: wsa881x_en@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x21170213>;
    status = "disabled";
    qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
   };

   wsa881x_214_en: wsa881x_en@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x0 0x21170214>;
    status = "disabled";
    qcom,spkr-sd-n-node = <&wsa_spkr_en2>;
   };
  };
 };
};

&pm660_gpios {
 gpio@c200 {
  status = "ok";
  qcom,mode = <1>;
  qcom,pull = <4>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  qcom,out-strength = <2>;
 };
};
# 2681 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2

&pm660l_gpios {

 gpio@c600 {
  status = "okay";
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
 };
};

&msm_vidc {
 qcom,cx-ipeak-data = <&cx_ipeak_lm 4>;
 qcom,clock-freq-threshold = <518400000>;
};

&soc {
 gpio_keys {
  status = "okay";
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key_active>;
  pinctrl-1 = <&gpio_key_suspend>;

  camera_focus {
   label = "camera_focus";
   gpios = <&tlmm 64 0x1>;
   linux,input-type = <1>;
   linux,code = <0x210>;
   debounce-interval = <15>;
  };

  camera_snapshot {
   label = "camera_snapshot";
   gpios = <&tlmm 113 0x1>;
   linux,input-type = <1>;
   linux,code = <0x2fe>;
   debounce-interval = <15>;
  };

  vol_up {
   label = "volume_up";
   gpios = <&pm660l_gpios 7 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };
};

&blsp2_uart1_hs {
 status = "ok";
};

# 1 "../arch/arm64/boot/dts/qcom/sdm660-mdss.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm660-mdss.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/mdss-pll-clk.h" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-mdss.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp@c900000 {
  compatible = "qcom,mdss_mdp";
  status = "ok";
  reg = <0x0c900000 0x90000>,
        <0x0c9b0000 0x1040>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 83 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 0 6400000>, <23 512 0 6400000>,
   <22 512 0 6400000>, <23 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2560>;
  qcom,max-pipe-width = <2560>;

  qcom,max-dest-scaler-input-width = <2048>;
  qcom,max-dest-scaler-output-width = <2560>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;
  qcom,vbif-settings = <0x00ac 0x00008040>,
         <0x00d0 0x00002828>;

  qcom,mdss-cx-ipeak = <&cx_ipeak_lm 3>;
  qcom,mdss-has-panic-ctrl;
  qcom,mdss-per-pipe-panic-luts = <0x000f>,
      <0xffff>,
      <0xfffc>,
      <0xff00>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <6600000>;
  qcom,max-bandwidth-high-kbps = <6600000>;
  qcom,max-bandwidth-per-pipe-kbps = <3100000>;
  qcom,max-clk-rate = <412500000>;
  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;
  qcom,mdss-dram-channels = <2>;


  qcom,max-bw-settings = <1 6600000>,
           <2 4500000>;

  qcom,mdss-pipe-vig-off = <0x00005000 0x00007000>;
  qcom,mdss-pipe-dma-off = <0x00025000 0x00027000
       0x00029000>;
  qcom,mdss-pipe-cursor-off = <0x00035000>;

  qcom,mdss-pipe-vig-xin-id = <0 4>;
  qcom,mdss-pipe-dma-xin-id = <1 5 9>;
  qcom,mdss-pipe-cursor-xin-id = <2>;




  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0 0>,
            <0x2b4 0 0>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 8 12>,
            <0x2b4 8 12>,
            <0x2c4 8 12>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 16 15>;

  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400
         0x00002600 0x00002800>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000
         0x00047000 0x0004a000>;
  qcom,mdss-dspp-off = <0x00055000 0x00057000>;
  qcom,mdss-wb-off = <0x00066000>;
  qcom,mdss-intf-off = <0x0006b000 0x0006b800
     0x0006c000 0x0006c800>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800
       0x00072000 0x00072800>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;
  qcom,mdss-ppb-ctl-off = <0x00000330 0x00000338 0x00000370
   0x00000374> ;
  qcom,mdss-ppb-cfg-off = <0x00000334 0x0000033C>;
  qcom,mdss-has-pingpong-split;
  qcom,mdss-has-separate-rotator;

  qcom,mdss-ad-off = <0x0079000 0x00079800>;
  qcom,mdss-cdm-off = <0x0007a200>;
  qcom,mdss-dsc-off = <0x00081000 0x00081400>;
  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-has-source-split;
  qcom,mdss-highest-bank-bit = <0x1>;
  qcom,mdss-has-decimation;
  qcom,mdss-idle-power-collapse-enabled;
  clocks = <&clock_mmss 169>,
    <&clock_mmss 146>,
    <&clock_mmss 147>,
    <&clock_mmss 175>,
    <&clock_mmss 32>,
    <&clock_mmss 162>,
    <&clock_mmss 166>,
    <&clock_mmss 32>;
  clock-names = "mnoc_clk", "iface_clk", "bus_clk",
    "throttle_bus_clk", "core_clk_src",
    "core_clk", "vsync_clk", "lut_clk";

  qcom,mdp-settings = <0x01190 0x00000000>,
        <0x012ac 0xc0000ccc>,
        <0x012b4 0xc0000ccc>,
        <0x012bc 0x00cccccc>,
        <0x012c4 0x0000cccc>,
        <0x013a8 0x0cccc0c0>,
        <0x013b0 0xccccc0c0>,
        <0x013b8 0xcccc0000>,
        <0x013d0 0x00cc0000>,
        <0x0506c 0x00000000>,
        <0x0706c 0x00000000>,
        <0x0906c 0x00000000>,
        <0x0b06c 0x00000000>,
        <0x1506c 0x00000000>,
        <0x1706c 0x00000000>,
        <0x1906c 0x00000000>,
        <0x1b06c 0x00000000>,
        <0x2506c 0x00000000>,
        <0x2706c 0x00000000>;

  qcom,regs-dump-mdp = <0x01000 0x01458>,
         <0x02000 0x02094>,
         <0x02200 0x02294>,
         <0x02400 0x02494>,
         <0x02600 0x02694>,
         <0x02800 0x02894>,
         <0x05000 0x05154>,
         <0x05a00 0x05b00>,
         <0x07000 0x07154>,
         <0x07a00 0x07b00>,
         <0x25000 0x25184>,
         <0x27000 0x27184>,
         <0x29000 0x29184>,
         <0x35000 0x35150>,
         <0x45000 0x452bc>,
         <0x46000 0x462bc>,
         <0x47000 0x472bc>,
         <0x4a000 0x4a2bc>,
         <0x55000 0x5522c>,
         <0x57000 0x5722c>,
         <0x66000 0x662c0>,
         <0x6b000 0x6b268>,
         <0x6b800 0x6ba68>,
         <0x6c000 0x6c268>,
         <0x71000 0x710d4>,
         <0x71800 0x718d4>,
         <0x73000 0x730d4>,
         <0x81000 0x81140>,
         <0x81400 0x81540>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2", "CTL_3", "CTL_4",
   "VIG0_SSPP", "VIG0", "VIG1_SSPP", "VIG1",
   "DMA0_SSPP", "DMA1_SSPP","DMA2_SSPP",
   "CURSOR0_SSPP",
   "LAYER_0", "LAYER_1", "LAYER_2",
   "LAYER_5",
   "DSPP_0", "DSPP_1",
   "WB_2",
   "INTF_0", "INTF_1", "INTF_2",
   "PP_0", "PP_1", "PP_4",
   "DSC_0", "DSC_1";


  qcom,mdss-prefill-outstanding-buffer-bytes = <0>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2560>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <5120>;

  qcom,mdss-reg-bus {

   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 160000>,
    <1 590 0 320000>;
  };

  qcom,mdss-pp-offsets {
   qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
   qcom,mdss-sspp-vig-pcc-off = <0x1b00>;
   qcom,mdss-sspp-rgb-pcc-off = <0x380>;
   qcom,mdss-sspp-dma-pcc-off = <0x380>;
   qcom,mdss-lm-pgc-off = <0x3c0>;
   qcom,mdss-dspp-gamut-off = <0x1600>;
   qcom,mdss-dspp-pcc-off = <0x1700>;
   qcom,mdss-dspp-pgc-off = <0x17c0>;
  };

  qcom,mdss-scaler-offsets {
   qcom,mdss-vig-scaler-off = <0xa00>;
   qcom,mdss-vig-scaler-lut-off = <0xb00>;
   qcom,mdss-has-dest-scaler;
   qcom,mdss-dest-block-off = <0x00061000>;
   qcom,mdss-dest-scaler-off = <0x800 0x1000>;
   qcom,mdss-dest-scaler-lut-off = <0x900 0x1100>;
  };

  smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
   compatible = "qcom,smmu_mdp_unsec";
   iommus = <&mmss_bimc_smmu 0>;
   gdsc-mmagic-mdss-supply = <&gdsc_bimc_smmu>;
   clocks = <&clock_rpmcc 60>,
    <&clock_mmss 169>,
    <&clock_mmss 87>,
    <&clock_mmss 88>;
   clock-names = "mmss_noc_axi_clk",
     "mmss_noc_ahb_clk",
     "mmss_smmu_ahb_clk",
     "mmss_smmu_axi_clk";
  };

  smmu_mdp_sec: qcom,smmu_mdp_sec_cb {
   compatible = "qcom,smmu_mdp_sec";
   iommus = <&mmss_bimc_smmu 1>;
   gdsc-mmagic-mdss-supply = <&gdsc_bimc_smmu>;
   clocks = <&clock_rpmcc 60>,
    <&clock_mmss 169>,
    <&clock_mmss 87>,
    <&clock_mmss 88>;
   clock-names = "mmss_noc_axi_clk",
     "mmss_noc_ahb_clk",
     "mmss_smmu_ahb_clk",
     "mmss_smmu_axi_clk";
  };

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_dp {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
   qcom,mdss-intf = <&mdss_dp_ctrl>;
  };

 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-1p2-supply = <&pm660_l1>;
  vdda-0p9-supply = <&pm660l_l1>;
  ranges = <0xc994000 0xc994000 0x400
   0xc994400 0xc994400 0x588
   0xc828000 0xc828000 0xac
   0xc996000 0xc996000 0x400
   0xc996400 0xc996400 0x588
   0xc828000 0xc828000 0xac>;


  qcom,msm-bus,name = "mdss_dsi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 1000>;

  qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;

  clocks = <&clock_mmss 162>,
    <&clock_mmss 169>,
    <&clock_mmss 146>,
    <&clock_mmss 147>,
    <&clock_mmss 167>,
    <&mdss_dsi0_pll 0>,
    <&mdss_dsi1_pll 12>,
    <&mdss_dsi0_pll 2>,
    <&mdss_dsi1_pll 14>;
  clock-names = "mdp_core_clk",
   "mnoc_clk", "iface_clk",
   "bus_clk", "core_mmss_clk",
   "ext_byte0_clk", "ext_byte1_clk",
   "ext_pixel0_clk", "ext_pixel1_clk";

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1250000>;
    qcom,supply-enable-load = <12560>;
    qcom,supply-disable-load = <4>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <925000>;
    qcom,supply-enable-load = <73400>;
    qcom,supply-disable-load = <32>;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@c994000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0xc994000 0x400>,
    <0xc994400 0x588>,
    <0xc828000 0xac>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,timing-db-mode;
   wqhd-vddio-supply = <&pm660_l11>;
   vdda-3p3-supply = <&pm660l_l6>;
   lab-supply = <&lcdb_ldo_vreg>;
   ibb-supply = <&lcdb_ncp_vreg>;
   qcom,mdss-mdp = <&mdss_mdp>;
   qcom,mdss-fb-map = <&mdss_fb0>;

   clocks = <&clock_mmss 148>,
     <&clock_mmss 163>,
     <&clock_mmss 159>,
     <&clock_mmss 6>,
     <&clock_mmss 184>,
     <&clock_mmss 149>,
     <&mdss_dsi0_pll 0>,
     <&mdss_dsi0_pll 2>,
     <&mdss_dsi0_pll 1>,
     <&mdss_dsi0_pll 3>,
     <&mdss_dsi0_pll 7>,
     <&mdss_dsi0_pll 8>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "byte_intf_clk", "pll_byte_clk_mux",
    "pll_pixel_clk_mux", "pll_byte_clk_src",
    "pll_pixel_clk_src", "pll_shadow_byte_clk_src",
    "pll_shadow_pixel_clk_src";

   qcom,null-insertion-enabled;
   qcom,platform-strength-ctrl = [ff 06
       ff 06
       ff 06
       ff 06
       ff 00];
   qcom,platform-regulator-settings = [1d
       1d 1d 1d 1d];
   qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@c996000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->1";
   cell-index = <1>;
   reg = <0xc996000 0x400>,
    <0xc996400 0x588>,
    <0xc828000 0xac>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,timing-db-mode;
   wqhd-vddio-supply = <&pm660_l11>;
   lab-supply = <&lcdb_ldo_vreg>;
   ibb-supply = <&lcdb_ncp_vreg>;
   qcom,mdss-mdp = <&mdss_mdp>;
   qcom,mdss-fb-map = <&mdss_fb0>;

   clocks = <&clock_mmss 151>,
     <&clock_mmss 164>,
     <&clock_mmss 160>,
     <&clock_mmss 7>,
     <&clock_mmss 185>,
     <&clock_mmss 152>,
     <&mdss_dsi1_pll 12>,
     <&mdss_dsi1_pll 14>,
     <&mdss_dsi1_pll 13>,
     <&mdss_dsi1_pll 15>,
     <&mdss_dsi1_pll 19>,
     <&mdss_dsi1_pll 20>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "byte_intf_clk", "pll_byte_clk_mux",
    "pll_pixel_clk_mux", "pll_byte_clk_src",
    "pll_pixel_clk_src", "pll_shadow_byte_clk_src",
    "pll_shadow_pixel_clk_src";

   qcom,null-insertion-enabled;
   qcom,platform-strength-ctrl = [ff 06
       ff 06
       ff 06
       ff 06
       ff 00];
   qcom,platform-regulator-settings = [1d
       1d 1d 1d 1d];
   qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 480>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };

 msm_ext_disp: qcom,msm_ext_disp {
  status = "ok";
  compatible = "qcom,msm-ext-disp";

  ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
   compatible = "qcom,msm-ext-disp-audio-codec-rx";
   qcom,msm_ext_disp = <&msm_ext_disp>;
  };
 };

 mdss_dp_ctrl: qcom,dp_ctrl@c990000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,mdss-dp";
  qcom,mdss-fb-map = <&mdss_fb2>;

  gdsc-supply = <&gdsc_mdss>;
  vdda-1p8-supply = <&pm660_l10>;
  vdda-0p9-supply = <&pm660l_l1>;

  reg = <0xc990000 0xa8c>,
   <0xc011000 0x910>,
   <0x1fcb200 0x050>,
   <0xc8c2200 0x1a0>,
   <0x780000 0x621c>,
   <0xc9e1000 0x02c>;
  reg-names = "dp_ctrl", "dp_phy", "tcsr_regs", "dp_mmss_cc",
    "qfprom_physical","hdcp_physical";

  clocks = <&clock_mmss 169>,
    <&clock_mmss 146>,
    <&clock_mmss 147>,
    <&clock_mmss 162>,
    <&clock_mmss 161>,
    <&clock_mmss 153>,
    <&clock_rpmcc 46>,
    <&clock_gcc 110>,
    <&clock_gcc 113>,
    <&clock_mmss 156>,
    <&clock_mmss 157>,
    <&clock_mmss 154>,
    <&clock_mmss 158>,
    <&clock_mmss 24>,
    <&mdss_dp_pll 4>;
  clock-names = "core_mnoc_clk", "core_iface_clk", "core_bus_clk",
   "core_mdp_core_clk", "core_alt_iface_clk",
   "core_aux_clk", "core_ref_clk_src", "core_ref_clk",
   "core_ahb_phy_clk", "ctrl_link_clk",
   "ctrl_link_iface_clk", "ctrl_crypto_clk",
   "ctrl_pixel_clk", "pixel_clk_rcg", "pixel_parent";

  qcom,dp-usbpd-detection = <&pm660_pdphy>;

  qcom,msm_ext_disp = <&msm_ext_disp>;

  qcom,aux-cfg0-settings = [20 00];
  qcom,aux-cfg1-settings = [24 13 23 1d];
  qcom,aux-cfg2-settings = [28 00];
  qcom,aux-cfg3-settings = [2c 00];
  qcom,aux-cfg4-settings = [30 0a];
  qcom,aux-cfg5-settings = [34 28];
  qcom,aux-cfg6-settings = [38 0a];
  qcom,aux-cfg7-settings = [3c 03];
  qcom,aux-cfg8-settings = [40 b7];
  qcom,aux-cfg9-settings = [44 03];
  qcom,logical2physical-lane-map = [00 01 02 03];
  qcom,phy-register-offset = <0x4>;
  qcom,max-pclk-frequency-khz = <300000>;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p8";
    qcom,supply-min-voltage = <1780000>;
    qcom,supply-max-voltage = <1950000>;
    qcom,supply-enable-load = <12560>;
    qcom,supply-disable-load = <4>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <925000>;
    qcom,supply-enable-load = <73400>;
    qcom,supply-disable-load = <32>;
   };
  };
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,sde_rotator";
  reg = <0x0c900000 0xab100>,
        <0x0c9b0000 0x1040>;
  reg-names = "mdp_phys",
   "rot_vbif_phys";

  qcom,mdss-rot-mode = <1>;
  qcom,mdss-highest-bank-bit = <0x1>;


  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;

  rot-vdd-supply = <&gdsc_mdss>;
  qcom,supply-names = "rot-vdd";

  clocks = <&clock_mmss 169>,
   <&clock_mmss 146>,
   <&clock_mmss 186>,
   <&clock_mmss 165>,
   <&clock_mmss 147>;
  clock-names = "mnoc_clk",
   "iface_clk", "rot_core_clk",
   "rot_clk", "axi_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;


  qcom,mdss-rot-vbif-qos-setting = <1 1 1 1>;
  qcom,mdss-rot-xin-id = <14 15>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  qcom,sde-reg-bus {

   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 160000>,
    <1 590 0 320000>;
  };
 };

};

# 1 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <8>;
  qcom,mdss-dsi-h-back-porch = <8>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 15 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-video.dtsi"
&mdss_mdp {
 dsi_dual_sim_vid: qcom,mdss_dsi_dual_sim_video {
  qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
  qcom,panel-ack-disabled;
 };
};
# 16 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-video.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_truly_video: qcom,mdss_dsi_nt35597_wqxga_video_truly {
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 video mode dsi truly panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0x3ff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [

   15 01 00 00 00 00 02 FF 20
   15 01 00 00 00 00 02 FB 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 02 45
   15 01 00 00 00 00 02 05 40
   15 01 00 00 00 00 02 06 19
   15 01 00 00 00 00 02 07 1E
   15 01 00 00 00 00 02 0B 73
   15 01 00 00 00 00 02 0C 73
   15 01 00 00 00 00 02 0E B0
   15 01 00 00 00 00 02 0F AE
   15 01 00 00 00 00 02 11 B8
   15 01 00 00 00 00 02 13 00
   15 01 00 00 00 00 02 58 80
   15 01 00 00 00 00 02 59 01
   15 01 00 00 00 00 02 5A 00
   15 01 00 00 00 00 02 5B 01
   15 01 00 00 00 00 02 5C 80
   15 01 00 00 00 00 02 5D 81
   15 01 00 00 00 00 02 5E 00
   15 01 00 00 00 00 02 5F 01
   15 01 00 00 00 00 02 72 11
   15 01 00 00 00 00 02 68 03

   15 01 00 00 00 00 02 FF 24
   15 01 00 00 00 00 02 FB 01
   15 01 00 00 00 00 02 00 1C
   15 01 00 00 00 00 02 01 0B
   15 01 00 00 00 00 02 02 0C
   15 01 00 00 00 00 02 03 01
   15 01 00 00 00 00 02 04 0F
   15 01 00 00 00 00 02 05 10
   15 01 00 00 00 00 02 06 10
   15 01 00 00 00 00 02 07 10
   15 01 00 00 00 00 02 08 89
   15 01 00 00 00 00 02 09 8A
   15 01 00 00 00 00 02 0A 13
   15 01 00 00 00 00 02 0B 13
   15 01 00 00 00 00 02 0C 15
   15 01 00 00 00 00 02 0D 15
   15 01 00 00 00 00 02 0E 17
   15 01 00 00 00 00 02 0F 17
   15 01 00 00 00 00 02 10 1C
   15 01 00 00 00 00 02 11 0B
   15 01 00 00 00 00 02 12 0C
   15 01 00 00 00 00 02 13 01
   15 01 00 00 00 00 02 14 0F
   15 01 00 00 00 00 02 15 10
   15 01 00 00 00 00 02 16 10
   15 01 00 00 00 00 02 17 10
   15 01 00 00 00 00 02 18 89
   15 01 00 00 00 00 02 19 8A
   15 01 00 00 00 00 02 1A 13
   15 01 00 00 00 00 02 1B 13
   15 01 00 00 00 00 02 1C 15
   15 01 00 00 00 00 02 1D 15
   15 01 00 00 00 00 02 1E 17
   15 01 00 00 00 00 02 1F 17

   15 01 00 00 00 00 02 20 40
   15 01 00 00 00 00 02 21 01
   15 01 00 00 00 00 02 22 00
   15 01 00 00 00 00 02 23 40
   15 01 00 00 00 00 02 24 40
   15 01 00 00 00 00 02 25 6D
   15 01 00 00 00 00 02 26 40
   15 01 00 00 00 00 02 27 40

   15 01 00 00 00 00 02 E0 00
   15 01 00 00 00 00 02 DC 21
   15 01 00 00 00 00 02 DD 22
   15 01 00 00 00 00 02 DE 07
   15 01 00 00 00 00 02 DF 07
   15 01 00 00 00 00 02 E3 6D
   15 01 00 00 00 00 02 E1 07
   15 01 00 00 00 00 02 E2 07

   15 01 00 00 00 00 02 29 D8
   15 01 00 00 00 00 02 2A 2A

   15 01 00 00 00 00 02 4B 03
   15 01 00 00 00 00 02 4C 11
   15 01 00 00 00 00 02 4D 10
   15 01 00 00 00 00 02 4E 01
   15 01 00 00 00 00 02 4F 01
   15 01 00 00 00 00 02 50 10
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 52 80
   15 01 00 00 00 00 02 53 00
   15 01 00 00 00 00 02 56 00
   15 01 00 00 00 00 02 54 07
   15 01 00 00 00 00 02 58 07
   15 01 00 00 00 00 02 55 25

   15 01 00 00 00 00 02 5B 43
   15 01 00 00 00 00 02 5C 00
   15 01 00 00 00 00 02 5F 73
   15 01 00 00 00 00 02 60 73
   15 01 00 00 00 00 02 63 22
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 67 08
   15 01 00 00 00 00 02 68 04

   15 01 00 00 00 00 02 72 02

   15 01 00 00 00 00 02 7A 80
   15 01 00 00 00 00 02 7B 91
   15 01 00 00 00 00 02 7C D8
   15 01 00 00 00 00 02 7D 60
   15 01 00 00 00 00 02 7F 15
   15 01 00 00 00 00 02 75 15

   15 01 00 00 00 00 02 B3 C0
   15 01 00 00 00 00 02 B4 00
   15 01 00 00 00 00 02 B5 00

   15 01 00 00 00 00 02 78 00
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 80 00
   15 01 00 00 00 00 02 83 00

   15 01 00 00 00 00 02 93 0A
   15 01 00 00 00 00 02 94 0A

   15 01 00 00 00 00 02 8A 00
   15 01 00 00 00 00 02 9B FF

   15 01 00 00 00 00 02 9D B0
   15 01 00 00 00 00 02 9F 63
   15 01 00 00 00 00 02 98 10

   15 01 00 00 00 00 02 EC 00

   15 01 00 00 00 00 02 FF 10

   15 01 00 00 00 00 04 3B 03 0A 0A

   15 01 00 00 00 00 02 35 00

   15 01 00 00 00 00 02 E5 01

   15 01 00 00 00 00 02 BB 03

   15 01 00 00 00 00 02 FB 01

   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00
   ];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03
    04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;

  qcom,config-select = <&dsi_dual_nt35597_truly_video_config0>;

  dsi_dual_nt35597_truly_video_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };


 };
};
# 17 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_truly_cmd: qcom,mdss_dsi_nt35597_truly_wqxga_cmd{
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 cmd mode dsi truly panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [

   15 01 00 00 00 00 02 FF 20
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 02 45
   15 01 00 00 00 00 02 05 40
   15 01 00 00 00 00 02 06 19
   15 01 00 00 00 00 02 07 1E
   15 01 00 00 00 00 02 0B 73
   15 01 00 00 00 00 02 0C 73
   15 01 00 00 00 00 02 0E B0
   15 01 00 00 00 00 02 0F AE
   15 01 00 00 00 00 02 11 B8
   15 01 00 00 00 00 02 13 00
   15 01 00 00 00 00 02 58 80
   15 01 00 00 00 00 02 59 01
   15 01 00 00 00 00 02 5A 00
   15 01 00 00 00 00 02 5B 01
   15 01 00 00 00 00 02 5C 80
   15 01 00 00 00 00 02 5D 81
   15 01 00 00 00 00 02 5E 00
   15 01 00 00 00 00 02 5F 01
   15 01 00 00 00 00 02 72 11
   15 01 00 00 00 00 02 68 03

   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 1C
   15 01 00 00 00 00 02 01 0B
   15 01 00 00 00 00 02 02 0C
   15 01 00 00 00 00 02 03 01
   15 01 00 00 00 00 02 04 0F
   15 01 00 00 00 00 02 05 10
   15 01 00 00 00 00 02 06 10
   15 01 00 00 00 00 02 07 10
   15 01 00 00 00 00 02 08 89
   15 01 00 00 00 00 02 09 8A
   15 01 00 00 00 00 02 0A 13
   15 01 00 00 00 00 02 0B 13
   15 01 00 00 00 00 02 0C 15
   15 01 00 00 00 00 02 0D 15
   15 01 00 00 00 00 02 0E 17
   15 01 00 00 00 00 02 0F 17
   15 01 00 00 00 00 02 10 1C
   15 01 00 00 00 00 02 11 0B
   15 01 00 00 00 00 02 12 0C
   15 01 00 00 00 00 02 13 01
   15 01 00 00 00 00 02 14 0F
   15 01 00 00 00 00 02 15 10
   15 01 00 00 00 00 02 16 10
   15 01 00 00 00 00 02 17 10
   15 01 00 00 00 00 02 18 89
   15 01 00 00 00 00 02 19 8A
   15 01 00 00 00 00 02 1A 13
   15 01 00 00 00 00 02 1B 13
   15 01 00 00 00 00 02 1C 15
   15 01 00 00 00 00 02 1D 15
   15 01 00 00 00 00 02 1E 17
   15 01 00 00 00 00 02 1F 17

   15 01 00 00 00 00 02 20 40
   15 01 00 00 00 00 02 21 01
   15 01 00 00 00 00 02 22 00
   15 01 00 00 00 00 02 23 40
   15 01 00 00 00 00 02 24 40
   15 01 00 00 00 00 02 25 6D
   15 01 00 00 00 00 02 26 40
   15 01 00 00 00 00 02 27 40

   15 01 00 00 00 00 02 E0 00
   15 01 00 00 00 00 02 DC 21
   15 01 00 00 00 00 02 DD 22
   15 01 00 00 00 00 02 DE 07
   15 01 00 00 00 00 02 DF 07
   15 01 00 00 00 00 02 E3 6D
   15 01 00 00 00 00 02 E1 07
   15 01 00 00 00 00 02 E2 07

   15 01 00 00 00 00 02 29 D8
   15 01 00 00 00 00 02 2A 2A

   15 01 00 00 00 00 02 4B 03
   15 01 00 00 00 00 02 4C 11
   15 01 00 00 00 00 02 4D 10
   15 01 00 00 00 00 02 4E 01
   15 01 00 00 00 00 02 4F 01
   15 01 00 00 00 00 02 50 10
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 52 80
   15 01 00 00 00 00 02 53 00
   15 01 00 00 00 00 02 56 00
   15 01 00 00 00 00 02 54 07
   15 01 00 00 00 00 02 58 07
   15 01 00 00 00 00 02 55 25

   15 01 00 00 00 00 02 5B 43
   15 01 00 00 00 00 02 5C 00
   15 01 00 00 00 00 02 5F 73
   15 01 00 00 00 00 02 60 73
   15 01 00 00 00 00 02 63 22
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 67 08
   15 01 00 00 00 00 02 68 04

   15 01 00 00 00 00 02 72 02

   15 01 00 00 00 00 02 7A 80
   15 01 00 00 00 00 02 7B 91
   15 01 00 00 00 00 02 7C D8
   15 01 00 00 00 00 02 7D 60
   15 01 00 00 00 00 02 7F 15
   15 01 00 00 00 00 02 75 15

   15 01 00 00 00 00 02 B3 C0
   15 01 00 00 00 00 02 B4 00
   15 01 00 00 00 00 02 B5 00

   15 01 00 00 00 00 02 78 00
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 80 00
   15 01 00 00 00 00 02 83 00

   15 01 00 00 00 00 02 93 0A
   15 01 00 00 00 00 02 94 0A

   15 01 00 00 00 00 02 8A 00
   15 01 00 00 00 00 02 9B FF

   15 01 00 00 00 00 02 9D B0
   15 01 00 00 00 00 02 9F 63
   15 01 00 00 00 00 02 98 10

   15 01 00 00 00 00 02 EC 00

   15 01 00 00 00 00 02 ff 10

   15 01 00 00 00 00 04 3B 03 0A 0A

   15 01 00 00 00 00 02 35 00

   15 01 00 00 00 00 02 E5 01

   15 01 00 00 00 00 02 BB 10

   15 01 00 00 00 00 02 FB 01

   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00
   ];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
   05 01 00 00 78 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;

  qcom,config-select = <&dsi_dual_nt35597_truly_cmd_config0>;

  dsi_dual_nt35597_truly_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };
 };
};
# 18 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt36850-truly-dualmipi-wqhd-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt36850-truly-dualmipi-wqhd-cmd.dtsi"
&mdss_mdp {
 dsi_dual_nt36850_truly_cmd: qcom,mdss_dsi_nt36850_truly_wqhd_cmd{
  qcom,mdss-dsi-panel-name =
   "Dual nt36850 cmd mode dsi truly panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <140>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    15 01 00 00 00 00 02 ff 24
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 00 19
    15 01 00 00 00 00 02 01 03
    15 01 00 00 00 00 02 02 04
    15 01 00 00 00 00 02 03 1b
    15 01 00 00 00 00 02 04 1d
    15 01 00 00 00 00 02 05 01
    15 01 00 00 00 00 02 06 0c
    15 01 00 00 00 00 02 07 0f
    15 01 00 00 00 00 02 08 1f
    15 01 00 00 00 00 02 09 00
    15 01 00 00 00 00 02 0a 00
    15 01 00 00 00 00 02 0b 13
    15 01 00 00 00 00 02 0c 16
    15 01 00 00 00 00 02 0d 14
    15 01 00 00 00 00 02 0e 15
    15 01 00 00 00 00 02 0f 00
    15 01 00 00 00 00 02 10 19
    15 01 00 00 00 00 02 11 03
    15 01 00 00 00 00 02 12 04
    15 01 00 00 00 00 02 13 1b
    15 01 00 00 00 00 02 14 1d
    15 01 00 00 00 00 02 15 01
    15 01 00 00 00 00 02 16 0c
    15 01 00 00 00 00 02 17 0f
    15 01 00 00 00 00 02 18 1f
    15 01 00 00 00 00 02 19 00
    15 01 00 00 00 00 02 1a 00
    15 01 00 00 00 00 02 1b 13
    15 01 00 00 00 00 02 1c 16
    15 01 00 00 00 00 02 1d 14
    15 01 00 00 00 00 02 1e 15
    15 01 00 00 00 00 02 1f 00
    15 01 00 00 00 00 02 21 01
    15 01 00 00 00 00 02 22 10
    15 01 00 00 00 00 02 23 28
    15 01 00 00 00 00 02 24 28
    15 01 00 00 00 00 02 25 5d
    15 01 00 00 00 00 02 26 28
    15 01 00 00 00 00 02 27 28
    15 01 00 00 00 00 02 29 d8
    15 01 00 00 00 00 02 2a 15
    15 01 00 00 00 00 02 2b 00
    15 01 00 00 00 00 02 2d 00
    15 01 00 00 00 00 02 2f 02
    15 01 00 00 00 00 02 30 02
    15 01 00 00 00 00 02 31 00
    15 01 00 00 00 00 02 32 23
    15 01 00 00 00 00 02 33 01
    15 01 00 00 00 00 02 34 03
    15 01 00 00 00 00 02 35 49
    15 01 00 00 00 00 02 36 00
    15 01 00 00 00 00 02 37 1d
    15 01 00 00 00 00 02 38 08
    15 01 00 00 00 00 02 39 03
    15 01 00 00 00 00 02 3a 49
    15 01 00 00 00 00 02 42 01
    15 01 00 00 00 00 02 43 8c
    15 01 00 00 00 00 02 44 a3
    15 01 00 00 00 00 02 48 8c
    15 01 00 00 00 00 02 49 a3
    15 01 00 00 00 00 02 5b 00
    15 01 00 00 00 00 02 5f 4d
    15 01 00 00 00 00 02 63 00
    15 01 00 00 00 00 02 67 04
    15 01 00 00 00 00 02 6e 10
    15 01 00 00 00 00 02 72 02
    15 01 00 00 00 00 02 73 00
    15 01 00 00 00 00 02 74 04
    15 01 00 00 00 00 02 75 1b
    15 01 00 00 00 00 02 76 05
    15 01 00 00 00 00 02 77 01
    15 01 00 00 00 00 02 78 00
    15 01 00 00 00 00 02 79 00
    15 01 00 00 00 00 02 7a 00
    15 01 00 00 00 00 02 7b 91
    15 01 00 00 00 00 02 7c da
    15 01 00 00 00 00 02 7d 10
    15 01 00 00 00 00 02 7e 04
    15 01 00 00 00 00 02 7f 1b
    15 01 00 00 00 00 02 80 00
    15 01 00 00 00 00 02 81 05
    15 01 00 00 00 00 02 82 01
    15 01 00 00 00 00 02 83 00
    15 01 00 00 00 00 02 84 05
    15 01 00 00 00 00 02 85 05
    15 01 00 00 00 00 02 86 1b
    15 01 00 00 00 00 02 87 1b
    15 01 00 00 00 00 02 88 1b
    15 01 00 00 00 00 02 89 1b
    15 01 00 00 00 00 02 8a 00
    15 01 00 00 00 00 02 8b f0
    15 01 00 00 00 00 02 8c 00
    15 01 00 00 00 00 02 8f 63
    15 01 00 00 00 00 02 90 51
    15 01 00 00 00 00 02 91 40
    15 01 00 00 00 00 02 92 51
    15 01 00 00 00 00 02 93 08
    15 01 00 00 00 00 02 94 08
    15 01 00 00 00 00 02 95 51
    15 01 00 00 00 00 02 96 51
    15 01 00 00 00 00 02 97 00
    15 01 00 00 00 00 02 98 00
    15 01 00 00 00 00 02 99 33
    15 01 00 00 00 00 02 9b ff
    15 01 00 00 00 00 02 9c 01
    15 01 00 00 00 00 02 9d 30
    15 01 00 00 00 00 02 a5 10
    15 01 00 00 00 00 02 a6 01
    15 01 00 00 00 00 02 a9 21
    15 01 00 00 00 00 02 b3 2a
    15 01 00 00 00 00 02 b4 da
    15 01 00 00 00 00 02 ba 83
    15 01 00 00 00 00 02 c4 24
    15 01 00 00 00 00 02 c5 aa
    15 01 00 00 00 00 02 c6 09
    15 01 00 00 00 00 02 c7 00
    15 01 00 00 00 00 02 c9 c0
    15 01 00 00 00 00 02 ca 04
    15 01 00 00 00 00 02 d5 3f
    15 01 00 00 00 00 02 d6 10
    15 01 00 00 00 00 02 d7 3f
    15 01 00 00 00 00 02 d8 10
    15 01 00 00 00 00 02 d9 ee
    15 01 00 00 00 00 02 da 49
    15 01 00 00 00 00 02 db 94
    15 01 00 00 00 00 02 e9 33
    15 01 00 00 00 00 02 eb 28
    15 01 00 00 00 00 02 ec 00
    15 01 00 00 00 00 02 ee 00
    15 01 00 00 00 00 02 ef 06
    15 01 00 00 00 00 02 f0 01
    15 01 00 00 00 00 02 f1 01
    15 01 00 00 00 00 02 f2 0d
    15 01 00 00 00 00 02 f3 48
    15 01 00 00 00 00 02 f6 00
    15 01 00 00 00 00 02 f7 00
    15 01 00 00 00 00 02 f8 00
    15 01 00 00 00 00 02 f9 00
    15 01 00 00 00 00 02 ff 26
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 00 ab
    15 01 00 00 00 00 02 01 00
    15 01 00 00 00 00 02 02 80
    15 01 00 00 00 00 02 03 08
    15 01 00 00 00 00 02 04 01
    15 01 00 00 00 00 02 05 32
    15 01 00 00 00 00 02 06 4c
    15 01 00 00 00 00 02 07 26
    15 01 00 00 00 00 02 08 09
    15 01 00 00 00 00 02 09 02
    15 01 00 00 00 00 02 0a 32
    15 01 00 00 00 00 02 0b 55
    15 01 00 00 00 00 02 0c 14
    15 01 00 00 00 00 02 0d 28
    15 01 00 00 00 00 02 0e 40
    15 01 00 00 00 00 02 0f 80
    15 01 00 00 00 00 02 10 00
    15 01 00 00 00 00 02 11 22
    15 01 00 00 00 00 02 12 0a
    15 01 00 00 00 00 02 13 20
    15 01 00 00 00 00 02 14 06
    15 01 00 00 00 00 02 15 00
    15 01 00 00 00 00 02 16 40
    15 01 00 00 00 00 02 19 43
    15 01 00 00 00 00 02 1a 03
    15 01 00 00 00 00 02 1b 25
    15 01 00 00 00 00 02 1c 11
    15 01 00 00 00 00 02 1d 00
    15 01 00 00 00 00 02 1e 80
    15 01 00 00 00 00 02 1f 00
    15 01 00 00 00 00 02 20 03
    15 01 00 00 00 00 02 21 03
    15 01 00 00 00 00 02 22 25
    15 01 00 00 00 00 02 23 25
    15 01 00 00 00 00 02 24 00
    15 01 00 00 00 00 02 25 a7
    15 01 00 00 00 00 02 26 80
    15 01 00 00 00 00 02 27 a5
    15 01 00 00 00 00 02 28 06
    15 01 00 00 00 00 02 29 85
    15 01 00 00 00 00 02 2a 30
    15 01 00 00 00 00 02 2b 97
    15 01 00 00 00 00 02 2f 25
    15 01 00 00 00 00 02 30 26
    15 01 00 00 00 00 02 31 41
    15 01 00 00 00 00 02 32 04
    15 01 00 00 00 00 02 33 04
    15 01 00 00 00 00 02 34 2b
    15 01 00 00 00 00 02 35 00
    15 01 00 00 00 00 02 36 00
    15 01 00 00 00 00 02 37 c8
    15 01 00 00 00 00 02 38 26
    15 01 00 00 00 00 02 39 25
    15 01 00 00 00 00 02 3a 26
    15 01 00 00 00 00 02 3f eb
    15 01 00 00 00 00 02 41 21
    15 01 00 00 00 00 02 42 03
    15 01 00 00 00 00 02 43 00
    15 01 00 00 00 00 02 44 11
    15 01 00 00 00 00 02 45 00
    15 01 00 00 00 00 02 46 00
    15 01 00 00 00 00 02 47 00
    15 01 00 00 00 00 02 48 03
    15 01 00 00 00 00 02 49 03
    15 01 00 00 00 00 02 4a 00
    15 01 00 00 00 00 02 4b 00
    15 01 00 00 00 00 02 4c 01
    15 01 00 00 00 00 02 4d 4e
    15 01 00 00 00 00 02 4e 01
    15 01 00 00 00 00 02 4f 4c
    15 01 00 00 00 00 02 50 0d
    15 01 00 00 00 00 02 51 0e
    15 01 00 00 00 00 02 52 20
    15 01 00 00 00 00 02 53 97
    15 01 00 00 00 00 02 54 4b
    15 01 00 00 00 00 02 55 4c
    15 01 00 00 00 00 02 56 20
    15 01 00 00 00 00 02 58 04
    15 01 00 00 00 00 02 59 04
    15 01 00 00 00 00 02 5a 09
    15 01 00 00 00 00 02 5b 00
    15 01 00 00 00 00 02 5c 00
    15 01 00 00 00 00 02 5d c8
    15 01 00 00 00 00 02 5e 4c
    15 01 00 00 00 00 02 5f 4b
    15 01 00 00 00 00 02 60 00
    15 01 00 00 00 00 02 80 2b
    15 01 00 00 00 00 02 81 43
    15 01 00 00 00 00 02 82 03
    15 01 00 00 00 00 02 83 25
    15 01 00 00 00 00 02 84 11
    15 01 00 00 00 00 02 85 00
    15 01 00 00 00 00 02 86 80
    15 01 00 00 00 00 02 87 00
    15 01 00 00 00 00 02 88 00
    15 01 00 00 00 00 02 89 03
    15 01 00 00 00 00 02 8a 22
    15 01 00 00 00 00 02 8b 25
    15 01 00 00 00 00 02 8c 00
    15 01 00 00 00 00 02 8d a4
    15 01 00 00 00 00 02 8e 00
    15 01 00 00 00 00 02 8f a2
    15 01 00 00 00 00 02 90 06
    15 01 00 00 00 00 02 91 63
    15 01 00 00 00 00 02 92 30
    15 01 00 00 00 00 02 93 97
    15 01 00 00 00 00 02 94 25
    15 01 00 00 00 00 02 95 26
    15 01 00 00 00 00 02 96 41
    15 01 00 00 00 00 02 97 04
    15 01 00 00 00 00 02 98 04
    15 01 00 00 00 00 02 99 f0
    15 01 00 00 00 00 02 9a 00
    15 01 00 00 00 00 02 9b 00
    15 01 00 00 00 00 02 9c c8
    15 01 00 00 00 00 02 9d 50
    15 01 00 00 00 00 02 9e 26
    15 01 00 00 00 00 02 9f 25
    15 01 00 00 00 00 02 a0 26
    15 01 00 00 00 00 02 a2 00
    15 01 00 00 00 00 02 a3 33
    15 01 00 00 00 00 02 a5 40
    15 01 00 00 00 00 02 a6 40
    15 01 00 00 00 00 02 ac 91
    15 01 00 00 00 00 02 ad 66
    15 01 00 00 00 00 02 ae 66
    15 01 00 00 00 00 02 b1 40
    15 01 00 00 00 00 02 b2 40
    15 01 00 00 00 00 02 b4 40
    15 01 00 00 00 00 02 b5 40
    15 01 00 00 00 00 02 b7 40
    15 01 00 00 00 00 02 b8 40
    15 01 00 00 00 00 02 ba 22
    15 01 00 00 00 00 02 bb 00
    15 01 00 00 00 00 02 c2 01
    15 01 00 00 00 00 02 c3 01
    15 01 00 00 00 00 02 c4 01
    15 01 00 00 00 00 02 c5 01
    15 01 00 00 00 00 02 c6 01
    15 01 00 00 00 00 02 c8 00
    15 01 00 00 00 00 02 c9 00
    15 01 00 00 00 00 02 ca 00
    15 01 00 00 00 00 02 cd 00
    15 01 00 00 00 00 02 ce 00
    15 01 00 00 00 00 02 d6 04
    15 01 00 00 00 00 02 d7 00
    15 01 00 00 00 00 02 d8 0d
    15 01 00 00 00 00 02 d9 00
    15 01 00 00 00 00 02 da 00
    15 01 00 00 00 00 02 db 00
    15 01 00 00 00 00 02 dc 00
    15 01 00 00 00 00 02 dd 00
    15 01 00 00 00 00 02 de 00
    15 01 00 00 00 00 02 df 01
    15 01 00 00 00 00 02 e0 00
    15 01 00 00 00 00 02 e1 00
    15 01 00 00 00 00 02 e2 19
    15 01 00 00 00 00 02 e3 04
    15 01 00 00 00 00 02 e4 00
    15 01 00 00 00 00 02 e5 04
    15 01 00 00 00 00 02 e6 00
    15 01 00 00 00 00 02 e7 12
    15 01 00 00 00 00 02 e8 00
    15 01 00 00 00 00 02 e9 50
    15 01 00 00 00 00 02 ea 10
    15 01 00 00 00 00 02 eb 02
    15 01 00 00 00 00 02 ff 27
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 ff 28
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 60 0a
    15 01 00 00 00 00 02 63 32
    15 01 00 00 00 00 02 64 01
    15 01 00 00 00 00 02 68 da
    15 01 00 00 00 00 02 69 00
    15 01 00 00 00 00 02 ff 29
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 60 0a
    15 01 00 00 00 00 02 63 32
    15 01 00 00 00 00 02 64 01
    15 01 00 00 00 00 02 68 da
    15 01 00 00 00 00 02 69 00
    15 01 00 00 00 00 02 ff e0
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 35 40
    15 01 00 00 00 00 02 36 40
    15 01 00 00 00 00 02 37 00
    15 01 00 00 00 00 02 89 c6
    15 01 00 00 00 00 02 ff f0
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 ea 40
    15 01 00 00 00 00 02 ff 10
    15 01 00 00 00 00 02 36 00
    15 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 03 44 03 e8
    15 01 00 00 00 00 02 51 ff
    15 01 00 00 00 00 02 53 2c
    15 01 00 00 00 00 02 55 01
    05 01 00 00 0a 00 02 20 00
    15 01 00 00 00 00 02 bb 10
    05 01 00 00 78 00 02 11 00
    05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
    05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-tx-eot-append;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-timings =
   [da 34 24 00 64 68 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-pre = <0x29>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
 };
};
# 19 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-wqxga-video.dtsi"
&mdss_mdp {
 dsi_dual_sharp_video: qcom,mdss_dsi_sharp_wqxga_video {
  qcom,mdss-dsi-panel-name = "Dual SHARP video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <800>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <76>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <11>;
  qcom,mdss-dsi-v-front-porch = <2>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [05 01 00 00 a0 00 02 11 00
   05 01 00 00 02 00 02 29 00];
  qcom,mdss-dsi-pre-off-command = [05 01 00 00 02 00 02 28 00
     05 01 00 00 a0 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2a>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-bl-pmic-pwm-frequency = <50>;
  qcom,mdss-dsi-bl-pmic-bank-select = <2>;
  qcom,mdss-dsi-reset-sequence = <1 2>, <0 5>, <1 120>;
  qcom,mdss-pan-physical-width-dimension = <83>;
  qcom,mdss-pan-physical-height-dimension = <133>;
  qcom,mdss-dsi-min-refresh-rate = <53>;
  qcom,mdss-dsi-max-refresh-rate = <60>;
  qcom,mdss-dsi-pan-enable-dynamic-fps;
  qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
  qcom,mdss-dsi-panel-status-check-mode = "bta_check";
  qcom,mdss-dsi-tx-eot-append;
  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14880 15935 32435
   16555 14945 30910 7790 3415>;
  qcom,mdss-dsi-panel-peak-brightness = <5643000>;
  qcom,mdss-dsi-panel-blackness-level = <6134>;
  qcom,config-select = <&dsi_dual_sharp_video_config0>;

  dsi_dual_sharp_video_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_sharp_video_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 20 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dsc-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dsc-wqxga-video.dtsi"
&mdss_mdp {
 dsi_nt35597_truly_dsc_video: qcom,mdss_dsi_nt35597_dsc_video_truly {
  qcom,mdss-dsi-panel-name =
   "nt35597 video mode dsi truly panel with DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1440>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <10>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [

   15 01 00 00 00 00 02 ff 20
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 02 45
   15 01 00 00 00 00 02 05 40
   15 01 00 00 00 00 02 06 19
   15 01 00 00 00 00 02 07 1e
   15 01 00 00 00 00 02 0b 73
   15 01 00 00 00 00 02 0c 73
   15 01 00 00 00 00 02 0e b0
   15 01 00 00 00 00 02 0f aE
   15 01 00 00 00 00 02 11 b8
   15 01 00 00 00 00 02 13 00
   15 01 00 00 00 00 02 58 80
   15 01 00 00 00 00 02 59 01
   15 01 00 00 00 00 02 5a 00
   15 01 00 00 00 00 02 5b 01
   15 01 00 00 00 00 02 5c 80
   15 01 00 00 00 00 02 5d 81
   15 01 00 00 00 00 02 5e 00
   15 01 00 00 00 00 02 5f 01
   15 01 00 00 00 00 02 72 11
   15 01 00 00 00 00 02 68 03

   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 1c
   15 01 00 00 00 00 02 01 0b
   15 01 00 00 00 00 02 02 0c
   15 01 00 00 00 00 02 03 01
   15 01 00 00 00 00 02 04 0f
   15 01 00 00 00 00 02 05 10
   15 01 00 00 00 00 02 06 10
   15 01 00 00 00 00 02 07 10
   15 01 00 00 00 00 02 08 89
   15 01 00 00 00 00 02 09 8a
   15 01 00 00 00 00 02 0a 13
   15 01 00 00 00 00 02 0b 13
   15 01 00 00 00 00 02 0c 15
   15 01 00 00 00 00 02 0d 15
   15 01 00 00 00 00 02 0e 17
   15 01 00 00 00 00 02 0f 17
   15 01 00 00 00 00 02 10 1c
   15 01 00 00 00 00 02 11 0b
   15 01 00 00 00 00 02 12 0c
   15 01 00 00 00 00 02 13 01
   15 01 00 00 00 00 02 14 0f
   15 01 00 00 00 00 02 15 10
   15 01 00 00 00 00 02 16 10
   15 01 00 00 00 00 02 17 10
   15 01 00 00 00 00 02 18 89
   15 01 00 00 00 00 02 19 8a
   15 01 00 00 00 00 02 1a 13
   15 01 00 00 00 00 02 1b 13
   15 01 00 00 00 00 02 1c 15
   15 01 00 00 00 00 02 1d 15
   15 01 00 00 00 00 02 1e 17
   15 01 00 00 00 00 02 1f 17

   15 01 00 00 00 00 02 20 40
   15 01 00 00 00 00 02 21 01
   15 01 00 00 00 00 02 22 00
   15 01 00 00 00 00 02 23 40
   15 01 00 00 00 00 02 24 40
   15 01 00 00 00 00 02 25 6d
   15 01 00 00 00 00 02 26 40
   15 01 00 00 00 00 02 27 40

   15 01 00 00 00 00 02 e0 00
   15 01 00 00 00 00 02 dc 21
   15 01 00 00 00 00 02 dd 22
   15 01 00 00 00 00 02 de 07
   15 01 00 00 00 00 02 df 07
   15 01 00 00 00 00 02 e3 6d
   15 01 00 00 00 00 02 e1 07
   15 01 00 00 00 00 02 e2 07

   15 01 00 00 00 00 02 29 d8
   15 01 00 00 00 00 02 2a 2a

   15 01 00 00 00 00 02 4b 03
   15 01 00 00 00 00 02 4c 11
   15 01 00 00 00 00 02 4d 10
   15 01 00 00 00 00 02 4e 01
   15 01 00 00 00 00 02 4f 01
   15 01 00 00 00 00 02 50 10
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 52 80
   15 01 00 00 00 00 02 53 00
   15 01 00 00 00 00 02 56 00
   15 01 00 00 00 00 02 54 07
   15 01 00 00 00 00 02 58 07
   15 01 00 00 00 00 02 55 25

   15 01 00 00 00 00 02 5b 43
   15 01 00 00 00 00 02 5c 00
   15 01 00 00 00 00 02 5f 73
   15 01 00 00 00 00 02 60 73
   15 01 00 00 00 00 02 63 22
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 67 08
   15 01 00 00 00 00 02 68 04

   15 01 00 00 00 00 02 72 02

   15 01 00 00 00 00 02 7a 80
   15 01 00 00 00 00 02 7b 91
   15 01 00 00 00 00 02 7c d8
   15 01 00 00 00 00 02 7d 60
   15 01 00 00 00 00 02 7f 15
   15 01 00 00 00 00 02 75 15

   15 01 00 00 00 00 02 b3 c0
   15 01 00 00 00 00 02 b4 00
   15 01 00 00 00 00 02 b5 00

   15 01 00 00 00 00 02 78 00
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 80 00
   15 01 00 00 00 00 02 83 00

   15 01 00 00 00 00 02 93 0a
   15 01 00 00 00 00 02 94 0a

   15 01 00 00 00 00 02 8a 00
   15 01 00 00 00 00 02 9b ff

   15 01 00 00 00 00 02 9d b0
   15 01 00 00 00 00 02 9f 63
   15 01 00 00 00 00 02 98 10

   15 01 00 00 00 00 02 ec 00

   15 01 00 00 00 00 02 ff 10

   39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01
    bb 00 0a 06 67 04 c5
   39 01 00 00 00 00 03 c2 10 f0



   15 01 00 00 00 00 02 c0 03

   39 01 00 00 00 00 04 3b 03 0a 0a

   15 01 00 00 00 00 02 35 00

   15 01 00 00 00 00 02 e5 01

   15 01 00 00 00 00 02 bb 03

   15 01 00 00 00 00 02 fb 01

   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00
   ];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 11 04 04 07 0c 04 04 03 03
        04 00];
  qcom,mdss-dsi-t-clk-post = <0xb>;
  qcom,mdss-dsi-t-clk-pre = <0x23>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_nt35597_truly_dsc_video_config0>;

  dsi_nt35597_truly_dsc_video_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_truly_dsc_video_config1: config1 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_truly_dsc_video_config2: config2 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <2>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 21 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dsc-wqxga-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-truly-dsc-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_nt35597_truly_dsc_cmd: qcom,mdss_dsi_nt35597_dsc_cmd_truly {
  qcom,mdss-dsi-panel-name =
   "nt35597 cmd mode dsi truly panel with DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1440>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <10>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [

   15 01 00 00 00 00 02 ff 20
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 02 45
   15 01 00 00 00 00 02 05 40
   15 01 00 00 00 00 02 06 19
   15 01 00 00 00 00 02 07 1e
   15 01 00 00 00 00 02 0b 73
   15 01 00 00 00 00 02 0c 73
   15 01 00 00 00 00 02 0e b0
   15 01 00 00 00 00 02 0f ae
   15 01 00 00 00 00 02 11 b8
   15 01 00 00 00 00 02 13 00
   15 01 00 00 00 00 02 58 80
   15 01 00 00 00 00 02 59 01
   15 01 00 00 00 00 02 5a 00
   15 01 00 00 00 00 02 5b 01
   15 01 00 00 00 00 02 5c 80
   15 01 00 00 00 00 02 5d 81
   15 01 00 00 00 00 02 5e 00
   15 01 00 00 00 00 02 5f 01
   15 01 00 00 00 00 02 72 11
   15 01 00 00 00 00 02 68 03

   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 1c
   15 01 00 00 00 00 02 01 0b
   15 01 00 00 00 00 02 02 0c
   15 01 00 00 00 00 02 03 01
   15 01 00 00 00 00 02 04 0f
   15 01 00 00 00 00 02 05 10
   15 01 00 00 00 00 02 06 10
   15 01 00 00 00 00 02 07 10
   15 01 00 00 00 00 02 08 89
   15 01 00 00 00 00 02 09 8a
   15 01 00 00 00 00 02 0a 13
   15 01 00 00 00 00 02 0b 13
   15 01 00 00 00 00 02 0c 15
   15 01 00 00 00 00 02 0d 15
   15 01 00 00 00 00 02 0e 17
   15 01 00 00 00 00 02 0f 17
   15 01 00 00 00 00 02 10 1c
   15 01 00 00 00 00 02 11 0b
   15 01 00 00 00 00 02 12 0c
   15 01 00 00 00 00 02 13 01
   15 01 00 00 00 00 02 14 0f
   15 01 00 00 00 00 02 15 10
   15 01 00 00 00 00 02 16 10
   15 01 00 00 00 00 02 17 10
   15 01 00 00 00 00 02 18 89
   15 01 00 00 00 00 02 19 8a
   15 01 00 00 00 00 02 1a 13
   15 01 00 00 00 00 02 1b 13
   15 01 00 00 00 00 02 1c 15
   15 01 00 00 00 00 02 1d 15
   15 01 00 00 00 00 02 1e 17
   15 01 00 00 00 00 02 1f 17

   15 01 00 00 00 00 02 20 40
   15 01 00 00 00 00 02 21 01
   15 01 00 00 00 00 02 22 00
   15 01 00 00 00 00 02 23 40
   15 01 00 00 00 00 02 24 40
   15 01 00 00 00 00 02 25 6d
   15 01 00 00 00 00 02 26 40
   15 01 00 00 00 00 02 27 40

   15 01 00 00 00 00 02 e0 00
   15 01 00 00 00 00 02 dc 21
   15 01 00 00 00 00 02 dd 22
   15 01 00 00 00 00 02 de 07
   15 01 00 00 00 00 02 df 07
   15 01 00 00 00 00 02 e3 6D
   15 01 00 00 00 00 02 e1 07
   15 01 00 00 00 00 02 e2 07

   15 01 00 00 00 00 02 29 d8
   15 01 00 00 00 00 02 2a 2a

   15 01 00 00 00 00 02 4b 03
   15 01 00 00 00 00 02 4c 11
   15 01 00 00 00 00 02 4d 10
   15 01 00 00 00 00 02 4e 01
   15 01 00 00 00 00 02 4f 01
   15 01 00 00 00 00 02 50 10
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 52 80
   15 01 00 00 00 00 02 53 00
   15 01 00 00 00 00 02 56 00
   15 01 00 00 00 00 02 54 07
   15 01 00 00 00 00 02 58 07
   15 01 00 00 00 00 02 55 25

   15 01 00 00 00 00 02 5b 43
   15 01 00 00 00 00 02 5c 00
   15 01 00 00 00 00 02 5f 73
   15 01 00 00 00 00 02 60 73
   15 01 00 00 00 00 02 63 22
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 67 08
   15 01 00 00 00 00 02 68 04

   15 01 00 00 00 00 02 72 02

   15 01 00 00 00 00 02 7a 80
   15 01 00 00 00 00 02 7b 91
   15 01 00 00 00 00 02 7c D8
   15 01 00 00 00 00 02 7d 60
   15 01 00 00 00 00 02 7f 15
   15 01 00 00 00 00 02 75 15

   15 01 00 00 00 00 02 b3 C0
   15 01 00 00 00 00 02 b4 00
   15 01 00 00 00 00 02 b5 00

   15 01 00 00 00 00 02 78 00
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 80 00
   15 01 00 00 00 00 02 83 00

   15 01 00 00 00 00 02 93 0a
   15 01 00 00 00 00 02 94 0a

   15 01 00 00 00 00 02 8a 00
   15 01 00 00 00 00 02 9b ff

   15 01 00 00 00 00 02 9d b0
   15 01 00 00 00 00 02 9f 63
   15 01 00 00 00 00 02 98 10

   15 01 00 00 00 00 02 ec 00

   15 01 00 00 00 00 02 ff 10

   39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68
     01 bb 00 0a 06 67 04 c5
   39 01 00 00 00 00 03 c2 10 f0



   15 01 00 00 00 00 02 c0 03

   15 01 00 00 00 00 04 3b 03 0a 0a

   15 01 00 00 00 00 02 35 00

   15 01 00 00 00 00 02 e5 01

   15 01 00 00 00 00 02 bb 10

   15 01 00 00 00 00 02 fb 01

   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00
   ];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
   05 01 00 00 78 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
        04 00];
  qcom,mdss-dsi-t-clk-post = <0x0b>;
  qcom,mdss-dsi-t-clk-pre = <0x23>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;

  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_nt35597_truly_dsc_cmd_config0>;

  dsi_nt35597_truly_dsc_cmd_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_truly_dsc_cmd_config1: config1 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_truly_dsc_cmd_config2: config2 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <2>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 22 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-video.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_video: qcom,mdss_dsi_nt35597_wqxga_video {
  qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0x3ff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 ba 03
   15 01 00 00 00 00 02 e5 01
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 bb 03
   15 01 00 00 00 00 02 b0 03
   39 01 00 00 00 00 06 3b 03 08 08 64 9a
   15 01 00 00 00 00 02 ff e0
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 6b 3d
   15 01 00 00 00 00 02 6c 3d
   15 01 00 00 00 00 02 6d 3d
   15 01 00 00 00 00 02 6e 3d
   15 01 00 00 00 00 02 6f 3d
   15 01 00 00 00 00 02 35 02
   15 01 00 00 00 00 02 36 72
   15 01 00 00 00 00 02 37 10
   15 01 00 00 00 00 02 08 c0
   15 01 00 00 00 00 02 ff 10
   05 01 00 00 78 00 02 11 00
   05 01 00 00 32 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00
     05 01 00 00 3c 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;
  qcom,mdss-dsi-min-refresh-rate = <55>;
  qcom,mdss-dsi-max-refresh-rate = <60>;
  qcom,mdss-dsi-pan-enable-dynamic-fps;
  qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";

  qcom,config-select = <&dsi_dual_nt35597_video_config0>;

  dsi_dual_nt35597_video_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_nt35597_video_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 23 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_cmd: qcom,mdss_dsi_nt35597_wqxga_cmd{
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 cmd mode dsi panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 10
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 ba 03
   15 01 00 00 10 00 02 e5 01
   15 01 00 00 10 00 02 35 00
   15 01 00 00 10 00 02 bb 10
   15 01 00 00 10 00 02 b0 03
   15 01 00 00 10 00 02 ff e0
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 6b 3d
   15 01 00 00 10 00 02 6c 3d
   15 01 00 00 10 00 02 6d 3d
   15 01 00 00 10 00 02 6e 3d
   15 01 00 00 10 00 02 6f 3d
   15 01 00 00 10 00 02 35 02
   15 01 00 00 10 00 02 36 72
   15 01 00 00 10 00 02 37 10
   15 01 00 00 10 00 02 08 c0
   15 01 00 00 10 00 02 ff 24
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 c6 06
   15 01 00 00 10 00 02 ff 10
   05 01 00 00 a0 00 02 11 00
   05 01 00 00 a0 00 02 29 00];

  qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00
   05 01 00 00 3c 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  qcom,config-select = <&dsi_dual_nt35597_cmd_config0>;

  dsi_dual_nt35597_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_nt35597_cmd_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 24 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35695b-truly-fhd-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35695b-truly-fhd-video.dtsi"
&mdss_mdp {
 dsi_nt35695b_truly_fhd_video: qcom,mdss_dsi_nt35695b_truly_fhd_video {
  qcom,mdss-dsi-panel-name =
    "nt35695b truly fhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <60>;
  qcom,mdss-dsi-h-pulse-width = <12>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <2>;
  qcom,mdss-dsi-v-front-porch = <12>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a
    3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2f>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 02 45
   15 01 00 00 00 00 02 03 55
   15 01 00 00 00 00 02 05 50
   15 01 00 00 00 00 02 06 a8
   15 01 00 00 00 00 02 07 ad
   15 01 00 00 00 00 02 08 0c
   15 01 00 00 00 00 02 0b aa
   15 01 00 00 00 00 02 0c aa
   15 01 00 00 00 00 02 0e b0
   15 01 00 00 00 00 02 0f b3
   15 01 00 00 00 00 02 11 28
   15 01 00 00 00 00 02 12 10
   15 01 00 00 00 00 02 13 01
   15 01 00 00 00 00 02 14 4a
   15 01 00 00 00 00 02 15 12
   15 01 00 00 00 00 02 16 12
   15 01 00 00 00 00 02 30 01
   15 01 00 00 00 00 02 72 11
   15 01 00 00 00 00 02 58 82
   15 01 00 00 00 00 02 59 00
   15 01 00 00 00 00 02 5a 02
   15 01 00 00 00 00 02 5b 00
   15 01 00 00 00 00 02 5c 82
   15 01 00 00 00 00 02 5d 80
   15 01 00 00 00 00 02 5e 02
   15 01 00 00 00 00 02 5f 00
   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 0b
   15 01 00 00 00 00 02 02 0c
   15 01 00 00 00 00 02 03 89
   15 01 00 00 00 00 02 04 8a
   15 01 00 00 00 00 02 05 0f
   15 01 00 00 00 00 02 06 10
   15 01 00 00 00 00 02 07 10
   15 01 00 00 00 00 02 08 1c
   15 01 00 00 00 00 02 09 00
   15 01 00 00 00 00 02 0a 00
   15 01 00 00 00 00 02 0b 00
   15 01 00 00 00 00 02 0c 00
   15 01 00 00 00 00 02 0d 13
   15 01 00 00 00 00 02 0e 15
   15 01 00 00 00 00 02 0f 17
   15 01 00 00 00 00 02 10 01
   15 01 00 00 00 00 02 11 0b
   15 01 00 00 00 00 02 12 0c
   15 01 00 00 00 00 02 13 89
   15 01 00 00 00 00 02 14 8a
   15 01 00 00 00 00 02 15 0f
   15 01 00 00 00 00 02 16 10
   15 01 00 00 00 00 02 17 10
   15 01 00 00 00 00 02 18 1c
   15 01 00 00 00 00 02 19 00
   15 01 00 00 00 00 02 1a 00
   15 01 00 00 00 00 02 1b 00
   15 01 00 00 00 00 02 1c 00
   15 01 00 00 00 00 02 1d 13
   15 01 00 00 00 00 02 1e 15
   15 01 00 00 00 00 02 1f 17
   15 01 00 00 00 00 02 20 00
   15 01 00 00 00 00 02 21 01
   15 01 00 00 00 00 02 22 00
   15 01 00 00 00 00 02 23 40
   15 01 00 00 00 00 02 24 40
   15 01 00 00 00 00 02 25 6d
   15 01 00 00 00 00 02 26 40
   15 01 00 00 00 00 02 27 40
   15 01 00 00 00 00 02 29 d8
   15 01 00 00 00 00 02 2a 2a
   15 01 00 00 00 00 02 4b 03
   15 01 00 00 00 00 02 4c 11
   15 01 00 00 00 00 02 4d 10
   15 01 00 00 00 00 02 4e 01
   15 01 00 00 00 00 02 4f 01
   15 01 00 00 00 00 02 50 10
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 52 80
   15 01 00 00 00 00 02 53 00
   15 01 00 00 00 00 02 54 07
   15 01 00 00 00 00 02 55 25
   15 01 00 00 00 00 02 56 00
   15 01 00 00 00 00 02 58 07
   15 01 00 00 00 00 02 5b 43
   15 01 00 00 00 00 02 5c 00
   15 01 00 00 00 00 02 5f 73
   15 01 00 00 00 00 02 60 73
   15 01 00 00 00 00 02 63 22
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 67 08
   15 01 00 00 00 00 02 68 04
   15 01 00 00 00 00 02 7a 80
   15 01 00 00 00 00 02 7b 91
   15 01 00 00 00 00 02 7c d8
   15 01 00 00 00 00 02 7d 60
   15 01 00 00 00 00 02 93 06
   15 01 00 00 00 00 02 94 06
   15 01 00 00 00 00 02 8a 00
   15 01 00 00 00 00 02 9b 0f
   15 01 00 00 00 00 02 b3 c0
   15 01 00 00 00 00 02 b4 00
   15 01 00 00 00 00 02 b5 00
   15 01 00 00 00 00 02 b6 21
   15 01 00 00 00 00 02 b7 22
   15 01 00 00 00 00 02 b8 07
   15 01 00 00 00 00 02 b9 07
   15 01 00 00 00 00 02 ba 22
   15 01 00 00 00 00 02 bd 20
   15 01 00 00 00 00 02 be 07
   15 01 00 00 00 00 02 bf 07
   15 01 00 00 00 00 02 c1 6d
   15 01 00 00 00 00 02 c4 24
   15 01 00 00 00 00 02 e3 00
   15 01 00 00 00 00 02 ec 00
   15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 bb 03
   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 25 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35695b-truly-fhd-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35695b-truly-fhd-cmd.dtsi"
&mdss_mdp {
 dsi_nt35695b_truly_fhd_cmd: qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
  qcom,mdss-dsi-panel-name =
    "nt35695b truly fhd command mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <60>;
  qcom,mdss-dsi-h-pulse-width = <12>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <2>;
  qcom,mdss-dsi-v-front-porch = <12>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a
    3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2f>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 02 45
   15 01 00 00 00 00 02 03 55
   15 01 00 00 00 00 02 05 50
   15 01 00 00 00 00 02 06 a8
   15 01 00 00 00 00 02 07 ad
   15 01 00 00 00 00 02 08 0c
   15 01 00 00 00 00 02 0b aa
   15 01 00 00 00 00 02 0c aa
   15 01 00 00 00 00 02 0e b0
   15 01 00 00 00 00 02 0f b3
   15 01 00 00 00 00 02 11 28
   15 01 00 00 00 00 02 12 10
   15 01 00 00 00 00 02 13 01
   15 01 00 00 00 00 02 14 4a
   15 01 00 00 00 00 02 15 12
   15 01 00 00 00 00 02 16 12
   15 01 00 00 00 00 02 30 01
   15 01 00 00 00 00 02 72 11
   15 01 00 00 00 00 02 58 82
   15 01 00 00 00 00 02 59 00
   15 01 00 00 00 00 02 5a 02
   15 01 00 00 00 00 02 5b 00
   15 01 00 00 00 00 02 5c 82
   15 01 00 00 00 00 02 5d 80
   15 01 00 00 00 00 02 5e 02
   15 01 00 00 00 00 02 5f 00
   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 0b
   15 01 00 00 00 00 02 02 0c
   15 01 00 00 00 00 02 03 89
   15 01 00 00 00 00 02 04 8a
   15 01 00 00 00 00 02 05 0f
   15 01 00 00 00 00 02 06 10
   15 01 00 00 00 00 02 07 10
   15 01 00 00 00 00 02 08 1c
   15 01 00 00 00 00 02 09 00
   15 01 00 00 00 00 02 0a 00
   15 01 00 00 00 00 02 0b 00
   15 01 00 00 00 00 02 0c 00
   15 01 00 00 00 00 02 0d 13
   15 01 00 00 00 00 02 0e 15
   15 01 00 00 00 00 02 0f 17
   15 01 00 00 00 00 02 10 01
   15 01 00 00 00 00 02 11 0b
   15 01 00 00 00 00 02 12 0c
   15 01 00 00 00 00 02 13 89
   15 01 00 00 00 00 02 14 8a
   15 01 00 00 00 00 02 15 0f
   15 01 00 00 00 00 02 16 10
   15 01 00 00 00 00 02 17 10
   15 01 00 00 00 00 02 18 1c
   15 01 00 00 00 00 02 19 00
   15 01 00 00 00 00 02 1a 00
   15 01 00 00 00 00 02 1b 00
   15 01 00 00 00 00 02 1c 00
   15 01 00 00 00 00 02 1d 13
   15 01 00 00 00 00 02 1e 15
   15 01 00 00 00 00 02 1f 17
   15 01 00 00 00 00 02 20 00
   15 01 00 00 00 00 02 21 01
   15 01 00 00 00 00 02 22 00
   15 01 00 00 00 00 02 23 40
   15 01 00 00 00 00 02 24 40
   15 01 00 00 00 00 02 25 6d
   15 01 00 00 00 00 02 26 40
   15 01 00 00 00 00 02 27 40
   15 01 00 00 00 00 02 29 d8
   15 01 00 00 00 00 02 2a 2a
   15 01 00 00 00 00 02 4b 03
   15 01 00 00 00 00 02 4c 11
   15 01 00 00 00 00 02 4d 10
   15 01 00 00 00 00 02 4e 01
   15 01 00 00 00 00 02 4f 01
   15 01 00 00 00 00 02 50 10
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 52 80
   15 01 00 00 00 00 02 53 00
   15 01 00 00 00 00 02 54 07
   15 01 00 00 00 00 02 55 25
   15 01 00 00 00 00 02 56 00
   15 01 00 00 00 00 02 58 07
   15 01 00 00 00 00 02 5b 43
   15 01 00 00 00 00 02 5c 00
   15 01 00 00 00 00 02 5f 73
   15 01 00 00 00 00 02 60 73
   15 01 00 00 00 00 02 63 22
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 67 08
   15 01 00 00 00 00 02 68 04
   15 01 00 00 00 00 02 7a 80
   15 01 00 00 00 00 02 7b 91
   15 01 00 00 00 00 02 7c d8
   15 01 00 00 00 00 02 7d 60
   15 01 00 00 00 00 02 93 06
   15 01 00 00 00 00 02 94 06
   15 01 00 00 00 00 02 8a 00
   15 01 00 00 00 00 02 9b 0f
   15 01 00 00 00 00 02 b3 c0
   15 01 00 00 00 00 02 b4 00
   15 01 00 00 00 00 02 b5 00
   15 01 00 00 00 00 02 b6 21
   15 01 00 00 00 00 02 b7 22
   15 01 00 00 00 00 02 b8 07
   15 01 00 00 00 00 02 b9 07
   15 01 00 00 00 00 02 ba 22
   15 01 00 00 00 00 02 bd 20
   15 01 00 00 00 00 02 be 07
   15 01 00 00 00 00 02 bf 07
   15 01 00 00 00 00 02 c1 6d
   15 01 00 00 00 00 02 c4 24
   15 01 00 00 00 00 02 e3 00
   15 01 00 00 00 00 02 ec 00
   15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 bb 10
   15 01 00 00 00 00 02 35 02
   05 01 00 00 78 00 02 11 00
   05 01 00 00 78 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
  qcom,ulps-enabled;
 };
};
# 26 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-cmd.dtsi"
&mdss_mdp {
 dsi_truly_1080_cmd: qcom,mdss_dsi_truly_1080p_cmd {
  qcom,mdss-dsi-panel-name = "truly 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a 3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 d6 01
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   23 01 00 00 00 00 02 b0 04
   29 01 00 00 00 00 07 b3 04 00 00 00 00 00
   29 01 00 00 00 00 03 b6 3a d3
   29 01 00 00 00 00 03 c0 00 00
   29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02
    58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01
    22 22 00 01
   29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00
   29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06
    00 00 00 00 00 04 00 00 00 0c 06
   29 01 00 00 00 00 29 c6 78 69 00 69 00 69 00 00 00 00 00
    69 00 69 00 69 10 19 07 00 78 00 69 00 69 00 69 00 00 00
    00 00 69 00 69 00 69 10 19 07
   29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0
   23 01 00 00 00 00 02 cc 0b
   29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00
   29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00
    a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33
   29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32
   29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52
    60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77
   29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00
    00 fc 00 00 00 00 00 fc 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-post-init-delay = <1>;
  qcom,ulps-enabled;
 };
};
# 27 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-1080p-video.dtsi"
&mdss_mdp {
 dsi_truly_1080_vid: qcom,mdss_dsi_truly_1080p_video {
  qcom,mdss-dsi-panel-name = "truly 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a 3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 2c
   15 01 00 00 00 00 02 55 00
   05 01 00 00 78 00 02 11 00
   23 01 00 00 00 00 02 b0 00
   29 01 00 00 00 00 07 b3 14 00 00 00 00 00
   29 01 00 00 00 00 03 b6 3a d3
   29 01 00 00 00 00 03 c0 00 00
   29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02
    58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01
    22 22 00 01
   29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00
   29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06
    00 00 00 00 00 04 00 00 00 0c 06
   29 01 00 00 00 00 29 c6 00 69 00 69 00 69 00 00 00 00 00
    69 00 69 00 69 10 19 07 00 01 00 69 00 69 00 69 00 00 00
    00 00 69 00 69 00 69 10 19 07
   29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0
   23 01 00 00 00 00 02 cc 0b
   29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00
   29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00
    a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33
   29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32
   29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52
    60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77
   29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00
    00 fc 00 00 00 00 00 fc 00
   05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 28 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-rm67195-amoled-fhd-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-rm67195-amoled-fhd-cmd.dtsi"
&mdss_mdp {
 dsi_rm67195_amoled_fhd_cmd: qcom,mdss_dsi_rm67195_amoled_fhd_cmd{
  qcom,mdss-dsi-panel-name =
   "rm67195 amoled fhd cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <60>;
  qcom,mdss-dsi-h-pulse-width = <12>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-on-command = [
    15 01 00 00 00 00 02 fe 0d
    15 01 00 00 00 00 02 0b c0
    15 01 00 00 00 00 02 42 00
    15 01 00 00 00 00 02 18 08
    15 01 00 00 00 00 02 08 41
    15 01 00 00 00 00 02 46 02
    15 01 00 00 00 00 02 1e 04
    15 01 00 00 02 00 02 1e 00
    15 01 00 00 00 00 02 fe 0a
    15 01 00 00 00 00 02 24 17
    15 01 00 00 00 00 02 04 07
    15 01 00 00 00 00 02 1a 0c
    15 01 00 00 02 00 02 0f 44
    15 01 00 00 00 00 02 fe 0b
    15 01 00 00 00 00 02 28 40
    15 01 00 00 02 00 02 29 4f
    15 01 00 00 00 00 02 fe 04
    15 01 00 00 00 00 02 0a d8
    15 01 00 00 00 00 02 0c e6
    15 01 00 00 00 00 02 4e 20
    15 01 00 00 00 00 02 4f 1b
    15 01 00 00 00 00 02 50 2f
    15 01 00 00 02 00 02 51 08
    15 01 00 00 00 00 02 fe 09
    15 01 00 00 00 00 02 00 08
    15 01 00 00 00 00 02 01 08
    15 01 00 00 00 00 02 02 00
    15 01 00 00 00 00 02 03 00
    15 01 00 00 00 00 02 04 10
    15 01 00 00 00 00 02 05 00
    15 01 00 00 00 00 02 06 08
    15 01 00 00 00 00 02 07 08
    15 01 00 00 00 00 02 08 00
    15 01 00 00 00 00 02 12 24
    15 01 00 00 00 00 02 13 49
    15 01 00 00 00 00 02 14 92
    15 01 00 00 00 00 02 15 49
    15 01 00 00 00 00 02 16 92
    15 01 00 00 00 00 02 17 24
    15 01 00 00 00 00 02 18 24
    15 01 00 00 00 00 02 19 49
    15 01 00 00 00 00 02 1a 92
    15 01 00 00 00 00 02 1b 49
    15 01 00 00 00 00 02 1c 92
    15 01 00 00 00 00 02 1d 24
    15 01 00 00 00 00 02 1e 24
    15 01 00 00 00 00 02 1f 49
    15 01 00 00 00 00 02 20 92
    15 01 00 00 00 00 02 21 49
    15 01 00 00 00 00 02 22 92
    15 01 00 00 00 00 02 23 24
    15 01 00 00 00 00 02 9b 07
    15 01 00 00 02 00 02 9c a5
    15 01 00 00 00 00 02 fe 00
    15 01 00 00 00 00 02 c2 08
    15 01 00 00 02 00 02 35 00
    39 01 00 00 00 00 03 44 03 e8
    05 01 00 00 82 00 02 11 00
    05 01 00 00 14 00 02 29 00];

  qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00
    05 01 00 00 82 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2f>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-pan-physical-width-dimension = <70>;
  qcom,mdss-pan-physical-height-dimension = <125>;
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
  qcom,mdss-dsi-panel-orientation = "180";
 };
};
# 29 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-lgd-incell-sw49106-fhd-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-lgd-incell-sw49106-fhd-video.dtsi"
&mdss_mdp {
 dsi_lgd_incell_sw49106_fhd_video:
  qcom,mdss_dsi_lgd_incell_sw49106_fhd_video {
   qcom,mdss-dsi-panel-name =
    "lgd incell sw49106 fhd video";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2160>;
  qcom,mdss-dsi-h-front-porch = <8>;
  qcom,mdss-dsi-h-back-porch = <8>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <92>;
  qcom,mdss-dsi-v-front-porch = <170>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [F8 3C 28 00 6E 72 2E
    40 30 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2D>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command = [05 01 00 00 0B 00 02 35 00
   15 01 00 00 00 00 02 36 00
   15 01 00 00 00 00 02 51 FF
   15 01 00 00 00 00 02 53 24
   15 01 00 00 00 00 02 55 80
   39 01 00 00 00 00 02 B0 AC
   39 01 00 00 00 00 06 B1 46 00 80 14 85
   39 01 00 00 00 00 08 B3 05 08 14 00 1C 00 02
   39 01 00 00 00 00 10 B4 83 08 00 04 04 04 04 00
    00 00 00 00 00 00 00
   39 01 00 00 00 00 13 B5 03 1E 0B 02 29 00 00 00
    00 04 00 24 00 10 10 10 10 00
   39 01 00 00 00 00 0A B6 00 72 39 13 08 67 00 60 46
   39 01 00 00 00 00 05 B7 00 50 37 04
   39 01 00 00 00 00 0C B8 70 38 14 ED 08 04 00 01
    0A A0 00
   39 01 00 00 00 00 06 C0 8A 8F 18 C1 12
   39 01 00 00 00 00 07 C1 01 00 30 C2 C7 0F
   39 01 00 00 00 00 03 C2 2A 00
   39 01 00 00 00 00 07 C3 05 0E 0E 50 88 09
   39 01 00 00 00 00 04 C4 A2 E8 F4
   39 01 00 00 00 00 05 C5 C2 2A 4E 08
   39 01 00 00 00 00 03 C6 15 01
   39 01 00 00 00 00 07 CA 00 00 03 84 55 F5
   39 01 00 00 00 00 03 CB 3F A0
   39 01 00 00 00 00 09 CC F0 03 10 55 11 FC 34 34
   39 01 00 00 00 00 07 CD 11 50 50 90 00 F3
   39 01 00 00 00 00 07 CE A0 28 28 34 00 AB
   39 01 00 00 00 00 10 D0 10 1B 22 2A 35 42 4A 53 4D
    44 34 23 10 03 81
   39 01 00 00 00 00 10 D1 09 15 1C 25 31 3F 47 52 4F
    45 34 22 0E 01 83
   39 01 00 00 00 00 10 D2 10 1B 22 29 34 41 49 52 4E
    44 34 23 10 03 81
   39 01 00 00 00 00 10 D3 09 15 1C 24 30 3E 46 51 50
    45 34 22 0E 01 83
   39 01 00 00 00 00 10 D4 10 1B 22 2A 35 42 4A 53 4D
    44 34 23 10 03 81
   39 01 00 00 00 00 10 D5 09 15 1C 25 31 3F 47 52 4F
    45 34 22 0E 01 83
   39 01 00 00 00 00 0D E5 24 23 11 10 00 0A 08 06 04
    11 0E 23
   39 01 00 00 00 00 0D E6 24 23 11 10 01 0B 09 07 05
    11 0E 23
   39 01 00 00 00 00 07 E7 15 16 17 18 19 1A
   39 01 00 00 00 00 07 E8 1B 1C 1D 1E 1F 20
   39 01 00 00 00 00 05 ED 00 01 53 0C
   39 01 00 00 00 00 03 F0 B2 00
   39 01 00 00 00 00 05 F2 01 00 17 00
   39 01 00 00 64 00 07 F3 00 50 90 C9 00 01
   05 01 00 00 78 00 02 11 00
   05 01 00 00 05 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
   05 01 00 00 64 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 400>, <0 400>, <1 400>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
 };
};
# 30 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-hx8399c-fhd-plus-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-hx8399c-fhd-plus-video.dtsi"
&mdss_mdp {
 dsi_hx8399c_truly_vid: qcom,mdss_dsi_hx8399_truly_fhd_video {
  qcom,mdss-dsi-panel-name =
   "hx8399c video mode dsi truly panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2160>;
  qcom,mdss-dsi-h-front-porch = <42>;
  qcom,mdss-dsi-h-back-porch = <42>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <15>;
  qcom,mdss-dsi-v-front-porch = <10>;
  qcom,mdss-dsi-v-pulse-width = <3>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-pan-physical-width-dimension = <65>;
  qcom,mdss-pan-physical-height-dimension = <129>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 04
    b9 ff 83 99
   39 01 00 00 00 00 02
    d2 88
   39 01 00 00 00 00 0c
    b1 02 04 72 92 01
    32 aa 11 11 52 57
   39 01 00 00 00 00 10
    b2 00 80 80 cc 05 07 5a
    11 10 10 00 1e 70 03 d4
   39 01 00 00 00 00 2d
    b4 00 ff 59 59 01 ab 00
    00 09 00 03 05 00 28 03
    0b 0d 21 03 02 00 0c a3
    80 59 59 02 ab 00 00 09
    00 03 05 00 28 03 0b 0d
    02 00 0c a3 01
   39 01 00 00 05 00 22
    d3 00 0c 03 03 00 00 10
    10 00 00 03 00 03 00 08
    78 08 78 00 00 00 00 00
    24 02 05 05 03 00 00 00
    05 40
   39 01 00 00 05 00 21
    d5 20 20 19 19 18 18 02
    03 00 01 24 24 18 18 18
    18 24 24 00 00 00 00 00
    00 00 00 2f 2f 30 30 31
    31
   39 01 00 00 05 00 21
    d6 24 24 18 18 19 19 01
    00 03 02 24 24 18 18 18
    18 20 20 40 40 40 40 40
    40 40 40 2f 2f 30 30 31
    31
   39 01 00 00 00 00 02
    bd 00
   39 01 00 00 00 00 11
    d8 aa aa aa aa aa aa aa
    aa aa ba aa aa aa ba aa
    aa
   39 01 00 00 00 00 02
    bd 01
   39 01 00 00 00 00 11
    d8 00 00 00 00 00 00 00
    00 82 ea aa aa 82 ea aa
    aa
   39 01 00 00 00 00 02
    bd 02
   39 01 00 00 00 00 09
    d8 ff ff c0 3f ff ff c0
    3f
   39 01 00 00 00 00 02
    bd 00
   39 01 00 00 05 00 37
    e0 01 21 31 2d 66 6f 7b
    75 7a 81 86 89 8c 90 95
    97 9a a1 a2 aa 9e ad b0
    5b 57 63 7a 01 21 31 2d
    66 6f 7b 75 7a 81 86 89
    8c 90 95 97 9a a1 a2 aa
    9e ad b0 5b 57 63 7a
   39 01 00 00 00 00 03
    b6 7e 7e
   39 01 00 00 00 00 02
    cc 08
   05 01 00 00 96 00 02 11 00
   05 01 00 00 32 00 02 29 00];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 32 00 02 28 00
   05 01 00 00 96 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-t-clk-post = <0x0e>;
  qcom,mdss-dsi-t-clk-pre = <0x31>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
 };
};
# 31 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-tianma-nt36672-1080p-video.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/dsi-panel-tianma-nt36672-1080p-video.dtsi"
&mdss_mdp {
 dsi_nt36672_tianma_fhd_video: qcom,mdss_dsi_nt36672_tianma_fhd_video {
  qcom,mdss-dsi-panel-name = "tianma nt36672 fhd video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2160>;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <136>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <56>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <33>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a
    3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x32>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
        qcom,mdss-dsi-on-command = [
            15 01 00 00 00 00 02 ff 20
            15 01 00 00 00 00 02 fb 01
            15 01 00 00 00 00 02 30 10
            15 01 00 00 00 00 02 31 50
            15 01 00 00 00 00 02 32 2f
            15 01 00 00 00 00 02 ff 10
            05 01 00 00 46 00 02 11 00
            15 01 00 00 00 00 02 51 ff
            39 01 00 00 00 00 03 68 03 04
            15 01 00 00 00 00 02 53 2c
            15 01 00 00 00 00 02 55 00
            05 01 00 00 05 00 02 29 00
        ];
        qcom,mdss-dsi-off-command = [
            05 01 00 00 14 00 02 28 00
            05 01 00 00 78 00 02 10 00
        ];
  qcom,mdss-dsi-ce-on-command = [
  ];
  qcom,mdss-dsi-ce-off-command = [
  ];
  qcom,mdss-dsi-srgb-on-command = [
   ];
  qcom,mdss-dsi-srgb-off-command = [
  ];
  qcom,mdss-dsi-cabc-on-command = [
            15 01 00 00 00 00 02 FF 23
            15 00 00 00 00 00 02 07 20
            15 00 00 00 00 00 02 08 05
            15 00 00 00 00 00 02 09 00
            15 00 00 00 00 00 02 10 95
            15 00 00 00 00 00 02 30 FF
            15 00 00 00 00 00 02 31 FF
            15 00 00 00 00 00 02 32 FF
            15 00 00 00 00 00 02 33 FF
            15 00 00 00 00 00 02 34 FF
            15 01 00 00 00 00 02 35 FF
            15 00 00 00 00 00 02 36 FF
            15 00 00 00 00 00 02 37 FF
            15 00 00 00 00 00 02 38 FF
            15 00 00 00 00 00 02 39 FF
            15 00 00 00 00 00 02 3A FF
            15 00 00 00 00 00 02 3B F9
            15 00 00 00 00 00 02 3D D9
            15 00 00 00 00 00 02 3F B9
            15 00 00 00 00 00 02 40 AB
            15 00 00 00 00 00 02 41 98
            15 01 00 00 00 00 02 FF 10
            15 01 00 00 00 00 02 55 01
  ];
  qcom,mdss-dsi-cabc-off-command = [
            15 01 00 00 00 00 02 FF 10
   15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-gamma0-command = [
  ];
  qcom,mdss-dsi-gamma1-command = [
  ];
  qcom,mdss-dsi-gamma2-command = [
  ];
  qcom,mdss-dsi-gamma3-command = [
  ];
  qcom,mdss-dsi-gamma4-command = [
  ];
  qcom,mdss-dsi-gamma5-command = [
  ];
  qcom,mdss-dsi-gamma6-command = [
  ];
  qcom,mdss-dsi-gamma7-command = [
  ];
  qcom,mdss-dsi-gamma8-command = [
  ];
  qcom,mdss-dsi-gamma9-command = [
  ];
  qcom,mdss-dsi-gamma10-command = [
  ];
  qcom,mdss-dsi-gamma11-command = [
  ];
  qcom,mdss-dsi-gamma12-command = [
  ];
  qcom,mdss-dsi-gamma13-command = [
  ];
  qcom,mdss-dsi-gamma14-command = [
  ];
  qcom,mdss-dsi-gamma15-command = [
  ];
  qcom,mdss-dsi-gamma16-command = [
  ];
  qcom,mdss-dsi-gamma17-command = [
  ];
  qcom,mdss-dsi-gamma18-command = [
  ];
  qcom,mdss-dsi-gamma19-command = [
  ];
  qcom,mdss-dsi-gamma20-command = [
  ];
  qcom,mdss-dsi-gamma21-command = [
  ];
  qcom,mdss-dsi-gamma22-command = [
  ];
  qcom,mdss-dsi-gamma23-command = [
  ];
  qcom,mdss-dsi-gamma24-command = [
  ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-gamma-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 5>, <1 15>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;

  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;

 };
};
# 32 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-nt36672-1080p-video.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-nt36672-1080p-video.dtsi"
&mdss_mdp {
 dsi_nt36672_jdi_fhd_video: qcom,mdss_dsi_nt36672_jdi_fhd_video {
  qcom,mdss-dsi-panel-name = "jdi nt36672 fhd video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2160>;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <136>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <56>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <33>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e6 38 26 00 68 6e 2a
    3c 44 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x32>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
        qcom,mdss-dsi-on-command = [
            15 01 00 00 00 00 02 ff 20
            15 01 00 00 00 00 02 fb 01
            15 01 00 00 00 00 02 30 10
            15 01 00 00 00 00 02 31 50
            15 01 00 00 00 00 02 32 2f
            15 01 00 00 00 00 02 ff 10
            05 01 00 00 46 00 02 11 00
            15 01 00 00 00 00 02 51 ff
            39 01 00 00 00 00 03 68 03 04
            15 01 00 00 00 00 02 53 2c
            15 01 00 00 00 00 02 55 00
            05 01 00 00 14 00 02 29 00
        ];
        qcom,mdss-dsi-off-command = [
            05 01 00 00 14 00 02 28 00
            05 01 00 00 78 00 02 10 00
        ];
  qcom,mdss-dsi-ce-on-command = [
  ];
  qcom,mdss-dsi-ce-off-command = [
  ];
  qcom,mdss-dsi-srgb-on-command = [
   ];
  qcom,mdss-dsi-srgb-off-command = [
  ];
  qcom,mdss-dsi-cabc-on-command = [
            15 01 00 00 00 00 02 FF 23
            15 00 00 00 00 00 02 07 20
            15 00 00 00 00 00 02 08 05
            15 00 00 00 00 00 02 09 00
            15 00 00 00 00 00 02 10 95
            15 00 00 00 00 00 02 30 FF
            15 00 00 00 00 00 02 31 FF
            15 00 00 00 00 00 02 32 FF
            15 00 00 00 00 00 02 33 FF
            15 00 00 00 00 00 02 34 FF
            15 01 00 00 00 00 02 35 FF
            15 00 00 00 00 00 02 36 FF
            15 00 00 00 00 00 02 37 FF
            15 00 00 00 00 00 02 38 FF
            15 00 00 00 00 00 02 39 FF
            15 00 00 00 00 00 02 3A FF
            15 00 00 00 00 00 02 3B F9
            15 00 00 00 00 00 02 3D D9
            15 00 00 00 00 00 02 3F B9
            15 00 00 00 00 00 02 40 AB
            15 00 00 00 00 00 02 41 98
            15 01 00 00 00 00 02 FF 10
            15 01 00 00 00 00 02 55 01
  ];
  qcom,mdss-dsi-cabc-off-command = [
            15 01 00 00 00 00 02 FF 10
   15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-gamma0-command = [
  ];
  qcom,mdss-dsi-gamma1-command = [
  ];
  qcom,mdss-dsi-gamma2-command = [
  ];
  qcom,mdss-dsi-gamma3-command = [
  ];
  qcom,mdss-dsi-gamma4-command = [
  ];
  qcom,mdss-dsi-gamma5-command = [
  ];
  qcom,mdss-dsi-gamma6-command = [
  ];
  qcom,mdss-dsi-gamma7-command = [
  ];
  qcom,mdss-dsi-gamma8-command = [
  ];
  qcom,mdss-dsi-gamma9-command = [
  ];
  qcom,mdss-dsi-gamma10-command = [
  ];
  qcom,mdss-dsi-gamma11-command = [
  ];
  qcom,mdss-dsi-gamma12-command = [
  ];
  qcom,mdss-dsi-gamma13-command = [
  ];
  qcom,mdss-dsi-gamma14-command = [
  ];
  qcom,mdss-dsi-gamma15-command = [
  ];
  qcom,mdss-dsi-gamma16-command = [
  ];
  qcom,mdss-dsi-gamma17-command = [
  ];
  qcom,mdss-dsi-gamma18-command = [
  ];
  qcom,mdss-dsi-gamma19-command = [
  ];
  qcom,mdss-dsi-gamma20-command = [
  ];
  qcom,mdss-dsi-gamma21-command = [
  ];
  qcom,mdss-dsi-gamma22-command = [
  ];
  qcom,mdss-dsi-gamma23-command = [
  ];
  qcom,mdss-dsi-gamma24-command = [
  ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-gamma-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 5>, <1 15>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;

  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;

 };
};
# 33 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-tianma-nt36672a-1080p-video.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/dsi-panel-tianma-nt36672a-1080p-video.dtsi"
&mdss_mdp {
 dsi_nt36672a_tianma_fhdplus_video: qcom,mdss_dsi_nt36672a_tianma_fhdplus_video {
  qcom,mdss-dsi-panel-name = "tianma nt36672a fhdplus video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2340>;
  qcom,mdss-pan-physical-width-dimension = <67>;
  qcom,mdss-pan-physical-height-dimension = <145>;
  qcom,mdss-dsi-h-front-porch = <90>;
  qcom,mdss-dsi-h-back-porch = <120>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <10>;
  qcom,mdss-dsi-v-pulse-width = <3>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [fe 3c 2a 00 70 74 2e
                40 30 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0e>;
  qcom,mdss-dsi-t-clk-pre = <0x37>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,ulps-enabled;
  qcom,panel-allow-phy-poweroff;
# 66 "../arch/arm64/boot/dts/qcom/dsi-panel-tianma-nt36672a-1080p-video.dtsi"
  qcom,mdss-dsi-on-command = [
    15 01 00 00 00 00 02 ff 25
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 18 96
    15 01 00 00 00 00 02 05 04
    15 01 00 00 00 00 02 ff 20
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 78 01
    15 01 00 00 00 00 02 ff 24
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 82 13
    15 01 00 00 00 00 02 84 31
    15 01 00 00 00 00 02 88 13
    15 01 00 00 00 00 02 8a 31
    15 01 00 00 00 00 02 8e e4
    15 01 00 00 00 00 02 8f 01
    15 01 00 00 00 00 02 90 80
    15 01 00 00 00 00 02 ff 26
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 a9 12
    15 01 00 00 00 00 02 aa 10
    15 01 00 00 00 00 02 ae 8a
    15 01 00 00 00 00 02 ff 10
    15 01 00 00 50 00 02 11 00
    15 01 00 00 00 00 02 b0 01
    15 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 03 68 03 04
    15 01 00 00 00 00 02 51 ff
    15 01 00 00 00 00 02 53 2c
    15 01 00 00 00 00 02 55 00
    15 01 00 00 00 00 02 29 00
  ];
  qcom,mdss-dsi-off-command = [
    15 01 00 00 14 00 02 28 00
    15 01 00 00 78 00 02 10 00
  ];
  qcom,mdss-dsi-ce-on-command = [
    ];
  qcom,mdss-dsi-ce-off-command = [
  ];
  qcom,mdss-dsi-srgb-on-command = [
    15 01 00 00 00 00 02 FF 22
    15 00 00 00 00 00 02 FB 01
    15 00 00 00 00 00 02 00 36
    15 00 00 00 00 00 02 01 35
    15 00 00 00 00 00 02 02 34
    15 00 00 00 00 00 02 03 33
    15 00 00 00 00 00 02 04 31
    15 00 00 00 00 00 02 05 31
    15 00 00 00 00 00 02 06 30
    15 00 00 00 00 00 02 07 2F
    15 00 00 00 00 00 02 08 2E
    15 00 00 00 00 00 02 09 2D
    15 00 00 00 00 00 02 0A 2C
    15 00 00 00 00 00 02 0B 2B
    15 00 00 00 00 00 02 0C 29
    15 00 00 00 00 00 02 0D 26
    15 00 00 00 00 00 02 0E 23
    15 00 00 00 00 00 02 0F 20
    15 00 00 00 00 00 02 10 1D
    15 00 00 00 00 00 02 11 50
    15 00 00 00 00 00 02 12 60
    15 01 00 00 00 00 02 13 70

    15 00 00 00 00 00 02 14 58
    15 00 00 00 00 00 02 15 68
    15 00 00 00 00 00 02 16 78
    15 00 00 00 00 00 02 17 77
    15 00 00 00 00 00 02 18 40
    15 00 00 00 00 00 02 19 40
    15 00 00 00 00 00 02 1A 40
    15 00 00 00 00 00 02 1B 40
    15 00 00 00 00 00 02 1C 40
    15 00 00 00 00 00 02 1D 40
    15 00 00 00 00 00 02 1E 40
    15 00 00 00 00 00 02 1F 40
    15 00 00 00 00 00 02 20 40
    15 00 00 00 00 00 02 21 45
    15 00 00 00 00 00 02 22 49
    15 00 00 00 00 00 02 23 4C
    15 00 00 00 00 00 02 24 4B
    15 00 00 00 00 00 02 25 48
    15 00 00 00 00 00 02 26 44
    15 00 00 00 00 00 02 27 41
    15 01 00 00 00 00 02 28 40
    15 00 00 00 00 00 02 2D 00
    15 00 00 00 00 00 02 2F 37
    15 00 00 00 00 00 02 30 37
    15 00 00 00 00 00 02 31 37
    15 00 00 00 00 00 02 32 37
    15 00 00 00 00 00 02 33 37
    15 00 00 00 00 00 02 34 37
    15 00 00 00 00 00 02 35 37
    15 00 00 00 00 00 02 36 37
    15 00 00 00 00 00 02 37 37
    15 00 00 00 00 00 02 38 38
    15 00 00 00 00 00 02 39 38
    15 00 00 00 00 00 02 3A 38
    15 00 00 00 00 00 02 3B 37
    15 00 00 00 00 00 02 3D 37
    15 00 00 00 00 00 02 3F 37
    15 00 00 00 00 00 02 40 36
    15 00 00 00 00 00 02 41 34
    15 00 00 00 00 00 02 42 40
    15 00 00 00 00 00 02 43 40
    15 01 00 00 00 00 02 44 40
    15 00 00 00 00 00 02 45 40
    15 00 00 00 00 00 02 46 40
    15 00 00 00 00 00 02 47 40
    15 00 00 00 00 00 02 48 40
    15 00 00 00 00 00 02 49 40
    15 00 00 00 00 00 02 4A 40
    15 00 00 00 00 00 02 4B 3F
    15 00 00 00 00 00 02 4C 3E
    15 00 00 00 00 00 02 4D 3D
    15 00 00 00 00 00 02 4E 3C
    15 00 00 00 00 00 02 4F 3C
    15 00 00 00 00 00 02 50 3B
    15 00 00 00 00 00 02 51 3A
    15 00 00 00 00 00 02 52 39
    15 00 00 00 00 00 02 53 01
    15 00 00 00 00 00 02 54 00
    15 00 00 00 00 00 02 55 FE
    15 00 00 00 00 00 02 56 77
    15 00 00 00 00 00 02 58 3F
    15 00 00 00 00 00 02 59 3E
    15 01 00 00 00 00 02 5A 3E
    15 00 00 00 00 00 02 5B 3D
    15 00 00 00 00 00 02 5C 3D
    15 00 00 00 00 00 02 5D 3D
    15 00 00 00 00 00 02 5E 3D
    15 00 00 00 00 00 02 5F 3C
    15 00 00 00 00 00 02 60 BC
    15 00 00 00 00 00 02 61 3C
    15 00 00 00 00 00 02 62 3C
    15 00 00 00 00 00 02 63 3C
    15 00 00 00 00 00 02 64 3C
    15 00 00 00 00 00 02 65 3C
    15 00 00 00 00 00 02 66 BD
    15 00 00 00 00 00 02 67 BD
    15 00 00 00 00 00 02 68 3D
    15 00 00 00 00 00 02 69 BD
    15 00 00 00 00 00 02 6A 3C
    15 00 00 00 00 00 02 6B 3C
    15 00 00 00 00 00 02 6C 3D
    15 00 00 00 00 00 02 6D 3D
    15 01 00 00 00 00 02 6E 3C
    15 00 00 00 00 00 02 6F 3D
    15 00 00 00 00 00 02 70 00
    15 00 00 00 00 00 02 71 C0
    15 00 00 00 00 00 02 72 03
    15 00 00 00 00 00 02 73 00
    15 00 00 00 00 00 02 74 06
    15 00 00 00 00 00 02 75 0C
    15 00 00 00 00 00 02 76 03
    15 00 00 00 00 00 02 77 09
    15 00 00 00 00 00 02 78 0F
    15 00 00 00 00 00 02 79 68
    15 00 00 00 00 00 02 7A 88
    15 00 00 00 00 00 02 7C 80
    15 00 00 00 00 00 02 7D 80
    15 00 00 00 00 00 02 7E 80
    15 00 00 00 00 00 02 7F 80
    15 00 00 00 00 00 02 80 C2
    15 00 00 00 00 00 02 81 02
    15 00 00 00 00 00 02 83 01

    15 01 00 00 00 00 02 84 00
    15 00 00 00 00 00 02 85 85
    15 00 00 00 00 00 02 86 80
    15 00 00 00 00 00 02 87 80
    15 00 00 00 00 00 02 88 40
    15 00 00 00 00 00 02 89 74
    15 00 00 00 00 00 02 8A 77
    15 00 00 00 00 00 02 8B 7A
    15 00 00 00 00 00 02 8C 7E
    15 00 00 00 00 00 02 8D 7F
    15 00 00 00 00 00 02 8E 7E
    15 00 00 00 00 00 02 8F 79
    15 00 00 00 00 00 02 90 73
    15 00 00 00 00 00 02 91 65
    15 00 00 00 00 00 02 92 6D
    15 00 00 00 00 00 02 93 74
    15 00 00 00 00 00 02 94 7D
    15 00 00 00 00 00 02 95 80
    15 00 00 00 00 00 02 96 80
    15 00 00 00 00 00 02 97 81
    15 00 00 00 00 00 02 98 82
    15 01 00 00 00 00 02 99 82
    15 00 00 00 00 00 02 9A 82
    15 00 00 00 00 00 02 9B 81
    15 00 00 00 00 00 02 9C 81
    15 00 00 00 00 00 02 9D 80
    15 00 00 00 00 00 02 9E 7F
    15 00 00 00 00 00 02 9F 7B
    15 00 00 00 00 00 02 A0 78
    15 00 00 00 00 00 02 A2 80
    15 00 00 00 00 00 02 A6 80
    15 00 00 00 00 00 02 A7 80
    15 00 00 00 00 00 02 A9 80
    15 00 00 00 00 00 02 AA 80
    15 00 00 00 00 00 02 AB 80
    15 00 00 00 00 00 02 AC 80
    15 00 00 00 00 00 02 AD 80
    15 00 00 00 00 00 02 AE 80
    15 00 00 00 00 00 02 AF 80
    15 00 00 00 00 00 02 B7 76
    15 00 00 00 00 00 02 B8 76
    15 00 00 00 00 00 02 B9 05
    15 01 00 00 00 00 02 BA 0D
    15 00 00 00 00 00 02 BB 14
    15 00 00 00 00 00 02 BC 0F
    15 00 00 00 00 00 02 BD 18
    15 00 00 00 00 00 02 BE 1F
    15 00 00 00 00 00 02 BF 05
    15 00 00 00 00 00 02 C0 0D
    15 00 00 00 00 00 02 C1 14
    15 00 00 00 00 00 02 C2 03
    15 00 00 00 00 00 02 C3 07
    15 00 00 00 00 00 02 C4 0A
    15 00 00 00 00 00 02 C5 A0
    15 00 00 00 00 00 02 C6 55
    15 00 00 00 00 00 02 C7 FF
    15 00 00 00 00 00 02 C8 39
    15 00 00 00 00 00 02 C9 44
    15 00 00 00 00 00 02 CA 12
    15 00 00 00 00 00 02 CD 80
    15 00 00 00 00 00 02 DB 80
    15 00 00 00 00 00 02 DC 80
    15 00 00 00 00 00 02 DD 80
    15 01 00 00 00 00 02 E0 80
    15 00 00 00 00 00 02 E1 80
    15 00 00 00 00 00 02 E2 80
    15 00 00 00 00 00 02 E3 80
    15 00 00 00 00 00 02 E4 80
    15 00 00 00 00 00 02 E5 40
    15 00 00 00 00 00 02 E6 40
    15 00 00 00 00 00 02 E7 40
    15 00 00 00 00 00 02 E8 40
    15 00 00 00 00 00 02 E9 40
    15 00 00 00 00 00 02 EA 40
    15 00 00 00 00 00 02 EB 40
    15 00 00 00 00 00 02 EC 40
    15 00 00 00 00 00 02 ED 40
    15 00 00 00 00 00 02 EE 40
    15 00 00 00 00 00 02 EF 40
    15 00 00 00 00 00 02 F0 40
    15 00 00 00 00 00 02 F1 40
    15 00 00 00 00 00 02 F2 40
    15 00 00 00 00 00 02 F3 40
    15 01 00 00 00 00 02 F4 40
    15 00 00 00 00 00 02 F5 40
    15 00 00 00 00 00 02 F6 40
    15 00 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 55 80
    ];
  qcom,mdss-dsi-srgb-off-command = [
      15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 00
    ];
  qcom,mdss-dsi-cabc-on-command = [
    15 01 00 00 00 00 02 FF 23
    15 00 00 00 00 00 02 FB 01
    15 00 00 00 00 00 02 01 84
    15 00 00 00 00 00 02 05 2D
    15 00 00 00 00 00 02 06 00
    15 00 00 00 00 00 02 11 01
    15 00 00 00 00 00 02 12 8A
    15 01 00 00 00 00 02 15 6A
    15 00 00 00 00 00 02 16 0B
    15 00 00 00 00 00 02 29 80
    15 00 00 00 00 00 02 30 FF
    15 00 00 00 00 00 02 31 FF
    15 00 00 00 00 00 02 32 FF
    15 00 00 00 00 00 02 33 FF
    15 00 00 00 00 00 02 34 FF
    15 00 00 00 00 00 02 35 FF
    15 00 00 00 00 00 02 36 FF
    15 01 00 00 00 00 02 37 FF
    15 01 00 00 00 00 02 38 FF
    15 01 00 00 00 00 02 39 FF
    15 00 00 00 00 00 02 3A FF
    15 00 00 00 00 00 02 3B FA
    15 00 00 00 00 00 02 3D F5
    15 00 00 00 00 00 02 3F F0
    15 00 00 00 00 00 02 40 E8
    15 00 00 00 00 00 02 41 E3
    15 00 00 00 00 00 02 FF 10
    15 00 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 55 01
  ];
  qcom,mdss-dsi-cabc-off-command = [
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-gamma0-command = [
  ];
  qcom,mdss-dsi-gamma1-command = [

  ];
  qcom,mdss-dsi-gamma2-command = [

  ];
  qcom,mdss-dsi-gamma3-command = [

  ];
  qcom,mdss-dsi-gamma4-command = [
  ];
  qcom,mdss-dsi-gamma5-command = [

  ];
  qcom,mdss-dsi-gamma6-command = [

  ];
  qcom,mdss-dsi-gamma7-command = [

  ];
  qcom,mdss-dsi-gamma8-command = [
  ];
  qcom,mdss-dsi-gamma9-command = [

  ];
  qcom,mdss-dsi-gamma10-command = [

  ];
  qcom,mdss-dsi-gamma11-command = [

  ];
  qcom,mdss-dsi-gamma12-command = [

  ];
  qcom,mdss-dsi-gamma13-command = [

  ];
  qcom,mdss-dsi-gamma14-command = [

  ];
  qcom,mdss-dsi-gamma15-command = [

  ];
  qcom,mdss-dsi-gamma16-command = [

  ];
  qcom,mdss-dsi-gamma17-command = [

  ];
  qcom,mdss-dsi-gamma18-command = [

  ];
  qcom,mdss-dsi-gamma19-command = [

  ];
  qcom,mdss-dsi-gamma20-command = [

  ];
  qcom,mdss-dsi-gamma21-command = [

  ];
  qcom,mdss-dsi-gamma22-command = [

  ];
  qcom,mdss-dsi-gamma23-command = [

  ];
  qcom,mdss-dsi-gamma24-command = [

  ];


  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-gamma-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 5>, <1 15>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;

  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;

 };
};
# 34 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-shenchao-nt36672a-1080p-video.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/dsi-panel-shenchao-nt36672a-1080p-video.dtsi"
&mdss_mdp {
 dsi_nt36672a_shenchao_fhdplus_video: qcom,mdss_dsi_nt36672a_shenchao_fhdplus_video {
  qcom,mdss-dsi-panel-name = "shenchao nt36672a fhdplus video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2340>;
  qcom,mdss-pan-physical-width-dimension = <67>;
  qcom,mdss-pan-physical-height-dimension = <145>;
  qcom,mdss-dsi-h-front-porch = <90>;
  qcom,mdss-dsi-h-back-porch = <120>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <10>;
  qcom,mdss-dsi-v-pulse-width = <3>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [fe 3c 2a 00 70 74 2e
    40 30 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0e>;
  qcom,mdss-dsi-t-clk-pre = <0x37>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,ulps-enabled;
  qcom,panel-allow-phy-poweroff;
# 66 "../arch/arm64/boot/dts/qcom/dsi-panel-shenchao-nt36672a-1080p-video.dtsi"
  qcom,mdss-dsi-on-command = [
    15 01 00 00 00 00 02 ff 25
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 18 96
    15 01 00 00 00 00 02 05 04
    15 01 00 00 00 00 02 ff 27
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 d9 10
    15 01 00 00 00 00 02 ff 24
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 82 13
    15 01 00 00 00 00 02 84 31
    15 01 00 00 00 00 02 88 13
    15 01 00 00 00 00 02 8a 31
    15 01 00 00 00 00 02 8e e4
    15 01 00 00 00 00 02 8f 01
    15 01 00 00 00 00 02 90 80
    15 01 00 00 00 00 02 9d b0
    15 01 00 00 00 00 02 ff 26
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 a9 12
    15 01 00 00 00 00 02 aa 10
    15 01 00 00 00 00 02 ae 8a
    15 01 00 00 00 00 02 1c fa
    15 01 00 00 00 00 02 ff 10
    15 01 00 00 00 00 02 b0 01
    05 01 00 00 46 00 02 11 00
    15 01 00 00 00 00 02 51 ff
    39 01 00 00 00 00 03 68 03 04
    15 01 00 00 00 00 02 53 2c
    15 01 00 00 00 00 02 55 00
    05 01 00 00 00 00 02 29 00
  ];
  qcom,mdss-dsi-off-command = [
    15 01 00 00 14 00 02 28 00
    15 01 00 00 78 00 02 10 00
  ];
  qcom,mdss-dsi-ce-on-command = [
    ];
  qcom,mdss-dsi-ce-off-command = [
  ];
  qcom,mdss-dsi-srgb-on-command = [
    15 01 00 00 00 00 02 FF 22
    15 00 00 00 00 00 02 FB 01
    15 00 00 00 00 00 02 00 36
    15 00 00 00 00 00 02 01 35
    15 00 00 00 00 00 02 02 34
    15 00 00 00 00 00 02 03 33
    15 00 00 00 00 00 02 04 31
    15 00 00 00 00 00 02 05 31
    15 00 00 00 00 00 02 06 30
    15 00 00 00 00 00 02 07 2F
    15 00 00 00 00 00 02 08 2E
    15 00 00 00 00 00 02 09 2D
    15 00 00 00 00 00 02 0A 2C
    15 00 00 00 00 00 02 0B 2B
    15 00 00 00 00 00 02 0C 29
    15 00 00 00 00 00 02 0D 26
    15 00 00 00 00 00 02 0E 23
    15 00 00 00 00 00 02 0F 20
    15 00 00 00 00 00 02 10 1D
    15 00 00 00 00 00 02 11 50
    15 00 00 00 00 00 02 12 60
    15 01 00 00 00 00 02 13 70

    15 00 00 00 00 00 02 14 58
    15 00 00 00 00 00 02 15 68
    15 00 00 00 00 00 02 16 78
    15 00 00 00 00 00 02 17 77
    15 00 00 00 00 00 02 18 40
    15 00 00 00 00 00 02 19 40
    15 00 00 00 00 00 02 1A 40
    15 00 00 00 00 00 02 1B 40
    15 00 00 00 00 00 02 1C 40
    15 00 00 00 00 00 02 1D 40
    15 00 00 00 00 00 02 1E 40
    15 00 00 00 00 00 02 1F 40
    15 00 00 00 00 00 02 20 40
    15 00 00 00 00 00 02 21 45
    15 00 00 00 00 00 02 22 49
    15 00 00 00 00 00 02 23 4C
    15 00 00 00 00 00 02 24 4B
    15 00 00 00 00 00 02 25 48
    15 00 00 00 00 00 02 26 44
    15 00 00 00 00 00 02 27 41
    15 01 00 00 00 00 02 28 40
    15 00 00 00 00 00 02 2D 00
    15 00 00 00 00 00 02 2F 37
    15 00 00 00 00 00 02 30 37
    15 00 00 00 00 00 02 31 37
    15 00 00 00 00 00 02 32 37
    15 00 00 00 00 00 02 33 37
    15 00 00 00 00 00 02 34 37
    15 00 00 00 00 00 02 35 37
    15 00 00 00 00 00 02 36 37
    15 00 00 00 00 00 02 37 37
    15 00 00 00 00 00 02 38 38
    15 00 00 00 00 00 02 39 38
    15 00 00 00 00 00 02 3A 38
    15 00 00 00 00 00 02 3B 37
    15 00 00 00 00 00 02 3D 37
    15 00 00 00 00 00 02 3F 37
    15 00 00 00 00 00 02 40 36
    15 00 00 00 00 00 02 41 34
    15 00 00 00 00 00 02 42 40
    15 00 00 00 00 00 02 43 40
    15 01 00 00 00 00 02 44 40
    15 00 00 00 00 00 02 45 40
    15 00 00 00 00 00 02 46 40
    15 00 00 00 00 00 02 47 40
    15 00 00 00 00 00 02 48 40
    15 00 00 00 00 00 02 49 40
    15 00 00 00 00 00 02 4A 40
    15 00 00 00 00 00 02 4B 3F
    15 00 00 00 00 00 02 4C 3E
    15 00 00 00 00 00 02 4D 3D
    15 00 00 00 00 00 02 4E 3C
    15 00 00 00 00 00 02 4F 3C
    15 00 00 00 00 00 02 50 3B
    15 00 00 00 00 00 02 51 3A
    15 00 00 00 00 00 02 52 39
    15 00 00 00 00 00 02 53 01
    15 00 00 00 00 00 02 54 00
    15 00 00 00 00 00 02 55 FE
    15 00 00 00 00 00 02 56 77
    15 00 00 00 00 00 02 58 3F
    15 00 00 00 00 00 02 59 3E
    15 01 00 00 00 00 02 5A 3E
    15 00 00 00 00 00 02 5B 3D
    15 00 00 00 00 00 02 5C 3D
    15 00 00 00 00 00 02 5D 3D
    15 00 00 00 00 00 02 5E 3D
    15 00 00 00 00 00 02 5F 3C
    15 00 00 00 00 00 02 60 BC
    15 00 00 00 00 00 02 61 3C
    15 00 00 00 00 00 02 62 3C
    15 00 00 00 00 00 02 63 3C
    15 00 00 00 00 00 02 64 3C
    15 00 00 00 00 00 02 65 3C
    15 00 00 00 00 00 02 66 BD
    15 00 00 00 00 00 02 67 BD
    15 00 00 00 00 00 02 68 3D
    15 00 00 00 00 00 02 69 BD
    15 00 00 00 00 00 02 6A 3C
    15 00 00 00 00 00 02 6B 3C
    15 00 00 00 00 00 02 6C 3D
    15 00 00 00 00 00 02 6D 3D
    15 01 00 00 00 00 02 6E 3C
    15 00 00 00 00 00 02 6F 3D
    15 00 00 00 00 00 02 70 00
    15 00 00 00 00 00 02 71 C0
    15 00 00 00 00 00 02 72 03
    15 00 00 00 00 00 02 73 00
    15 00 00 00 00 00 02 74 06
    15 00 00 00 00 00 02 75 0C
    15 00 00 00 00 00 02 76 03
    15 00 00 00 00 00 02 77 09
    15 00 00 00 00 00 02 78 0F
    15 00 00 00 00 00 02 79 68
    15 00 00 00 00 00 02 7A 88
    15 00 00 00 00 00 02 7C 80
    15 00 00 00 00 00 02 7D 80
    15 00 00 00 00 00 02 7E 80
    15 00 00 00 00 00 02 7F 80
    15 00 00 00 00 00 02 80 C2
    15 00 00 00 00 00 02 81 02
    15 00 00 00 00 00 02 83 01

    15 01 00 00 00 00 02 84 00
    15 00 00 00 00 00 02 85 85
    15 00 00 00 00 00 02 86 80
    15 00 00 00 00 00 02 87 80
    15 00 00 00 00 00 02 88 40
    15 00 00 00 00 00 02 89 74
    15 00 00 00 00 00 02 8A 77
    15 00 00 00 00 00 02 8B 7A
    15 00 00 00 00 00 02 8C 7E
    15 00 00 00 00 00 02 8D 7F
    15 00 00 00 00 00 02 8E 7E
    15 00 00 00 00 00 02 8F 79
    15 00 00 00 00 00 02 90 73
    15 00 00 00 00 00 02 91 65
    15 00 00 00 00 00 02 92 6D
    15 00 00 00 00 00 02 93 74
    15 00 00 00 00 00 02 94 7D
    15 00 00 00 00 00 02 95 80
    15 00 00 00 00 00 02 96 80
    15 00 00 00 00 00 02 97 81
    15 00 00 00 00 00 02 98 82
    15 01 00 00 00 00 02 99 82
    15 00 00 00 00 00 02 9A 82
    15 00 00 00 00 00 02 9B 81
    15 00 00 00 00 00 02 9C 81
    15 00 00 00 00 00 02 9D 80
    15 00 00 00 00 00 02 9E 7F
    15 00 00 00 00 00 02 9F 7B
    15 00 00 00 00 00 02 A0 78
    15 00 00 00 00 00 02 A2 80
    15 00 00 00 00 00 02 A6 80
    15 00 00 00 00 00 02 A7 80
    15 00 00 00 00 00 02 A9 80
    15 00 00 00 00 00 02 AA 80
    15 00 00 00 00 00 02 AB 80
    15 00 00 00 00 00 02 AC 80
    15 00 00 00 00 00 02 AD 80
    15 00 00 00 00 00 02 AE 80
    15 00 00 00 00 00 02 AF 80
    15 00 00 00 00 00 02 B7 76
    15 00 00 00 00 00 02 B8 76
    15 00 00 00 00 00 02 B9 05
    15 01 00 00 00 00 02 BA 0D
    15 00 00 00 00 00 02 BB 14
    15 00 00 00 00 00 02 BC 0F
    15 00 00 00 00 00 02 BD 18
    15 00 00 00 00 00 02 BE 1F
    15 00 00 00 00 00 02 BF 05
    15 00 00 00 00 00 02 C0 0D
    15 00 00 00 00 00 02 C1 14
    15 00 00 00 00 00 02 C2 03
    15 00 00 00 00 00 02 C3 07
    15 00 00 00 00 00 02 C4 0A
    15 00 00 00 00 00 02 C5 A0
    15 00 00 00 00 00 02 C6 55
    15 00 00 00 00 00 02 C7 FF
    15 00 00 00 00 00 02 C8 39
    15 00 00 00 00 00 02 C9 44
    15 00 00 00 00 00 02 CA 12
    15 00 00 00 00 00 02 CD 80
    15 00 00 00 00 00 02 DB 80
    15 00 00 00 00 00 02 DC 80
    15 00 00 00 00 00 02 DD 80
    15 01 00 00 00 00 02 E0 80
    15 00 00 00 00 00 02 E1 80
    15 00 00 00 00 00 02 E2 80
    15 00 00 00 00 00 02 E3 80
    15 00 00 00 00 00 02 E4 80
    15 00 00 00 00 00 02 E5 40
    15 00 00 00 00 00 02 E6 40
    15 00 00 00 00 00 02 E7 40
    15 00 00 00 00 00 02 E8 40
    15 00 00 00 00 00 02 E9 40
    15 00 00 00 00 00 02 EA 40
    15 00 00 00 00 00 02 EB 40
    15 00 00 00 00 00 02 EC 40
    15 00 00 00 00 00 02 ED 40
    15 00 00 00 00 00 02 EE 40
    15 00 00 00 00 00 02 EF 40
    15 00 00 00 00 00 02 F0 40
    15 00 00 00 00 00 02 F1 40
    15 00 00 00 00 00 02 F2 40
    15 00 00 00 00 00 02 F3 40
    15 01 00 00 00 00 02 F4 40
    15 00 00 00 00 00 02 F5 40
    15 00 00 00 00 00 02 F6 40
    15 00 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 55 80
    ];
  qcom,mdss-dsi-srgb-off-command = [
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 00
    ];
  qcom,mdss-dsi-cabc-on-command = [
    15 01 00 00 00 00 02 FF 23
    15 00 00 00 00 00 02 FB 01
    15 00 00 00 00 00 02 01 84
    15 00 00 00 00 00 02 04 00
    15 00 00 00 00 00 02 05 00
    15 00 00 00 00 00 02 06 00
    15 00 00 00 00 00 02 08 04
    15 00 00 00 00 00 02 11 01
    15 00 00 00 00 00 02 12 8A
    15 01 00 00 00 00 02 15 6A
    15 00 00 00 00 00 02 16 0B
    15 00 00 00 00 00 02 29 80
    15 00 00 00 00 00 02 30 FF
    15 00 00 00 00 00 02 31 FF
    15 00 00 00 00 00 02 32 FF
    15 00 00 00 00 00 02 33 FF
    15 00 00 00 00 00 02 34 FF
    15 00 00 00 00 00 02 35 FF
    15 00 00 00 00 00 02 36 FF
    15 01 00 00 00 00 02 37 FF
    15 01 00 00 00 00 02 38 FF
    15 01 00 00 00 00 02 39 FF
    15 00 00 00 00 00 02 3A FF
    15 00 00 00 00 00 02 3B FA
    15 00 00 00 00 00 02 3D F5
    15 00 00 00 00 00 02 3F F0
    15 00 00 00 00 00 02 40 E8
    15 00 00 00 00 00 02 41 E3
    15 00 00 00 00 00 02 FF 10
    15 00 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 55 01
  ];
  qcom,mdss-dsi-cabc-off-command = [
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-gamma0-command = [

  ];
  qcom,mdss-dsi-gamma1-command = [

  ];
  qcom,mdss-dsi-gamma2-command = [

  ];
  qcom,mdss-dsi-gamma3-command = [

  ];
  qcom,mdss-dsi-gamma4-command = [
  ];
  qcom,mdss-dsi-gamma5-command = [

  ];
  qcom,mdss-dsi-gamma6-command = [

  ];
  qcom,mdss-dsi-gamma7-command = [

  ];
  qcom,mdss-dsi-gamma8-command = [
  ];
  qcom,mdss-dsi-gamma9-command = [

  ];
  qcom,mdss-dsi-gamma10-command = [

  ];
  qcom,mdss-dsi-gamma11-command = [

  ];
  qcom,mdss-dsi-gamma12-command = [

  ];
  qcom,mdss-dsi-gamma13-command = [

  ];
  qcom,mdss-dsi-gamma14-command = [

  ];
  qcom,mdss-dsi-gamma15-command = [

  ];
  qcom,mdss-dsi-gamma16-command = [

  ];
  qcom,mdss-dsi-gamma17-command = [

  ];
  qcom,mdss-dsi-gamma18-command = [

  ];
  qcom,mdss-dsi-gamma19-command = [

  ];
  qcom,mdss-dsi-gamma20-command = [

  ];
  qcom,mdss-dsi-gamma21-command = [

  ];
  qcom,mdss-dsi-gamma22-command = [

  ];
  qcom,mdss-dsi-gamma23-command = [

  ];
  qcom,mdss-dsi-gamma24-command = [

  ];


  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-gamma-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 5>, <1 15>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;

  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;

 };
};
# 35 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-boe-td4320-1080p-video.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/dsi-panel-boe-td4320-1080p-video.dtsi"
&mdss_mdp {
 dsi_td4320_boe_fhdplus_video: qcom,mdss_dsi_td4320_boe_fhdplus_video {
  qcom,mdss-dsi-panel-name = "boe td4320 fhdplus video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2340>;
  qcom,mdss-pan-physical-width-dimension = <67>;
  qcom,mdss-pan-physical-height-dimension = <145>;
  qcom,mdss-dsi-h-front-porch = <86>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <60>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [fe 3c 2a 00 70 74 2e
    40 30 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0e>;
  qcom,mdss-dsi-t-clk-pre = <0x37>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,ulps-enabled;
  qcom,panel-allow-phy-poweroff;
# 66 "../arch/arm64/boot/dts/qcom/dsi-panel-boe-td4320-1080p-video.dtsi"
  qcom,mdss-dsi-on-command = [
    29 01 00 00 00 00 02 b0 00
    29 01 00 00 00 00 02 d6 00
    29 01 00 00 00 00 08 B8 2d 53 01 BE 00 00 00
    29 01 00 00 00 00 08 B9 73 51 03 E6 00 02 03
    29 01 00 00 00 00 08 BA CD 55 03 E6 00 00 00
    29 01 00 00 00 00 22 CE 5d 40 60 7F 9B B9 CE DB E7 EF F2 F4 F5 F7 F9 FB FD FF 0B 00 04 04 42 00 69 5A 40 40 00 00 04 FA 00
    15 01 00 00 00 00 02 35 00
    15 01 00 00 00 00 02 51 ff
    15 01 00 00 00 00 02 53 24
    15 01 00 00 00 00 02 55 00
    39 01 00 00 60 00 02 11 00
    39 01 00 00 14 00 02 29 00
    ];
  qcom,mdss-dsi-off-command = [
    15 01 00 00 14 00 02 28 00
    15 01 00 00 78 00 02 10 00
    ];
  qcom,mdss-dsi-ce-on-command = [
    ];
  qcom,mdss-dsi-ce-off-command = [
  ];
  qcom,mdss-dsi-srgb-on-command = [
    29 01 00 00 00 00 02 b0 04
    29 01 00 00 00 00 02 D6 00
    29 01 00 00 00 00 42 CA 1D FC FC FC 1D 0E EB F2 1E E3 E5 D9 E4 DE D0 C9 1F E4 10 FE FA D8 FF 00 00 FF 00 23 FF 00 FF 00 34 FD 45 FF 00 00 FF 00 3A E8 FF 00 FF FF 00 FF E7 FF FF 00 FF FC 37 E2 FF FF FF 00 FF FB 4B FF 00
    29 01 00 00 00 00 02 b0 03
    ];
  qcom,mdss-dsi-srgb-off-command = [
    29 01 00 00 00 00 02 b0 04
    29 01 00 00 00 00 02 CA 1C
    29 01 00 00 00 00 02 b0 03
    ];
  qcom,mdss-dsi-cabc-on-command = [
    15 01 00 00 00 00 02 55 81
  ];
  qcom,mdss-dsi-cabc-off-command = [
    15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-gamma0-command = [

  ];
  qcom,mdss-dsi-gamma1-command = [

  ];
  qcom,mdss-dsi-gamma2-command = [

  ];
  qcom,mdss-dsi-gamma3-command = [

  ];
  qcom,mdss-dsi-gamma4-command = [

  ];
  qcom,mdss-dsi-gamma5-command = [

  ];
  qcom,mdss-dsi-gamma6-command = [

  ];
  qcom,mdss-dsi-gamma7-command = [

  ];
  qcom,mdss-dsi-gamma8-command = [

  ];
  qcom,mdss-dsi-gamma9-command = [

  ];
  qcom,mdss-dsi-gamma10-command = [

  ];
  qcom,mdss-dsi-gamma11-command = [

  ];
  qcom,mdss-dsi-gamma12-command = [

  ];
  qcom,mdss-dsi-gamma13-command = [

  ];
  qcom,mdss-dsi-gamma14-command = [

  ];
  qcom,mdss-dsi-gamma15-command = [

  ];
  qcom,mdss-dsi-gamma16-command = [

  ];
  qcom,mdss-dsi-gamma17-command = [

  ];
  qcom,mdss-dsi-gamma18-command = [

  ];
  qcom,mdss-dsi-gamma19-command = [

  ];
  qcom,mdss-dsi-gamma20-command = [

  ];
  qcom,mdss-dsi-gamma21-command = [

  ];
  qcom,mdss-dsi-gamma22-command = [

  ];
  qcom,mdss-dsi-gamma23-command = [

  ];
  qcom,mdss-dsi-gamma24-command = [

  ];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-gamma-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 5>, <1 30>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;

  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x1c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
 };
};
# 36 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-tianma-e7t-nt36672a-1080p-video.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/dsi-panel-tianma-e7t-nt36672a-1080p-video.dtsi"
&mdss_mdp {
 dsi_nt36672a_e7t_tianma_fhdplus_video: qcom,mdss_dsi_nt36672a_e7t_tianma_fhdplus_video {
  qcom,mdss-dsi-panel-name = "tianma nt36672a fhdplus video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2280>;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <143>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <120>;
  qcom,mdss-dsi-h-pulse-width = <28>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <10>;
  qcom,mdss-dsi-v-pulse-width = <3>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [fe 3c 2a 00 70 74 2e
    40 30 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0f>;
  qcom,mdss-dsi-t-clk-pre = <0x37>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";







    qcom,mdss-dsi-on-command = [
    15 01 00 00 00 00 02 ff 25
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 18 96
    15 01 00 00 00 00 02 05 04
    15 01 00 00 00 00 02 ff 20
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 78 01
    15 01 00 00 00 00 02 ff 24
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 82 13
    15 01 00 00 00 00 02 84 31
    15 01 00 00 00 00 02 88 13
    15 01 00 00 00 00 02 8a 31
    15 01 00 00 00 00 02 8e e4
    15 01 00 00 00 00 02 8f 01
    15 01 00 00 00 00 02 90 80
    15 01 00 00 00 00 02 ff 26
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 a9 12
    15 01 00 00 00 00 02 aa 10
    15 01 00 00 00 00 02 ae 8a
    15 01 00 00 00 00 02 ff 10
    15 01 00 00 50 00 02 11 00
    15 01 00 00 00 00 02 b0 01
    15 01 00 00 00 00 02 35 00
    15 01 00 00 00 00 02 51 ff
    15 01 00 00 00 00 02 53 2c
    15 01 00 00 00 00 02 55 00
    15 01 00 00 00 00 02 29 00
    ];
    qcom,mdss-dsi-off-command = [
    15 01 00 00 14 00 02 28 00
    15 01 00 00 78 00 02 10 00
    ];
  qcom,mdss-dsi-ce-on-command = [
    15 01 00 00 00 00 02 FF 22
    15 00 00 00 00 00 02 FB 01
    15 00 00 00 00 00 02 00 40
    15 00 00 00 00 00 02 01 40
    15 00 00 00 00 00 02 02 40
    15 00 00 00 00 00 02 03 40
    15 00 00 00 00 00 02 04 40
    15 00 00 00 00 00 02 05 40
    15 00 00 00 00 00 02 06 40
    15 00 00 00 00 00 02 07 40
    15 00 00 00 00 00 02 08 40
    15 00 00 00 00 00 02 09 40
    15 00 00 00 00 00 02 0A 40
    15 00 00 00 00 00 02 0B 40
    15 00 00 00 00 00 02 0C 40
    15 00 00 00 00 00 02 0D 40
    15 00 00 00 00 00 02 0E 40
    15 00 00 00 00 00 02 0F 40
    15 00 00 00 00 00 02 10 40
    15 00 00 00 00 00 02 11 50
    15 00 00 00 00 00 02 12 60
    15 00 00 00 00 00 02 13 70
    15 01 00 00 00 00 02 14 58
    15 00 00 00 00 00 02 15 68
    15 00 00 00 00 00 02 16 78
    15 00 00 00 00 00 02 17 77
    15 00 00 00 00 00 02 18 3E
    15 00 00 00 00 00 02 19 36
    15 00 00 00 00 00 02 1A 30
    15 00 00 00 00 00 02 1B 28
    15 00 00 00 00 00 02 1C 25
    15 00 00 00 00 00 02 1D 23
    15 00 00 00 00 00 02 1E 26
    15 00 00 00 00 00 02 1F 2A
    15 00 00 00 00 00 02 20 30
    15 00 00 00 00 00 02 21 36
    15 00 00 00 00 00 02 22 3C
    15 00 00 00 00 00 02 23 40
    15 00 00 00 00 00 02 24 40
    15 00 00 00 00 00 02 25 40
    15 00 00 00 00 00 02 26 40
    15 00 00 00 00 00 02 27 40
    15 01 00 00 00 00 02 28 40
    15 00 00 00 00 00 02 2D 00
    15 00 00 00 00 00 02 2F 40
    15 00 00 00 00 00 02 30 40
    15 00 00 00 00 00 02 31 40
    15 00 00 00 00 00 02 32 40
    15 00 00 00 00 00 02 33 40
    15 00 00 00 00 00 02 34 40
    15 00 00 00 00 00 02 35 40
    15 00 00 00 00 00 02 36 40
    15 00 00 00 00 00 02 37 40
    15 00 00 00 00 00 02 38 40
    15 00 00 00 00 00 02 39 40
    15 00 00 00 00 00 02 3A 40
    15 00 00 00 00 00 02 3B 40
    15 00 00 00 00 00 02 3D 40
    15 00 00 00 00 00 02 3F 40
    15 01 00 00 00 00 02 40 40
    15 00 00 00 00 00 02 41 40
    15 00 00 00 00 00 02 42 40
    15 00 00 00 00 00 02 43 40
    15 00 00 00 00 00 02 44 40
    15 00 00 00 00 00 02 45 40
    15 00 00 00 00 00 02 46 40
    15 00 00 00 00 00 02 47 40
    15 00 00 00 00 00 02 48 40
    15 00 00 00 00 00 02 49 40
    15 00 00 00 00 00 02 4A 40
    15 00 00 00 00 00 02 4B 40
    15 00 00 00 00 00 02 4C 40
    15 00 00 00 00 00 02 4D 40
    15 00 00 00 00 00 02 4E 40
    15 00 00 00 00 00 02 4F 40
    15 00 00 00 00 00 02 50 40
    15 00 00 00 00 00 02 51 40
    15 01 00 00 00 00 02 52 40
    15 00 00 00 00 00 02 53 01
    15 00 00 00 00 00 02 54 01
    15 00 00 00 00 00 02 55 FF
    15 00 00 00 00 00 02 56 76
    15 00 00 00 00 00 02 58 C8
    15 00 00 00 00 00 02 59 CA
    15 00 00 00 00 00 02 5A 48
    15 00 00 00 00 00 02 5B 48
    15 00 00 00 00 00 02 5C 48
    15 00 00 00 00 00 02 5D 48
    15 00 00 00 00 00 02 5E 48
    15 00 00 00 00 00 02 5F 48
    15 00 00 00 00 00 02 60 48
    15 00 00 00 00 00 02 61 48
    15 00 00 00 00 00 02 62 48
    15 00 00 00 00 00 02 63 48
    15 00 00 00 00 00 02 64 48
    15 01 00 00 00 00 02 65 48
    15 00 00 00 00 00 02 66 48
    15 00 00 00 00 00 02 67 48
    15 00 00 00 00 00 02 68 48
    15 00 00 00 00 00 02 69 48
    15 00 00 00 00 00 02 6A 48
    15 00 00 00 00 00 02 6B 48
    15 00 00 00 00 00 02 6C 48
    15 00 00 00 00 00 02 6D 48
    15 00 00 00 00 00 02 6E 48
    15 00 00 00 00 00 02 6F C8
    15 00 00 00 00 00 02 70 03
    15 00 00 00 00 00 02 71 00
    15 00 00 00 00 00 02 72 80
    15 00 00 00 00 00 02 73 00
    15 00 00 00 00 00 02 74 06
    15 00 00 00 00 00 02 75 0C
    15 00 00 00 00 00 02 76 03
    15 00 00 00 00 00 02 77 09
    15 01 00 00 00 00 02 78 0F
    15 00 00 00 00 00 02 79 68
    15 00 00 00 00 00 02 7A 8B
    15 00 00 00 00 00 02 7C 80
    15 00 00 00 00 00 02 7D 80
    15 00 00 00 00 00 02 7E 80
    15 00 00 00 00 00 02 7F 00
    15 00 00 00 00 00 02 80 00
    15 00 00 00 00 00 02 81 00
    15 00 00 00 00 00 02 83 01
    15 00 00 00 00 00 02 84 00
    15 00 00 00 00 00 02 85 80
    15 00 00 00 00 00 02 86 80
    15 00 00 00 00 00 02 87 80
    15 00 00 00 00 00 02 88 40
    15 00 00 00 00 00 02 89 83
    15 00 00 00 00 00 02 8A 86
    15 00 00 00 00 00 02 8B 80
    15 01 00 00 00 00 02 8C 80
    15 00 00 00 00 00 02 8D 80
    15 00 00 00 00 00 02 8E 80
    15 00 00 00 00 00 02 8F 80
    15 00 00 00 00 00 02 90 80
    15 00 00 00 00 00 02 91 80
    15 00 00 00 00 00 02 92 80
    15 00 00 00 00 00 02 93 80
    15 00 00 00 00 00 02 94 80
    15 00 00 00 00 00 02 95 80
    15 00 00 00 00 00 02 96 80
    15 00 00 00 00 00 02 97 80
    15 00 00 00 00 00 02 98 80
    15 00 00 00 00 00 02 99 80
    15 00 00 00 00 00 02 9A 80
    15 00 00 00 00 00 02 9B 80
    15 00 00 00 00 00 02 9C 80
    15 00 00 00 00 00 02 9D 80
    15 00 00 00 00 00 02 9E 80
    15 00 00 00 00 00 02 9F 80
    15 01 00 00 00 00 02 A0 80
    15 00 00 00 00 00 02 A2 80
    15 00 00 00 00 00 02 A6 80
    15 00 00 00 00 00 02 A7 80
    15 00 00 00 00 00 02 A9 80
    15 00 00 00 00 00 02 AA 80
    15 00 00 00 00 00 02 AB 80
    15 00 00 00 00 00 02 AC 80
    15 00 00 00 00 00 02 AD 80
    15 00 00 00 00 00 02 AE 80
    15 00 00 00 00 00 02 AF 80
    15 00 00 00 00 00 02 B7 76
    15 00 00 00 00 00 02 B8 76
    15 00 00 00 00 00 02 B9 01
    15 00 00 00 00 00 02 BA 0D
    15 00 00 00 00 00 02 BB 14
    15 00 00 00 00 00 02 BC 0F
    15 00 00 00 00 00 02 BD 18
    15 00 00 00 00 00 02 BE 1F
    15 01 00 00 00 00 02 BF 02
    15 00 00 00 00 00 02 C0 0D
    15 00 00 00 00 00 02 C1 14
    15 00 00 00 00 00 02 C2 03
    15 00 00 00 00 00 02 C3 07
    15 00 00 00 00 00 02 C4 0A
    15 00 00 00 00 00 02 C5 A0
    15 00 00 00 00 00 02 C6 55
    15 00 00 00 00 00 02 C7 3A
    15 00 00 00 00 00 02 C8 01
    15 00 00 00 00 00 02 C9 02
    15 00 00 00 00 00 02 CA 12
    15 00 00 00 00 00 02 CD 80
    15 00 00 00 00 00 02 DB 80
    15 00 00 00 00 00 02 DC 80
    15 00 00 00 00 00 02 DD 80
    15 00 00 00 00 00 02 E0 80
    15 01 00 00 00 00 02 E1 80
    15 00 00 00 00 00 02 E2 80
    15 00 00 00 00 00 02 E3 80
    15 00 00 00 00 00 02 E4 80
    15 00 00 00 00 00 02 E5 40
    15 00 00 00 00 00 02 E6 40
    15 00 00 00 00 00 02 E7 40
    15 00 00 00 00 00 02 E8 40
    15 00 00 00 00 00 02 E9 40
    15 00 00 00 00 00 02 EA 40
    15 00 00 00 00 00 02 EB 40
    15 00 00 00 00 00 02 EC 40
    15 00 00 00 00 00 02 ED 40
    15 00 00 00 00 00 02 EE 40
    15 00 00 00 00 00 02 EF 40
    15 01 00 00 00 00 02 F0 40
    15 00 00 00 00 00 02 F1 40
    15 00 00 00 00 00 02 F2 40
    15 00 00 00 00 00 02 F3 40
    15 00 00 00 00 00 02 F4 40
    15 00 00 00 00 00 02 F5 40
    15 00 00 00 00 00 02 F6 40

    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 80
    ];
  qcom,mdss-dsi-ce-off-command = [
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-srgb-on-command = [
    15 01 00 00 00 00 02 FF 22
    15 00 00 00 00 00 02 FB 01
    15 00 00 00 00 00 02 00 35
    15 00 00 00 00 00 02 01 35
    15 00 00 00 00 00 02 02 35
    15 00 00 00 00 00 02 03 35
    15 00 00 00 00 00 02 04 34
    15 00 00 00 00 00 02 05 34
    15 00 00 00 00 00 02 06 34
    15 00 00 00 00 00 02 07 34
    15 00 00 00 00 00 02 08 33
    15 00 00 00 00 00 02 09 33
    15 00 00 00 00 00 02 0A 33
    15 00 00 00 00 00 02 0B 33
    15 00 00 00 00 00 02 0C 33
    15 00 00 00 00 00 02 0D 33
    15 00 00 00 00 00 02 0E 33
    15 00 00 00 00 00 02 0F 33
    15 00 00 00 00 00 02 10 32
    15 00 00 00 00 00 02 11 50
    15 00 00 00 00 00 02 12 60
    15 00 00 00 00 00 02 13 70
    15 00 00 00 00 00 02 14 58
    15 00 00 00 00 00 02 15 68
    15 01 00 00 00 00 02 16 78
    15 00 00 00 00 00 02 17 77
    15 00 00 00 00 00 02 18 40
    15 00 00 00 00 00 02 19 40
    15 00 00 00 00 00 02 1A 40
    15 00 00 00 00 00 02 1B 40
    15 00 00 00 00 00 02 1C 40
    15 00 00 00 00 00 02 1D 40
    15 00 00 00 00 00 02 1E 40
    15 00 00 00 00 00 02 1F 40
    15 00 00 00 00 00 02 20 40
    15 00 00 00 00 00 02 21 45
    15 00 00 00 00 00 02 22 49
    15 00 00 00 00 00 02 23 4C
    15 00 00 00 00 00 02 24 4B
    15 00 00 00 00 00 02 25 48
    15 00 00 00 00 00 02 26 44
    15 00 00 00 00 00 02 27 41
    15 00 00 00 00 00 02 28 40
    15 01 00 00 00 00 02 2D 00
    15 00 00 00 00 00 02 2F 37
    15 00 00 00 00 00 02 30 36
    15 00 00 00 00 00 02 31 36
    15 00 00 00 00 00 02 32 36
    15 00 00 00 00 00 02 33 38
    15 00 00 00 00 00 02 34 38
    15 00 00 00 00 00 02 35 36
    15 00 00 00 00 00 02 36 37
    15 00 00 00 00 00 02 37 36
    15 00 00 00 00 00 02 38 37
    15 00 00 00 00 00 02 39 34
    15 00 00 00 00 00 02 3A 34
    15 00 00 00 00 00 02 3B 32
    15 00 00 00 00 00 02 3D 32
    15 00 00 00 00 00 02 3F 30
    15 00 00 00 00 00 02 40 2F
    15 00 00 00 00 00 02 41 2C
    15 00 00 00 00 00 02 42 36
    15 00 00 00 00 00 02 43 36
    15 00 00 00 00 00 02 44 36
    15 00 00 00 00 00 02 45 36
    15 00 00 00 00 00 02 46 35
    15 01 00 00 00 00 02 47 35
    15 00 00 00 00 00 02 48 35
    15 00 00 00 00 00 02 49 35
    15 00 00 00 00 00 02 4A 35
    15 00 00 00 00 00 02 4B 35
    15 00 00 00 00 00 02 4C 35
    15 00 00 00 00 00 02 4D 34
    15 00 00 00 00 00 02 4E 33
    15 00 00 00 00 00 02 4F 33
    15 00 00 00 00 00 02 50 32
    15 00 00 00 00 00 02 51 31
    15 00 00 00 00 00 02 52 30
    15 00 00 00 00 00 02 53 01
    15 00 00 00 00 00 02 54 00
    15 00 00 00 00 00 02 55 FE
    15 00 00 00 00 00 02 56 77
    15 00 00 00 00 00 02 58 41
    15 00 00 00 00 00 02 59 42
    15 00 00 00 00 00 02 5A 43
    15 01 00 00 00 00 02 5B 44
    15 00 00 00 00 00 02 5C 44
    15 00 00 00 00 00 02 5D 45
    15 00 00 00 00 00 02 5E 45
    15 00 00 00 00 00 02 5F 44
    15 00 00 00 00 00 02 60 C3
    15 00 00 00 00 00 02 61 44
    15 00 00 00 00 00 02 62 46
    15 00 00 00 00 00 02 63 47
    15 00 00 00 00 00 02 64 47
    15 00 00 00 00 00 02 65 48
    15 00 00 00 00 00 02 66 4A
    15 00 00 00 00 00 02 67 4C
    15 00 00 00 00 00 02 68 50
    15 00 00 00 00 00 02 69 4D
    15 00 00 00 00 00 02 6A 49
    15 00 00 00 00 00 02 6B 47
    15 00 00 00 00 00 02 6C 47
    15 01 00 00 00 00 02 6D 47
    15 00 00 00 00 00 02 6E 45
    15 00 00 00 00 00 02 6F 44
    15 00 00 00 00 00 02 70 00
    15 00 00 00 00 00 02 71 00
    15 00 00 00 00 00 02 72 01
    15 00 00 00 00 00 02 73 00
    15 00 00 00 00 00 02 74 06
    15 00 00 00 00 00 02 75 0C
    15 00 00 00 00 00 02 76 03
    15 00 00 00 00 00 02 77 09
    15 00 00 00 00 00 02 78 0F
    15 00 00 00 00 00 02 79 68
    15 00 00 00 00 00 02 7A 88
    15 00 00 00 00 00 02 7C 80
    15 00 00 00 00 00 02 7D 80
    15 00 00 00 00 00 02 7E 80
    15 00 00 00 00 00 02 7F 80
    15 01 00 00 00 00 02 80 06
    15 00 00 00 00 00 02 81 00
    15 00 00 00 00 00 02 83 01
    15 00 00 00 00 00 02 84 04
    15 00 00 00 00 00 02 85 5D
    15 00 00 00 00 00 02 86 59
    15 00 00 00 00 00 02 87 63
    15 00 00 00 00 00 02 88 40
    15 00 00 00 00 00 02 89 80
    15 00 00 00 00 00 02 8A 80
    15 00 00 00 00 00 02 8B 80
    15 00 00 00 00 00 02 8C 80
    15 00 00 00 00 00 02 8D 80
    15 00 00 00 00 00 02 8E 80
    15 00 00 00 00 00 02 8F 80
    15 00 00 00 00 00 02 90 80
    15 00 00 00 00 00 02 91 80
    15 00 00 00 00 00 02 92 80
    15 01 00 00 00 00 02 93 80
    15 00 00 00 00 00 02 94 80
    15 00 00 00 00 00 02 95 80
    15 00 00 00 00 00 02 96 80
    15 00 00 00 00 00 02 97 80
    15 00 00 00 00 00 02 98 80
    15 00 00 00 00 00 02 99 80
    15 00 00 00 00 00 02 9A 80
    15 00 00 00 00 00 02 9B 80
    15 00 00 00 00 00 02 9C 80
    15 00 00 00 00 00 02 9D 80
    15 00 00 00 00 00 02 9E 80
    15 00 00 00 00 00 02 9F 80
    15 00 00 00 00 00 02 A0 80
    15 00 00 00 00 00 02 A2 7C
    15 00 00 00 00 00 02 A6 80
    15 00 00 00 00 00 02 A7 80
    15 00 00 00 00 00 02 A9 80
    15 01 00 00 00 00 02 AA 80
    15 00 00 00 00 00 02 AB 80
    15 00 00 00 00 00 02 AC 80
    15 00 00 00 00 00 02 AD 80
    15 00 00 00 00 00 02 AE 80
    15 00 00 00 00 00 02 AF 6F
    15 00 00 00 00 00 02 B7 76
    15 00 00 00 00 00 02 B8 76
    15 00 00 00 00 00 02 B9 05
    15 00 00 00 00 00 02 BA 0D
    15 00 00 00 00 00 02 BB 14
    15 00 00 00 00 00 02 BC 0F
    15 00 00 00 00 00 02 BD 18
    15 00 00 00 00 00 02 BE 1F
    15 00 00 00 00 00 02 BF 05
    15 00 00 00 00 00 02 C0 0D
    15 00 00 00 00 00 02 C1 14
    15 00 00 00 00 00 02 C2 03
    15 00 00 00 00 00 02 C3 07
    15 00 00 00 00 00 02 C4 0A
    15 01 00 00 00 00 02 C5 A0
    15 00 00 00 00 00 02 C6 55
    15 00 00 00 00 00 02 C7 FF
    15 00 00 00 00 00 02 C8 39
    15 00 00 00 00 00 02 C9 44
    15 00 00 00 00 00 02 CA 12
    15 00 00 00 00 00 02 CD 80
    15 00 00 00 00 00 02 DB 70
    15 00 00 00 00 00 02 DC 80
    15 00 00 00 00 00 02 DD 80
    15 00 00 00 00 00 02 E0 7A
    15 00 00 00 00 00 02 E1 7F
    15 00 00 00 00 00 02 E2 80
    15 00 00 00 00 00 02 E3 80
    15 00 00 00 00 00 02 E4 80
    15 00 00 00 00 00 02 E5 40
    15 00 00 00 00 00 02 E6 40
    15 00 00 00 00 00 02 E7 40
    15 01 00 00 00 00 02 E8 40
    15 00 00 00 00 00 02 E9 40
    15 00 00 00 00 00 02 EA 40
    15 00 00 00 00 00 02 EB 40
    15 00 00 00 00 00 02 EC 40
    15 00 00 00 00 00 02 ED 40
    15 00 00 00 00 00 02 EE 40
    15 00 00 00 00 00 02 EF 40
    15 00 00 00 00 00 02 F0 40
    15 00 00 00 00 00 02 F1 40
    15 00 00 00 00 00 02 F2 40
    15 00 00 00 00 00 02 F3 40
    15 00 00 00 00 00 02 F4 40
    15 00 00 00 00 00 02 F5 40
    15 00 00 00 00 00 02 F6 40
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 80
    ];
  qcom,mdss-dsi-srgb-off-command = [
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 00
    ];
  qcom,mdss-dsi-cabc-on-command = [
    15 01 00 00 00 00 02 FF 23
    15 01 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 01 84
    15 01 00 00 00 00 02 04 08
    15 01 00 00 00 00 02 05 2D
    15 01 00 00 00 00 02 06 00
    15 01 00 00 00 00 02 11 01
    15 01 00 00 00 00 02 12 80
    15 01 00 00 00 00 02 15 6D
    15 01 00 00 00 00 02 16 0B
    15 01 00 00 00 00 02 29 0A
    15 01 00 00 00 00 02 30 FF
    15 01 00 00 00 00 02 31 FF
    15 01 00 00 00 00 02 32 FF
    15 01 00 00 00 00 02 33 FF
    15 01 00 00 00 00 02 34 FF
    15 01 00 00 00 00 02 35 FF
    15 01 00 00 00 00 02 36 FF
    15 01 00 00 00 00 02 37 FF
    15 01 00 00 00 00 02 38 FC
    15 01 00 00 00 00 02 39 F8
    15 01 00 00 00 00 02 3A F4
    15 01 00 00 00 00 02 3B F1
    15 01 00 00 00 00 02 3D EE
    15 01 00 00 00 00 02 3F EB
    15 01 00 00 00 00 02 40 E8
    15 01 00 00 00 00 02 41 E5

    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 51 FF
    15 01 00 00 00 00 02 53 2C
    15 01 00 00 00 00 02 55 01
  ];
  qcom,mdss-dsi-cabc-off-command = [
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-gamma0-command = [
  ];
  qcom,mdss-dsi-gamma1-command = [

  ];
  qcom,mdss-dsi-gamma2-command = [

  ];
  qcom,mdss-dsi-gamma3-command = [

  ];
  qcom,mdss-dsi-gamma4-command = [
  ];
  qcom,mdss-dsi-gamma5-command = [

  ];
  qcom,mdss-dsi-gamma6-command = [

  ];
  qcom,mdss-dsi-gamma7-command = [

  ];
  qcom,mdss-dsi-gamma8-command = [
  ];
  qcom,mdss-dsi-gamma9-command = [

  ];
  qcom,mdss-dsi-gamma10-command = [

  ];
  qcom,mdss-dsi-gamma11-command = [

  ];
  qcom,mdss-dsi-gamma12-command = [

  ];
  qcom,mdss-dsi-gamma13-command = [

  ];
  qcom,mdss-dsi-gamma14-command = [

  ];
  qcom,mdss-dsi-gamma15-command = [

  ];
  qcom,mdss-dsi-gamma16-command = [

  ];
  qcom,mdss-dsi-gamma17-command = [

  ];
  qcom,mdss-dsi-gamma18-command = [

  ];
  qcom,mdss-dsi-gamma19-command = [

  ];
  qcom,mdss-dsi-gamma20-command = [

  ];
  qcom,mdss-dsi-gamma21-command = [

  ];
  qcom,mdss-dsi-gamma22-command = [

  ];
  qcom,mdss-dsi-gamma23-command = [

  ];
  qcom,mdss-dsi-gamma24-command = [

  ];


  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-gamma-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 5>, <1 15>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;

  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
 };
};
# 37 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-shenchao-e7t-nt36672a-1080p-video.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/dsi-panel-shenchao-e7t-nt36672a-1080p-video.dtsi"
&mdss_mdp {
 dsi_nt36672a_e7t_shenchao_fhdplus_video: qcom,mdss_dsi_nt36672a_e7t_shenchao_fhdplus_video {
  qcom,mdss-dsi-panel-name = "shenchao nt36672a fhdplus video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2280>;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <143>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <120>;
  qcom,mdss-dsi-h-pulse-width = <28>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <10>;
  qcom,mdss-dsi-v-pulse-width = <3>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [fe 3c 2a 00 70 74 2e
    40 30 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0f>;
  qcom,mdss-dsi-t-clk-pre = <0x37>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";







  qcom,mdss-dsi-on-command = [
    15 01 00 00 00 00 02 ff 25
    15 01 00 00 00 00 02 fb 01
    15 01 00 00 00 00 02 18 96
    15 01 00 00 00 00 02 05 04
    15 01 00 00 00 00 02 ff 10
    15 01 00 00 50 00 02 11 00
    15 01 00 00 00 00 02 b0 01
    15 01 00 00 00 00 02 35 00
    15 01 00 00 00 00 02 51 ff
    15 01 00 00 00 00 02 53 2c
    15 01 00 00 00 00 02 55 00
    15 01 00 00 00 00 02 29 00
    ];
  qcom,mdss-dsi-off-command = [
    15 01 00 00 14 00 02 28 00
    15 01 00 00 78 00 02 10 00
    ];
  qcom,mdss-dsi-ce-on-command = [
    15 01 00 00 00 00 02 FF 22
    15 00 00 00 00 00 02 FB 01
    15 00 00 00 00 00 02 00 40
    15 00 00 00 00 00 02 01 40
    15 00 00 00 00 00 02 02 40
    15 00 00 00 00 00 02 03 40
    15 00 00 00 00 00 02 04 40
    15 00 00 00 00 00 02 05 40
    15 00 00 00 00 00 02 06 40
    15 00 00 00 00 00 02 07 40
    15 00 00 00 00 00 02 08 40
    15 00 00 00 00 00 02 09 40
    15 00 00 00 00 00 02 0A 40
    15 00 00 00 00 00 02 0B 40
    15 00 00 00 00 00 02 0C 40
    15 00 00 00 00 00 02 0D 40
    15 00 00 00 00 00 02 0E 40
    15 00 00 00 00 00 02 0F 40
    15 00 00 00 00 00 02 10 40
    15 00 00 00 00 00 02 11 50
    15 00 00 00 00 00 02 12 60
    15 00 00 00 00 00 02 13 70
    15 01 00 00 00 00 02 14 58
    15 00 00 00 00 00 02 15 68
    15 00 00 00 00 00 02 16 78
    15 00 00 00 00 00 02 17 77
    15 00 00 00 00 00 02 18 40
    15 00 00 00 00 00 02 19 4A
    15 00 00 00 00 00 02 1A 52
    15 00 00 00 00 00 02 1B 56
    15 00 00 00 00 00 02 1C 53
    15 00 00 00 00 00 02 1D 4D
    15 00 00 00 00 00 02 1E 47
    15 00 00 00 00 00 02 1F 40
    15 00 00 00 00 00 02 20 40
    15 00 00 00 00 00 02 21 40
    15 00 00 00 00 00 02 22 40
    15 00 00 00 00 00 02 23 40
    15 00 00 00 00 00 02 24 40
    15 00 00 00 00 00 02 25 40
    15 00 00 00 00 00 02 26 40
    15 00 00 00 00 00 02 27 40
    15 01 00 00 00 00 02 28 40
    15 00 00 00 00 00 02 2D 00
    15 00 00 00 00 00 02 2F 40
    15 00 00 00 00 00 02 30 40
    15 00 00 00 00 00 02 31 40
    15 00 00 00 00 00 02 32 40
    15 00 00 00 00 00 02 33 40
    15 00 00 00 00 00 02 34 40
    15 00 00 00 00 00 02 35 40
    15 00 00 00 00 00 02 36 40
    15 00 00 00 00 00 02 37 40
    15 00 00 00 00 00 02 38 40
    15 00 00 00 00 00 02 39 40
    15 00 00 00 00 00 02 3A 40
    15 00 00 00 00 00 02 3B 40
    15 00 00 00 00 00 02 3D 40
    15 00 00 00 00 00 02 3F 40
    15 01 00 00 00 00 02 40 40
    15 00 00 00 00 00 02 41 40
    15 00 00 00 00 00 02 42 40
    15 00 00 00 00 00 02 43 40
    15 00 00 00 00 00 02 44 40
    15 00 00 00 00 00 02 45 40
    15 00 00 00 00 00 02 46 40
    15 00 00 00 00 00 02 47 40
    15 00 00 00 00 00 02 48 40
    15 00 00 00 00 00 02 49 40
    15 00 00 00 00 00 02 4A 40
    15 00 00 00 00 00 02 4B 40
    15 00 00 00 00 00 02 4C 40
    15 00 00 00 00 00 02 4D 40
    15 00 00 00 00 00 02 4E 40
    15 00 00 00 00 00 02 4F 40
    15 00 00 00 00 00 02 50 40
    15 00 00 00 00 00 02 51 40
    15 01 00 00 00 00 02 52 40
    15 00 00 00 00 00 02 53 01
    15 00 00 00 00 00 02 54 01
    15 00 00 00 00 00 02 55 FF
    15 00 00 00 00 00 02 56 77
    15 00 00 00 00 00 02 58 D4
    15 00 00 00 00 00 02 59 D2
    15 00 00 00 00 00 02 5A 50
    15 00 00 00 00 00 02 5B 50
    15 00 00 00 00 00 02 5C 50
    15 00 00 00 00 00 02 5D 50
    15 00 00 00 00 00 02 5E 50
    15 00 00 00 00 00 02 5F 50
    15 00 00 00 00 00 02 60 50
    15 00 00 00 00 00 02 61 50
    15 00 00 00 00 00 02 62 50
    15 00 00 00 00 00 02 63 50
    15 00 00 00 00 00 02 64 50
    15 01 00 00 00 00 02 65 50
    15 00 00 00 00 00 02 66 50
    15 00 00 00 00 00 02 67 50
    15 00 00 00 00 00 02 68 50
    15 00 00 00 00 00 02 69 50
    15 00 00 00 00 00 02 6A 50
    15 00 00 00 00 00 02 6B 50
    15 00 00 00 00 00 02 6C 50
    15 00 00 00 00 00 02 6D 50
    15 00 00 00 00 00 02 6E 50
    15 00 00 00 00 00 02 6F D0
    15 00 00 00 00 00 02 70 03
    15 00 00 00 00 00 02 71 00
    15 00 00 00 00 00 02 72 80
    15 00 00 00 00 00 02 73 00
    15 00 00 00 00 00 02 74 06
    15 00 00 00 00 00 02 75 0C
    15 00 00 00 00 00 02 76 03
    15 00 00 00 00 00 02 77 09
    15 01 00 00 00 00 02 78 0F
    15 00 00 00 00 00 02 79 68
    15 00 00 00 00 00 02 7A 8B
    15 00 00 00 00 00 02 7C 80
    15 00 00 00 00 00 02 7D 80
    15 00 00 00 00 00 02 7E 80
    15 00 00 00 00 00 02 7F 00
    15 00 00 00 00 00 02 80 00
    15 00 00 00 00 00 02 81 00
    15 00 00 00 00 00 02 83 01
    15 00 00 00 00 00 02 84 00
    15 00 00 00 00 00 02 85 80
    15 00 00 00 00 00 02 86 80
    15 00 00 00 00 00 02 87 80
    15 00 00 00 00 00 02 88 40
    15 00 00 00 00 00 02 89 83
    15 00 00 00 00 00 02 8A 86
    15 00 00 00 00 00 02 8B 80
    15 01 00 00 00 00 02 8C 80
    15 00 00 00 00 00 02 8D 80
    15 00 00 00 00 00 02 8E 80
    15 00 00 00 00 00 02 8F 80
    15 00 00 00 00 00 02 90 80
    15 00 00 00 00 00 02 91 80
    15 00 00 00 00 00 02 92 80
    15 00 00 00 00 00 02 93 80
    15 00 00 00 00 00 02 94 80
    15 00 00 00 00 00 02 95 80
    15 00 00 00 00 00 02 96 80
    15 00 00 00 00 00 02 97 80
    15 00 00 00 00 00 02 98 80
    15 00 00 00 00 00 02 99 80
    15 00 00 00 00 00 02 9A 80
    15 00 00 00 00 00 02 9B 80
    15 00 00 00 00 00 02 9C 80
    15 00 00 00 00 00 02 9D 80
    15 00 00 00 00 00 02 9E 80
    15 00 00 00 00 00 02 9F 80
    15 01 00 00 00 00 02 A0 80
    15 00 00 00 00 00 02 A2 80
    15 00 00 00 00 00 02 A6 80
    15 00 00 00 00 00 02 A7 80
    15 00 00 00 00 00 02 A9 80
    15 00 00 00 00 00 02 AA 80
    15 00 00 00 00 00 02 AB 80
    15 00 00 00 00 00 02 AC 80
    15 00 00 00 00 00 02 AD 80
    15 00 00 00 00 00 02 AE 80
    15 00 00 00 00 00 02 AF 80
    15 00 00 00 00 00 02 B7 76
    15 00 00 00 00 00 02 B8 76
    15 00 00 00 00 00 02 B9 01
    15 00 00 00 00 00 02 BA 0D
    15 00 00 00 00 00 02 BB 14
    15 00 00 00 00 00 02 BC 0F
    15 00 00 00 00 00 02 BD 18
    15 00 00 00 00 00 02 BE 1F
    15 01 00 00 00 00 02 BF 02
    15 00 00 00 00 00 02 C0 0D
    15 00 00 00 00 00 02 C1 14
    15 00 00 00 00 00 02 C2 03
    15 00 00 00 00 00 02 C3 07
    15 00 00 00 00 00 02 C4 0A
    15 00 00 00 00 00 02 C5 A0
    15 00 00 00 00 00 02 C6 55
    15 00 00 00 00 00 02 C7 3A
    15 00 00 00 00 00 02 C8 01
    15 00 00 00 00 00 02 C9 02
    15 00 00 00 00 00 02 CA 12
    15 00 00 00 00 00 02 CD 80
    15 00 00 00 00 00 02 DB 80
    15 00 00 00 00 00 02 DC 80
    15 00 00 00 00 00 02 DD 80
    15 00 00 00 00 00 02 E0 80
    15 01 00 00 00 00 02 E1 80
    15 00 00 00 00 00 02 E2 80
    15 00 00 00 00 00 02 E3 80
    15 00 00 00 00 00 02 E4 80
    15 00 00 00 00 00 02 E5 40
    15 00 00 00 00 00 02 E6 40
    15 00 00 00 00 00 02 E7 40
    15 00 00 00 00 00 02 E8 40
    15 00 00 00 00 00 02 E9 40
    15 00 00 00 00 00 02 EA 40
    15 00 00 00 00 00 02 EB 40
    15 00 00 00 00 00 02 EC 40
    15 00 00 00 00 00 02 ED 40
    15 00 00 00 00 00 02 EE 40
    15 00 00 00 00 00 02 EF 40
    15 01 00 00 00 00 02 F0 40
    15 00 00 00 00 00 02 F1 40
    15 00 00 00 00 00 02 F2 40
    15 00 00 00 00 00 02 F3 40
    15 00 00 00 00 00 02 F4 40
    15 00 00 00 00 00 02 F5 40
    15 00 00 00 00 00 02 F6 40

    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 80
  ];
  qcom,mdss-dsi-ce-off-command = [
   15 01 00 00 00 00 02 FF 10
   15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-srgb-on-command = [
    15 01 00 00 00 00 02 FF 22
    15 00 00 00 00 00 02 FB 01
    15 00 00 00 00 00 02 00 40
    15 00 00 00 00 00 02 01 40
    15 00 00 00 00 00 02 02 40

    15 00 00 00 00 00 02 03 40

    15 00 00 00 00 00 02 04 40

    15 00 00 00 00 00 02 05 40

    15 00 00 00 00 00 02 06 40

    15 00 00 00 00 00 02 07 40

    15 00 00 00 00 00 02 08 40

    15 00 00 00 00 00 02 09 3F

    15 01 00 00 00 00 02 0A 3D

    15 00 00 00 00 00 02 0B 3B

    15 00 00 00 00 00 02 0C 3B

    15 00 00 00 00 00 02 0D 39

    15 00 00 00 00 00 02 0E 38

    15 00 00 00 00 00 02 0F 38

    15 00 00 00 00 00 02 10 37

    15 00 00 00 00 00 02 11 50

    15 00 00 00 00 00 02 12 60

    15 00 00 00 00 00 02 13 70

    15 00 00 00 00 00 02 14 58

    15 00 00 00 00 00 02 15 68

    15 00 00 00 00 00 02 16 78

    15 01 00 00 00 00 02 17 77

    15 00 00 00 00 00 02 18 40

    15 00 00 00 00 00 02 19 40

    15 00 00 00 00 00 02 1A 40

    15 00 00 00 00 00 02 1B 40

    15 00 00 00 00 00 02 1C 40

    15 00 00 00 00 00 02 1D 40

    15 00 00 00 00 00 02 1E 40

    15 00 00 00 00 00 02 1F 40

    15 00 00 00 00 00 02 20 40

    15 01 00 00 00 00 02 21 45

    15 00 00 00 00 00 02 22 49

    15 00 00 00 00 00 02 23 4C

    15 00 00 00 00 00 02 24 4B

    15 00 00 00 00 00 02 25 48

    15 00 00 00 00 00 02 26 44

    15 00 00 00 00 00 02 27 41

    15 00 00 00 00 00 02 28 40

    15 00 00 00 00 00 02 2D 00

    15 00 00 00 00 00 02 2F 40

    15 00 00 00 00 00 02 30 40

    15 00 00 00 00 00 02 31 40

    15 01 00 00 00 00 02 32 40

    15 00 00 00 00 00 02 33 40

    15 00 00 00 00 00 02 34 40

    15 00 00 00 00 00 02 35 40

    15 00 00 00 00 00 02 36 40

    15 00 00 00 00 00 02 37 40

    15 00 00 00 00 00 02 38 3F

    15 00 00 00 00 00 02 39 3D

    15 00 00 00 00 00 02 3A 3C

    15 00 00 00 00 00 02 3B 3A

    15 00 00 00 00 00 02 3D 37

    15 00 00 00 00 00 02 3F 34

    15 00 00 00 00 00 02 40 31

    15 00 00 00 00 00 02 41 2D

    15 01 00 00 00 00 02 42 40

    15 00 00 00 00 00 02 43 3E

    15 00 00 00 00 00 02 44 3B

    15 00 00 00 00 00 02 45 38

    15 00 00 00 00 00 02 46 35

    15 00 00 00 00 00 02 47 35

    15 00 00 00 00 00 02 48 34

    15 00 00 00 00 00 02 49 34

    15 00 00 00 00 00 02 4A 33

    15 00 00 00 00 00 02 4B 33

    15 00 00 00 00 00 02 4C 32

    15 00 00 00 00 00 02 4D 31

    15 00 00 00 00 00 02 4E 30

    15 01 00 00 00 00 02 4F 2E

    15 00 00 00 00 00 02 50 2C

    15 00 00 00 00 00 02 51 2A

    15 00 00 00 00 00 02 52 28

    15 00 00 00 00 00 02 53 01

    15 00 00 00 00 00 02 54 00

    15 00 00 00 00 00 02 55 FE

    15 00 00 00 00 00 02 56 77

    15 00 00 00 00 00 02 58 50

    15 00 00 00 00 00 02 59 51

    15 01 00 00 00 00 02 5A 50

    15 00 00 00 00 00 02 5B 50

    15 00 00 00 00 00 02 5C 50

    15 00 00 00 00 00 02 5D 50

    15 00 00 00 00 00 02 5E 4E

    15 00 00 00 00 00 02 5F 4B

    15 00 00 00 00 00 02 60 49

    15 00 00 00 00 00 02 61 4B

    15 00 00 00 00 00 02 62 4E

    15 00 00 00 00 00 02 63 50

    15 01 00 00 00 00 02 64 50

    15 00 00 00 00 00 02 65 50

    15 00 00 00 00 00 02 66 4E

    15 00 00 00 00 00 02 67 4D

    15 00 00 00 00 00 02 68 CA

    15 00 00 00 00 00 02 69 4D

    15 00 00 00 00 00 02 6A 4E

    15 00 00 00 00 00 02 6B 50

    15 00 00 00 00 00 02 6C 50

    15 00 00 00 00 00 02 6D 50

    15 00 00 00 00 00 02 6E 50

    15 01 00 00 00 00 02 6F 51

    15 00 00 00 00 00 02 70 00

    15 00 00 00 00 00 02 71 01

    15 00 00 00 00 00 02 72 00

    15 00 00 00 00 00 02 73 00

    15 00 00 00 00 00 02 74 06

    15 00 00 00 00 00 02 75 0C

    15 00 00 00 00 00 02 76 03

    15 00 00 00 00 00 02 77 09

    15 00 00 00 00 00 02 78 0F

    15 00 00 00 00 00 02 79 68

    15 00 00 00 00 00 02 7A 88

    15 01 00 00 00 00 02 7C 80

    15 00 00 00 00 00 02 7D 80

    15 00 00 00 00 00 02 7E 80

    15 00 00 00 00 00 02 7F 00

    15 00 00 00 00 00 02 80 00

    15 00 00 00 00 00 02 81 00

    15 00 00 00 00 00 02 83 01

    15 00 00 00 00 00 02 84 03

    15 00 00 00 00 00 02 85 65

    15 00 00 00 00 00 02 86 8F

    15 00 00 00 00 00 02 87 79

    15 01 00 00 00 00 02 88 40

    15 00 00 00 00 00 02 89 80

    15 00 00 00 00 00 02 8A 80

    15 00 00 00 00 00 02 8B 80

    15 00 00 00 00 00 02 8C 80

    15 00 00 00 00 00 02 8D 80

    15 00 00 00 00 00 02 8E 80

    15 00 00 00 00 00 02 8F 80

    15 00 00 00 00 00 02 90 80

    15 00 00 00 00 00 02 91 80

    15 00 00 00 00 00 02 92 80

    15 00 00 00 00 00 02 93 80

    15 01 00 00 00 00 02 94 80

    15 00 00 00 00 00 02 95 80

    15 00 00 00 00 00 02 96 80

    15 00 00 00 00 00 02 97 80

    15 00 00 00 00 00 02 98 80

    15 00 00 00 00 00 02 99 80

    15 00 00 00 00 00 02 9A 80

    15 00 00 00 00 00 02 9B 80

    15 00 00 00 00 00 02 9C 80

    15 00 00 00 00 00 02 9D 80

    15 00 00 00 00 00 02 9E 80

    15 00 00 00 00 00 02 9F 80

    15 01 00 00 00 00 02 A0 80

    15 00 00 00 00 00 02 A2 80

    15 00 00 00 00 00 02 A6 80

    15 00 00 00 00 00 02 A7 80

    15 00 00 00 00 00 02 A9 80

    15 00 00 00 00 00 02 AA 80

    15 00 00 00 00 00 02 AB 80

    15 00 00 00 00 00 02 AC 80

    15 00 00 00 00 00 02 AD 80

    15 00 00 00 00 00 02 AE 80

    15 00 00 00 00 00 02 AF 80

    15 01 00 00 00 00 02 B7 76

    15 00 00 00 00 00 02 B8 76

    15 00 00 00 00 00 02 B9 05

    15 00 00 00 00 00 02 BA 0D

    15 00 00 00 00 00 02 BB 14

    15 00 00 00 00 00 02 BC 0F

    15 00 00 00 00 00 02 BD 18

    15 00 00 00 00 00 02 BE 1F

    15 00 00 00 00 00 02 BF 05

    15 00 00 00 00 00 02 C0 0D

    15 00 00 00 00 00 02 C1 14

    15 00 00 00 00 00 02 C2 03

    15 01 00 00 00 00 02 C3 07

    15 00 00 00 00 00 02 C4 0A

    15 00 00 00 00 00 02 C5 A0

    15 00 00 00 00 00 02 C6 55

    15 00 00 00 00 00 02 C7 FF

    15 00 00 00 00 00 02 C8 39

    15 00 00 00 00 00 02 C9 44

    15 00 00 00 00 00 02 CA 12

    15 00 00 00 00 00 02 CD 80

    15 00 00 00 00 00 02 DB 81

    15 00 00 00 00 00 02 DC 80

    15 00 00 00 00 00 02 DD 80

    15 01 00 00 00 00 02 E0 80

    15 00 00 00 00 00 02 E1 80

    15 00 00 00 00 00 02 E2 80

    15 00 00 00 00 00 02 E3 80

    15 00 00 00 00 00 02 E4 80

    15 00 00 00 00 00 02 E5 40

    15 00 00 00 00 00 02 E6 40

    15 00 00 00 00 00 02 E7 40

    15 00 00 00 00 00 02 E8 40

    15 00 00 00 00 00 02 E9 40

    15 00 00 00 00 00 02 EA 40

    15 00 00 00 00 00 02 EB 40

    15 00 00 00 00 00 02 EC 40

    15 00 00 00 00 00 02 ED 40

    15 01 00 00 00 00 02 EE 40

    15 00 00 00 00 00 02 EF 40

    15 00 00 00 00 00 02 F0 40

    15 00 00 00 00 00 02 F1 40

    15 00 00 00 00 00 02 F2 40

    15 00 00 00 00 00 02 F3 40

    15 00 00 00 00 00 02 F4 40

    15 00 00 00 00 00 02 F5 40

    15 00 00 00 00 00 02 F6 40

    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 80
  ];
  qcom,mdss-dsi-srgb-off-command = [
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-cabc-on-command = [
    15 01 00 00 00 00 02 FF 23
    15 01 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 01 84
    15 01 00 00 00 00 02 04 08
    15 01 00 00 00 00 02 05 2D
    15 01 00 00 00 00 02 06 00
    15 01 00 00 00 00 02 11 01
    15 01 00 00 00 00 02 12 80
    15 01 00 00 00 00 02 15 6D
    15 01 00 00 00 00 02 16 0B
    15 01 00 00 00 00 02 29 0A
    15 01 00 00 00 00 02 30 FF
    15 01 00 00 00 00 02 31 FF
    15 01 00 00 00 00 02 32 FF
    15 01 00 00 00 00 02 33 FF
    15 01 00 00 00 00 02 34 FF
    15 01 00 00 00 00 02 35 FF
    15 01 00 00 00 00 02 36 FF
    15 01 00 00 00 00 02 37 FF
    15 01 00 00 00 00 02 38 FC
    15 01 00 00 00 00 02 39 F8
    15 01 00 00 00 00 02 3A F4
    15 01 00 00 00 00 02 3B F1
    15 01 00 00 00 00 02 3D EE
    15 01 00 00 00 00 02 3F EB
    15 01 00 00 00 00 02 40 E8
    15 01 00 00 00 00 02 41 E5

    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 51 FF
    15 01 00 00 00 00 02 53 2C
    15 01 00 00 00 00 02 55 01
  ];
  qcom,mdss-dsi-cabc-off-command = [
    15 01 00 00 00 00 02 FF 10
    15 01 00 00 00 00 02 FB 01
    15 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-gamma0-command = [
  ];
  qcom,mdss-dsi-gamma1-command = [
  ];
  qcom,mdss-dsi-gamma2-command = [
  ];
  qcom,mdss-dsi-gamma3-command = [
  ];
  qcom,mdss-dsi-gamma4-command = [
  ];
  qcom,mdss-dsi-gamma5-command = [
  ];
  qcom,mdss-dsi-gamma6-command = [
  ];
  qcom,mdss-dsi-gamma7-command = [
  ];
  qcom,mdss-dsi-gamma8-command = [
  ];
  qcom,mdss-dsi-gamma9-command = [
  ];
  qcom,mdss-dsi-gamma10-command = [
  ];
  qcom,mdss-dsi-gamma11-command = [
  ];
  qcom,mdss-dsi-gamma12-command = [
  ];
  qcom,mdss-dsi-gamma13-command = [
  ];
  qcom,mdss-dsi-gamma14-command = [
  ];
  qcom,mdss-dsi-gamma15-command = [
  ];
  qcom,mdss-dsi-gamma16-command = [
  ];
  qcom,mdss-dsi-gamma17-command = [

  ];
  qcom,mdss-dsi-gamma18-command = [

  ];
  qcom,mdss-dsi-gamma19-command = [

  ];
  qcom,mdss-dsi-gamma20-command = [

  ];
  qcom,mdss-dsi-gamma21-command = [

  ];
  qcom,mdss-dsi-gamma22-command = [

  ];
  qcom,mdss-dsi-gamma23-command = [

  ];
  qcom,mdss-dsi-gamma24-command = [

  ];


  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-gamma-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 5>, <1 15>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;

  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
 };
};
# 38 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-boe-e7t-ft8719-1080p-video.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/dsi-panel-boe-e7t-ft8719-1080p-video.dtsi"
&mdss_mdp {
 dsi_ft8719_e7t_boe_fhdplus_video: qcom,mdss_dsi_ft8719_e7t_boe_fhdplus_video {
  qcom,mdss-dsi-panel-name = "boe ft8719 fhdplus video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <2280>;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <143>;
  qcom,mdss-dsi-h-front-porch = <124>;
  qcom,mdss-dsi-h-back-porch = <60>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <115>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [fe 3c 2a 00 70 74 2e
    40 30 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0f>;
  qcom,mdss-dsi-t-clk-pre = <0x37>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";





   qcom,mdss-dsi-on-command = [
    39 00 00 00 00 00 02 00 00
    39 00 00 00 00 00 04 FF 87 19 01
    39 00 00 00 00 00 02 00 80
    39 00 00 00 00 00 03 FF 87 19
    39 00 00 00 00 00 02 00 80
    39 00 00 00 00 00 0d CA 82 80 80 80 80 80 80 80 80 80 80 80
    39 00 00 00 00 00 02 00 90
    39 00 00 00 00 00 0a CA fe ff 13 fc ff cc fA ff 66
    39 01 00 00 00 00 02 00 A0
    39 01 00 00 00 00 0d D6 75 74 80 80 80 80 80 80 80 80 80 80
    39 01 00 00 00 00 02 00 B0
    39 01 00 00 00 00 0d D6 84 80 80 80 80 80 80 80 80 80 80 80
    39 01 00 00 00 00 02 00 C0
    39 01 00 00 00 00 0d D6 7c 81 80 80 80 80 80 80 80 80 80 80
    39 01 00 00 00 00 02 00 D0
    39 01 00 00 00 00 0d D6 81 7e 80 80 80 80 80 80 80 80 80 80
    39 01 00 00 00 00 02 00 E0
    39 01 00 00 00 00 0d D6 8b 99 80 80 80 80 80 80 80 80 80 80
    39 01 00 00 00 00 02 00 F0
    39 01 00 00 00 00 0d D6 79 7b 80 80 80 80 80 80 80 80 80 80
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 0d D7 80 80 80 80 80 80 80 80 80 80 80 80
    39 01 00 00 00 00 02 00 10
    39 01 00 00 00 00 0d D7 80 80 80 80 80 80 80 80 80 80 80 80
    39 00 00 00 00 00 02 00 80
    39 00 00 00 00 00 0b D9 FD 01 06 00 FD 0F FA 0F E1 01
    39 00 00 00 00 00 02 00 90
    39 00 00 00 00 00 09 D9 0F 00 07 00 1C 00 7E 01
    39 00 00 00 00 00 02 00 00
    39 00 00 00 00 00 03 51 ff 0f
    39 00 00 00 00 00 02 53 2c
    39 00 00 00 00 00 02 55 00
    15 01 00 00 78 00 02 11 00
    15 01 00 00 14 00 02 29 00
    ];



  qcom,mdss-dsi-off-command = [
    15 01 00 00 14 00 02 28 00
    15 01 00 00 78 00 02 10 00
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 05 f7 5a a5 95 27
  ];
  qcom,mdss-dsi-ce-on-command = [
   15 00 00 00 00 00 02 91 80
  ];
  qcom,mdss-dsi-ce-off-command = [
   15 00 00 00 00 00 02 91 00
  ];
  qcom,mdss-dsi-srgb-on-command = [
    39 00 00 00 00 00 02 96 80
   ];
  qcom,mdss-dsi-srgb-off-command = [
    39 00 00 00 00 00 02 96 00
  ];
  qcom,mdss-dsi-cabc-on-command = [
    39 01 00 00 00 00 02 55 01
  ];
  qcom,mdss-dsi-cabc-off-command = [
    39 01 00 00 00 00 02 55 00
  ];
  qcom,mdss-dsi-gamma0-command = [

  ];
  qcom,mdss-dsi-gamma1-command = [


  ];
  qcom,mdss-dsi-gamma2-command = [

  ];
  qcom,mdss-dsi-gamma3-command = [

  ];
  qcom,mdss-dsi-gamma4-command = [

  ];
  qcom,mdss-dsi-gamma5-command = [

  ];
  qcom,mdss-dsi-gamma6-command = [

  ];
  qcom,mdss-dsi-gamma7-command = [

  ];
  qcom,mdss-dsi-gamma8-command = [

  ];
  qcom,mdss-dsi-gamma9-command = [

  ];
  qcom,mdss-dsi-gamma10-command = [

  ];
  qcom,mdss-dsi-gamma11-command = [

  ];
  qcom,mdss-dsi-gamma12-command = [

  ];
  qcom,mdss-dsi-gamma13-command = [

  ];
  qcom,mdss-dsi-gamma14-command = [

  ];
  qcom,mdss-dsi-gamma15-command = [

  ];
  qcom,mdss-dsi-gamma16-command = [

  ];
  qcom,mdss-dsi-gamma17-command = [

  ];
  qcom,mdss-dsi-gamma18-command = [

  ];
  qcom,mdss-dsi-gamma19-command = [

  ];
  qcom,mdss-dsi-gamma20-command = [

  ];
  qcom,mdss-dsi-gamma21-command = [

  ];
  qcom,mdss-dsi-gamma22-command = [

  ];
  qcom,mdss-dsi-gamma23-command = [

  ];
  qcom,mdss-dsi-gamma24-command = [

  ];


  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-ce-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-ce-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-srgb-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-cabc-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-gamma-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 4>, <0 1>, <1 11>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;

  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 01 0A];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-status-value = <0x9c>;
  qcom,mdss-dsi-panel-max-error-count = <3>;
 };
};
# 39 "../arch/arm64/boot/dts/qcom/sdm660-mdss-panels.dtsi" 2

&soc {
 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "wqhd-vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1950000>;
   qcom,supply-enable-load = <32000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <2>;
   qcom,supply-pre-off-sleep = <10>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "lab";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-pre-on-sleep = <8>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "ibb";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-post-on-sleep = <10>;
  };
 };

 dsi_panel_pwr_supply_labibb_amoled:
  dsi_panel_pwr_supply_labibb_amoled {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "wqhd-vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1950000>;
    qcom,supply-enable-load = <32000>;
    qcom,supply-disable-load = <80>;
   };

   qcom,panel-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vdda-3p3";
    qcom,supply-min-voltage = <3300000>;
    qcom,supply-max-voltage = <3300000>;
    qcom,supply-enable-load = <13200>;
    qcom,supply-disable-load = <80>;
   };

   qcom,panel-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "lab";
    qcom,supply-min-voltage = <4600000>;
    qcom,supply-max-voltage = <6100000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,panel-supply-entry@3 {
    reg = <3>;
    qcom,supply-name = "ibb";
    qcom,supply-min-voltage = <4000000>;
    qcom,supply-max-voltage = <6300000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,panel-supply-entry@4 {
    reg = <4>;
    qcom,supply-name = "oledb";
    qcom,supply-min-voltage = <5000000>;
    qcom,supply-max-voltage = <8100000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };

 dsi_panel_pwr_supply_no_labibb: dsi_panel_pwr_supply_no_labibb {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "wqhd-vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1950000>;
   qcom,supply-enable-load = <32000>;
   qcom,supply-disable-load = <80>;
  };
 };
};

&dsi_dual_nt35597_truly_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 18 07 08 04 03 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
 qcom,mdss-dsi-min-refresh-rate = <53>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-bitclk;
 qcom,mdss-dsi-dynamic-bitclk_freq = <798240576 801594528 804948480
  808302432 811656384>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
};

&dsi_dual_nt35597_truly_cmd {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 18 07 08 04 03 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
};

&dsi_dual_nt36850_truly_cmd {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1c 08 09 05 03 04 a0];
 qcom,mdss-dsi-t-clk-post = <0x0e>;
 qcom,mdss-dsi-t-clk-pre = <0x31>;
};

&dsi_nt36672_tianma_fhd_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [25 1f 09 0a 06 03 04 a0
  25 1f 09 0a 06 03 04 a0
  25 1f 09 0a 06 03 04 a0
  25 1f 09 0a 06 03 04 a0
  25 1e 08 0a 06 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <48>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
};

&dsi_nt36672_jdi_fhd_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [25 1f 09 0a 06 03 04 a0
  25 1f 09 0a 06 03 04 a0
  25 1f 09 0a 06 03 04 a0
  25 1f 09 0a 06 03 04 a0
  25 1e 08 0a 06 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <48>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
};

&dsi_nt36672a_tianma_fhdplus_video {
        qcom,mdss-dsi-panel-timings-phy-v2 = [26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 20 0a 0b 06 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <60>;
        qcom,mdss-dsi-max-refresh-rate = <60>;
};

&dsi_nt36672a_shenchao_fhdplus_video {
        qcom,mdss-dsi-panel-timings-phy-v2 = [26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 20 0a 0b 06 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <48>;
        qcom,mdss-dsi-max-refresh-rate = <60>;
};

&dsi_td4320_boe_fhdplus_video {
        qcom,mdss-dsi-panel-timings-phy-v2 = [26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 20 0a 0b 06 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <48>;
        qcom,mdss-dsi-max-refresh-rate = <60>;
};

&dsi_nt36672a_e7t_tianma_fhdplus_video {
        qcom,mdss-dsi-panel-timings-phy-v2 = [26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 20 0a 0b 06 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <48>;
        qcom,mdss-dsi-max-refresh-rate = <60>;
};

&dsi_nt36672a_e7t_shenchao_fhdplus_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 21 09 0b 06 03 04 a0
               26 20 0a 0b 06 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <48>;
        qcom,mdss-dsi-max-refresh-rate = <60>;

};

&dsi_ft8719_e7t_boe_fhdplus_video {
        qcom,mdss-dsi-panel-timings-phy-v2 = [26 21 09 0b 06 03 04 a0
                26 21 09 0b 06 03 04 a0
                26 21 09 0b 06 03 04 a0
                26 21 09 0b 06 03 04 a0
                26 20 0a 0b 06 03 04 a0];
        qcom,mdss-dsi-min-refresh-rate = <48>;
        qcom,mdss-dsi-max-refresh-rate = <60>;
};

&dsi_dual_sharp_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 20 06 09 05 03 04 a0
   23 20 06 09 05 03 04 a0
   23 20 06 09 05 03 04 a0
   23 20 06 09 05 03 04 a0
   23 2e 06 08 05 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <60>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
};

&dsi_nt35597_truly_dsc_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 12 05 06 03 13 04 a0];
 qcom,config-select = <&dsi_nt35597_truly_dsc_video_config2>;
 qcom,mdss-dsi-min-refresh-rate = <53>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
};

&dsi_nt35597_truly_dsc_cmd {
 qcom,mdss-dsi-panel-timings-phy-v2 = [20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 12 05 06 03 13 04 a0];
 qcom,config-select = <&dsi_nt35597_truly_dsc_cmd_config2>;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
};

&dsi_dual_nt35597_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 18 07 08 04 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <60>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
};

&dsi_dual_nt35597_cmd {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 18 07 08 04 03 04 a0];
};

&dsi_nt35695b_truly_fhd_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1e 08 09 05 03 04 a0
  24 1e 08 09 05 03 04 a0
  24 1e 08 09 05 03 04 a0
  24 1e 08 09 05 03 04 a0
  24 1a 08 09 05 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <60>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
};

&dsi_nt35695b_truly_fhd_cmd {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1e 08 09 05 03 04 a0
  24 1e 08 09 05 03 04 a0
  24 1e 08 09 05 03 04 a0
  24 1e 08 09 05 03 04 a0
  24 1a 08 09 05 03 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
};

&dsi_truly_1080_vid {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1a 08 09 05 03 04 a0];
 qcom,mdss-dsi-min-refresh-rate = <60>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x1c>;
 qcom,mdss-dsi-panel-on-check-value = <0x1c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;

};

&dsi_truly_1080_cmd {
 qcom,mdss-dsi-panel-timings-phy-v2 = [23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1e 08 09 05 03 04 a0
  23 1a 08 09 05 03 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x1c>;
 qcom,mdss-dsi-panel-on-check-value = <0x1c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,mdss-dsi-panel-max-error-count = <3>;

};

&dsi_rm67195_amoled_fhd_cmd {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1a 08 09 05 03 04 a0];
 qcom,mdss-dsi-t-clk-post = <0x0d>;
 qcom,mdss-dsi-t-clk-pre = <0x2f>;
};


&dsi_lgd_incell_sw49106_fhd_video {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1b 08 09 05 03 04 a0];
 qcom,mdss-dsi-t-clk-post = <0x0d>;
 qcom,mdss-dsi-t-clk-pre = <0x30>;
};

&dsi_hx8399c_truly_vid {
 qcom,mdss-dsi-panel-timings-phy-v2 = [24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1f 08 09 05 03 04 a0
  24 1c 08 09 05 03 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
 qcom,mdss-dsi-panel-status-value = <0x9d 0x9d 0x9d 0x9d>;
 qcom,mdss-dsi-panel-on-check-value = <0x9d 0x9d 0x9d 0x9d>;
 qcom,mdss-dsi-panel-status-read-length = <4>;
 qcom,mdss-dsi-panel-max-error-count = <3>;
 qcom,mdss-dsi-min-refresh-rate = <60>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update =
  "dfps_immediate_porch_mode_vfp";
};
# 641 "../arch/arm64/boot/dts/qcom/sdm660-mdss.dtsi" 2
# 2740 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-mdss-pll.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm660-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@c994400 {
  compatible = "qcom,mdss_dsi_pll_sdm660";
  status = "ok";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0xc994400 0x588>,
        <0xc8c2300 0x8>,
        <0xc994200 0x98>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_mmss 146>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  memory-region = <&dfps_data_mem>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@c996400 {
  compatible = "qcom,mdss_dsi_pll_sdm660";
  status = "ok";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0xc996400 0x588>,
        <0xc8c2300 0x8>,
        <0xc996200 0x98>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_mmss 146>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dp_pll: qcom,mdss_dp_pll@c011000 {
  compatible = "qcom,mdss_dp_pll_sdm660";
  status = "ok";
  label = "MDSS DP PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0xc011c00 0x190>,
        <0xc011000 0x910>,
        <0x0c8c2300 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_mmss 146>,
    <&clock_rpmcc 46>,
    <&clock_gcc 110>;
  clock-names = "iface_clk", "ref_clk_src", "ref_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 2740 "../arch/arm64/boot/dts/qcom/sdm660_f7a.dtsi" 2
# 18 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/sdm660-pinctrl.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@03000000 {
  compatible = "qcom,sdm660-pinctrl";
  reg = <0x03000000 0xc00000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;


    msm_gpio_20:msm_gpio_20 {
            mux{
                pins="gpio20";
                function= "gpio";
            };
            config {
                pins= "gpio20";
                drive-strength = <2>;
                bias-disable;
                output-low;

            };
        };

        msm_gpio_20_output_high:msm_gpio_20_output_high {
            mux {
                pins = "gpio20";
                function = "gpio";

            };
            config{
                pins = "gpio20";
                drive-strength = <2>;
                bias-disable;
                output-high;
            };

        };

        msm_gpio_72:msm_gpio_72{
            mux{
                pins = "gpio72";
                function = "gpio";
            };
            config{
                pins = "gpio72";
                drive-strength=<2>;
                bias-pull-down;
            };
        };


  uart_console_active: uart_console_active {
   mux {
    pins = "gpio4", "gpio5";
    function = "blsp_uart2";
   };

   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-disable;
   };
  };

  led_enable: led_enable {
   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    drive_strength = <2>;
    output-high;
    bias-disable;
   };
  };

  led_disable: led_disable {
   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    drive_strength = <2>;
    output-low;
    bias-disable;
   };
  };

  trigout_a: trigout_a {
   mux {
    pins = "gpio49";
    function = "qdss_cti0_a";
   };

   config {
    pins = "gpio49";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 150 "../arch/arm64/boot/dts/qcom/sdm660-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    drive-strength = <16>;
    bias-disable;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio54";
    function = "gpio";
   };

   config {
    pins = "gpio54";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio54";
    function = "gpio";
   };

   config {
    pins = "gpio54";
    drive-strength = <2>;
    bias-disable;
   };
  };


  i2c_1 {
   i2c_1_active: i2c_1_active {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_1_sleep: i2c_1_sleep {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_1_bitbang: i2c_1_bitbang {
    mux {
     pins = "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_2 {
   i2c_2_active: i2c_2_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_2_bitbang: i2c_2_bitbang {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {
    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {
    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_3_bitbang: i2c_3_bitbang {
    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_4 {
   i2c_4_active: i2c_4_active {
    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_4_sleep: i2c_4_sleep {
    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_4_bitbang: i2c_4_bitbang {
    mux {
     pins = "gpio14", "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {
    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {
    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_5_bitbang: i2c_5_bitbang {
    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_6 {
   i2c_6_active: i2c_6_active {
    mux {
     pins = "gpio22", "gpio23";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_6_sleep: i2c_6_sleep {
    mux {
     pins = "gpio22", "gpio23";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_6_bitbang: i2c_6_bitbang {
    mux {
     pins = "gpio22", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio28";
     function = "gpio";
    };

    config {
     pins = "gpio28";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio28";
     function = "gpio";
    };

    config {
     pins = "gpio28";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {


     pins = "gpio29", "gpio30", "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio29", "gpio30", "gpio31";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {


     pins = "gpio29", "gpio30", "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio29", "gpio30", "gpio31";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_7 {
   i2c_7_active: i2c_7_active {
    mux {
     pins = "gpio26", "gpio27";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio26", "gpio27";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_7_sleep: i2c_7_sleep {
    mux {
     pins = "gpio26", "gpio27";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio26", "gpio27";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_7_bitbang: i2c_7_bitbang {
    mux {
     pins = "gpio26", "gpio27";
     function = "gpio";
    };

    config {
     pins = "gpio26", "gpio27";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_8 {
   i2c_8_active: i2c_8_active {
    mux {
     pins = "gpio30", "gpio31";
     function = "blsp_i2c8_a";
    };

    config {
     pins = "gpio30", "gpio31";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_8_sleep: i2c_8_sleep {
    mux {
     pins = "gpio30", "gpio31";
     function = "blsp_i2c8_a";
    };

    config {
     pins = "gpio30", "gpio31";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   i2c_8_bitbang: i2c_8_bitbang {
    mux {
     pins = "gpio30", "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio30", "gpio31";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  spi_1 {
   spi_1_active: spi_1_active {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_1_sleep: spi_1_sleep {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_2 {
   spi_2_active: spi_2_active {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "blsp_spi2";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_2_sleep: spi_2_sleep {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "blsp_spi2";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_3 {
   spi_3_active: spi_3_active {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_3_sleep: spi_3_sleep {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_4 {
   spi_4_active: spi_4_active {
    mux {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     function = "blsp_spi4";
    };

    config {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_4_sleep: spi_4_sleep {
    mux {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     function = "blsp_spi4";
    };

    config {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_5 {
   spi_5_active: spi_5_active {
    mux {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     function = "blsp_spi5";
    };

    config {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_5_sleep: spi_5_sleep {
    mux {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     function = "blsp_spi5";
    };

    config {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_6 {
   spi_6_active: spi_6_active {
    mux {
     pins = "gpio49", "gpio52",
       "gpio22", "gpio23";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio49", "gpio52",
       "gpio22", "gpio23";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_6_sleep: spi_6_sleep {
    mux {
     pins = "gpio49", "gpio52",
       "gpio22", "gpio23";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio49", "gpio52",
       "gpio22", "gpio23";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_7 {
   spi_7_active: spi_7_active {
    mux {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     function = "blsp_spi7";
    };

    config {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_7_sleep: spi_7_sleep {
    mux {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     function = "blsp_spi7";
    };

    config {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_8 {
   spi_8_active: spi_8_active {
    mux {
     pins = "gpio28", "gpio29",
       "gpio30", "gpio31";
     function = "blsp_spi8_a";
    };

    config {
     pins = "gpio28", "gpio29",
       "gpio30", "gpio31";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_8_sleep: spi_8_sleep {
    mux {
     pins = "gpio28", "gpio29",
       "gpio30", "gpio31";
     function = "blsp_spi8_a";
    };

    config {
     pins = "gpio28", "gpio29",
       "gpio30", "gpio31";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  ant-check-pin {
   ant_check_default: ant_check_default {
    mux {
     pins = "gpio74";
     function = "gpio";
    };
    config {
     pins = "gpio74";
     drive-strength = <2>;
     bias-disable;
     input-enable;
     input-debounce = <5000>;
    };
   };
  };

  wcd_usbc_analog_en1 {
   wcd_usbc_analog_en1_idle: wcd_usbc_ana_en1_idle {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   wcd_usbc_analog_en1_active: wcd_usbc_ana_en1_active {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd_usbc_analog_en2n {
   wcd_usbc_analog_en2n_idle: wcd_usbc_ana_en2n_idle {
    mux {
     pins = "gpio75";
     function = "gpio";
    };

    config {
     pins = "gpio75";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };

   wcd_usbc_analog_en2n_active: wcd_usbc_ana_en2n_active {
    mux {
     pins = "gpio75";
     function = "gpio";
    };

    config {
     pins = "gpio75";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  sdw_clk_pin {
   sdw_clk_sleep: sdw_clk_sleep {
    mux {
     pins = "gpio24";
     function = "sndwire_clk";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };

   sdw_clk_active: sdw_clk_active {
    mux {
     pins = "gpio24";
     function = "sndwire_clk";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };
  };

  sdw_clk_data {
   sdw_data_sleep: sdw_data_sleep {
    mux {
     pins = "gpio25";
     function = "sndwire_data";
    };

    config {
     pins = "gpio25";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };

   sdw_data_active: sdw_data_active {
    mux {
     pins = "gpio25";
     function = "sndwire_data";
    };

    config {
     pins = "gpio25";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };
  };


  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio12";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_ws {
   pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
    mux {
     pins = "gpio13";
     function = "gpio";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_ws_active: pri_mi2s_ws_active {
    mux {
     pins = "gpio13";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio13";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio14";
     function = "gpio";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio14";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio14";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio15";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio15";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio15";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio26";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio26";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  spkr_2_sd_n {
   spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio27";
     function = "gpio";
    };

    config {
     pins = "gpio27";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_2_sd_n_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio27";
     function = "gpio";
    };

    config {
     pins = "gpio27";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd_gnd_mic_swap {
   wcd_gnd_mic_swap_idle: wcd_gnd_mic_swap_idle {
    mux {
     pins = "gpio63";
     function = "gpio";
    };
    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   wcd_gnd_mic_swap_active: wcd_gnd_mic_swap_active {
    mux {
     pins = "gpio63";
     function = "gpio";
    };
    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  msm_hph_en0 {
   hph_en0_sleep: hph_en0_sleep {
    mux {
     pins = "gpio24";
     function = "gpio";
    };

    config {
     pins = "gpio24";
     output-low;
    };
   };

   hph_en0_active: hph_en0_active {
    mux {
     pins = "gpio24";
     function = "gpio";
    };

    config {
     pins = "gpio24";
     output-high;
    };
   };
  };

  msm_hph_en1 {
   hph_en1_sleep: hph_en1_sleep {
    mux {
     pins = "gpio25";
     function = "gpio";
    };

    config {
     pins = "gpio25";
     output-low;
    };
   };

   hph_en1_active: hph_en1_active {
    mux {
     pins = "gpio25";
     function = "gpio";
    };

    config {
     pins = "gpio25";
     output-high;
    };
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio36","gpio37";
    function = "cci_i2c";
   };

   config {
    pins = "gpio36","gpio37";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio36","gpio37";
    function = "cci_i2c";
   };

   config {
    pins = "gpio36","gpio37";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio38","gpio39";
    function = "cci_i2c";
   };

   config {
    pins = "gpio38","gpio39";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio38","gpio39";
    function = "cci_i2c";
   };


   config {
    pins = "gpio38","gpio39";
    bias-pull-down;
    drive-strength = <2>;
   };
  };
  cam_actuator_vaf_active0: cam_actuator_vaf_active0 {

   mux {
    pins = "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio45";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_suspend0: cam_actuator_vaf_suspend0 {

   mux {
    pins = "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio45";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_active: cam_actuator_vaf_active {

   mux {
    pins = "gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio50";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_actuator_vaf_suspend: cam_actuator_vaf_suspend {

   mux {
    pins = "gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio50";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_tof_active: cam_tof_active {

   mux {
    pins = "gpio50", "gpio42", "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio50", "gpio42", "gpio45";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cam_tof_suspend: cam_tof_suspend {

   mux {
    pins = "gpio50", "gpio42", "gpio45";
    function = "gpio";
   };

   config {
    pins = "gpio50", "gpio42", "gpio45";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {

    pins = "gpio32";
    function = "cam_mclk";
   };

   config {
    pins = "gpio32";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {

    pins = "gpio32";
    function = "cam_mclk";
   };

   config {
    pins = "gpio32";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_rear_active: cam_sensor_rear_active {

   mux {
    pins = "gpio46","gpio44";
    function = "gpio";
   };

   config {
    pins = "gpio46","gpio44";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_suspend: cam_sensor_rear_suspend {

   mux {
    pins = "gpio46","gpio44";
    function = "gpio";
   };

   config {
    pins = "gpio46","gpio44";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {

    pins = "gpio33";
    function = "cam_mclk";
   };

   config {
    pins = "gpio33";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {

    pins = "gpio33";
    function = "cam_mclk";
   };

   config {
    pins = "gpio33";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_rear2_active: cam_sensor_rear2_active {

   mux {
    pins = "gpio48","gpio51";
    function = "gpio";
   };

   config {
    pins = "gpio48","gpio51";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_suspend: cam_sensor_rear2_suspend {

   mux {
    pins = "gpio48","gpio51";
    function = "gpio";
   };
   config {
    pins = "gpio48","gpio51";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {

    pins = "gpio34";
    function = "cam_mclk";
   };

   config {
    pins = "gpio34";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {

    pins = "gpio34";
    function = "cam_mclk";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_front_active: cam_sensor_front_active {

   mux {
    pins = "gpio47", "gpio44";
    function = "gpio";
   };

   config {
    pins = "gpio47", "gpio44";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_suspend: cam_sensor_front_suspend {

   mux {
    pins = "gpio47";
    function = "gpio";
   };

   config {
    pins = "gpio47";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {

    pins = "gpio35";
    function = "cam_mclk";
   };

   config {
    pins = "gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {

    pins = "gpio35";
    function = "cam_mclk";
   };

   config {
    pins = "gpio35";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_iris_active: cam_sensor_front_iris_active {

   mux {
    pins = "gpio52";
    function = "gpio";
   };

   config {
    pins = "gpio52";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_iris_suspend: cam_sensor_front_iris_suspend {

   mux {
    pins = "gpio52";
    function = "gpio";
   };

   config {
    pins = "gpio52";
    bias-disable;
    drive-strength = <2>;
   };
  };


  blsp1_uart1_active: blsp1_uart1_active {
   mux {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "blsp_uart1";
   };

   config {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart1_sleep: blsp1_uart1_sleep {
   mux {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
   };

   config {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart2_active: blsp1_uart2_active {
   mux {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "blsp_uart2 ";
   };

   config {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart2_sleep: blsp1_uart2_sleep {
   mux {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "gpio";
   };

   config {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart1: blsp2_uart1 {
   blsp2_uart1_tx_active: blsp2_uart1_tx_active {
    mux {
     pins = "gpio16";
     function = "blsp_uart5";
    };

    config {
     pins = "gpio16";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp2_uart1_tx_sleep: blsp2_uart1_tx_sleep {
    mux {
     pins = "gpio16";
     function = "gpio";
    };

    config {
     pins = "gpio16";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   blsp2_uart1_rxcts_active: blsp2_uart1_rxcts_active {
    mux {
     pins = "gpio17", "gpio18";
     function = "blsp_uart5";
    };

    config {
     pins = "gpio17", "gpio18";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp2_uart1_rxcts_sleep: blsp2_uart1_rxcts_sleep {
    mux {
     pins = "gpio17", "gpio18";
     function = "gpio";
    };

    config {
     pins = "gpio17", "gpio18";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   blsp2_uart1_rfr_active: blsp2_uart1_rfr_active {
    mux {
     pins = "gpio19";
     function = "blsp_uart5";
    };

    config {
     pins = "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp2_uart1_rfr_sleep: blsp2_uart1_rfr_sleep {
    mux {
     pins = "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio19";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  blsp2_uart2_active: blsp2_uart2_active {
   mux {
    pins = "gpio24", "gpio25", "gpio26", "gpio27";
    function = "blsp_uart6_a";
   };

   config {
    pins = "gpio24", "gpio25", "gpio26", "gpio27";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart2_sleep: blsp2_uart2_sleep {
   mux {
    pins = "gpio24", "gpio25", "gpio26", "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio24", "gpio25", "gpio26", "gpio27";
    drive-strength = <2>;
    bias-disable;
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio64", "gpio113";
     function = "gpio";
    };

    config {
     pins = "gpio64", "gpio113";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio64", "gpio113";
     function = "gpio";
    };

    config {
     pins = "gpio64", "gpio113";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio53";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio53";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio59";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio59";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  mdss_dp_aux_active: mdss_dp_aux_active {
   mux {
    pins = "gpio55", "gpio56";
    function = "gpio";
   };

   config {
    pins = "gpio55", "gpio56";
    bias-disable = <0>;
    drive-strength = <8>;
   };
  };

  mdss_dp_aux_suspend: mdss_dp_aux_suspend {
   mux {
    pins = "gpio55", "gpio56";
    function = "gpio";
   };

   config {
    pins = "gpio55", "gpio56";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  mdss_dp_usbplug_cc_active: mdss_dp_usbplug_cc_active {
   mux {
    pins = "gpio58";
    function = "gpio";
   };

   config {
    pins = "gpio58";
    bias-disable;
    drive-strength = <16>;
   };
  };

  mdss_dp_usbplug_cc_suspend: mdss_dp_usbplug_cc_suspend {
   mux {
    pins = "gpio58";
    function = "gpio";
   };

   config {
    pins = "gpio58";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  ts_mux {
   ts_active: ts_active {
    mux {
     pins = "gpio66", "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio66", "gpio67";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio66";
     function = "gpio";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-camera-sensor-mtp_f7a.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sdm660-camera-sensor-mtp_f7a.dtsi"
&soc {
 led_flash0: qcom,camera-flash@0 {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-source = <&pm660l_flash0 &pm660l_flash1>;
  qcom,torch-source = <&pm660l_torch0 &pm660l_torch1>;
  qcom,switch-source = <&pm660l_switch0>;
  status = "ok";
 };
# 34 "../arch/arm64/boot/dts/qcom/sdm660-camera-sensor-mtp_f7a.dtsi"
 cam_avdd_gpio_regulator: cam_avdd_fixed_regulator {
  compatible = "regulator-fixed";
  regulator-name = "cam_avdd_gpio_regulator";
  regulator-min-microvolt = <2800000>;
  regulator-max-microvolt = <2800000>;
  enable-active-high;
  gpio = <&tlmm 62 0>;
  vin-supply = <&pm660l_bob>;
 };

 cam_rear_avdd_gpio_regulator: cam_rear_avdd_fixed_regulator {
  compatible = "regulator-fixed";
  regulator-name = "cam_rear_avdd_gpio_regulator";
  regulator-min-microvolt = <2800000>;
  regulator-max-microvolt = <2800000>;
  enable-active-high;
  gpio = <&tlmm 46 0>;
  vin-supply = <&pm660l_bob>;
 };

 cam_dvdd_gpio_regulator: cam_dvdd_fixed_regulator {
  compatible = "regulator-fixed";
  regulator-name = "cam_dvdd_gpio_regulator";
  regulator-min-microvolt = <1350000>;
  regulator-max-microvolt = <1350000>;
  enable-active-high;
  gpio = <&pm660l_gpios 3 0>;
  vin-supply = <&pm660_s5>;
 };

 cam_rear_dvdd_gpio_regulator: cam_rear_dvdd_fixed_regulator {
  compatible = "regulator-fixed";
  regulator-name = "cam_rear_dvdd_gpio_regulator";
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;
  enable-active-high;
  gpio = <&pm660l_gpios 4 0>;
  vin-supply = <&pm660_s5>;
 };
};

&cci {
# 91 "../arch/arm64/boot/dts/qcom/sdm660-camera-sensor-mtp_f7a.dtsi"
 actuator1: qcom,actuator@1 {
  cell-index = <1>;
  reg = <0x1>;
  compatible = "qcom,actuator";
  qcom,cci-master = <1>;
  gpios = <&tlmm 50 0>;
  qcom,gpio-vaf = <0>;
  qcom,gpio-req-tbl-num = <0>;
  qcom,gpio-req-tbl-flags = <0>;
  qcom,gpio-req-tbl-label = "CAM_VAF";
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_actuator_vaf_active>;
  pinctrl-1 = <&cam_actuator_vaf_suspend>;
 };
# 157 "../arch/arm64/boot/dts/qcom/sdm660-camera-sensor-mtp_f7a.dtsi"
 eeprom0: qcom,eeprom@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,eeprom";
  qcom,eeprom-name = "lavender_ov02a10_ofilm_i";
  qcom,i2c-freq-mode = <1>;
  qcom,slave-addr = <0xA8>;
  qcom,num-blocks = <1>;

  qcom,page0 = <0 0x0000 2 0x00 1 0>;
  qcom,poll0 = <0 0x0 2 0x0 1 0>;
  qcom,mem0 = <7158 0x0000 2 0x0 1 0>;

  cam_vio-supply = <&pm660_l11>;
  cam_vana-supply = <&cam_rear_avdd_gpio_regulator>;
  cam_vdig-supply = <&cam_dvdd_gpio_regulator>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <1780000 0 0>;
  qcom,cam-vreg-max-voltage = <1950000 0 0>;
  qcom,cam-vreg-op-mode = <105000 0 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
     &cam_sensor_rear2_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
     &cam_sensor_rear2_suspend>;
  gpios = <&tlmm 32 0>,
   <&tlmm 48 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  qcom,cam-power-seq-type = "sensor_gpio","sensor_vreg","sensor_vreg","sensor_vreg",
   "sensor_clk","sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset","cam_vana", "cam_vdig","cam_vio",
   "sensor_cam_mclk","sensor_gpio_reset";
  qcom,cam-power-seq-cfg-val = <0 1 1 1 24000000 1>;
  qcom,cam-power-seq-delay = <1 1 1 1 1 10>;

  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_mmss 28>,
   <&clock_mmss 130>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 eeprom1: qcom,eeprom@1 {
  cell-index = <1>;
  reg = <0x1>;
  compatible = "qcom,eeprom";

  qcom,i2c-freq-mode = <1>;
  qcom,slave-addr = <0xA2>;
  qcom,num-blocks = <1>;

  qcom,page0 = <0 0x0000 2 0x00 1 0>;
  qcom,poll0 = <0 0x0 2 0x0 1 0>;
  qcom,mem0 = <7158 0x0000 2 0x0 1 0>;

  cam_vio-supply = <&pm660_l11>;
  cam_vana-supply = <&cam_avdd_gpio_regulator>;
  cam_vdig-supply = <&cam_rear_dvdd_gpio_regulator>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <1780000 0 0>;
  qcom,cam-vreg-max-voltage = <1950000 0 0>;
  qcom,cam-vreg-op-mode = <105000 0 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk3_active
     &cam_sensor_front_iris_active>;
  pinctrl-1 = <&cam_sensor_mclk3_suspend
     &cam_sensor_front_iris_suspend>;
  gpios = <&tlmm 35 0>,
   <&tlmm 52 0>,
   <&tlmm 50 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-vaf = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK3",
     "CAM_RESET3",
     "CAM_VAF";
  qcom,cam-power-seq-type = "sensor_gpio","sensor_vreg","sensor_vreg","sensor_vreg","sensor_gpio",
   "sensor_clk","sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset","cam_vana", "cam_vdig","cam_vio","sensor_gpio_vaf",
   "sensor_cam_mclk","sensor_gpio_reset";

  qcom,cam-power-seq-cfg-val = <0 1 1 1 1 24000000 1>;
  qcom,cam-power-seq-delay = <1 1 1 1 1 1 10>;


  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_mmss 31>,
   <&clock_mmss 133>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 eeprom2: qcom,eeprom@2 {
  cell-index = <2>;
  reg = <0x2>;
  compatible = "qcom,eeprom";

  qcom,i2c-freq-mode = <1>;
  qcom,slave-addr = <0xA0>;
  qcom,num-blocks = <1>;

  qcom,page0 = <0 0x0000 2 0x00 1 0>;
  qcom,poll0 = <0 0x0 2 0x0 1 0>;
  qcom,mem0 = <6390 0x0000 2 0x0 1 0>;

  cam_vio-supply = <&pm660_l11>;
  cam_vana-supply = <&cam_rear_avdd_gpio_regulator>;
  cam_vdig-supply = <&cam_dvdd_gpio_regulator>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <1780000 0 0>;
  qcom,cam-vreg-max-voltage = <1950000 0 0>;
  qcom,cam-vreg-op-mode = <105000 0 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active
     &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend
     &cam_sensor_front_suspend>;
  gpios = <&tlmm 33 0>,
   <&tlmm 47 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
     "CAM_RESET1";
  qcom,cam-power-seq-type = "sensor_gpio","sensor_vreg","sensor_vreg","sensor_vreg",
   "sensor_clk","sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset","cam_vana", "cam_vdig","cam_vio",
   "sensor_cam_mclk","sensor_gpio_reset";
  qcom,cam-power-seq-cfg-val = <0 1 1 1 24000000 1>;
  qcom,cam-power-seq-delay = <1 1 1 1 1 10>;

  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_mmss 29>,
   <&clock_mmss 131>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 eeprom3: qcom,eeprom@3{
  cell-index = <3>;
  reg = <0x3>;
  compatible = "qcom,eeprom";
  qcom,eeprom-name = "lavender_s5k5e8_ofilm_i";
  qcom,i2c-freq-mode = <1>;
  qcom,slave-addr = <0x30>;
  qcom,num-blocks = <27>;


  qcom,page0 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll0 = <0 0x0 2 0 1 1>;
  qcom,mem0 = <0 0x0 2 0 1 0>;


  qcom,page1 = <1 0x0A02 2 0x04 1 1>;
  qcom,poll1 = <0 0x0 2 0 1 1>;
  qcom,mem1 = <0 0x0 2 0 1 0>;


  qcom,page2 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll2 = <0 0x0 2 0 1 1>;
  qcom,mem2 = <16 0x0A34 2 0 1 0>;


  qcom,page3 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll3 = <0 0x0 2 0 1 1>;
  qcom,mem3 = <0 0x0 2 0 1 0>;


  qcom,page4 = <1 0x0A02 2 0x05 1 1>;
  qcom,poll4 = <0 0x0 2 0 1 1>;
  qcom,mem4 = <0 0x0 2 0 1 0>;


  qcom,page5 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll5 = <0 0x00 2 0 1 1>;
  qcom,mem5 = <64 0x0A04 2 0 1 0>;


  qcom,page6 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll6 = <0 0x0 2 0 1 1>;
  qcom,mem6 = <0 0x0 2 0 1 0>;


  qcom,page7 = <1 0x0A02 2 0x06 1 1>;
  qcom,poll7= <0 0x0 2 0 1 1>;
  qcom,mem7 = <0 0x0 2 0 1 0>;


  qcom,page8= <1 0x0A00 2 0x01 1 5>;
  qcom,poll8 = <0 0x00 2 0 1 1>;
  qcom,mem8 = <64 0x0A04 2 0 1 0>;


  qcom,page9 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll9 = <0 0x0 2 0 1 1>;
  qcom,mem9 = <0 0x0 2 0 1 0>;


  qcom,page10 = <1 0x0A02 2 0x07 1 1>;
  qcom,poll10= <0 0x0 2 0 1 1>;
  qcom,mem10 = <0 0x0 2 0 1 0>;


  qcom,page11 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll11 = <0 0x00 2 0 1 1>;
  qcom,mem11 = <64 0x0A04 2 0 1 0>;


  qcom,page12 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll12 = <0 0x0 2 0 1 1>;
  qcom,mem12 = <0 0x0 2 0 1 0>;


  qcom,page13 = <1 0x0A02 2 0x08 1 1>;
  qcom,poll13= <0 0x0 2 0 1 1>;
  qcom,mem13 = <0 0x0 2 0 1 0>;


  qcom,page14 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll14 = <0 0x00 2 0 1 1>;
  qcom,mem14 = <64 0x0A04 2 0 1 0>;


  qcom,page15 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll15 = <0 0x0 2 0 1 1>;
  qcom,mem15 = <0 0x0 2 0 1 0>;


  qcom,page16 = <1 0x0A02 2 0x09 1 1>;
  qcom,poll16= <0 0x0 2 0 1 1>;
  qcom,mem16 = <0 0x0 2 0 1 0>;


  qcom,page17 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll17 = <0 0x00 2 0 1 1>;
  qcom,mem17 = <64 0x0A04 2 0 1 0>;


  qcom,page18 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll18 = <0 0x0 2 0 1 1>;
  qcom,mem18 = <0 0x0 2 0 1 0>;


  qcom,page19 = <1 0x0A02 2 0x0A 1 1>;
  qcom,poll19= <0 0x0 2 0 1 1>;
  qcom,mem19 = <0 0x0 2 0 1 0>;


  qcom,page20 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll20 = <0 0x0 2 0 1 1>;
  qcom,mem20 = <24 0x0A04 2 0 1 0>;


  qcom,page21= <1 0x0A00 2 0x04 1 1>;
  qcom,poll21 = <0 0x0 2 0 1 1>;
  qcom,mem21 = <0 0x0 2 0 1 0>;


  qcom,page22 = <1 0x0A02 2 0x0E 1 1>;
  qcom,poll22= <0 0x0 2 0 1 1>;
  qcom,mem22 = <0 0x0 2 0 1 0>;


  qcom,page23 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll23 = <0 0x0 2 0 1 1>;
  qcom,mem23 = <64 0x0A04 2 0 1 0>;


  qcom,page24 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll24 = <0 0x0 2 0 1 1>;
  qcom,mem24 = <0 0x0 2 0 1 0>;


  qcom,page25 = <1 0x0A02 2 0x0F 1 1>;
  qcom,poll25= <0 0x0 2 0 1 1>;
  qcom,mem25 = <0 0x0 2 0 1 0>;


  qcom,page26 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll26 = <0 0x0 2 0 1 1>;
  qcom,mem26 = <15 0x0A04 2 0 1 0>;

  cam_vio-supply = <&pm660_l11>;
  cam_vana-supply = <&cam_rear_avdd_gpio_regulator>;
  cam_vdig-supply = <&cam_dvdd_gpio_regulator>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <1780000 0 0>;
  qcom,cam-vreg-max-voltage = <1950000 0 0>;
  qcom,cam-vreg-op-mode = <105000 0 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
     &cam_sensor_rear2_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
     &cam_sensor_rear2_suspend>;
  gpios = <&tlmm 32 0>,
   <&tlmm 48 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1 >;
  qcom,gpio-req-tbl-flags = <1 0 >;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  qcom,cam-power-seq-type = "sensor_gpio","sensor_vreg","sensor_vreg","sensor_vreg","sensor_clk","sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset","cam_vana","cam_vdig","cam_vio","sensor_cam_mclk","sensor_gpio_reset";
  qcom,cam-power-seq-cfg-val = <0 1 1 1 24000000 1>;
  qcom,cam-power-seq-delay = <1 5 5 5 1 10>;

  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_mmss 28>,
    <&clock_mmss 130>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
  };

 eeprom4: qcom,eeprom@4 {
  cell-index = <4>;
  reg = <0x4>;
  compatible = "qcom,eeprom";
  qcom,eeprom-name = "lavender_ov02a10_sunny_ii";
  qcom,i2c-freq-mode = <1>;
  qcom,slave-addr = <0xA2>;
  qcom,num-blocks = <1>;

  qcom,page0 = <0 0x0000 2 0x00 1 0>;
  qcom,poll0 = <0 0x0 2 0x0 1 0>;
  qcom,mem0 = <7158 0x0000 2 0x0 1 0>;

  cam_vio-supply = <&pm660_l11>;
  cam_vana-supply = <&cam_rear_avdd_gpio_regulator>;
  cam_vdig-supply = <&cam_dvdd_gpio_regulator>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <1780000 0 0>;
  qcom,cam-vreg-max-voltage = <1950000 0 0>;
  qcom,cam-vreg-op-mode = <105000 0 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
     &cam_sensor_rear2_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
     &cam_sensor_rear2_suspend>;
  gpios = <&tlmm 32 0>,
   <&tlmm 48 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  qcom,cam-power-seq-type = "sensor_gpio","sensor_vreg","sensor_vreg","sensor_vreg",
   "sensor_clk","sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset","cam_vana", "cam_vdig","cam_vio",
   "sensor_cam_mclk","sensor_gpio_reset";
  qcom,cam-power-seq-cfg-val = <0 1 1 1 24000000 1>;
  qcom,cam-power-seq-delay = <1 1 1 1 1 10>;

  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_mmss 28>,
   <&clock_mmss 130>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };
eeprom5: qcom,eeprom@5{
  cell-index = <5>;
  reg = <0x5>;
  compatible = "qcom,eeprom";
  qcom,eeprom-name = "lavender_s5k5e8_sunny_ii";
  qcom,i2c-freq-mode = <1>;
  qcom,slave-addr = <0x30>;
  qcom,num-blocks = <27>;


  qcom,page0 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll0 = <0 0x0 2 0 1 1>;
  qcom,mem0 = <0 0x0 2 0 1 0>;


  qcom,page1 = <1 0x0A02 2 0x04 1 1>;
  qcom,poll1 = <0 0x0 2 0 1 1>;
  qcom,mem1 = <0 0x0 2 0 1 0>;


  qcom,page2 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll2 = <0 0x0 2 0 1 1>;
  qcom,mem2 = <16 0x0A34 2 0 1 0>;


  qcom,page3 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll3 = <0 0x0 2 0 1 1>;
  qcom,mem3 = <0 0x0 2 0 1 0>;


  qcom,page4 = <1 0x0A02 2 0x05 1 1>;
  qcom,poll4 = <0 0x0 2 0 1 1>;
  qcom,mem4 = <0 0x0 2 0 1 0>;


  qcom,page5 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll5 = <0 0x00 2 0 1 1>;
  qcom,mem5 = <64 0x0A04 2 0 1 0>;


  qcom,page6 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll6 = <0 0x0 2 0 1 1>;
  qcom,mem6 = <0 0x0 2 0 1 0>;


  qcom,page7 = <1 0x0A02 2 0x06 1 1>;
  qcom,poll7= <0 0x0 2 0 1 1>;
  qcom,mem7 = <0 0x0 2 0 1 0>;


  qcom,page8= <1 0x0A00 2 0x01 1 5>;
  qcom,poll8 = <0 0x00 2 0 1 1>;
  qcom,mem8 = <64 0x0A04 2 0 1 0>;


  qcom,page9 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll9 = <0 0x0 2 0 1 1>;
  qcom,mem9 = <0 0x0 2 0 1 0>;


  qcom,page10 = <1 0x0A02 2 0x07 1 1>;
  qcom,poll10= <0 0x0 2 0 1 1>;
  qcom,mem10 = <0 0x0 2 0 1 0>;


  qcom,page11 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll11 = <0 0x00 2 0 1 1>;
  qcom,mem11 = <64 0x0A04 2 0 1 0>;


  qcom,page12 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll12 = <0 0x0 2 0 1 1>;
  qcom,mem12 = <0 0x0 2 0 1 0>;


  qcom,page13 = <1 0x0A02 2 0x08 1 1>;
  qcom,poll13= <0 0x0 2 0 1 1>;
  qcom,mem13 = <0 0x0 2 0 1 0>;


  qcom,page14 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll14 = <0 0x00 2 0 1 1>;
  qcom,mem14 = <64 0x0A04 2 0 1 0>;


  qcom,page15 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll15 = <0 0x0 2 0 1 1>;
  qcom,mem15 = <0 0x0 2 0 1 0>;


  qcom,page16 = <1 0x0A02 2 0x09 1 1>;
  qcom,poll16= <0 0x0 2 0 1 1>;
  qcom,mem16 = <0 0x0 2 0 1 0>;


  qcom,page17 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll17 = <0 0x00 2 0 1 1>;
  qcom,mem17 = <64 0x0A04 2 0 1 0>;


  qcom,page18 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll18 = <0 0x0 2 0 1 1>;
  qcom,mem18 = <0 0x0 2 0 1 0>;


  qcom,page19 = <1 0x0A02 2 0x0A 1 1>;
  qcom,poll19= <0 0x0 2 0 1 1>;
  qcom,mem19 = <0 0x0 2 0 1 0>;


  qcom,page20 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll20 = <0 0x0 2 0 1 1>;
  qcom,mem20 = <24 0x0A04 2 0 1 0>;


  qcom,page21= <1 0x0A00 2 0x04 1 1>;
  qcom,poll21 = <0 0x0 2 0 1 1>;
  qcom,mem21 = <0 0x0 2 0 1 0>;


  qcom,page22 = <1 0x0A02 2 0x0E 1 1>;
  qcom,poll22= <0 0x0 2 0 1 1>;
  qcom,mem22 = <0 0x0 2 0 1 0>;


  qcom,page23 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll23 = <0 0x0 2 0 1 1>;
  qcom,mem23 = <64 0x0A04 2 0 1 0>;


  qcom,page24 = <1 0x0A00 2 0x04 1 1>;
  qcom,poll24 = <0 0x0 2 0 1 1>;
  qcom,mem24 = <0 0x0 2 0 1 0>;


  qcom,page25 = <1 0x0A02 2 0x0F 1 1>;
  qcom,poll25= <0 0x0 2 0 1 1>;
  qcom,mem25 = <0 0x0 2 0 1 0>;


  qcom,page26 = <1 0x0A00 2 0x01 1 5>;
  qcom,poll26 = <0 0x0 2 0 1 1>;
  qcom,mem26 = <15 0x0A04 2 0 1 0>;

  cam_vio-supply = <&pm660_l11>;
  cam_vana-supply = <&cam_rear_avdd_gpio_regulator>;
  cam_vdig-supply = <&cam_dvdd_gpio_regulator>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <1780000 0 0>;
  qcom,cam-vreg-max-voltage = <1950000 0 0>;
  qcom,cam-vreg-op-mode = <105000 0 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
     &cam_sensor_rear2_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
     &cam_sensor_rear2_suspend>;
  gpios = <&tlmm 32 0>,
   <&tlmm 48 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1 >;
  qcom,gpio-req-tbl-flags = <1 0 >;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  qcom,cam-power-seq-type = "sensor_gpio","sensor_vreg","sensor_vreg","sensor_vreg","sensor_clk","sensor_gpio";
  qcom,cam-power-seq-val = "sensor_gpio_reset","cam_vana","cam_vdig","cam_vio","sensor_cam_mclk","sensor_gpio_reset";
  qcom,cam-power-seq-cfg-val = <0 1 1 1 24000000 1>;
  qcom,cam-power-seq-delay = <1 5 5 5 1 10>;

  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_mmss 28>,
    <&clock_mmss 130>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
  };


 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <90>;
  qcom,led-flash-src = <&led_flash0>;


  qcom,eeprom-src = <&eeprom0 &eeprom3 &eeprom4 &eeprom5>;
  cam_vio-supply = <&pm660_l11>;
  cam_vana-supply = <&cam_rear_avdd_gpio_regulator>;
  cam_vdig-supply = <&cam_dvdd_gpio_regulator>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <1780000 0 0>;
  qcom,cam-vreg-max-voltage = <1950000 0 0>;
  qcom,cam-vreg-op-mode = <105000 0 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
     &cam_sensor_rear2_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
     &cam_sensor_rear2_suspend>;
  gpios = <&tlmm 32 0>,
   <&tlmm 48 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_mmss 28>,
    <&clock_mmss 130>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,actuator-src = <&actuator1>;
  qcom,eeprom-src = <&eeprom1>;
  cam_vio-supply = <&pm660_l11>;
  cam_vana-supply = <&cam_avdd_gpio_regulator>;
  cam_vdig-supply = <&cam_rear_dvdd_gpio_regulator>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <1780000 0 0>;
  qcom,cam-vreg-max-voltage = <1950000 0 0>;
  qcom,cam-vreg-op-mode = <105000 0 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk3_active
     &cam_sensor_front_iris_active>;
  pinctrl-1 = <&cam_sensor_mclk3_suspend
     &cam_sensor_front_iris_suspend>;
  gpios = <&tlmm 35 0>,
   <&tlmm 52 0>,
   <&tlmm 50 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-vaf = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK3",
     "CAM_RESET3",
     "CAM_VAF";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_mmss 31>,
    <&clock_mmss 133>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 qcom,camera@2 {
  cell-index = <2>;
  compatible = "qcom,camera";
  reg = <0x02>;
  qcom,csiphy-sd-index = <2>;
  qcom,csid-sd-index = <2>;
  qcom,mount-angle = <270>;


  qcom,eeprom-src = <&eeprom2>;
  cam_vio-supply = <&pm660_l11>;
  cam_vana-supply = <&cam_rear_avdd_gpio_regulator>;
  cam_vdig-supply = <&cam_dvdd_gpio_regulator>;
  qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
  qcom,cam-vreg-min-voltage = <1780000 0 0>;
  qcom,cam-vreg-max-voltage = <1950000 0 0>;
  qcom,cam-vreg-op-mode = <105000 0 0>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active
     &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend
     &cam_sensor_front_suspend>;
  gpios = <&tlmm 33 0>,
   <&tlmm 47 0>,
   <&tlmm 45 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
      "CAM_RESET1",
     "CAM_STANDBY1";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_mmss 29>,
   <&clock_mmss 131>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

};

&pm660l_gpios {
 gpio@c300 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,invert = <0>;
  qcom,master-en = <1>;
  status = "ok";
 };

 gpio@c200 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,invert = <0>;
  qcom,master-en = <1>;
  status = "ok";
 };
};
# 16 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-novatek-i2c_f7a.dtsi" 1
# 34 "../arch/arm64/boot/dts/qcom/sdm660-novatek-i2c_f7a.dtsi"
&i2c_1{

    status = "ok";
    novatek@62 {
        compatible = "novatek,NVT-ts";
        reg = <0x62>;
        interrupt-parent = <&tlmm>;
        interrupts = <67 0x2008>;


        vcc_i2c-supply=<&pm660_l11>;
        pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
        pinctrl-0 = <&ts_active>;
        pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
        novatek,reset-gpio = <&tlmm 66 0x00>;
        novatek,irq-gpio = <&tlmm 67 0x2001>;


        novatek,mp-support-dt;


        novatek-mp-criteria-5911@0 {

            #address-cells = <1>;
            #size-cells = <0>;
            compatible = "novatek-mp-criteria-5911";


            IC_X_CFG_SIZE = <18>;
            IC_Y_CFG_SIZE = <36>;
            IC_KEY_CFG_SIZE = <4>;
            X_Channel = <18>;
            Y_Channel = <36>;
            AIN_X = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17>;
            AIN_Y = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
                18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35>;

            AIN_KEY = <0 1 2 0xFF>;


            PS_Config_Lmt_Short_Rawdata_P = <
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                20000 20000 20000>;

            PS_Config_Lmt_Short_Rawdata_N = <
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11550 11550 11550>;

            PS_Config_Lmt_Short_Diff_P = <
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300>;

            PS_Config_Lmt_Short_Diff_N = <
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0>;

            PS_Config_Lmt_Short_Base_P = <
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000>;

            PS_Config_Lmt_Short_Base_N = <
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000)>;

            PS_Config_Lmt_Open_Rawdata_P = <
                1899 2849 2960 2962 2967 2959 2964 2813 65535 65535 2838 3003 2990 2999 3011 3025 2905 1912
                2800 2957 2951 2954 2956 2947 2954 2936 2856 2887 2973 2992 2984 2992 3004 3016 3022 2833
                2981 2976 2970 2971 2974 2966 2970 2954 2940 2960 2973 2992 2985 2989 3003 3014 3020 3028
                2971 2971 2974 2975 2975 2966 2970 2952 2938 2959 2974 2995 2990 2994 3009 3022 3027 3032
                2993 2970 2966 2966 2965 2959 2962 2945 2932 2966 2980 2993 2992 2995 3007 3020 3027 3030
                2992 2969 2970 2969 2966 2960 2962 2943 2931 2971 2984 2997 2995 3002 3013 3022 3031 3032
                2985 2984 2980 2978 2976 2970 2973 2952 2945 2973 2988 2998 2998 3003 3014 3023 3031 3028
                2988 2994 2988 2985 2992 2983 2985 2965 2960 2981 2995 2995 2989 3007 3018 3025 3034 3028
                2998 2988 2985 2980 2980 2974 2978 2956 2951 2981 2997 3002 2994 3009 3022 3027 3032 3025
                3008 2985 2985 2980 2981 2973 2974 2955 2948 2993 3006 3009 3003 3017 3028 3034 3039 3032
                3002 2979 2978 2973 2967 2961 2967 2952 2943 2995 3003 3009 3007 3016 3023 3032 3037 3028
                2998 2981 2983 2976 2975 2969 2971 2955 2948 2980 2987 2994 2992 3006 3012 3017 3022 3012
                2987 2987 2989 2981 2981 2974 2975 2960 2954 2993 3001 3007 3004 3018 3025 3030 3030 3018
                2992 2984 2985 2976 2978 2969 2967 2959 2948 3001 3009 3016 3013 3025 3030 3034 3034 3022
                2993 2979 2987 2979 2978 2971 2967 2962 2952 2993 2999 3011 3006 3018 3022 3023 3020 3012
                2989 2974 2981 2974 2971 2962 2967 2959 2945 2987 2994 3003 3002 3016 3018 3023 3020 3007
                2989 2967 2975 2965 2965 2956 2961 2960 2936 2983 2988 2995 2997 3007 3008 3014 3012 3001
                2981 2964 2971 2962 2959 2950 2955 2952 2933 2974 2981 2987 2988 2998 2998 3003 2998 2990
                2973 2960 2964 2956 2955 2947 2952 2948 2927 2978 2985 2994 2993 3003 3006 3009 3002 2992
                2961 2965 2973 2965 2962 2954 2959 2955 2940 2965 2970 2981 2979 2989 2989 2997 2987 2980
                2957 2941 2946 2938 2936 2929 2936 2932 2922 2974 2979 2990 2989 2998 2998 3004 2999 2990
                2961 2947 2955 2946 2945 2938 2946 2941 2929 2954 2957 2975 2971 2981 2980 2985 2980 2970
                2941 2938 2941 2933 2932 2924 2933 2929 2915 2955 2959 2973 2970 2980 2980 2981 2975 2964
                2948 2924 2928 2918 2915 2910 2919 2917 2903 2957 2965 2978 2975 2981 2981 2984 2976 2966
                2684 2668 2674 2669 2665 2658 2665 2660 2654 2686 2687 2705 2702 2711 2715 2712 2708 2707
                2675 2670 2673 2668 2667 2659 2668 2664 2656 2675 2679 2692 2689 2701 2703 2702 2698 2697
                2673 2659 2663 2658 2655 2647 2655 2653 2645 2680 2682 2698 2697 2705 2708 2707 2705 2702
                2677 2658 2661 2655 2653 2649 2655 2651 2644 2680 2682 2697 2696 2703 2707 2705 2703 2700
                2661 2655 2658 2651 2645 2640 2651 2646 2637 2658 2660 2673 2670 2677 2679 2682 2680 2678
                2660 2645 2647 2641 2639 2633 2642 2635 2628 2665 2668 2679 2675 2683 2686 2686 2687 2684
                2656 2642 2642 2635 2635 2630 2639 2632 2626 2656 2660 2670 2668 2675 2677 2677 2678 2673
                2647 2626 2626 2618 2617 2613 2623 2613 2611 2655 2659 2669 2667 2675 2677 2679 2679 2674
                2644 2616 2614 2608 2608 2604 2614 2604 2599 2635 2639 2647 2645 2653 2655 2654 2656 2654
                2626 2614 2614 2608 2608 2603 2614 2602 2597 2627 2633 2640 2639 2649 2650 2653 2655 2659
                2379 2598 2597 2592 2590 2585 2602 2585 2579 2604 2613 2631 2617 2625 2625 2630 2631 2410
                1560 2485 2606 2600 2604 2600 2613 2598 2590 2593 2603 2622 2608 2614 2614 2617 2499 1560
                13000 13000 13000>;

            PS_Config_Lmt_Open_Rawdata_N = <
                1092 1638 1701 1703 1706 1700 1703 1616 (-65535) (-65535) 1631 1726 1719 1724 1730 1738 1670 1099
                1609 1700 1696 1697 1699 1694 1697 1687 1641 1660 1708 1719 1715 1719 1727 1733 1737 1628
                1714 1711 1707 1708 1709 1705 1707 1697 1689 1701 1708 1719 1716 1718 1726 1733 1735 1741
                1708 1708 1709 1710 1710 1705 1707 1697 1689 1700 1709 1722 1719 1721 1730 1737 1740 1743
                1720 1707 1705 1705 1704 1700 1703 1692 1685 1705 1713 1720 1719 1722 1728 1735 1740 1741
                1719 1706 1707 1706 1705 1701 1703 1692 1684 1708 1715 1722 1722 1725 1732 1737 1742 1743
                1716 1715 1713 1711 1711 1707 1708 1697 1692 1708 1717 1723 1723 1726 1733 1738 1742 1741
                1717 1721 1717 1716 1719 1714 1716 1704 1701 1714 1722 1722 1718 1728 1735 1738 1743 1741
                1723 1717 1716 1713 1713 1709 1711 1699 1696 1714 1722 1725 1721 1730 1737 1740 1743 1738
                1729 1716 1716 1713 1714 1708 1709 1698 1695 1720 1727 1730 1726 1734 1741 1743 1746 1743
                1725 1712 1711 1708 1706 1702 1706 1697 1692 1722 1726 1730 1728 1733 1738 1743 1746 1741
                1723 1714 1714 1711 1710 1706 1708 1698 1695 1713 1716 1721 1719 1727 1731 1734 1737 1731
                1716 1716 1718 1714 1714 1709 1710 1701 1697 1720 1724 1728 1727 1735 1738 1741 1741 1735
                1719 1715 1716 1711 1711 1706 1706 1700 1695 1724 1730 1733 1732 1738 1741 1743 1743 1737
                1720 1712 1716 1712 1711 1708 1706 1703 1697 1720 1724 1730 1727 1735 1737 1738 1735 1731
                1718 1709 1714 1709 1708 1703 1706 1700 1692 1716 1721 1726 1725 1733 1735 1738 1735 1728
                1718 1706 1710 1704 1704 1699 1702 1701 1687 1714 1717 1722 1722 1728 1729 1733 1731 1724
                1714 1703 1708 1703 1700 1695 1698 1697 1686 1709 1714 1716 1717 1723 1723 1726 1723 1719
                1708 1701 1703 1699 1698 1694 1697 1695 1682 1711 1716 1721 1720 1726 1727 1730 1725 1719
                1702 1704 1708 1704 1703 1697 1700 1698 1689 1704 1707 1714 1712 1718 1718 1722 1716 1713
                1700 1690 1693 1689 1687 1684 1687 1685 1679 1709 1712 1719 1718 1723 1723 1727 1724 1719
                1702 1694 1698 1693 1692 1689 1693 1690 1684 1697 1700 1710 1708 1714 1713 1716 1713 1707
                1690 1689 1690 1686 1685 1681 1686 1684 1676 1698 1700 1708 1707 1713 1713 1714 1710 1703
                1695 1681 1683 1677 1676 1673 1678 1676 1668 1700 1704 1711 1710 1714 1714 1715 1711 1705
                1543 1533 1537 1534 1532 1527 1532 1529 1525 1543 1544 1554 1553 1558 1560 1559 1557 1556
                1538 1535 1536 1533 1533 1528 1533 1531 1527 1538 1540 1547 1546 1552 1554 1553 1551 1550
                1536 1528 1530 1527 1526 1522 1526 1524 1520 1541 1541 1551 1550 1554 1557 1556 1554 1553
                1538 1527 1530 1526 1524 1522 1526 1524 1519 1541 1541 1550 1549 1554 1556 1554 1554 1551
                1530 1526 1527 1524 1520 1517 1524 1521 1516 1527 1529 1536 1535 1538 1540 1541 1541 1539
                1529 1520 1522 1518 1516 1514 1519 1514 1511 1532 1533 1540 1538 1542 1543 1543 1544 1543
                1527 1519 1519 1514 1514 1511 1516 1513 1509 1527 1529 1535 1533 1538 1538 1538 1539 1536
                1522 1509 1509 1505 1504 1502 1508 1502 1500 1526 1528 1534 1533 1538 1538 1540 1540 1537
                1519 1503 1503 1499 1499 1497 1503 1497 1494 1514 1516 1522 1520 1524 1526 1525 1527 1525
                1509 1503 1503 1499 1499 1496 1503 1495 1492 1510 1514 1517 1516 1522 1523 1524 1526 1528
                1368 1493 1492 1489 1489 1486 1495 1486 1482 1497 1502 1512 1504 1508 1508 1511 1512 1385
                897 1428 1497 1495 1497 1495 1502 1493 1489 1490 1496 1507 1499 1503 1503 1504 1436 897
                6500 6500 6500>;

            PS_Config_Lmt_FW_Rawdata_P = <
                1750 1750 1750 1750 1750 1750 1750 1750 65535 65535 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                2000 2000 2000>;

            PS_Config_Lmt_FW_Rawdata_N = <
                650 650 650 650 650 650 650 650 (-65535) (-65535) 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                400 400 400>;

            PS_Config_Lmt_FW_CC_P = <
                112 115 114 114 112 111 111 111 65535 65535 117 117 115 115 115 115 115 111
                115 115 114 112 112 111 110 110 110 111 114 114 111 111 112 112 114 115
                119 114 112 111 110 110 109 109 109 110 114 112 111 111 112 112 112 115
                120 115 112 112 112 111 110 110 110 111 115 114 112 112 114 114 115 117
                119 114 112 111 111 110 110 110 109 110 112 112 110 110 111 112 112 115
                120 115 114 112 112 111 111 110 110 111 115 112 112 111 112 112 114 116
                119 112 111 111 110 110 110 109 109 111 114 112 112 112 112 112 114 116
                120 115 112 112 112 111 111 110 110 115 115 115 114 114 114 115 115 119
                117 114 112 112 111 110 110 110 110 115 112 112 111 111 111 112 112 116
                120 115 114 114 112 111 112 111 111 117 112 112 111 111 112 112 112 116
                119 112 111 111 110 110 110 110 109 119 112 112 112 111 112 114 114 116
                120 112 112 112 110 110 110 110 110 120 114 114 114 112 114 115 115 120
                117 114 112 111 111 110 111 110 110 119 111 111 111 111 112 112 112 116
                117 115 114 114 112 112 112 112 111 119 112 112 112 112 112 112 114 117
                117 112 111 110 110 110 110 112 109 119 112 112 111 111 112 114 114 117
                120 114 112 112 111 111 111 114 110 119 114 112 112 112 114 115 115 120
                116 112 112 111 111 110 111 112 110 116 111 111 110 111 112 112 112 116
                119 114 114 112 112 111 112 112 111 117 114 112 111 112 112 112 114 119
                116 112 111 110 110 110 110 110 109 117 114 112 111 112 112 114 114 119
                119 114 112 112 111 111 111 112 111 120 115 114 114 114 114 115 115 120
                115 112 112 111 111 111 111 111 111 116 114 111 111 111 112 112 114 119
                117 115 114 114 112 112 114 112 112 117 112 112 111 112 112 114 115 120
                116 112 111 111 110 110 111 111 110 116 112 112 111 112 112 114 115 120
                119 112 112 112 111 111 112 112 110 116 115 115 114 115 115 116 117 122
                115 112 112 112 111 111 112 112 110 114 111 112 112 112 114 114 115 120
                116 115 115 114 112 114 115 115 112 114 112 114 112 114 114 115 116 121
                116 112 112 112 111 111 112 112 110 112 112 112 112 112 114 115 115 121
                119 115 115 114 112 114 115 116 112 115 114 114 114 115 115 116 119 122
                115 114 114 112 112 112 114 115 111 112 111 111 112 112 114 114 115 120
                119 115 115 115 115 115 115 115 112 115 114 114 114 115 115 116 119 122
                116 114 112 112 111 111 112 114 110 114 112 112 114 114 115 115 117 121
                119 115 115 114 114 114 115 115 112 115 115 115 115 116 116 117 120 125
                115 115 114 114 112 112 115 115 112 112 112 112 112 112 114 115 116 121
                117 115 115 115 115 115 117 117 114 112 112 111 112 112 114 115 116 124
                115 114 112 112 111 112 116 114 111 111 115 116 112 112 112 112 114 115
                115 112 112 112 112 112 116 115 111 110 115 115 111 110 110 110 112 110
                119 120 120>;

            PS_Config_Lmt_FW_CC_N = <
                69 70 69 69 69 68 68 68 (-65535) (-65535) 72 72 70 70 70 70 70 68
                70 70 69 69 69 68 67 67 67 68 69 69 68 68 69 69 69 70
                72 69 69 68 67 67 66 66 66 67 69 69 68 68 69 69 69 70
                73 70 69 69 69 68 67 67 67 68 70 69 69 69 69 69 70 72
                72 69 69 68 68 67 67 67 66 67 69 69 67 67 68 69 69 70
                73 70 69 69 69 68 68 67 67 68 70 69 69 68 69 69 69 71
                72 69 68 68 67 67 67 66 66 68 69 69 69 69 69 69 69 71
                73 70 69 69 69 68 68 67 67 70 70 70 69 69 69 70 70 72
                72 69 69 69 68 67 67 67 67 70 69 69 68 68 68 69 69 71
                73 70 69 69 69 68 69 68 68 72 69 69 68 68 69 69 69 71
                72 69 68 68 67 67 67 67 66 72 69 69 69 68 69 69 69 71
                73 69 69 69 67 67 67 67 67 73 69 69 69 69 69 70 70 73
                72 69 69 68 68 67 68 67 67 72 68 68 68 68 69 69 69 71
                72 70 69 69 69 69 69 69 68 72 69 69 69 69 69 69 69 72
                72 69 68 67 67 67 67 69 66 72 69 69 68 68 69 69 69 72
                73 69 69 69 68 68 68 69 67 72 69 69 69 69 69 70 70 73
                71 69 69 68 68 67 68 69 67 71 68 68 67 68 69 69 69 71
                72 69 69 69 69 68 69 69 68 72 69 69 68 69 69 69 69 72
                71 69 68 67 67 67 67 67 66 72 69 69 68 69 69 69 69 72
                72 69 69 69 68 68 68 69 68 73 70 69 69 69 69 70 70 73
                70 69 69 68 68 68 68 68 68 71 69 68 68 68 69 69 69 72
                72 70 69 69 69 69 69 69 69 72 69 69 68 69 69 69 70 73
                71 69 68 68 67 67 68 68 67 71 69 69 68 69 69 69 70 73
                72 69 69 69 68 68 69 69 67 71 70 70 69 70 70 71 72 75
                70 69 69 69 68 68 69 69 67 69 68 69 69 69 69 69 70 73
                71 70 70 69 69 69 70 70 69 69 69 69 69 69 69 70 71 74
                71 69 69 69 68 68 69 69 67 69 69 69 69 69 69 70 70 74
                72 70 70 69 69 69 70 71 69 70 69 69 69 70 70 71 72 75
                70 69 69 69 69 69 69 70 68 69 68 68 69 69 69 69 70 73
                72 70 70 70 70 70 70 70 69 70 69 69 69 70 70 71 72 75
                71 69 69 69 68 68 69 69 67 69 69 69 69 69 70 70 72 74
                72 70 70 69 69 69 70 70 69 70 70 70 70 71 71 72 73 76
                70 70 69 69 69 69 70 70 69 69 69 69 69 69 69 70 71 74
                72 70 70 70 70 70 72 72 69 69 69 68 69 69 69 70 71 76
                70 69 69 69 68 69 71 69 68 68 70 71 69 69 69 69 69 70
                70 69 69 69 69 69 71 70 68 67 70 70 68 67 67 67 69 67
                53 54 54>;

            PS_Config_Lmt_FW_CC_I_P = <
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25>;

            PS_Config_Lmt_FW_CC_I_N = <
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0>;

            PS_Config_Lmt_FW_CC_Q_P = <
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25>;

            PS_Config_Lmt_FW_CC_Q_N = <
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0>;

            PS_Config_Lmt_FW_Diff_P = <
                50 50 50 50 50 50 50 50 65535 65535 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50>;

            PS_Config_Lmt_FW_Diff_N = <
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-65535) (-65535) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50)>;

            PS_Config_Diff_Test_Frame = <50>;
        };


        novatek-mp-criteria-5913@0 {

            #address-cells = <1>;
            #size-cells = <0>;
            compatible = "novatek-mp-criteria-5913";


            IC_X_CFG_SIZE = <18>;
            IC_Y_CFG_SIZE = <36>;
            IC_KEY_CFG_SIZE = <0>;
            X_Channel = <18>;
            Y_Channel = <36>;
            AIN_X = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17>;
            AIN_Y = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
                18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35>;

            AIN_KEY = <0 1 2 0xFF>;


            PS_Config_Lmt_Short_Rawdata_P = <
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000 14000
                20000 20000 20000>;

            PS_Config_Lmt_Short_Rawdata_N = <
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000 11000
                11550 11550 11550>;

            PS_Config_Lmt_Short_Diff_P = <
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300 6300
                6300 6300 6300>;

            PS_Config_Lmt_Short_Diff_N = <
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0>;

            PS_Config_Lmt_Short_Base_P = <
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000 2000
                2000 2000 2000>;

            PS_Config_Lmt_Short_Base_N = <
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000) (-2000)
                (-2000) (-2000) (-2000)>;

            PS_Config_Lmt_Open_Rawdata_P = <
                65535 3409 3402 3402 3407 3393 3396 3342 65535 65535 3403 3465 3467 3478 3478 3467 3471 65535
                3098 3136 3137 3134 3137 3127 3130 3121 2950 2993 3168 3179 3180 3189 3190 3188 3185 3138
                3247 3216 3216 3214 3216 3205 3208 3197 3197 3251 3247 3259 3260 3270 3272 3267 3267 3284
                3173 3142 3143 3140 3141 3130 3133 3121 3123 3177 3173 3185 3186 3194 3198 3195 3195 3212
                3254 3221 3223 3219 3219 3208 3212 3199 3201 3257 3251 3264 3264 3273 3276 3273 3275 3293
                3179 3146 3147 3142 3142 3132 3136 3123 3125 3172 3167 3180 3181 3189 3193 3193 3194 3215
                3253 3219 3220 3216 3216 3206 3208 3195 3199 3249 3241 3257 3257 3266 3270 3270 3267 3288
                3180 3145 3147 3142 3143 3133 3136 3123 3128 3169 3163 3177 3176 3184 3188 3190 3188 3211
                3255 3220 3223 3218 3219 3207 3212 3197 3202 3245 3237 3253 3251 3260 3263 3267 3264 3290
                3169 3136 3138 3132 3133 3123 3128 3115 3117 3163 3156 3171 3168 3176 3179 3185 3182 3208
                3246 3211 3215 3208 3208 3199 3203 3190 3193 3244 3236 3247 3247 3255 3258 3264 3262 3288
                3167 3130 3136 3129 3129 3119 3124 3112 3115 3156 3146 3156 3155 3163 3166 3172 3171 3197
                3233 3199 3203 3197 3198 3188 3192 3180 3182 3228 3216 3225 3224 3233 3236 3244 3244 3271
                3155 3121 3125 3119 3120 3110 3114 3106 3104 3145 3136 3143 3142 3151 3154 3162 3163 3190
                3220 3185 3192 3185 3186 3176 3180 3175 3171 3219 3208 3216 3215 3224 3225 3234 3233 3262
                3136 3103 3108 3102 3103 3094 3101 3093 3089 3130 3124 3129 3127 3136 3140 3147 3147 3175
                3207 3173 3179 3172 3175 3164 3171 3169 3160 3207 3201 3203 3202 3211 3212 3221 3221 3251
                3121 3089 3094 3088 3088 3078 3086 3080 3075 3115 3104 3112 3108 3116 3119 3128 3128 3156
                3182 3149 3154 3146 3149 3140 3146 3140 3134 3189 3179 3186 3181 3190 3193 3202 3203 3231
                3099 3064 3071 3064 3065 3056 3064 3058 3055 3101 3090 3098 3093 3101 3104 3111 3112 3141
                3163 3129 3134 3128 3130 3121 3129 3121 3123 3168 3158 3164 3160 3168 3171 3179 3180 3210
                3078 3043 3049 3043 3045 3037 3047 3037 3037 3075 3064 3073 3068 3075 3078 3085 3086 3116
                3140 3107 3111 3106 3107 3099 3107 3099 3098 3149 3137 3146 3141 3149 3151 3156 3159 3189
                3054 3020 3024 3017 3020 3012 3021 3013 3012 3051 3041 3051 3045 3052 3054 3060 3062 3091
                2920 2887 2893 2889 2887 2880 2889 2881 2885 2929 2915 2924 2917 2925 2928 2933 2935 2964
                2842 2809 2813 2808 2809 2802 2811 2803 2807 2834 2824 2833 2826 2833 2835 2842 2844 2873
                2900 2865 2870 2864 2865 2859 2868 2861 2863 2899 2894 2900 2893 2900 2903 2908 2912 2943
                2817 2782 2787 2781 2782 2776 2785 2779 2779 2795 2794 2802 2796 2803 2804 2812 2813 2844
                2872 2841 2844 2839 2839 2833 2843 2834 2837 2856 2854 2864 2856 2863 2865 2872 2874 2903
                2783 2752 2756 2751 2751 2746 2755 2746 2748 2765 2763 2774 2766 2772 2774 2782 2783 2809
                2839 2807 2811 2804 2804 2799 2808 2798 2803 2826 2824 2835 2828 2833 2837 2843 2844 2872
                2753 2720 2724 2718 2718 2712 2722 2712 2716 2734 2731 2744 2735 2742 2744 2751 2752 2778
                2805 2774 2777 2772 2772 2765 2778 2765 2770 2791 2789 2802 2792 2800 2802 2808 2809 2837
                2356 2682 2685 2681 2681 2675 2690 2675 2679 2696 2692 2709 2696 2703 2705 2712 2712 2375
                2331 2733 2737 2731 2733 2726 2742 2725 2730 2757 2753 2772 2756 2764 2765 2772 2774 2362
                2161 2562 2666 2672 2673 2659 2675 2660 2665 2685 2682 2699 2685 2699 2700 2696 2595 2187
                13000 13000 13000>;

            PS_Config_Lmt_Open_Rawdata_N = <
                (-65535) 1835 1832 1832 1835 1827 1828 1800 (-65535) (-65535) 1833 1866 1867 1873 1873 1867 1869 (-65535)
                1668 1688 1689 1688 1689 1684 1686 1681 1588 1611 1706 1712 1712 1717 1718 1716 1715 1690
                1749 1732 1732 1730 1732 1726 1728 1721 1721 1751 1749 1755 1756 1761 1762 1759 1759 1768
                1709 1692 1693 1691 1691 1686 1687 1681 1681 1711 1709 1715 1716 1720 1722 1721 1721 1730
                1752 1735 1735 1733 1733 1728 1730 1723 1723 1754 1751 1758 1758 1763 1764 1763 1763 1773
                1712 1694 1695 1692 1692 1686 1688 1681 1683 1708 1705 1712 1713 1717 1719 1719 1720 1731
                1751 1733 1734 1732 1732 1726 1728 1721 1723 1749 1745 1754 1754 1758 1761 1761 1759 1770
                1712 1693 1695 1692 1693 1687 1688 1681 1684 1707 1703 1711 1710 1714 1716 1718 1716 1729
                1753 1734 1735 1733 1733 1727 1730 1721 1724 1747 1743 1751 1751 1756 1757 1759 1758 1772
                1707 1688 1690 1686 1687 1681 1684 1677 1679 1703 1700 1707 1706 1710 1712 1715 1714 1728
                1748 1729 1731 1728 1728 1723 1725 1718 1719 1747 1742 1749 1749 1753 1754 1758 1756 1770
                1705 1686 1688 1685 1685 1679 1682 1676 1677 1700 1694 1700 1699 1703 1705 1708 1707 1721
                1741 1723 1725 1721 1722 1716 1719 1712 1714 1738 1732 1737 1736 1741 1742 1747 1747 1761
                1699 1681 1683 1679 1680 1674 1677 1672 1672 1693 1688 1693 1692 1697 1698 1702 1703 1718
                1734 1715 1719 1715 1716 1710 1712 1709 1707 1733 1728 1732 1731 1736 1737 1742 1741 1756
                1688 1671 1674 1670 1671 1666 1670 1665 1663 1686 1682 1685 1684 1688 1691 1695 1695 1709
                1727 1709 1712 1708 1709 1704 1707 1707 1702 1727 1723 1725 1724 1729 1730 1735 1735 1751
                1681 1663 1666 1663 1663 1658 1662 1658 1656 1677 1672 1676 1674 1678 1679 1684 1684 1700
                1714 1695 1698 1694 1695 1691 1694 1691 1688 1717 1712 1716 1713 1718 1719 1724 1725 1740
                1669 1650 1653 1650 1651 1646 1650 1646 1645 1670 1664 1668 1665 1670 1672 1675 1676 1691
                1703 1685 1688 1684 1686 1681 1685 1681 1681 1706 1700 1704 1702 1706 1707 1712 1712 1728
                1658 1639 1642 1639 1639 1635 1641 1635 1635 1656 1650 1655 1652 1656 1658 1661 1662 1678
                1691 1673 1675 1672 1673 1669 1673 1669 1668 1695 1689 1694 1691 1695 1697 1700 1701 1717
                1644 1626 1628 1625 1626 1622 1627 1623 1622 1643 1637 1643 1639 1644 1644 1648 1649 1665
                1572 1555 1558 1555 1555 1551 1555 1551 1553 1577 1569 1574 1571 1575 1576 1579 1581 1596
                1530 1513 1515 1512 1513 1509 1513 1509 1511 1526 1520 1525 1522 1525 1527 1530 1532 1547
                1562 1543 1546 1542 1543 1539 1544 1541 1541 1561 1558 1562 1558 1562 1563 1566 1568 1585
                1517 1498 1501 1497 1498 1495 1499 1497 1497 1505 1504 1509 1506 1509 1510 1514 1515 1532
                1546 1530 1532 1529 1529 1525 1531 1526 1527 1538 1537 1542 1538 1541 1543 1546 1548 1563
                1499 1482 1484 1481 1481 1478 1483 1478 1480 1489 1488 1494 1490 1492 1494 1498 1499 1513
                1529 1511 1513 1510 1510 1507 1512 1506 1509 1522 1520 1527 1523 1525 1527 1531 1532 1546
                1483 1464 1467 1464 1464 1460 1466 1460 1462 1472 1471 1478 1473 1476 1478 1481 1482 1496
                1511 1494 1495 1492 1492 1489 1496 1489 1492 1503 1502 1509 1504 1508 1509 1512 1513 1527
                1268 1444 1446 1443 1443 1441 1448 1441 1443 1452 1450 1459 1452 1455 1457 1460 1460 1279
                1255 1471 1474 1471 1471 1468 1476 1467 1470 1485 1483 1492 1484 1488 1489 1492 1494 1272
                1163 1380 1436 1439 1439 1432 1441 1432 1435 1446 1444 1453 1446 1453 1454 1452 1397 1177
                6500 6500 6500>;

            PS_Config_Lmt_FW_Rawdata_P = <
                65535 1750 1750 1750 1750 1750 1750 1750 65535 65535 1750 1750 1750 1750 1750 1750 1750 65535
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750 1750
                2000 2000 2000>;

            PS_Config_Lmt_FW_Rawdata_N = <
                (-65535) 650 650 650 650 650 650 650 (-65535) (-65535) 650 650 650 650 650 650 650 (-65535)
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650 650
                400 400 400>;

            PS_Config_Lmt_FW_CC_P = <
                65535 125 122 122 122 122 121 126 65535 65535 131 127 129 127 127 127 130 65535
                129 124 121 121 121 122 121 122 122 125 125 122 124 122 122 124 125 129
                126 121 121 121 121 121 120 121 121 129 127 126 126 126 126 126 127 131
                126 122 121 121 121 121 121 122 121 126 126 124 125 124 124 125 125 129
                126 122 121 121 121 121 121 122 121 127 126 125 126 126 125 125 126 130
                127 124 122 122 122 124 122 124 124 126 125 122 124 122 122 122 124 127
                125 121 120 120 120 121 120 121 121 129 127 126 126 126 126 126 126 130
                126 121 121 121 121 121 121 122 122 126 125 124 124 124 124 124 124 129
                126 121 121 121 121 121 121 122 121 127 126 125 125 125 124 124 125 129
                127 122 122 122 122 122 122 124 124 126 124 124 124 122 122 122 124 127
                125 121 121 120 120 121 121 121 121 130 127 126 126 125 125 125 126 129
                125 121 121 121 121 121 121 122 121 130 125 124 124 122 122 122 122 126
                125 121 121 121 121 121 121 124 122 131 126 124 124 124 122 124 124 127
                126 122 122 122 122 124 124 126 124 130 126 122 122 121 121 121 121 125
                124 121 121 120 121 121 121 125 121 133 129 126 126 125 125 125 125 129
                125 121 121 121 121 122 121 126 122 131 126 122 124 122 122 122 122 126
                125 121 121 121 121 122 122 124 122 131 126 124 124 122 122 122 122 126
                126 122 122 122 122 124 124 125 124 130 124 121 121 121 121 121 121 124
                124 121 121 121 121 121 121 122 121 133 127 125 125 124 124 124 124 127
                125 121 121 121 121 122 121 124 124 131 125 122 122 121 121 121 121 125
                124 121 121 121 121 122 122 122 122 133 125 124 124 122 122 122 122 126
                126 122 124 124 122 125 125 125 124 130 122 121 121 120 120 121 120 122
                124 121 121 121 121 122 121 122 121 134 126 125 126 124 124 122 122 126
                124 121 121 121 121 124 122 125 122 131 124 122 122 121 121 121 121 124
                122 120 120 121 121 121 121 124 121 130 124 121 121 121 120 120 120 124
                125 121 122 121 122 124 124 126 122 126 122 121 121 118 118 118 118 121
                122 120 120 120 120 121 121 124 121 126 126 124 124 121 121 121 121 125
                124 121 121 121 121 122 122 126 121 121 124 121 121 120 120 120 118 121
                124 121 121 121 121 122 122 125 121 121 125 121 121 120 120 120 120 122
                125 121 122 121 122 124 124 126 122 120 122 121 121 118 118 118 118 121
                121 120 120 120 120 121 121 124 121 122 126 124 122 121 121 121 121 124
                124 121 121 121 121 122 122 125 121 120 124 121 121 118 118 118 118 121
                124 121 121 121 121 122 122 126 121 121 125 121 121 120 120 120 120 122
                122 121 121 122 122 124 125 126 122 118 122 121 120 118 118 118 118 118
                120 120 120 120 120 121 124 124 120 121 126 124 121 121 121 121 121 121
                117 118 118 120 120 121 124 125 121 120 125 122 121 118 118 118 118 117
                119 120 120>;

            PS_Config_Lmt_FW_CC_N = <
                (-65535) 67 66 66 66 66 65 68 (-65535) (-65535) 71 69 69 69 69 69 70 (-65535)
                69 67 65 65 65 66 65 66 66 67 67 66 67 66 66 67 67 69
                68 65 65 65 65 65 64 65 65 69 69 68 68 68 68 68 69 71
                68 66 65 65 65 65 65 66 65 68 68 67 67 67 67 67 67 69
                68 66 65 65 65 65 65 66 65 69 68 67 68 68 67 67 68 70
                69 67 66 66 66 67 66 67 67 68 67 66 67 66 66 66 67 69
                67 65 64 64 64 65 64 65 65 69 69 68 68 68 68 68 68 70
                68 65 65 65 65 65 65 66 66 68 67 67 67 67 67 67 67 69
                68 65 65 65 65 65 65 66 65 69 68 67 67 67 67 67 67 69
                69 66 66 66 66 66 66 67 67 68 67 67 67 66 66 66 67 69
                67 65 65 64 64 65 65 65 65 70 69 68 68 67 67 67 68 69
                67 65 65 65 65 65 65 66 65 70 67 67 67 66 66 66 66 68
                67 65 65 65 65 65 65 67 66 71 68 67 67 67 66 67 67 69
                68 66 66 66 66 67 67 68 67 70 68 66 66 65 65 65 65 67
                67 65 65 64 65 65 65 67 65 71 69 68 68 67 67 67 67 69
                67 65 65 65 65 66 65 68 66 71 68 66 67 66 66 66 66 68
                67 65 65 65 65 66 66 67 66 71 68 67 67 66 66 66 66 68
                68 66 66 66 66 67 67 67 67 70 67 65 65 65 65 65 65 67
                67 65 65 65 65 65 65 66 65 71 69 67 67 67 67 67 67 69
                67 65 65 65 65 66 65 67 67 71 67 66 66 65 65 65 65 67
                67 65 65 65 65 66 66 66 66 71 67 67 67 66 66 66 66 68
                68 66 67 67 66 67 67 67 67 70 66 65 65 64 64 65 64 66
                67 65 65 65 65 66 65 66 65 72 68 67 68 67 67 66 66 68
                67 65 65 65 65 67 66 67 66 71 67 66 66 65 65 65 65 67
                66 64 64 65 65 65 65 67 65 70 67 65 65 65 64 64 64 67
                67 65 66 65 66 67 67 68 66 68 66 65 65 64 64 64 64 65
                66 64 64 64 64 65 65 67 65 68 68 67 67 65 65 65 65 67
                67 65 65 65 65 66 66 68 65 65 67 65 65 64 64 64 64 65
                67 65 65 65 65 66 66 67 65 65 67 65 65 64 64 64 64 66
                67 65 66 65 66 67 67 68 66 64 66 65 65 64 64 64 64 65
                65 64 64 64 64 65 65 67 65 66 68 67 66 65 65 65 65 67
                67 65 65 65 65 66 66 67 65 64 67 65 65 64 64 64 64 65
                67 65 65 65 65 66 66 68 65 65 67 65 65 64 64 64 64 66
                66 65 65 66 66 67 67 68 66 64 66 65 64 64 64 64 64 64
                64 64 64 64 64 65 67 67 64 65 68 67 65 65 65 65 65 65
                63 64 64 64 64 65 67 67 65 64 67 66 65 64 64 64 64 63
                53 54 54>;

            PS_Config_Lmt_FW_CC_I_P = <
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25>;

            PS_Config_Lmt_FW_CC_I_N = <
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0>;

            PS_Config_Lmt_FW_CC_Q_P = <
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25
                25 25 25>;

            PS_Config_Lmt_FW_CC_Q_N = <
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
                0 0 0>;

            PS_Config_Lmt_FW_Diff_P = <
                65535 50 50 50 50 50 50 50 65535 65535 50 50 50 50 50 50 50 65535
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50
                50 50 50>;

            PS_Config_Lmt_FW_Diff_N = <
                (-65535) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-65535) (-65535) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-65535)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50) (-50)
                (-50) (-50) (-50)>;

            PS_Config_Diff_Test_Frame = <50>;
        };
    };
};
# 17 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm660-synaptics-tcm-i2c_f7a.dtsi" 1
# 33 "../arch/arm64/boot/dts/qcom/sdm660-synaptics-tcm-i2c_f7a.dtsi"
&i2c_1 {
 status = "ok";
 synaptics_tcm@20 {
  compatible = "synaptics,tcm-i2c";
  reg = <0x20>;

  interrupt-parent = <&tlmm>;
  interrupts = <67 0x2008>;
  vdd-supply = <&pm660_l11>;

  pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
  pinctrl-0 = <&ts_active>;
  pinctrl-1 = <&ts_int_suspend>;
  synaptics,bus-reg-name = "vdd";


  synaptics,irq-gpio = <&tlmm 67 0x2008>;
  synaptics,irq-on-state = <0>;

  synaptics,reset-gpio = <&tlmm 66 0x0000>;
  synaptics,reset-on-state = <0>;
  synaptics,reset-active-ms = <20>;
  synaptics,reset-delay-ms = <200>;
  synaptics,power-delay-ms = <200>;
  synaptics,ubl-i2c-addr = <0x20>;
 };
};
# 18 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dtsi" 2

/ {
 mtp_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;
# 1 "../arch/arm64/boot/dts/qcom/fg-gen3-batterydata-m6100atl-4000mah.dtsi" 1

qcom,m6100atl_4000mah {
 qcom, = <24>;

 qcom,max-voltage-uv = <4400000>;
 qcom,fastchg-current-ma = <2900>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,nom-batt-capacity-mah = <4000>;
 qcom,batt-id-kohm = <68>;
 qcom,battery-beta = <4250>;
 qcom,battery-full-design = <4000>;
 qcom,battery-type = "3633204_lc_m6100_atl4000mah_fg_averaged_masterslave_sep25th2018";
 qcom,checksum = <0x8156>;
 qcom,gui-version = "PM660GUI - 0.0.0.45";
 qcom,fg-profile-data = [
   70 20 AD 04
   1E 0B BF 05
   FF 1C 2B FB
   E3 04 AD 03
   CB 17 22 2A
   C7 4D 29 5B
   86 00 00 00
   0F 00 00 00
   00 00 B0 CC
   CD C4 2F D2
   1B 00 08 00
   F5 DA 2B E4
   45 FD 22 F3
   4B FB 55 13
   17 05 85 2B
   1C 06 09 20
   27 00 14 00
   19 20 14 05
   EB 0A D7 05
   CF 1C E7 02
   0C 0C 2A 12
   88 18 FC 23
   BC 4D 91 5B
   6C 00 00 00
   0D 00 00 00
   00 00 F8 07
   D8 C2 62 C2
   16 00 00 00
   1A EB 2B E4
   45 F4 97 EB
   61 07 22 02
   D1 FD A8 1A
   A4 33 CC FF
   07 10 00 00
   B8 0F 66 46
   16 00 40 00
   6E 01 0A FA
   FF 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
 ];
};
# 23 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/fg-gen3-batterydata-m6100sun-4000mah.dtsi" 1

qcom,m6100sun_4000mah {
 qcom, = <24>;

 qcom,max-voltage-uv = <4400000>;
 qcom,fastchg-current-ma = <2900>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,nom-batt-capacity-mah = <4000>;
 qcom,batt-id-kohm = <330>;
 qcom,battery-beta = <4250>;
 qcom,battery-full-design = <4000>;
 qcom,battery-type = "3632066_lc_m6100_sunwoda_4000mah_fg_averaged_masterslave_oct17th2018";
 qcom,checksum = <0xFAC0>;
 qcom,gui-version = "PM660GUI - 0.0.0.45";
 qcom,fg-profile-data = [
   D0 1E E7 FC
   AE 03 EE 06
   BF 1C 74 02
   AA 0C ED 0B
   91 17 26 2A
   C8 4D 26 5B
   63 00 00 00
   0F 00 00 00
   00 00 2C CD
   E8 C4 53 D2
   1C 00 08 00
   9A E2 46 ED
   6D FC 39 FA
   99 EC 5B 12
   1F F5 48 2A
   31 06 09 20
   27 00 14 00
   1D 20 14 05
   E0 0A EB 05
   BB 1C 20 03
   D7 15 56 12
   78 18 D9 23
   E6 4D 30 5B
   6B 00 00 00
   0E 00 00 00
   00 00 94 D5
   3E CA 89 C2
   16 00 00 00
   85 00 46 ED
   F3 06 16 F2
   CD EC 40 02
   05 FA A1 1A
   B4 33 CC FF
   07 10 00 00
   AB 0F 66 46
   16 00 40 00
   79 01 0A FA
   FF 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
 ];
};
# 24 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/fg-gen3-batterydata-m6100default-4000mah.dtsi" 1

qcom,m6100default_4000mah {
 qcom, = <24>;

 qcom,max-voltage-uv = <4400000>;
 qcom,fastchg-current-ma = <2900>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,nom-batt-capacity-mah = <3000>;
 qcom,batt-id-kohm = <666>;
 qcom,battery-beta = <3435>;
 qcom,battery-full-design = <4000>;
 qcom,battery-type = "unknown-default";
 qcom,checksum = <0xEE03>;
 qcom,gui-version = "PM660GUI - 0.0.0.45";
 qcom,fg-profile-data = [
   CC 1F 59 05
   AF 0A 35 FC
   EE 1C C5 01
   45 04 2C 0A
   D4 17 F0 23
   29 44 8E 5A
   7C 00 00 00
   10 00 00 00
   00 00 BD CD
   CA CD 05 D2
   22 00 08 00
   8F E2 99 ED
   65 FC 09 01
   83 F3 C0 13
   77 D3 20 2A
   28 06 09 20
   27 00 14 00
   F0 1F 41 05
   D1 0A E8 05
   C6 1C F6 02
   FB 15 3A 12
   91 18 CB 23
   ED 4D 25 5B
   6A 00 00 00
   0E 00 00 00
   00 00 4E CC
   A4 C2 27 B2
   19 00 00 00
   87 EB 99 ED
   E6 06 F5 EB
   CD 06 17 FB
   2D FC 7D 1A
   99 33 CC FF
   07 10 00 00
   80 0B 66 46
   19 00 40 00
   A8 01 0A FA
   FF 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
   00 00 00 00
 ];
};
# 25 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dtsi" 2
 };
};

&uartblsp1dm1 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_active>;
};

&ufsphy1 {
 vdda-phy-supply = <&pm660l_l1>;
 vdda-pll-supply = <&pm660_l10>;
 vdda-phy-max-microamp = <51400>;
 vdda-pll-max-microamp = <14200>;
 status = "ok";
};

&ufs1 {
 vdd-hba-supply = <&gdsc_ufs>;
 vdd-hba-fixed-regulator;
 vcc-supply = <&pm660l_l4>;
 vccq2-supply = <&pm660_l8>;
 vcc-max-microamp = <500000>;
 vccq2-max-microamp = <600000>;
 qcom,vddp-ref-clk-supply = <&pm660_l1>;
 qcom,vddp-ref-clk-max-microamp = <100>;

 status = "ok";
};

&pm660_gpios {

 gpio@c300 {
  qcom,mode = <0>;
  qcom,vin-sel = <1>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };


 gpio@ca00 {
  status = "okay";
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
 };
};

&i2c_6 {
 status = "okay";
 nq@28 {
  compatible = "qcom,nq-nci";
  reg = <0x28>;
  qcom,nq-irq = <&tlmm 28 0x00>;
  qcom,nq-ven = <&tlmm 29 0x00>;
  qcom,nq-firm = <&tlmm 30 0x00>;
  qcom,nq-clkreq = <&pm660_gpios 4 0x00>;
  qcom,nq-esepwr = <&tlmm 31 0x00>;
  interrupt-parent = <&tlmm>;
  qcom,clk-src = "BBCLK3";
  interrupts = <28 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active", "nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_enable_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend>;
  clocks = <&clock_rpmcc 56>;
  clock-names = "ref_clk";
 };
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_dsi {
 hw-config = "split_dsi";
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_td4320_boe_fhdplus_video>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 qcom,platform-reset-gpio = <&tlmm 53 0>;
 qcom,platform-te-gpio = <&tlmm 59 0>;
};

&mdss_dp_ctrl {
 pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
 pinctrl-0 = <&mdss_dp_aux_active &mdss_dp_usbplug_cc_active>;
 pinctrl-1 = <&mdss_dp_aux_suspend &mdss_dp_usbplug_cc_suspend>;
 qcom,aux-en-gpio = <&tlmm 55 0>;
 qcom,aux-sel-gpio = <&tlmm 56 0>;
 qcom,usbplug-cc-gpio = <&tlmm 58 0>;
};

&pm660l_wled {
 qcom,led-strings-list = [00 01];
};

&dsi_nt36672_tianma_fhd_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt36672_jdi_fhd_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt36672a_tianma_fhdplus_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt36672a_shenchao_fhdplus_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_td4320_boe_fhdplus_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_nt35597_truly_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_nt35597_truly_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_sharp_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35597_truly_dsc_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35597_truly_dsc_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35695b_truly_fhd_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35695b_truly_fhd_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_rm67195_amoled_fhd_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply_labibb_amoled>;
};

&dsi_lgd_incell_sw49106_fhd_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&sdhc_1 {

 vdd-supply = <&pm660l_l4>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <200 570000>;


 vdd-io-supply = <&pm660_l8>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 192000000
        384000000>;

 qcom,nonremovable;
 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

 status = "ok";
};

&sdhc_2 {

 vdd-supply = <&pm660l_l5>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <15000 800000>;


 vdd-io-supply = <&pm660l_l2>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 0 125 0
   1 &intc 0 0 221 0
   2 &tlmm 54 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&tlmm 54 0x0>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
        200000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";

 status = "ok";
};

&soc {

 goodix_fp {
 compatible = "goodix,fingerprint";
 interrupt-parent = <&tlmm>;
 interrupt = <72 0x0>;
 vcc_spi-supply = <&pm660l_l3>;
 vcc_ana-supply = <&pm660l_l3>;
 vdd_io-supply = <&pm660l_l3>;
 fp-gpio-irq = <&tlmm 72 0x00>;
 fp-gpio-reset = <&tlmm 20 0x00>;
 status = "okay";
 };

 fpc1020 {
  status = "ok";
  compatible = "fpc,fpc1020";
  interrupt-parent = <&tlmm>;
  interrupts = <72 0x0>;
  fpc,gpio_rst = <&tlmm 20 0x0>;
  fpc,gpio_irq = <&tlmm 72 0x0>;
  vcc_spi-supply = <&pm660_l13>;
  vdd_io-supply = <&pm660_l13>;
  vdd_ana-supply = <&pm660_l13>;

  pinctrl-names = "fpc1020_reset_reset",
   "fpc1020_reset_active",
   "fpc1020_irq_active";

  pinctrl-0 = <&msm_gpio_20>;
  pinctrl-1 = <&msm_gpio_20_output_high>;
  pinctrl-2 = <&msm_gpio_72>;
 };

 qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
 };
 ant_check {
  compatible = "ant_check";
         ant_check_gpio = <&tlmm 74 0x0>;
  pinctrl-names = "default";
  pinctrl-0 = <&ant_check_default>;
 };
};

&mem_client_3_size {
 qcom,peripheral-size = <0xf00000>;
};

&pm660_fg {
 qcom,battery-data = <&mtp_batterydata>;
};
# 19 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dts" 2


# 1 "../arch/arm64/boot/dts/qcom/sdm660-internal-codec.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm660-internal-codec.dtsi"
&slim_aud {
 status = "disabled";
};

&dai_slim {
 status = "disabled";
};

&wcd9335 {
 status = "disabled";
};

&wcd934x_cdc {
 status = "disabled";
};

&clock_audio {
 status = "disabled";
};

&wcd_rst_gpio {
 status = "disabled";
};

&wcd9xxx_intc {
 status = "disabled";
};

&tasha_snd {
 status = "disabled";
};

&tavil_snd {
 status = "disabled";
};





&wdsp_mgr {
 status = "disabled";
};

&wdsp_glink {
 status = "disabled";
};

&glink_spi_xprt_wdsp {
 status = "disabled";
};

&glink_fifo_wdsp {
 status = "disabled";
};

&glink_qos_wdsp {
 status = "disabled";
};

&int_codec {
 status = "okay";
 qcom,wsa-disable;
};

&pmic_analog_codec {
 status = "okay";
};

&msm_sdw_codec {
 status = "okay";
};

&i2c_6 {
 status = "okay";
 tas2557@4c {
   compatible = "ti,tas2557";
   reg = <0x4c>;
   #ti,load = <0>;
   #ti,channel = <0>;
   i2c-pull-up;
   vdd-supply = <&pm660l_l6>;
   vcc_i2c-supply = <&pm660l_l6>;
   ti,cdc-reset-gpio = <&tlmm 77 0>;
   ti,irq-gpio = <&tlmm 73 0>;
   ti,i2s-bits = <16>;
   status = "ok";
  };

 max98927@3a {
  compatible = "maxim,max98927L";
  status = "okay";
  reg = <0x3a>;
  mono_stereo_mode = <0>;
  interleave_mode = <0>;
  maxim,98927-reset-gpio = <&tlmm 77 0>;
 };

 tfa98xx@34 {
   compatible = "nxp,tfa98xx";
   reg = <0x34>;
   i2c-pull-up;
   vdd-supply = <&pm660l_l6>;
   vcc_i2c-supply = <&pm660l_l6>;
   reset-gpio = <&tlmm 77 0>;
   irq-gpio = <&tlmm 73 0>;
   status = "ok";
  };
};
# 22 "../arch/arm64/boot/dts/qcom/sdm660-mtp_f7a.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. SDM 660 PM660 + PM660L MTP F7A";
 compatible = "qcom,sdm660-mtp", "qcom,sdm660", "qcom,mtp";
 qcom,board-id = <0x20008 0>;
 qcom,pmic-id = <0x0001001b 0x0101011a 0x0 0x0>,
   <0x0001001b 0x0201011a 0x0 0x0>,
   <0x0001001b 0x0102001a 0x0 0x0>;
};

&tavil_snd {
 qcom,msm-mbhc-moist-cfg = <0>, <0>, <3>;
};

&pm660l_l3 {
        regulator-always-on;
};
&tlmm {
};

&soc {
};
