onbreak {quit -force}
onerror {quit -force}

asim +access +r +m+lab8_block_design  -L xpm -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_15 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -O5 xil_defaultlib.lab8_block_design xil_defaultlib.glbl

set NumericStdNoWarnings 1
set StdArithNoWarnings 1

do {wave.do}

view wave
view structure

do {lab8_block_design.udo}

run

endsim

quit -force
