{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755052224114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755052224114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 12 23:30:24 2025 " "Processing started: Tue Aug 12 23:30:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755052224114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052224114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rafaelAula2 -c rafaelAula2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rafaelAula2 -c rafaelAula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052224114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755052224243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEMUX/DEMUX_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DEMUX/DEMUX_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_4bits " "Found entity 1: DEMUX_4bits" {  } { { "DEMUX/DEMUX_4bits.bdf" "" { Schematic "/home/civ/SAP-BR/DEMUX/DEMUX_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EEPROM/EEPROM_53x18_FULL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EEPROM/EEPROM_53x18_FULL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_53x18_FULL " "Found entity 1: EEPROM_53x18_FULL" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux/MuxDuplode8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux/MuxDuplode8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDuplode8bits " "Found entity 1: MuxDuplode8bits" {  } { { "Mux/MuxDuplode8bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux/MuxDuplode4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux/MuxDuplode4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDuplode4bits " "Found entity 1: MuxDuplode4bits" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "/home/civ/SAP-BR/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CI_74LS157/CI_74LS157.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CI_74LS157/CI_74LS157.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI_74LS157 " "Found entity 1: CI_74LS157" {  } { { "CI_74LS157/CI_74LS157.bdf" "" { Schematic "/home/civ/SAP-BR/CI_74LS157/CI_74LS157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM74LS138/DM74LS138.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DM74LS138/DM74LS138.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS138 " "Found entity 1: DM74LS138" {  } { { "DM74LS138/DM74LS138.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS138/DM74LS138.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SN74LS173/SN74LS173.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SN74LS173/SN74LS173.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS173 " "Found entity 1: SN74LS173" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA74LS283/FA74LS283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FA74LS283/FA74LS283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA74LS283 " "Found entity 1: FA74LS283" {  } { { "FA74LS283/FA74LS283.bdf" "" { Schematic "/home/civ/SAP-BR/FA74LS283/FA74LS283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/RAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/RAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM/RAM.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/Cell_1_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/Cell_1_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cell_1_bit " "Found entity 1: Cell_1_bit" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/Cell_8x8_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/Cell_8x8_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cell_8x8_bits " "Found entity 1: Cell_8x8_bits" {  } { { "RAM/Cell_8x8_bits.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_8x8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/AND_8x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/AND_8x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8x8 " "Found entity 1: AND_8x8" {  } { { "RAM/AND_8x8.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/AND_8x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM74LS161A/DM74LS161A.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DM74LS161A/DM74LS161A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS161A " "Found entity 1: DM74LS161A" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC/PC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PC/PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.bdf" "" { Schematic "/home/civ/SAP-BR/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC/ACC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ACC/ACC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC/ACC.bdf" "" { Schematic "/home/civ/SAP-BR/ACC/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BR/BR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BR/BR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR/BR.bdf" "" { Schematic "/home/civ/SAP-BR/BR/BR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR/IR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file IR/IR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR/IR.bdf" "" { Schematic "/home/civ/SAP-BR/IR/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR/MAR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAR/MAR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR/MAR.bdf" "" { Schematic "/home/civ/SAP-BR/MAR/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228503 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR " "Entity \"OR\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "OR/OR.bdf" "" { Schematic "/home/civ/SAP-BR/OR/OR.bdf" { } } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1755052228503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OR/OR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OR/OR.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EEPROM/EEPROM_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EEPROM/EEPROM_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_1bit " "Found entity 1: EEPROM_1bit" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EEPROM/EEPROM_53x18_EMPTY.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EEPROM/EEPROM_53x18_EMPTY.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_53x18_EMPTY " "Found entity 1: EEPROM_53x18_EMPTY" {  } { { "EEPROM/EEPROM_53x18_EMPTY.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_EMPTY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEMUX/DEMUX_3bits_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DEMUX/DEMUX_3bits_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_3bits_3 " "Found entity 1: DEMUX_3bits_3" {  } { { "DEMUX/DEMUX_3bits_3.bdf" "" { Schematic "/home/civ/SAP-BR/DEMUX/DEMUX_3bits_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755052228507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052228507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EEPROM_53x18_FULL " "Elaborating entity \"EEPROM_53x18_FULL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755052228537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEPROM_1bit EEPROM_1bit:inst1 " "Elaborating entity \"EEPROM_1bit\" for hierarchy \"EEPROM_1bit:inst1\"" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "inst1" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { { 160 168 264 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755052229070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_3bits_3 DEMUX_3bits_3:inst " "Elaborating entity \"DEMUX_3bits_3\" for hierarchy \"DEMUX_3bits_3:inst\"" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "inst" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { { 408 -288 -120 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755052229071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_4bits DEMUX_4bits:inst547 " "Elaborating entity \"DEMUX_4bits\" for hierarchy \"DEMUX_4bits:inst547\"" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "inst547" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { { 408 -632 -312 544 "inst547" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755052229072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM74LS138 DEMUX_4bits:inst547\|DM74LS138:inst4 " "Elaborating entity \"DM74LS138\" for hierarchy \"DEMUX_4bits:inst547\|DM74LS138:inst4\"" {  } { { "DEMUX/DEMUX_4bits.bdf" "inst4" { Schematic "/home/civ/SAP-BR/DEMUX/DEMUX_4bits.bdf" { { 376 1040 1136 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755052229074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755052229622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755052229953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755052229953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755052229973 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755052229973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755052229973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755052229973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755052229976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 12 23:30:29 2025 " "Processing ended: Tue Aug 12 23:30:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755052229976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755052229976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755052229976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755052229976 ""}
