$date
	Sun Oct 23 09:46:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#295579
b10001 !
1"
#295582
b10001 &
b10001 %
1$
#295583
0"
#295586
b110100 &
b110100 %
#295590
b11010 &
b11010 %
#295594
b1101 &
b1101 %
#295598
b101000 &
b101000 %
#295602
b10100 &
b10100 %
#295606
b1010 &
b1010 %
#295610
b101 &
b101 %
#295614
b10000 &
b10000 %
#295618
b1000 &
b1000 %
#295622
b100 &
b100 %
#295626
b10 &
b10 %
#295630
b1 &
1#
b1 %
#295634
b0 &
b0 %
0#
0$
#1306242
b11 &
b11 %
1$
b11 !
1"
#1306243
0"
#1306246
b1010 &
b1010 %
#1306250
b101 &
b101 %
#1306254
b10000 &
b10000 %
#1306258
b1000 &
b1000 %
#1306262
b100 &
b100 %
#1306266
b10 &
b10 %
#1306270
b1 &
1#
b1 %
#1306274
b0 &
b0 %
0#
0$
#2299752
b111 !
1"
#2299754
b111 &
b111 %
1$
#2299755
0"
#2299758
b10110 &
b10110 %
#2299762
b1011 &
b1011 %
#2299766
b100010 &
b100010 %
#2299770
b10001 &
b10001 %
#2299774
b110100 &
b110100 %
#2299778
b11010 &
b11010 %
#2299782
b1101 &
b1101 %
#2299786
b101000 &
b101000 %
#2299790
b10100 &
b10100 %
#2299794
b1010 &
b1010 %
#2299798
b101 &
b101 %
#2299802
b10000 &
b10000 %
#2299806
b1000 &
b1000 %
#2299810
b100 &
b100 %
#2299814
b10 &
b10 %
#2299818
b1 &
b1 %
1#
#2299822
b0 &
0#
b0 %
0$
#4500012
