{"vcs1":{"timestamp_begin":1729344465.713936033, "rt":2.19, "ut":0.25, "st":0.24}}
{"vcselab":{"timestamp_begin":1729344467.990998960, "rt":2.23, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1729344470.309979113, "rt":0.35, "ut":0.17, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729344465.037578641}
{"VCS_COMP_START_TIME": 1729344465.037578641}
{"VCS_COMP_END_TIME": 1729344471.819807669}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329952}}
{"stitch_vcselab": {"peak_mem": 215124}}
