Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr  4 23:31:22 2024
| Host         : Edward-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mnist_bd_wrapper_timing_summary_routed.rpt -pb mnist_bd_wrapper_timing_summary_routed.pb -rpx mnist_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mnist_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.513       -8.069                     55                77576        0.022        0.000                      0                77576        3.750        0.000                       0                 33318  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.513       -8.069                     55                77576        0.022        0.000                      0                77576        3.750        0.000                       0                 33318  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           55  Failing Endpoints,  Worst Slack       -0.513ns,  Total Violation       -8.069ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.513ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 1.560ns (16.252%)  route 8.039ns (83.748%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.731     3.025    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X65Y41         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.456     3.481 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[49]/Q
                         net (fo=177, routed)         1.867     5.348    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_pp0_stage48
    SLICE_X80Y42         LUT4 (Prop_lut4_I2_O)        0.152     5.500 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_787__0/O
                         net (fo=24, routed)          1.127     6.627    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_787__0_n_1
    SLICE_X82Y44         LUT6 (Prop_lut6_I0_O)        0.332     6.959 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1198__0/O
                         net (fo=1, routed)           0.403     7.362    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1198__0_n_1
    SLICE_X83Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_848__0/O
                         net (fo=1, routed)           0.987     8.473    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_848__0_n_1
    SLICE_X70Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.597 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_395/O
                         net (fo=1, routed)           0.450     9.047    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_395_n_1
    SLICE_X71Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.171 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_112__0/O
                         net (fo=1, routed)           1.329    10.500    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_112__0_n_1
    SLICE_X38Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.624 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_30/O
                         net (fo=1, routed)           0.770    11.394    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_30_n_1
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_4/O
                         net (fo=4, routed)           1.106    12.624    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y4          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.523    12.702    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.111    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.466ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.527ns (25.809%)  route 7.264ns (74.191%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.727     3.021    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X67Y36         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     3.477 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[30]/Q
                         net (fo=189, routed)         1.121     4.598    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_pp0_stage29
    SLICE_X68Y36         LUT5 (Prop_lut5_I0_O)        0.152     4.750 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_981/O
                         net (fo=9, routed)           1.145     5.896    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_981_n_1
    SLICE_X72Y38         LUT6 (Prop_lut6_I4_O)        0.326     6.222 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1173/O
                         net (fo=2, routed)           0.964     7.185    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1173_n_1
    SLICE_X72Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.309 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.649     7.959    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_898_n_1
    SLICE_X75Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.083 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.296     8.378    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_566_n_1
    SLICE_X79Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_255/O
                         net (fo=1, routed)           0.809     9.311    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_255_n_1
    SLICE_X79Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.435 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_111/O
                         net (fo=2, routed)           0.613    10.048    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_111_n_1
    SLICE_X80Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_114__0/O
                         net (fo=1, routed)           0.000    10.172    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_114__0_n_1
    SLICE_X80Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.719 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_69/O[2]
                         net (fo=1, routed)           0.418    11.137    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_69_n_6
    SLICE_X85Y36         LUT6 (Prop_lut6_I3_O)        0.302    11.439 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_26__1/O
                         net (fo=1, routed)           0.412    11.850    mnist_bd_i/lenet_cnn_0/inst/grp_max_pooling2_fu_790/ram_reg_0
    SLICE_X85Y35         LUT3 (Prop_lut3_I2_O)        0.124    11.974 r  mnist_bd_i/lenet_cnn_0/inst/grp_max_pooling2_fu_790/ram_reg_0_i_3__2/O
                         net (fo=2, routed)           0.838    12.812    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/addr0[10]
    RAMB36_X4Y6          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.658    12.837    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.066    
                         clock uncertainty           -0.154    12.912    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.346    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                 -0.466    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 2.527ns (26.020%)  route 7.185ns (73.980%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.727     3.021    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X67Y36         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     3.477 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[30]/Q
                         net (fo=189, routed)         1.121     4.598    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_pp0_stage29
    SLICE_X68Y36         LUT5 (Prop_lut5_I0_O)        0.152     4.750 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_981/O
                         net (fo=9, routed)           1.145     5.896    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_981_n_1
    SLICE_X72Y38         LUT6 (Prop_lut6_I4_O)        0.326     6.222 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1173/O
                         net (fo=2, routed)           0.964     7.185    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1173_n_1
    SLICE_X72Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.309 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.649     7.959    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_898_n_1
    SLICE_X75Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.083 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.296     8.378    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_566_n_1
    SLICE_X79Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_255/O
                         net (fo=1, routed)           0.809     9.311    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_255_n_1
    SLICE_X79Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.435 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_111/O
                         net (fo=2, routed)           0.613    10.048    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_111_n_1
    SLICE_X80Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_114__0/O
                         net (fo=1, routed)           0.000    10.172    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_114__0_n_1
    SLICE_X80Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.719 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_69/O[2]
                         net (fo=1, routed)           0.418    11.137    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_69_n_6
    SLICE_X85Y36         LUT6 (Prop_lut6_I3_O)        0.302    11.439 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_26__1/O
                         net (fo=1, routed)           0.412    11.850    mnist_bd_i/lenet_cnn_0/inst/grp_max_pooling2_fu_790/ram_reg_0
    SLICE_X85Y35         LUT3 (Prop_lut3_I2_O)        0.124    11.974 r  mnist_bd_i/lenet_cnn_0/inst/grp_max_pooling2_fu_790/ram_reg_0_i_3__2/O
                         net (fo=2, routed)           0.758    12.733    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/addr0[10]
    RAMB36_X4Y7          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.662    12.841    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    13.070    
                         clock uncertainty           -0.154    12.916    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.350    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 2.967ns (30.580%)  route 6.736ns (69.420%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.726     3.020    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X62Y35         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.518     3.538 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/Q
                         net (fo=122, routed)         1.402     4.940    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4_n_1
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.152     5.092 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0/O
                         net (fo=25, routed)          1.112     6.204    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.332     6.536 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636/O
                         net (fo=1, routed)           0.444     6.980    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.104 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0/O
                         net (fo=3, routed)           0.753     7.857    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0_n_1
    SLICE_X76Y36         LUT2 (Prop_lut2_I1_O)        0.118     7.975 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_128__0/O
                         net (fo=2, routed)           0.813     8.788    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_128__0_n_1
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.326     9.114 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_75__0/O
                         net (fo=2, routed)           0.599     9.712    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_75__0_n_1
    SLICE_X80Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.836 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_78__0/O
                         net (fo=1, routed)           0.000     9.836    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_78__0_n_1
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.234 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.234    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_46_n_1
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.348    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_72_n_1
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.682 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_69/O[1]
                         net (fo=1, routed)           0.557    11.239    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_69_n_7
    SLICE_X85Y34         LUT6 (Prop_lut6_I3_O)        0.303    11.542 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_27__1/O
                         net (fo=1, routed)           0.300    11.842    mnist_bd_i/lenet_cnn_0/inst/grp_max_pooling2_fu_790/ram_reg_0_0
    SLICE_X87Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.966 r  mnist_bd_i/lenet_cnn_0/inst/grp_max_pooling2_fu_790/ram_reg_0_i_4__2/O
                         net (fo=2, routed)           0.756    12.723    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/addr0[9]
    RAMB36_X4Y6          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.658    12.837    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.066    
                         clock uncertainty           -0.154    12.912    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.346    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -12.723    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 1.560ns (16.375%)  route 7.967ns (83.625%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.731     3.025    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X65Y41         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.456     3.481 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[49]/Q
                         net (fo=177, routed)         1.867     5.348    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_pp0_stage48
    SLICE_X80Y42         LUT4 (Prop_lut4_I2_O)        0.152     5.500 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_787__0/O
                         net (fo=24, routed)          1.127     6.627    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_787__0_n_1
    SLICE_X82Y44         LUT6 (Prop_lut6_I0_O)        0.332     6.959 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1198__0/O
                         net (fo=1, routed)           0.403     7.362    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1198__0_n_1
    SLICE_X83Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_848__0/O
                         net (fo=1, routed)           0.987     8.473    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_848__0_n_1
    SLICE_X70Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.597 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_395/O
                         net (fo=1, routed)           0.450     9.047    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_395_n_1
    SLICE_X71Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.171 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_112__0/O
                         net (fo=1, routed)           1.329    10.500    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_112__0_n_1
    SLICE_X38Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.624 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_30/O
                         net (fo=1, routed)           0.770    11.394    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_30_n_1
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_4/O
                         net (fo=4, routed)           1.034    12.552    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ADDRARDADDR[10]
    RAMB36_X1Y5          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.609    12.788    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ap_clk
    RAMB36_X1Y5          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.197    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.649ns  (logic 2.737ns (28.365%)  route 6.912ns (71.634%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.726     3.020    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X62Y35         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.518     3.538 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/Q
                         net (fo=122, routed)         1.402     4.940    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4_n_1
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.152     5.092 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0/O
                         net (fo=25, routed)          1.112     6.204    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.332     6.536 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636/O
                         net (fo=1, routed)           0.444     6.980    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.104 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0/O
                         net (fo=3, routed)           0.753     7.857    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0_n_1
    SLICE_X76Y36         LUT2 (Prop_lut2_I1_O)        0.118     7.975 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_128__0/O
                         net (fo=2, routed)           0.813     8.788    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_128__0_n_1
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.326     9.114 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_75__0/O
                         net (fo=2, routed)           0.599     9.712    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_75__0_n_1
    SLICE_X80Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.836 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_78__0/O
                         net (fo=1, routed)           0.000     9.836    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_78__0_n_1
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.234 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.234    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_46_n_1
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_72/O[0]
                         net (fo=1, routed)           0.594    11.051    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_72_n_8
    SLICE_X88Y34         LUT5 (Prop_lut5_I1_O)        0.299    11.350 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_38__0/O
                         net (fo=1, routed)           0.488    11.837    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_38__0_n_1
    SLICE_X88Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.961 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_9__2/O
                         net (fo=2, routed)           0.708    12.669    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/addr0[4]
    RAMB36_X4Y6          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.658    12.837    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.066    
                         clock uncertainty           -0.154    12.912    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.346    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 2.737ns (28.360%)  route 6.914ns (71.640%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.726     3.020    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X62Y35         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.518     3.538 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/Q
                         net (fo=122, routed)         1.402     4.940    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4_n_1
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.152     5.092 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0/O
                         net (fo=25, routed)          1.112     6.204    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.332     6.536 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636/O
                         net (fo=1, routed)           0.444     6.980    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.104 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0/O
                         net (fo=3, routed)           0.753     7.857    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0_n_1
    SLICE_X76Y36         LUT2 (Prop_lut2_I1_O)        0.118     7.975 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_128__0/O
                         net (fo=2, routed)           0.813     8.788    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_128__0_n_1
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.326     9.114 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_75__0/O
                         net (fo=2, routed)           0.599     9.712    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_75__0_n_1
    SLICE_X80Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.836 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_78__0/O
                         net (fo=1, routed)           0.000     9.836    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_78__0_n_1
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.234 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.234    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_46_n_1
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.456 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_72/O[0]
                         net (fo=1, routed)           0.594    11.051    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_72_n_8
    SLICE_X88Y34         LUT5 (Prop_lut5_I1_O)        0.299    11.350 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_38__0/O
                         net (fo=1, routed)           0.488    11.837    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_38__0_n_1
    SLICE_X88Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.961 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_9__2/O
                         net (fo=2, routed)           0.709    12.671    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/addr0[4]
    RAMB36_X4Y7          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.662    12.841    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    13.070    
                         clock uncertainty           -0.154    12.916    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.350    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.967ns (30.779%)  route 6.673ns (69.221%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.726     3.020    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X62Y35         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.518     3.538 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/Q
                         net (fo=122, routed)         1.402     4.940    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4_n_1
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.152     5.092 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0/O
                         net (fo=25, routed)          1.112     6.204    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.332     6.536 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636/O
                         net (fo=1, routed)           0.444     6.980    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.104 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0/O
                         net (fo=3, routed)           0.753     7.857    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0_n_1
    SLICE_X76Y36         LUT2 (Prop_lut2_I1_O)        0.118     7.975 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_128__0/O
                         net (fo=2, routed)           0.813     8.788    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_128__0_n_1
    SLICE_X78Y34         LUT6 (Prop_lut6_I0_O)        0.326     9.114 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_75__0/O
                         net (fo=2, routed)           0.599     9.712    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_75__0_n_1
    SLICE_X80Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.836 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_78__0/O
                         net (fo=1, routed)           0.000     9.836    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_78__0_n_1
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.234 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.234    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_46_n_1
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.348    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_72_n_1
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.682 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_69/O[1]
                         net (fo=1, routed)           0.557    11.239    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_69_n_7
    SLICE_X85Y34         LUT6 (Prop_lut6_I3_O)        0.303    11.542 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_27__1/O
                         net (fo=1, routed)           0.300    11.842    mnist_bd_i/lenet_cnn_0/inst/grp_max_pooling2_fu_790/ram_reg_0_0
    SLICE_X87Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.966 r  mnist_bd_i/lenet_cnn_0/inst/grp_max_pooling2_fu_790/ram_reg_0_i_4__2/O
                         net (fo=2, routed)           0.693    12.660    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/addr0[9]
    RAMB36_X4Y7          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.662    12.841    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    13.070    
                         clock uncertainty           -0.154    12.916    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.350    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 2.777ns (28.889%)  route 6.836ns (71.111%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.726     3.020    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X62Y35         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.518     3.538 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4/Q
                         net (fo=122, routed)         1.402     4.940    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_enable_reg_pp0_iter0_reg_rep__4_n_1
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.152     5.092 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0/O
                         net (fo=25, routed)          1.112     6.204    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_435__0_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.332     6.536 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636/O
                         net (fo=1, routed)           0.444     6.980    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_636_n_1
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.104 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0/O
                         net (fo=3, routed)           0.825     7.929    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_298__0_n_1
    SLICE_X76Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_138/O
                         net (fo=1, routed)           0.800     8.852    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_138_n_1
    SLICE_X76Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.976 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_76/O
                         net (fo=4, routed)           0.940     9.916    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_76_n_1
    SLICE_X86Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.040 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_108__0/O
                         net (fo=1, routed)           0.000    10.040    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_108__0_n_1
    SLICE_X86Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.573 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.573    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_65_n_1
    SLICE_X86Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.690    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_56_n_1
    SLICE_X86Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.013 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_51/O[1]
                         net (fo=1, routed)           0.515    11.529    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/data4[9]
    SLICE_X91Y37         LUT6 (Prop_lut6_I3_O)        0.306    11.835 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_15__1/O
                         net (fo=2, routed)           0.798    12.633    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/addr1[9]
    RAMB36_X4Y6          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.655    12.834    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ap_clk
    RAMB36_X4Y6          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    12.343    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 1.560ns (16.655%)  route 7.806ns (83.345%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.731     3.025    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_clk
    SLICE_X65Y41         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.456     3.481 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_reg[49]/Q
                         net (fo=177, routed)         1.867     5.348    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ap_CS_fsm_pp0_stage48
    SLICE_X80Y42         LUT4 (Prop_lut4_I2_O)        0.152     5.500 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_787__0/O
                         net (fo=24, routed)          1.127     6.627    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_787__0_n_1
    SLICE_X82Y44         LUT6 (Prop_lut6_I0_O)        0.332     6.959 f  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1198__0/O
                         net (fo=1, routed)           0.403     7.362    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_1198__0_n_1
    SLICE_X83Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_848__0/O
                         net (fo=1, routed)           0.987     8.473    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_848__0_n_1
    SLICE_X70Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.597 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_395/O
                         net (fo=1, routed)           0.450     9.047    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_395_n_1
    SLICE_X71Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.171 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_112__0/O
                         net (fo=1, routed)           1.329    10.500    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_112__0_n_1
    SLICE_X38Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.624 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_30/O
                         net (fo=1, routed)           0.770    11.394    mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_30_n_1
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.873    12.391    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y5          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       1.526    12.705    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.114    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                 -0.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_CS_fsm_reg[301]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_CS_fsm_reg[302]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.709%)  route 0.214ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.553     0.889    mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_clk
    SLICE_X52Y50         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_CS_fsm_reg[301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_CS_fsm_reg[301]/Q
                         net (fo=2, routed)           0.214     1.244    mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_CS_fsm_reg_n_1_[301]
    SLICE_X49Y52         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_CS_fsm_reg[302]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.825     1.191    mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_clk
    SLICE_X49Y52         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_CS_fsm_reg[302]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.066     1.222    mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ap_CS_fsm_reg[302]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.083%)  route 0.245ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.552     0.888    mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X50Y94         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]/Q
                         net (fo=1, routed)           0.245     1.297    mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/fifo_wreq/q_reg[29]_0[4]
    SLICE_X46Y92         SRL16E                                       r  mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.823     1.189    mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y92         SRL16E                                       r  mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.271    mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_DATA_FC6_OUTPUT_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arqos_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.453%)  route 0.197ns (54.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.563     0.899    mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y49         FDRE                                         r  mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[135]/Q
                         net (fo=3, routed)           0.197     1.259    mnist_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/s_axi_arqos[3]
    SLICE_X39Y50         FDRE                                         r  mnist_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arqos_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.825     1.191    mnist_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X39Y50         FDRE                                         r  mnist_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arqos_d_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     1.231    mnist_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arqos_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/tmp_3_reg_2742_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/tmp_3_reg_2742_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.038%)  route 0.147ns (50.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.690     1.026    mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/ap_clk
    SLICE_X97Y100        FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/tmp_3_reg_2742_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDRE (Prop_fdre_C_Q)         0.141     1.167 r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/tmp_3_reg_2742_reg[0]/Q
                         net (fo=1, routed)           0.147     1.314    mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/tmp_3_reg_2742[0]
    SLICE_X96Y99         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/tmp_3_reg_2742_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.878     1.244    mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/ap_clk
    SLICE_X96Y99         FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/tmp_3_reg_2742_pp0_iter2_reg_reg[0]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X96Y99         FDRE (Hold_fdre_C_D)         0.075     1.284    mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/tmp_3_reg_2742_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.226ns (46.069%)  route 0.265ns (53.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.577     0.913    mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.265     1.305    mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.403 r  mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.403    mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0_n_0
    SLICE_X28Y100        FDRE                                         r  mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.931     1.297    mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/tmp_7_i_reg_1739_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.634     0.970    mnist_bd_i/lenet_cnn_0/inst/ap_clk
    SLICE_X39Y114        FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/tmp_7_i_reg_1739_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  mnist_bd_i/lenet_cnn_0/inst/tmp_7_i_reg_1739_reg[12]/Q
                         net (fo=1, routed)           0.056     1.167    mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_12_17/DIA0
    SLICE_X38Y114        RAMD32                                       r  mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.905     1.271    mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_12_17/WCLK
    SLICE_X38Y114        RAMD32                                       r  mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.288     0.983    
    SLICE_X38Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.130    mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mnist_bd_i/lenet_cnn_0/inst/tmp_7_i_reg_1739_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.636     0.972    mnist_bd_i/lenet_cnn_0/inst/ap_clk
    SLICE_X39Y110        FDRE                                         r  mnist_bd_i/lenet_cnn_0/inst/tmp_7_i_reg_1739_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  mnist_bd_i/lenet_cnn_0/inst/tmp_7_i_reg_1739_reg[18]/Q
                         net (fo=1, routed)           0.056     1.169    mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_18_23/DIA0
    SLICE_X38Y110        RAMD32                                       r  mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.908     1.274    mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_18_23/WCLK
    SLICE_X38Y110        RAMD32                                       r  mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.289     0.985    
    SLICE_X38Y110        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.132    mnist_bd_i/lenet_cnn_0/inst/output_assign_U/lenet_cnn_output_mb6_ram_U/ram_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.596     0.932    mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X11Y45         FDRE                                         r  mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.128    mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X10Y45         RAMD32                                       r  mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.865     1.231    mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X10Y45         RAMD32                                       r  mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mnist_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.554     0.890    mnist_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X39Y60         FDRE                                         r  mnist_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  mnist_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.056     1.086    mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X38Y60         RAMD32                                       r  mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.822     1.188    mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X38Y60         RAMD32                                       r  mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.285     0.903    
    SLICE_X38Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.549     0.885    mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X35Y79         FDRE                                         r  mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.081    mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X34Y79         RAMD32                                       r  mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mnist_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mnist_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33337, routed)       0.814     1.180    mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X34Y79         RAMD32                                       r  mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.282     0.898    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.045    mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mnist_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y7    mnist_bd_i/lenet_cnn_0/inst/pool2_output_U/lenet_cnn_pool2_oocq_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20   mnist_bd_i/lenet_cnn_0/inst/pool4_output_U/lenet_cnn_pool4_oqcK_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20   mnist_bd_i/lenet_cnn_0/inst/pool4_output_U/lenet_cnn_pool4_oqcK_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y20   mnist_bd_i/lenet_cnn_0/inst/conv1_weights_0_U/lenet_cnn_conv1_wfYi_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6    mnist_bd_i/lenet_cnn_0/inst/conv3_weights_U/lenet_cnn_conv3_whbi_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y22   mnist_bd_i/lenet_cnn_0/inst/conv5_bias_U/lenet_cnn_conv5_bkbM_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30   mnist_bd_i/lenet_cnn_0/inst/conv3_bias_U/lenet_cnn_conv3_bibs_ram_U/ram_reg_0_15_28_28/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30   mnist_bd_i/lenet_cnn_0/inst/conv3_bias_U/lenet_cnn_conv3_bibs_ram_U/ram_reg_0_15_29_29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30   mnist_bd_i/lenet_cnn_0/inst/conv3_bias_U/lenet_cnn_conv3_bibs_ram_U/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30   mnist_bd_i/lenet_cnn_0/inst/conv3_bias_U/lenet_cnn_conv3_bibs_ram_U/ram_reg_0_15_30_30/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y106  mnist_bd_i/lenet_cnn_0/inst/fc6_bias_U/lenet_cnn_fc6_bias_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y106  mnist_bd_i/lenet_cnn_0/inst/fc6_bias_U/lenet_cnn_fc6_bias_ram_U/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y106  mnist_bd_i/lenet_cnn_0/inst/fc6_bias_U/lenet_cnn_fc6_bias_ram_U/ram_reg_0_15_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y106  mnist_bd_i/lenet_cnn_0/inst/fc6_bias_U/lenet_cnn_fc6_bias_ram_U/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76   mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76   mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80  mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80  mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80  mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80  mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y79  mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y79  mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y79  mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y79  mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   mnist_bd_i/lenet_cnn_0/inst/conv1_bias_U/lenet_cnn_conv1_bg8j_ram_U/ram_reg_0_7_25_25/SP/CLK



