/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [7:0] _02_;
  wire [4:0] _03_;
  wire [10:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_0z : in_data[162];
  assign celloutsig_0_2z = ~((celloutsig_0_0z[0] | celloutsig_0_0z[2]) & celloutsig_0_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_0z[1] | _00_) & (celloutsig_0_7z[0] | celloutsig_0_2z));
  assign celloutsig_0_30z = ~((_01_ | celloutsig_0_11z) & (celloutsig_0_19z[6] | celloutsig_0_18z));
  assign celloutsig_0_4z = celloutsig_0_0z[1] | in_data[94];
  assign celloutsig_1_19z = in_data[150] ^ celloutsig_1_12z[10];
  assign celloutsig_0_10z = celloutsig_0_0z[0] ^ celloutsig_0_1z;
  assign celloutsig_0_14z = celloutsig_0_10z ^ celloutsig_0_1z;
  assign celloutsig_0_31z = celloutsig_0_13z[1] ^ celloutsig_0_11z;
  assign celloutsig_1_6z = ~(in_data[187] ^ in_data[96]);
  assign celloutsig_1_1z = in_data[172:158] + in_data[145:131];
  assign celloutsig_1_12z = celloutsig_1_1z[14:2] + { in_data[127:116], celloutsig_1_9z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z } + { in_data[81:77], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z };
  reg [4:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _18_ <= 5'h00;
    else _18_ <= { in_data[70:67], celloutsig_0_2z };
  assign { _03_[4:3], _00_, _03_[1:0] } = _18_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= celloutsig_1_3z[10:3];
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _20_ <= 11'h000;
    else _20_ <= { celloutsig_0_19z[7:6], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_23z };
  assign { _04_[10:7], _01_, _04_[5:0] } = _20_;
  assign celloutsig_1_18z = in_data[168:160] & { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_5z[5:4], celloutsig_0_0z } & { celloutsig_0_5z[5:4], celloutsig_0_0z };
  assign celloutsig_0_23z = { _03_[4:3], _00_, _03_[1] } == { celloutsig_0_19z[1:0], celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_21z = { _03_[3], _00_, _03_[1:0], celloutsig_0_10z } >= celloutsig_0_9z;
  assign celloutsig_0_1z = ! { in_data[51:46], celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, in_data[8:3] };
  assign celloutsig_0_7z = { _03_[4:3], _00_, _03_[1:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_11z = { in_data[11:8], celloutsig_0_8z, celloutsig_0_10z } != { in_data[32:28], celloutsig_0_4z };
  assign celloutsig_0_12z = ~ { in_data[21:20], celloutsig_0_10z };
  assign celloutsig_0_6z = | { celloutsig_0_5z[5:0], _03_[4:3], _00_, _03_[1:0], _03_[4:3], _00_, _03_[1:0], celloutsig_0_2z };
  assign celloutsig_1_0z = ~^ in_data[104:102];
  assign celloutsig_1_9z = ~^ { _02_[7:2], celloutsig_1_6z, celloutsig_1_0z, _02_ };
  assign celloutsig_0_18z = ~^ celloutsig_0_17z[8:0];
  assign celloutsig_1_7z = { celloutsig_1_1z[10:6], celloutsig_1_6z, celloutsig_1_2z } <<< _02_[6:0];
  assign celloutsig_0_0z = in_data[55:53] - in_data[14:12];
  assign celloutsig_1_3z = celloutsig_1_1z[14:4] ~^ { in_data[123:115], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = { in_data[28:19], celloutsig_0_4z } ~^ { celloutsig_0_9z[2:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_19z = { celloutsig_0_17z[2], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z } ~^ { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_24z = { in_data[83:78], celloutsig_0_11z } ~^ { celloutsig_0_17z[10:5], celloutsig_0_23z };
  assign _03_[2] = _00_;
  assign _04_[6] = _01_;
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
