/** \file dnx_data_max_pll.h
 * 
 * MODULE DATA MAX - 
 * Maintain max value (of all devices) per define
 * 
 * Device Data
 * SW component that maintains per device data
 * For additional details about Device Data Component goto 'dnxc_data_mgmt.h'
 *        
 *     
 * 
 * AUTO-GENERATED BY AUTOCODER!
 * DO NOT EDIT THIS FILE!
 */
/* *INDENT-OFF* */
/*
 * $Copyright: (c) 2018 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 */
#ifndef _DNX_DATA_MAX_PLL_H_
/*{*/
#define _DNX_DATA_MAX_PLL_H_
/*
 * INCLUDE FILES:
 * {
 */
/*
 * }
 */

/*!
* \brief This file is only used by DNX (JR2 family). Including it by
* software that is not specific to DNX is an error.
*/
#ifndef BCM_DNX_SUPPORT
#error "This file is for use by DNX (JR2) family only!"
#endif

/*
 * MAX DEFINES:
 * {
 */
/**
 * \brief
 * TymeSync PLL M-divider for channel 0.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL1_TS_CH_0_MDIV (6)

/**
 * \brief
 * BroadSync PLL M-divider for channel 0
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL1_BS_CH_0_MDIV (60)

/**
 * \brief
 * Reference clock select for TS PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL1_TS_REFCLK_SOURCE_SEL (0)

/**
 * \brief
 * Reference clock select for BS PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL1_BS_REFCLK_SOURCE_SEL (0)

/**
 * \brief
 * N divider of PLL1
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL1_NDIV_INT (120)

/**
 * \brief
 * M-divider for channel 1 of PLL1.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL1_CH_1_MDIV (12)

/**
 * \brief
 * Pre divider of PLL1
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL1_PDIV (1)

/**
 * \brief
 * Enable output output_cml of PLL1
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL1_OUTPUT_CML_EN (1)

/**
 * \brief
 * Effective reference frequency of PLL1
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL1_FREFEFF (25)

/**
 * \brief
 * Frequency of the Voltage Control Oscilator of PLL3. Used to calculate Pdiv, Ndiv, Mdiv and the Effective Ferquency
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL3_VCO_CLOCK (6250)

/**
 * \brief
 * KP parameter for PLL3 configuration.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL3_KP (5)

/**
 * \brief
 * Ki parameter for PLL3 configuration.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL3_KI (3)

/**
 * \brief
 * Enable control
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL3_EN_CTRL (29)

/**
 * \brief
 * Enable control for bypass mode
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL3_EN_CTRL_BYP (93)

/**
 * \brief
 * Value of route control field when using bypass.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL3_ROUTE_CTR_BYP (252)

/**
 * \brief
 * Value for 125MHz reference clock.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL3_REF_CLOCK_125 (125)

/**
 * \brief
 * Value for 156MHz reference clock.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL3_REF_CLOCK_156_25 (156)

/**
 * \brief
 * Value for 312MHz reference clock.
 */
#define DNX_DATA_MAX_PLL_GENERAL_PLL3_REF_CLOCK_312_5 (312)

/**
 * \brief
 * M-divider for channel 1 of NIF PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_NIF_PLL_CH_1_MDIV (4)

/**
 * \brief
 * M-divider for channel 2 of NIF PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_NIF_PLL_CH_2_MDIV (5)

/**
 * \brief
 * M-divider for channel 3 of NIF PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_NIF_PLL_CH_3_MDIV (0)

/**
 * \brief
 * M-divider for channel 4 of NIF PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_NIF_PLL_CH_4_MDIV (20)

/**
 * \brief
 * M-divider for channel 5 of NIF PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_NIF_PLL_CH_5_MDIV (11)

/**
 * \brief
 * M-divider for channel 1 of FABRIC PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_FABRIC_PLL_CH_1_MDIV (0)

/**
 * \brief
 * M-divider for channel 2 of FABRIC PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_FABRIC_PLL_CH_2_MDIV (20)

/**
 * \brief
 * M-divider for channel 3 of FABRIC PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_FABRIC_PLL_CH_3_MDIV (7)

/**
 * \brief
 * M-divider for channel 4 of FABRIC PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_FABRIC_PLL_CH_4_MDIV (40)

/**
 * \brief
 * M-divider for channel 5 of FABRIC PLL.
 */
#define DNX_DATA_MAX_PLL_GENERAL_FABRIC_PLL_CH_5_MDIV (5)

/*
 * }
 */

/*}*/
#endif /*_DNX_DATA_MAX_PLL_H_*/
/* *INDENT-ON* */
