{"Haris Javaid": [0, ["Fidelity metrics for estimation models", ["Haris Javaid", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2010.5653959", "iccad", 2010]], "Aleksandar Ignjatovic": [0, ["Fidelity metrics for estimation models", ["Haris Javaid", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2010.5653959", "iccad", 2010]], "Sri Parameswaran": [0, ["Fidelity metrics for estimation models", ["Haris Javaid", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2010.5653959", "iccad", 2010]], "Karthick Parashar": [0, ["Fast performance evaluation of fixed-point systems with un-smooth operators", ["Karthick Parashar", "Daniel Menard", "Romuald Rocher", "Olivier Sentieys", "David Novo", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.2010.5654064", "iccad", 2010]], "Daniel Menard": [0, ["Fast performance evaluation of fixed-point systems with un-smooth operators", ["Karthick Parashar", "Daniel Menard", "Romuald Rocher", "Olivier Sentieys", "David Novo", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.2010.5654064", "iccad", 2010]], "Romuald Rocher": [0, ["Fast performance evaluation of fixed-point systems with un-smooth operators", ["Karthick Parashar", "Daniel Menard", "Romuald Rocher", "Olivier Sentieys", "David Novo", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.2010.5654064", "iccad", 2010]], "Olivier Sentieys": [0, ["Fast performance evaluation of fixed-point systems with un-smooth operators", ["Karthick Parashar", "Daniel Menard", "Romuald Rocher", "Olivier Sentieys", "David Novo", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.2010.5654064", "iccad", 2010]], "David Novo": [0, ["Fast performance evaluation of fixed-point systems with un-smooth operators", ["Karthick Parashar", "Daniel Menard", "Romuald Rocher", "Olivier Sentieys", "David Novo", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.2010.5654064", "iccad", 2010]], "Francky Catthoor": [0, ["Fast performance evaluation of fixed-point systems with un-smooth operators", ["Karthick Parashar", "Daniel Menard", "Romuald Rocher", "Olivier Sentieys", "David Novo", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.2010.5654064", "iccad", 2010]], "Gregory Lucas": [0, ["Variation-aware layout-driven scheduling for performance yield optimization", ["Gregory Lucas", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2010.5654344", "iccad", 2010]], "Deming Chen": [0, ["Variation-aware layout-driven scheduling for performance yield optimization", ["Gregory Lucas", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2010.5654344", "iccad", 2010], ["Analysis of circuit dynamic behavior with timed ternary decision diagram", ["Lu Wan", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2010.5653852", "iccad", 2010]], "Vivek Joshi": [0, ["Analysis and optimization of SRAM robustness for double patterning lithography", ["Vivek Joshi", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5654105", "iccad", 2010]], "Kanak Agarwal": [0, ["Analysis and optimization of SRAM robustness for double patterning lithography", ["Vivek Joshi", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5654105", "iccad", 2010], ["Active learning framework for post-silicon variation extraction and test cost reduction", ["Cheng Zhuo", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5653806", "iccad", 2010]], "David T. Blaauw": [0, ["Analysis and optimization of SRAM robustness for double patterning lithography", ["Vivek Joshi", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5654105", "iccad", 2010], ["Active learning framework for post-silicon variation extraction and test cost reduction", ["Cheng Zhuo", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5653806", "iccad", 2010], ["A lower bound computation method for evaluation of statistical design techniques", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2010.5654194", "iccad", 2010]], "Dennis Sylvester": [0, ["Analysis and optimization of SRAM robustness for double patterning lithography", ["Vivek Joshi", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5654105", "iccad", 2010], ["Active learning framework for post-silicon variation extraction and test cost reduction", ["Cheng Zhuo", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5653806", "iccad", 2010], ["A lower bound computation method for evaluation of statistical design techniques", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2010.5654194", "iccad", 2010]], "Kun Yuan": [0, ["WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography", ["Kun Yuan", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2010.5654070", "iccad", 2010]], "David Z. Pan": [0, ["WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography", ["Kun Yuan", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2010.5654070", "iccad", 2010], ["Novel binary linear programming for high performance clock mesh synthesis", ["Minsik Cho", "David Z. Pan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2010.5653737", "iccad", 2010], ["Stress-driven 3D-IC placement with TSV keep-out zone and regularity study", ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5654245", "iccad", 2010]], "Xin Li": [0, ["Maximum-information storage system: Concept, implementation and application", ["Xin Li"], "https://doi.org/10.1109/ICCAD.2010.5653971", "iccad", 2010], ["Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation", ["Wangyang Zhang", "Xin Li", "Emrah Acar", "Frank Liu", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2010.5654349", "iccad", 2010]], "Wangyang Zhang": [0, ["Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation", ["Wangyang Zhang", "Xin Li", "Emrah Acar", "Frank Liu", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2010.5654349", "iccad", 2010]], "Emrah Acar": [0, ["Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation", ["Wangyang Zhang", "Xin Li", "Emrah Acar", "Frank Liu", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2010.5654349", "iccad", 2010]], "Frank Liu": [0, ["Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation", ["Wangyang Zhang", "Xin Li", "Emrah Acar", "Frank Liu", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2010.5654349", "iccad", 2010]], "Rob A. Rutenbar": [0, ["Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation", ["Wangyang Zhang", "Xin Li", "Emrah Acar", "Frank Liu", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2010.5654349", "iccad", 2010]], "Amandeep Singh": [0, ["On behavioral model equivalence checking for large analog/mixed signal systems", ["Amandeep Singh", "Peng Li"], "https://doi.org/10.1109/ICCAD.2010.5651402", "iccad", 2010]], "Peng Li": [0, ["On behavioral model equivalence checking for large analog/mixed signal systems", ["Amandeep Singh", "Peng Li"], "https://doi.org/10.1109/ICCAD.2010.5651402", "iccad", 2010], ["On-the-fly runtime adaptation for efficient execution of parallel multi-algorithm circuit simulation", ["Xiaoji Ye", "Peng Li"], "https://doi.org/10.1109/ICCAD.2010.5654179", "iccad", 2010], ["Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2010.5653869", "iccad", 2010]], "Ashish Kumar Singh": [0, ["An algorithm for exploiting modeling error statistics to enable robust analog optimization", ["Ashish Kumar Singh", "Mario Lok", "Kareem Ragab", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654325", "iccad", 2010]], "Mario Lok": [0, ["An algorithm for exploiting modeling error statistics to enable robust analog optimization", ["Ashish Kumar Singh", "Mario Lok", "Kareem Ragab", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654325", "iccad", 2010]], "Kareem Ragab": [0, ["An algorithm for exploiting modeling error statistics to enable robust analog optimization", ["Ashish Kumar Singh", "Mario Lok", "Kareem Ragab", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654325", "iccad", 2010]], "Constantine Caramanis": [0, ["An algorithm for exploiting modeling error statistics to enable robust analog optimization", ["Ashish Kumar Singh", "Mario Lok", "Kareem Ragab", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654325", "iccad", 2010]], "Michael Orshansky": [0, ["An algorithm for exploiting modeling error statistics to enable robust analog optimization", ["Ashish Kumar Singh", "Mario Lok", "Kareem Ragab", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654325", "iccad", 2010], ["SMATO: Simultaneous mask and target optimization for improving lithographic process window", ["Shayak Banerjee", "Kanak B. Agarwal", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654341", "iccad", 2010]], "Guoyong Shi": [0, ["A simple implementation of determinant decision diagram", ["Guoyong Shi"], "https://doi.org/10.1109/ICCAD.2010.5654333", "iccad", 2010]], "Dominik Lorenz": [0, ["Aging analysis at gate and macro cell level", ["Dominik Lorenz", "Martin Barke", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2010.5654309", "iccad", 2010]], "Martin Barke": [0, ["Aging analysis at gate and macro cell level", ["Dominik Lorenz", "Martin Barke", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2010.5654309", "iccad", 2010]], "Ulf Schlichtmann": [0, ["Aging analysis at gate and macro cell level", ["Dominik Lorenz", "Martin Barke", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2010.5654309", "iccad", 2010], ["Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods", ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2010.5653800", "iccad", 2010]], "Keith A. Bowman": [0, ["Resilient microprocessor design for improving performance and energy efficiency", ["Keith A. Bowman", "James W. Tschanz"], "https://doi.org/10.1109/ICCAD.2010.5654317", "iccad", 2010]], "James W. Tschanz": [0, ["Resilient microprocessor design for improving performance and energy efficiency", ["Keith A. Bowman", "James W. Tschanz"], "https://doi.org/10.1109/ICCAD.2010.5654317", "iccad", 2010]], "Siddharth Garg": [0, ["Process variation aware performance modeling and dynamic power management for multi-core systems", ["Siddharth Garg", "Diana Marculescu", "Sebastian Herbert"], "https://doi.org/10.1109/ICCAD.2010.5654293", "iccad", 2010]], "Diana Marculescu": [0, ["Process variation aware performance modeling and dynamic power management for multi-core systems", ["Siddharth Garg", "Diana Marculescu", "Sebastian Herbert"], "https://doi.org/10.1109/ICCAD.2010.5654293", "iccad", 2010]], "Sebastian Herbert": [0, ["Process variation aware performance modeling and dynamic power management for multi-core systems", ["Siddharth Garg", "Diana Marculescu", "Sebastian Herbert"], "https://doi.org/10.1109/ICCAD.2010.5654293", "iccad", 2010]], "Abde Ali Kagalwalla": [0, ["Design-aware mask inspection", ["Abde Ali Kagalwalla", "Puneet Gupta", "Christopher J. Progler", "Steve McDonald"], "https://doi.org/10.1109/ICCAD.2010.5654304", "iccad", 2010]], "Puneet Gupta": [0, ["Design-aware mask inspection", ["Abde Ali Kagalwalla", "Puneet Gupta", "Christopher J. Progler", "Steve McDonald"], "https://doi.org/10.1109/ICCAD.2010.5654304", "iccad", 2010], ["Design dependent process monitoring for back-end manufacturing cost reduction", ["Tuck-Boon Chan", "Aashish Pant", "Lerong Cheng", "Puneet Gupta"], "https://doi.org/10.1109/ICCAD.2010.5654280", "iccad", 2010]], "Christopher J. Progler": [0, ["Design-aware mask inspection", ["Abde Ali Kagalwalla", "Puneet Gupta", "Christopher J. Progler", "Steve McDonald"], "https://doi.org/10.1109/ICCAD.2010.5654304", "iccad", 2010]], "Steve McDonald": [0, ["Design-aware mask inspection", ["Abde Ali Kagalwalla", "Puneet Gupta", "Christopher J. Progler", "Steve McDonald"], "https://doi.org/10.1109/ICCAD.2010.5654304", "iccad", 2010]], "Shayak Banerjee": [0, ["SMATO: Simultaneous mask and target optimization for improving lithographic process window", ["Shayak Banerjee", "Kanak B. Agarwal", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654341", "iccad", 2010]], "Kanak B. Agarwal": [0, ["SMATO: Simultaneous mask and target optimization for improving lithographic process window", ["Shayak Banerjee", "Kanak B. Agarwal", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654341", "iccad", 2010]], "Chin-Hsiung Hsu": [0, ["Template-mask design methodology for double patterning technology", ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2010.5654288", "iccad", 2010]], "Yao-Wen Chang": [4.253035257306692e-08, ["Template-mask design methodology for double patterning technology", ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2010.5654288", "iccad", 2010], ["Redundant-wires-aware ECO timing and mask cost optimization", ["Shao-Yun Fang", "Tzuo-Fan Chien", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5653648", "iccad", 2010], ["Recent research development in flip-chip routing", ["Hsu-Chieh Lee", "Yao-Wen Chang", "Po-Wei Lee"], "https://doi.org/10.1109/ICCAD.2010.5653698", "iccad", 2010], ["High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees", ["Xin-Wei Shih", "Hsu-Chieh Lee", "Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5653754", "iccad", 2010], ["Native-conflict-aware wire perturbation for double patterning technology", ["Szu-Yu Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5654200", "iccad", 2010], ["Unified analytical global placement for large-scale mixed-size circuit designs", ["Meng-Kai Hsu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5654240", "iccad", 2010], ["Design-hierarchy aware mixed-size placement for routability optimization", ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2010.5654234", "iccad", 2010]], "Sani R. Nassif": [0, ["Template-mask design methodology for double patterning technology", ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2010.5654288", "iccad", 2010]], "Wai-Shing Luk": [0, ["Fast and lossless graph division method for layout decomposition using SPQR-tree", ["Wai-Shing Luk", "Huiping Huang"], "https://doi.org/10.1109/ICCAD.2010.5654108", "iccad", 2010]], "Huiping Huang": [0, ["Fast and lossless graph division method for layout decomposition using SPQR-tree", ["Wai-Shing Luk", "Huiping Huang"], "https://doi.org/10.1109/ICCAD.2010.5654108", "iccad", 2010]], "Tuck-Boon Chan": [0, ["Design dependent process monitoring for back-end manufacturing cost reduction", ["Tuck-Boon Chan", "Aashish Pant", "Lerong Cheng", "Puneet Gupta"], "https://doi.org/10.1109/ICCAD.2010.5654280", "iccad", 2010]], "Aashish Pant": [0, ["Design dependent process monitoring for back-end manufacturing cost reduction", ["Tuck-Boon Chan", "Aashish Pant", "Lerong Cheng", "Puneet Gupta"], "https://doi.org/10.1109/ICCAD.2010.5654280", "iccad", 2010]], "Lerong Cheng": [0, ["Design dependent process monitoring for back-end manufacturing cost reduction", ["Tuck-Boon Chan", "Aashish Pant", "Lerong Cheng", "Puneet Gupta"], "https://doi.org/10.1109/ICCAD.2010.5654280", "iccad", 2010]], "Nabeel Iqbal": [0, ["SETS: Stochastic execution time scheduling for multicore systems by joint state space and Monte Carlo", ["Nabeel Iqbal", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2010.5654114", "iccad", 2010]], "Jorg Henkel": [0, ["SETS: Stochastic execution time scheduling for multicore systems by joint state space and Monte Carlo", ["Nabeel Iqbal", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2010.5654114", "iccad", 2010], ["Selective instruction set muting for energy-aware adaptive processors", ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2010.5653636", "iccad", 2010]], "Simon Perathoner": [0, ["Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis", ["Simon Perathoner", "Kai Lampka", "Nikolay Stoimenov", "Lothar Thiele", "Jian-Jia Chen"], "https://doi.org/10.1109/ICCAD.2010.5654109", "iccad", 2010]], "Kai Lampka": [0, ["Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis", ["Simon Perathoner", "Kai Lampka", "Nikolay Stoimenov", "Lothar Thiele", "Jian-Jia Chen"], "https://doi.org/10.1109/ICCAD.2010.5654109", "iccad", 2010]], "Nikolay Stoimenov": [0, ["Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis", ["Simon Perathoner", "Kai Lampka", "Nikolay Stoimenov", "Lothar Thiele", "Jian-Jia Chen"], "https://doi.org/10.1109/ICCAD.2010.5654109", "iccad", 2010]], "Lothar Thiele": [0, ["Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis", ["Simon Perathoner", "Kai Lampka", "Nikolay Stoimenov", "Lothar Thiele", "Jian-Jia Chen"], "https://doi.org/10.1109/ICCAD.2010.5654109", "iccad", 2010]], "Jian-Jia Chen": [0, ["Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis", ["Simon Perathoner", "Kai Lampka", "Nikolay Stoimenov", "Lothar Thiele", "Jian-Jia Chen"], "https://doi.org/10.1109/ICCAD.2010.5654109", "iccad", 2010]], "Hessam Kooti": [0, ["Unified theory of real-time task scheduling and dynamic voltage/frequency Scaling on MPSoCs", ["Hessam Kooti", "Eli Bozorgzadeh"], "https://doi.org/10.1109/ICCAD.2010.5654119", "iccad", 2010]], "Eli Bozorgzadeh": [0, ["Unified theory of real-time task scheduling and dynamic voltage/frequency Scaling on MPSoCs", ["Hessam Kooti", "Eli Bozorgzadeh"], "https://doi.org/10.1109/ICCAD.2010.5654119", "iccad", 2010]], "Ju-Yueh Lee": [8.594184350840806e-07, ["In-place decomposition for robustness in FPGA", ["Ju-Yueh Lee", "Zhe Feng", "Lei He"], "https://doi.org/10.1109/ICCAD.2010.5654113", "iccad", 2010]], "Zhe Feng": [0, ["In-place decomposition for robustness in FPGA", ["Ju-Yueh Lee", "Zhe Feng", "Lei He"], "https://doi.org/10.1109/ICCAD.2010.5654113", "iccad", 2010]], "Lei He": [0, ["In-place decomposition for robustness in FPGA", ["Ju-Yueh Lee", "Zhe Feng", "Lei He"], "https://doi.org/10.1109/ICCAD.2010.5654113", "iccad", 2010], ["Modeling and design for beyond-the-die power integrity", ["Yiyu Shi", "Lei He"], "https://doi.org/10.1109/ICCAD.2010.5653721", "iccad", 2010], ["Engineering a scalable Boolean matching based on EDA SaaS 2.0", ["Chun Zhang", "Yu Hu", "Lingli Wang", "Lei He", "Jiarong Tong"], "https://doi.org/10.1109/ICCAD.2010.5654275", "iccad", 2010]], "Zhen Chen": [0, ["MVP: Capture-power reduction with minimum-violations partitioning for delay testing", ["Zhen Chen", "Krishnendu Chakrabarty", "Dong Xiang"], "https://doi.org/10.1109/ICCAD.2010.5654124", "iccad", 2010]], "Krishnendu Chakrabarty": [0, ["MVP: Capture-power reduction with minimum-violations partitioning for delay testing", ["Zhen Chen", "Krishnendu Chakrabarty", "Dong Xiang"], "https://doi.org/10.1109/ICCAD.2010.5654124", "iccad", 2010], ["Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis", ["Yibo Chen", "Dimin Niu", "Yuan Xie", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2010.5653753", "iccad", 2010], ["Digital microfluidic biochips: A vision for functional diversity and more than moore", ["Tsung-Yi Ho", "Jun Zeng", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2010.5654199", "iccad", 2010]], "Dong Xiang": [0, ["MVP: Capture-power reduction with minimum-violations partitioning for delay testing", ["Zhen Chen", "Krishnendu Chakrabarty", "Dong Xiang"], "https://doi.org/10.1109/ICCAD.2010.5654124", "iccad", 2010]], "Szu-Pang Mu": [0, ["Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs", ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "https://doi.org/10.1109/ICCAD.2010.5654118", "iccad", 2010]], "Yi-Ming Wang": [5.499646135831426e-06, ["Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs", ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "https://doi.org/10.1109/ICCAD.2010.5654118", "iccad", 2010]], "Hao-Yu Yang": [0.00284161587478593, ["Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs", ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "https://doi.org/10.1109/ICCAD.2010.5654118", "iccad", 2010]], "Mango Chia-Tso Chao": [0, ["Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs", ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "https://doi.org/10.1109/ICCAD.2010.5654118", "iccad", 2010], ["Mathematical yield estimation for two-dimensional-redundancy memory arrays", ["Mango Chia-Tso Chao", "Ching-Yu Chin", "Chen-Wei Lin"], "https://doi.org/10.1109/ICCAD.2010.5654154", "iccad", 2010]], "Shi-Hao Chen": [0, ["Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs", ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "https://doi.org/10.1109/ICCAD.2010.5654118", "iccad", 2010]], "Chih-Mou Tseng": [0, ["Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs", ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "https://doi.org/10.1109/ICCAD.2010.5654118", "iccad", 2010]], "Tsung-Ying Tsai": [0, ["Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs", ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "https://doi.org/10.1109/ICCAD.2010.5654118", "iccad", 2010]], "Meng-Fan Wu": [5.9278717401412e-07, ["A scalable quantitative measure of IR-drop effects for scan pattern generation", ["Meng-Fan Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Hsin-Cheih Pan", "Jiun-Lang Huang", "Augusli Kifli"], "https://doi.org/10.1109/ICCAD.2010.5654130", "iccad", 2010]], "Kun-Han Tsai": [0, ["A scalable quantitative measure of IR-drop effects for scan pattern generation", ["Meng-Fan Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Hsin-Cheih Pan", "Jiun-Lang Huang", "Augusli Kifli"], "https://doi.org/10.1109/ICCAD.2010.5654130", "iccad", 2010]], "Wu-Tung Cheng": [0, ["A scalable quantitative measure of IR-drop effects for scan pattern generation", ["Meng-Fan Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Hsin-Cheih Pan", "Jiun-Lang Huang", "Augusli Kifli"], "https://doi.org/10.1109/ICCAD.2010.5654130", "iccad", 2010]], "Hsin-Cheih Pan": [0, ["A scalable quantitative measure of IR-drop effects for scan pattern generation", ["Meng-Fan Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Hsin-Cheih Pan", "Jiun-Lang Huang", "Augusli Kifli"], "https://doi.org/10.1109/ICCAD.2010.5654130", "iccad", 2010]], "Jiun-Lang Huang": [0, ["A scalable quantitative measure of IR-drop effects for scan pattern generation", ["Meng-Fan Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Hsin-Cheih Pan", "Jiun-Lang Huang", "Augusli Kifli"], "https://doi.org/10.1109/ICCAD.2010.5654130", "iccad", 2010]], "Augusli Kifli": [0, ["A scalable quantitative measure of IR-drop effects for scan pattern generation", ["Meng-Fan Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Hsin-Cheih Pan", "Jiun-Lang Huang", "Augusli Kifli"], "https://doi.org/10.1109/ICCAD.2010.5654130", "iccad", 2010]], "Hamid Shojaei": [0, ["Trace signal selection to enhance timing and logic visibility in post-silicon validation", ["Hamid Shojaei", "Azadeh Davoodi"], "https://doi.org/10.1109/ICCAD.2010.5654123", "iccad", 2010]], "Azadeh Davoodi": [0, ["Trace signal selection to enhance timing and logic visibility in post-silicon validation", ["Hamid Shojaei", "Azadeh Davoodi"], "https://doi.org/10.1109/ICCAD.2010.5654123", "iccad", 2010]], "Anne Gattiker": [0, ["System-level impact of chip-level failure mechanisms and screens", ["Anne Gattiker"], "https://doi.org/10.1109/ICCAD.2010.5654135", "iccad", 2010]], "Larkhoon Leem": [0, ["Cross-layer error resilience for robust systems", ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2010.5654129", "iccad", 2010]], "Hyungmin Cho": [0.9681252092123032, ["Cross-layer error resilience for robust systems", ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2010.5654129", "iccad", 2010]], "Hsiao-Heng Lee": [3.2388716708631193e-11, ["Cross-layer error resilience for robust systems", ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2010.5654129", "iccad", 2010]], "Young Moon Kim": [0.9995688796043396, ["Cross-layer error resilience for robust systems", ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2010.5654129", "iccad", 2010]], "Yanjing Li": [0, ["Cross-layer error resilience for robust systems", ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2010.5654129", "iccad", 2010]], "Subhasish Mitra": [0, ["Cross-layer error resilience for robust systems", ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2010.5654129", "iccad", 2010]], "Robert P. Dick": [0, ["Reliability, thermal, and power modeling and optimization", ["Robert P. Dick"], "https://doi.org/10.1109/ICCAD.2010.5654140", "iccad", 2010], ["Memory access aware on-line voltage control for performance and energy optimization", ["Xi Chen", "Chi Xu", "Robert P. Dick"], "https://doi.org/10.1109/ICCAD.2010.5653631", "iccad", 2010]], "Michael Glass": [0, ["Symbolic system level reliability analysis", ["Michael Glass", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.2010.5654134", "iccad", 2010]], "Martin Lukasiewycz": [0, ["Symbolic system level reliability analysis", ["Michael Glass", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.2010.5654134", "iccad", 2010]], "Felix Reimann": [0, ["Symbolic system level reliability analysis", ["Michael Glass", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.2010.5654134", "iccad", 2010]], "Christian Haubelt": [0, ["Symbolic system level reliability analysis", ["Michael Glass", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.2010.5654134", "iccad", 2010]], "Jurgen Teich": [0, ["Symbolic system level reliability analysis", ["Michael Glass", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.2010.5654134", "iccad", 2010]], "Ye-Jyun Lin": [0, ["Hierarchical memory scheduling for multimedia MPSoCs", ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2010.5654145", "iccad", 2010]], "Chia-Lin Yang": [0.0003973046550527215, ["Hierarchical memory scheduling for multimedia MPSoCs", ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2010.5654145", "iccad", 2010]], "Tay-Jyi Lin": [0, ["Hierarchical memory scheduling for multimedia MPSoCs", ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2010.5654145", "iccad", 2010]], "Jiao-Wei Huang": [0, ["Hierarchical memory scheduling for multimedia MPSoCs", ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2010.5654145", "iccad", 2010]], "Naehyuck Chang": [0.999998927116394, ["Hierarchical memory scheduling for multimedia MPSoCs", ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2010.5654145", "iccad", 2010]], "Zefu Dai": [0, ["Credit Borrow and Repay: Sharing DRAM with minimum latency and bandwidth guarantees", ["Zefu Dai", "Mark Jarvin", "Jianwen Zhu"], "https://doi.org/10.1109/ICCAD.2010.5654139", "iccad", 2010]], "Mark Jarvin": [0, ["Credit Borrow and Repay: Sharing DRAM with minimum latency and bandwidth guarantees", ["Zefu Dai", "Mark Jarvin", "Jianwen Zhu"], "https://doi.org/10.1109/ICCAD.2010.5654139", "iccad", 2010]], "Jianwen Zhu": [0, ["Credit Borrow and Repay: Sharing DRAM with minimum latency and bandwidth guarantees", ["Zefu Dai", "Mark Jarvin", "Jianwen Zhu"], "https://doi.org/10.1109/ICCAD.2010.5654139", "iccad", 2010]], "Weijia Che": [0, ["Scheduling of synchronous data flow models on scratchpad memory based embedded processors", ["Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1109/ICCAD.2010.5654150", "iccad", 2010]], "Karam S. Chatha": [0, ["Scheduling of synchronous data flow models on scratchpad memory based embedded processors", ["Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1109/ICCAD.2010.5654150", "iccad", 2010]], "Jia Wang": [0.05329904705286026, ["The fast optimal voltage partitioning algorithm for peak power density minimization", ["Jia Wang", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2010.5654144", "iccad", 2010], ["A hierarchical matrix inversion algorithm for vectorless power grid verification", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1109/ICCAD.2010.5654195", "iccad", 2010]], "Shiyan Hu": [0, ["The fast optimal voltage partitioning algorithm for peak power density minimization", ["Jia Wang", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2010.5654144", "iccad", 2010]], "Yao-Tsung Chang": [1.2480716193863373e-07, ["Post-placement power optimization with multi-bit flip-flops", ["Yao-Tsung Chang", "Chih-Cheng Hsu", "Mark Po-Hung Lin", "Yu-Wen Tsai", "Sheng-Fong Chen"], "https://doi.org/10.1109/ICCAD.2010.5654155", "iccad", 2010]], "Chih-Cheng Hsu": [0, ["Post-placement power optimization with multi-bit flip-flops", ["Yao-Tsung Chang", "Chih-Cheng Hsu", "Mark Po-Hung Lin", "Yu-Wen Tsai", "Sheng-Fong Chen"], "https://doi.org/10.1109/ICCAD.2010.5654155", "iccad", 2010]], "Mark Po-Hung Lin": [0, ["Post-placement power optimization with multi-bit flip-flops", ["Yao-Tsung Chang", "Chih-Cheng Hsu", "Mark Po-Hung Lin", "Yu-Wen Tsai", "Sheng-Fong Chen"], "https://doi.org/10.1109/ICCAD.2010.5654155", "iccad", 2010]], "Yu-Wen Tsai": [0, ["Post-placement power optimization with multi-bit flip-flops", ["Yao-Tsung Chang", "Chih-Cheng Hsu", "Mark Po-Hung Lin", "Yu-Wen Tsai", "Sheng-Fong Chen"], "https://doi.org/10.1109/ICCAD.2010.5654155", "iccad", 2010]], "Sheng-Fong Chen": [0, ["Post-placement power optimization with multi-bit flip-flops", ["Yao-Tsung Chang", "Chih-Cheng Hsu", "Mark Po-Hung Lin", "Yu-Wen Tsai", "Sheng-Fong Chen"], "https://doi.org/10.1109/ICCAD.2010.5654155", "iccad", 2010]], "Manu Jose": [0, ["On power and fault-tolerance optimization in FPGA physical synthesis", ["Manu Jose", "Yu Hu", "Rupak Majumdar"], "https://doi.org/10.1109/ICCAD.2010.5654149", "iccad", 2010]], "Yu Hu": [0, ["On power and fault-tolerance optimization in FPGA physical synthesis", ["Manu Jose", "Yu Hu", "Rupak Majumdar"], "https://doi.org/10.1109/ICCAD.2010.5654149", "iccad", 2010], ["Engineering a scalable Boolean matching based on EDA SaaS 2.0", ["Chun Zhang", "Yu Hu", "Lingli Wang", "Lei He", "Jiarong Tong"], "https://doi.org/10.1109/ICCAD.2010.5654275", "iccad", 2010]], "Rupak Majumdar": [0, ["On power and fault-tolerance optimization in FPGA physical synthesis", ["Manu Jose", "Yu Hu", "Rupak Majumdar"], "https://doi.org/10.1109/ICCAD.2010.5654149", "iccad", 2010]], "Li Jiang": [0, ["Yield enhancement for 3D-stacked memory by redundancy sharing across dies", ["Li Jiang", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5654160", "iccad", 2010]], "Rong Ye": [0.01968786818906665, ["Yield enhancement for 3D-stacked memory by redundancy sharing across dies", ["Li Jiang", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5654160", "iccad", 2010]], "Qiang Xu": [0, ["Yield enhancement for 3D-stacked memory by redundancy sharing across dies", ["Li Jiang", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5654160", "iccad", 2010], ["On timing-independent false path identification", ["Feng Yuan", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5653847", "iccad", 2010], ["Characterizing the lifetime reliability of manycore processors with core-level redundancy", ["Lin Huang", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5654250", "iccad", 2010]], "Ching-Yu Chin": [0, ["Mathematical yield estimation for two-dimensional-redundancy memory arrays", ["Mango Chia-Tso Chao", "Ching-Yu Chin", "Chen-Wei Lin"], "https://doi.org/10.1109/ICCAD.2010.5654154", "iccad", 2010]], "Chen-Wei Lin": [0, ["Mathematical yield estimation for two-dimensional-redundancy memory arrays", ["Mango Chia-Tso Chao", "Ching-Yu Chin", "Chen-Wei Lin"], "https://doi.org/10.1109/ICCAD.2010.5654154", "iccad", 2010]], "Haralampos-G. D. Stratigopoulos": [0, ["Analog test metrics estimates with PPM accuracy", ["Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "https://doi.org/10.1109/ICCAD.2010.5654165", "iccad", 2010]], "Salvador Mir": [0, ["Analog test metrics estimates with PPM accuracy", ["Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "https://doi.org/10.1109/ICCAD.2010.5654165", "iccad", 2010]], "Georges G. E. Gielen": [0, ["Design automation towards reliable analog integrated circuits", ["Georges G. E. Gielen", "Elie Maricau", "Peter H. N. De Wit"], "https://doi.org/10.1109/ICCAD.2010.5654159", "iccad", 2010]], "Elie Maricau": [0, ["Design automation towards reliable analog integrated circuits", ["Georges G. E. Gielen", "Elie Maricau", "Peter H. N. De Wit"], "https://doi.org/10.1109/ICCAD.2010.5654159", "iccad", 2010]], "Peter H. N. De Wit": [0, ["Design automation towards reliable analog integrated circuits", ["Georges G. E. Gielen", "Elie Maricau", "Peter H. N. De Wit"], "https://doi.org/10.1109/ICCAD.2010.5654159", "iccad", 2010]], "Stephan Henzler": [0, ["Digitalization of mixed-signal functionality in nanometer technologies", ["Stephan Henzler"], "https://doi.org/10.1109/ICCAD.2010.5654170", "iccad", 2010]], "Andrew B. Kahng": [0, ["Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1109/ICCAD.2010.5654164", "iccad", 2010]], "Bill Lin": [0, ["Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1109/ICCAD.2010.5654164", "iccad", 2010]], "Kambiz Samadi": [0, ["Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1109/ICCAD.2010.5654164", "iccad", 2010]], "Rohit Sunkam Ramanujam": [0, ["Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1109/ICCAD.2010.5654164", "iccad", 2010]], "Jin Sun": [0.10449553281068802, ["A self-evolving design methodology for power efficient multi-core systems", ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "https://doi.org/10.1109/ICCAD.2010.5654175", "iccad", 2010]], "Rui Zheng": [0, ["A self-evolving design methodology for power efficient multi-core systems", ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "https://doi.org/10.1109/ICCAD.2010.5654175", "iccad", 2010]], "Jyothi Velamala": [0, ["A self-evolving design methodology for power efficient multi-core systems", ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "https://doi.org/10.1109/ICCAD.2010.5654175", "iccad", 2010]], "Yu Cao": [0, ["A self-evolving design methodology for power efficient multi-core systems", ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "https://doi.org/10.1109/ICCAD.2010.5654175", "iccad", 2010], ["Simulation of random telegraph Noise with 2-stage equivalent circuit", ["Yun Ye", "Chi-Chao Wang", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2010.5654254", "iccad", 2010]], "Roman L. Lysecky": [0, ["A self-evolving design methodology for power efficient multi-core systems", ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "https://doi.org/10.1109/ICCAD.2010.5654175", "iccad", 2010]], "Karthik Shankar": [0, ["A self-evolving design methodology for power efficient multi-core systems", ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "https://doi.org/10.1109/ICCAD.2010.5654175", "iccad", 2010]], "Janet Meiling Wang Roveda": [0, ["A self-evolving design methodology for power efficient multi-core systems", ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "https://doi.org/10.1109/ICCAD.2010.5654175", "iccad", 2010]], "John Hansen": [0, ["An energy and power-aware approach to high-level synthesis of asynchronous systems", ["John Hansen", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2010.5654169", "iccad", 2010]], "Montek Singh": [0, ["An energy and power-aware approach to high-level synthesis of asynchronous systems", ["John Hansen", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2010.5654169", "iccad", 2010]], "Yifang Liu": [0, ["Clustering-based simultaneous task and voltage scheduling for NoC systems", ["Yifang Liu", "Yu Yang", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2010.5654180", "iccad", 2010]], "Yu Yang": [0.002284156798850745, ["Clustering-based simultaneous task and voltage scheduling for NoC systems", ["Yifang Liu", "Yu Yang", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2010.5654180", "iccad", 2010]], "Jiang Hu": [0, ["Clustering-based simultaneous task and voltage scheduling for NoC systems", ["Yifang Liu", "Yu Yang", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2010.5654180", "iccad", 2010]], "Chenjie Gu": [0, ["Generalized nonlinear timing/phase macromodeling: Theory, numerical methods and applications", ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2010.5654174", "iccad", 2010], ["Phase equations for quasi-periodic oscillators", ["Alper Demir", "Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2010.5654185", "iccad", 2010]], "Jaijeet S. Roychowdhury": [0, ["Generalized nonlinear timing/phase macromodeling: Theory, numerical methods and applications", ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2010.5654174", "iccad", 2010], ["Phase equations for quasi-periodic oscillators", ["Alper Demir", "Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2010.5654185", "iccad", 2010]], "Alper Demir": [0, ["Phase equations for quasi-periodic oscillators", ["Alper Demir", "Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2010.5654185", "iccad", 2010]], "Xiaoji Ye": [9.944417789231608e-10, ["On-the-fly runtime adaptation for efficient execution of parallel multi-algorithm circuit simulation", ["Xiaoji Ye", "Peng Li"], "https://doi.org/10.1109/ICCAD.2010.5654179", "iccad", 2010]], "Yue Xu": [0, ["An auction based pre-processing technique to determine detour in global routing", ["Yue Xu", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2010.5654089", "iccad", 2010]], "Chris Chu": [5.475139508437366e-10, ["An auction based pre-processing technique to determine detour in global routing", ["Yue Xu", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2010.5654089", "iccad", 2010]], "Tsung-Hsien Lee": [1.423044082571323e-07, ["Simultaneous antenna avoidance and via optimization in layer assignment of multi-layer global routing", ["Tsung-Hsien Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2010.5654184", "iccad", 2010], ["GLADE: A modern global router considering layer directives", ["Yen-Jung Chang", "Tsung-Hsien Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2010.5654094", "iccad", 2010]], "Ting-Chi Wang": [7.577638996281166e-07, ["Simultaneous antenna avoidance and via optimization in layer assignment of multi-layer global routing", ["Tsung-Hsien Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2010.5654184", "iccad", 2010], ["GLADE: A modern global router considering layer directives", ["Yen-Jung Chang", "Tsung-Hsien Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2010.5654094", "iccad", 2010]], "Yen-Jung Chang": [0.038998883217573166, ["GLADE: A modern global router considering layer directives", ["Yen-Jung Chang", "Tsung-Hsien Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2010.5654094", "iccad", 2010]], "Guido Stehr": [0, ["Transaction level modeling in practice: Motivation and introduction", ["Guido Stehr", "Josef Eckmuuller"], "https://doi.org/10.1109/ICCAD.2010.5654095", "iccad", 2010]], "Josef Eckmuuller": [0, ["Transaction level modeling in practice: Motivation and introduction", ["Guido Stehr", "Josef Eckmuuller"], "https://doi.org/10.1109/ICCAD.2010.5654095", "iccad", 2010]], "Laurent Maillet-Contoz": [0, ["Standards for System Level Design", ["Laurent Maillet-Contoz"], "https://doi.org/10.1109/ICCAD.2010.5653620", "iccad", 2010]], "Soren Sonntag": [0, ["Design space exploration and performance evaluation at Electronic System Level for NoC-based MPSoC", ["Soren Sonntag", "Francisco Gilabert Villamon"], "https://doi.org/10.1109/ICCAD.2010.5654090", "iccad", 2010]], "Francisco Gilabert Villamon": [0, ["Design space exploration and performance evaluation at Electronic System Level for NoC-based MPSoC", ["Soren Sonntag", "Francisco Gilabert Villamon"], "https://doi.org/10.1109/ICCAD.2010.5654090", "iccad", 2010]], "Sylvian Kaiser": [0, ["ESL solutions for low power design", ["Sylvian Kaiser", "Ilija Materic", "Rabih Saade"], "https://doi.org/10.1109/ICCAD.2010.5653615", "iccad", 2010]], "Ilija Materic": [0, ["ESL solutions for low power design", ["Sylvian Kaiser", "Ilija Materic", "Rabih Saade"], "https://doi.org/10.1109/ICCAD.2010.5653615", "iccad", 2010]], "Rabih Saade": [0, ["ESL solutions for low power design", ["Sylvian Kaiser", "Ilija Materic", "Rabih Saade"], "https://doi.org/10.1109/ICCAD.2010.5653615", "iccad", 2010]], "Enno Wein": [0, ["HW/SW co-design of parallel systems", ["Enno Wein"], "https://doi.org/10.1109/ICCAD.2010.5653616", "iccad", 2010]], "Achim Nohl": [0, ["Application specific processor design: Architectures, design methods and tools", ["Achim Nohl", "Frank Schirrmeister", "Drew Taussig"], "https://doi.org/10.1109/ICCAD.2010.5653632", "iccad", 2010]], "Frank Schirrmeister": [0, ["Application specific processor design: Architectures, design methods and tools", ["Achim Nohl", "Frank Schirrmeister", "Drew Taussig"], "https://doi.org/10.1109/ICCAD.2010.5653632", "iccad", 2010]], "Drew Taussig": [0, ["Application specific processor design: Architectures, design methods and tools", ["Achim Nohl", "Frank Schirrmeister", "Drew Taussig"], "https://doi.org/10.1109/ICCAD.2010.5653632", "iccad", 2010]], "Muhammad Shafique": [0, ["Selective instruction set muting for energy-aware adaptive processors", ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2010.5653636", "iccad", 2010]], "Lars Bauer": [0, ["Selective instruction set muting for energy-aware adaptive processors", ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2010.5653636", "iccad", 2010]], "Danbee Park": [0.9573974907398224, ["Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors", ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2010.5653652", "iccad", 2010]], "Jungseob Lee": [0.9999361634254456, ["Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors", ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2010.5653652", "iccad", 2010]], "Nam Sung Kim": [0.9872660338878632, ["Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors", ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2010.5653652", "iccad", 2010]], "Taewhan Kim": [1, ["Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors", ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2010.5653652", "iccad", 2010]], "Xi Chen": [0, ["Memory access aware on-line voltage control for performance and energy optimization", ["Xi Chen", "Chi Xu", "Robert P. Dick"], "https://doi.org/10.1109/ICCAD.2010.5653631", "iccad", 2010]], "Chi Xu": [0, ["Memory access aware on-line voltage control for performance and energy optimization", ["Xi Chen", "Chi Xu", "Robert P. Dick"], "https://doi.org/10.1109/ICCAD.2010.5653631", "iccad", 2010]], "David A. Papa": [0, ["SPIRE: A retiming-based physical-synthesis transformation system", ["David A. Papa", "Smita Krishnaswamy", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5653647", "iccad", 2010]], "Smita Krishnaswamy": [0, ["SPIRE: A retiming-based physical-synthesis transformation system", ["David A. Papa", "Smita Krishnaswamy", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5653647", "iccad", 2010]], "Igor L. Markov": [0, ["SPIRE: A retiming-based physical-synthesis transformation system", ["David A. Papa", "Smita Krishnaswamy", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5653647", "iccad", 2010], ["Low-power clock trees for CPUs", ["Dongjin Lee", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5653738", "iccad", 2010], ["SimPL: An effective placement algorithm", ["Myung-Chul Kim", "Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5654229", "iccad", 2010]], "Shao-Yun Fang": [0, ["Redundant-wires-aware ECO timing and mask cost optimization", ["Shao-Yun Fang", "Tzuo-Fan Chien", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5653648", "iccad", 2010]], "Tzuo-Fan Chien": [0, ["Redundant-wires-aware ECO timing and mask cost optimization", ["Shao-Yun Fang", "Tzuo-Fan Chien", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5653648", "iccad", 2010]], "Mohit Pathak": [0, ["Through-silicon-via management during 3D physical design: When to add and how many?", ["Mohit Pathak", "Young-Joon Lee", "Thomas Moon", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5653703", "iccad", 2010]], "Young-Joon Lee": [0.9998951256275177, ["Through-silicon-via management during 3D physical design: When to add and how many?", ["Mohit Pathak", "Young-Joon Lee", "Thomas Moon", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5653703", "iccad", 2010]], "Thomas Moon": [6.507591861215634e-11, ["Through-silicon-via management during 3D physical design: When to add and how many?", ["Mohit Pathak", "Young-Joon Lee", "Thomas Moon", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5653703", "iccad", 2010]], "Sung Kyu Lim": [0.9975332617759705, ["Through-silicon-via management during 3D physical design: When to add and how many?", ["Mohit Pathak", "Young-Joon Lee", "Thomas Moon", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5653703", "iccad", 2010], ["Stress-driven 3D-IC placement with TSV keep-out zone and regularity study", ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5654245", "iccad", 2010], ["Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system", ["Minki Cho", "Chang Liu", "Dae Hyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ICCAD.2010.5654255", "iccad", 2010]], "John F. Park": [0.0002870158787118271, ["Board driven I/O planning & optimization", ["John F. Park"], "https://doi.org/10.1109/ICCAD.2010.5653704", "iccad", 2010]], "Tan Yan": [0, ["Recent research development in PCB layout", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2010.5654190", "iccad", 2010], ["On the escape routing of differential pairs", ["Tan Yan", "Pei-Ci Wu", "Qiang Ma", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2010.5654214", "iccad", 2010]], "Martin D. F. Wong": [0, ["Recent research development in PCB layout", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2010.5654190", "iccad", 2010], ["On the escape routing of differential pairs", ["Tan Yan", "Pei-Ci Wu", "Qiang Ma", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2010.5654214", "iccad", 2010]], "Hsu-Chieh Lee": [1.0161551600162966e-09, ["Recent research development in flip-chip routing", ["Hsu-Chieh Lee", "Yao-Wen Chang", "Po-Wei Lee"], "https://doi.org/10.1109/ICCAD.2010.5653698", "iccad", 2010], ["High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees", ["Xin-Wei Shih", "Hsu-Chieh Lee", "Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5653754", "iccad", 2010]], "Po-Wei Lee": [5.115342389672151e-07, ["Recent research development in flip-chip routing", ["Hsu-Chieh Lee", "Yao-Wen Chang", "Po-Wei Lee"], "https://doi.org/10.1109/ICCAD.2010.5653698", "iccad", 2010]], "Yiyu Shi": [0, ["Modeling and design for beyond-the-die power integrity", ["Yiyu Shi", "Lei He"], "https://doi.org/10.1109/ICCAD.2010.5653721", "iccad", 2010]], "Hua Jiang": [0, ["A synthesis flow for digital signal processing with biomolecular reactions", ["Hua Jiang", "Aleksandra P. Kharam", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.2010.5654189", "iccad", 2010]], "Aleksandra P. Kharam": [0, ["A synthesis flow for digital signal processing with biomolecular reactions", ["Hua Jiang", "Aleksandra P. Kharam", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.2010.5654189", "iccad", 2010]], "Marc D. Riedel": [0, ["A synthesis flow for digital signal processing with biomolecular reactions", ["Hua Jiang", "Aleksandra P. Kharam", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.2010.5654189", "iccad", 2010], ["Reduction of interpolants for logic synthesis", ["John D. Backes", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2010.5654209", "iccad", 2010]], "Keshab K. Parhi": [0, ["A synthesis flow for digital signal processing with biomolecular reactions", ["Hua Jiang", "Aleksandra P. Kharam", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.2010.5654189", "iccad", 2010]], "Tsung-Wei Huang": [0, ["A network-flow based pin-count aware routing algorithm for broadcast electrode-addressing EWOD chips", ["Tsung-Wei Huang", "Shih-Yuan Yeh", "Tsung-Yi Ho"], "https://doi.org/10.1109/ICCAD.2010.5653715", "iccad", 2010]], "Shih-Yuan Yeh": [0, ["A network-flow based pin-count aware routing algorithm for broadcast electrode-addressing EWOD chips", ["Tsung-Wei Huang", "Shih-Yuan Yeh", "Tsung-Yi Ho"], "https://doi.org/10.1109/ICCAD.2010.5653715", "iccad", 2010]], "Tsung-Yi Ho": [0, ["A network-flow based pin-count aware routing algorithm for broadcast electrode-addressing EWOD chips", ["Tsung-Wei Huang", "Shih-Yuan Yeh", "Tsung-Yi Ho"], "https://doi.org/10.1109/ICCAD.2010.5653715", "iccad", 2010], ["Digital microfluidic biochips: A vision for functional diversity and more than moore", ["Tsung-Yi Ho", "Jun Zeng", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2010.5654199", "iccad", 2010]], "Zhenyu Sun": [3.19647428526082e-08, ["Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement", ["Zhenyu Sun", "Hai Li", "Yiran Chen", "Xiaobin Wang"], "https://doi.org/10.1109/ICCAD.2010.5653720", "iccad", 2010]], "Hai Li": [0, ["Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement", ["Zhenyu Sun", "Hai Li", "Yiran Chen", "Xiaobin Wang"], "https://doi.org/10.1109/ICCAD.2010.5653720", "iccad", 2010]], "Yiran Chen": [0, ["Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement", ["Zhenyu Sun", "Hai Li", "Yiran Chen", "Xiaobin Wang"], "https://doi.org/10.1109/ICCAD.2010.5653720", "iccad", 2010]], "Xiaobin Wang": [2.8082522973704727e-09, ["Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement", ["Zhenyu Sun", "Hai Li", "Yiran Chen", "Xiaobin Wang"], "https://doi.org/10.1109/ICCAD.2010.5653720", "iccad", 2010]], "Minsik Cho": [0.5392245203256607, ["Novel binary linear programming for high performance clock mesh synthesis", ["Minsik Cho", "David Z. Pan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2010.5653737", "iccad", 2010]], "Ruchir Puri": [0, ["Novel binary linear programming for high performance clock mesh synthesis", ["Minsik Cho", "David Z. Pan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2010.5653737", "iccad", 2010]], "Dongjin Lee": [0.49829207360744476, ["Low-power clock trees for CPUs", ["Dongjin Lee", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5653738", "iccad", 2010], ["SimPL: An effective placement algorithm", ["Myung-Chul Kim", "Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5654229", "iccad", 2010]], "Myung-Chul Kim": [0.9949226677417755, ["Low-power clock trees for CPUs", ["Dongjin Lee", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5653738", "iccad", 2010], ["SimPL: An effective placement algorithm", ["Myung-Chul Kim", "Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5654229", "iccad", 2010]], "Xin-Wei Shih": [0, ["High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees", ["Xin-Wei Shih", "Hsu-Chieh Lee", "Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5653754", "iccad", 2010]], "Kuan-Hsien Ho": [0, ["High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees", ["Xin-Wei Shih", "Hsu-Chieh Lee", "Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5653754", "iccad", 2010]], "Linfu Xiao": [0, ["Local clock skew minimization using blockage-aware mixed tree-mesh clock network", ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5653732", "iccad", 2010], ["Practical placement and routing techniques for analog circuit designs", ["Linfu Xiao", "Evangeline F. Y. Young", "Xiao-Yong He", "Kong-Pang Pun"], "https://doi.org/10.1109/ICCAD.2010.5654239", "iccad", 2010]], "Zigang Xiao": [0, ["Local clock skew minimization using blockage-aware mixed tree-mesh clock network", ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5653732", "iccad", 2010]], "Zaichen Qian": [0, ["Local clock skew minimization using blockage-aware mixed tree-mesh clock network", ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5653732", "iccad", 2010]], "Yan Jiang": [0, ["Local clock skew minimization using blockage-aware mixed tree-mesh clock network", ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5653732", "iccad", 2010]], "Tao Huang": [0, ["Local clock skew minimization using blockage-aware mixed tree-mesh clock network", ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5653732", "iccad", 2010], ["Obstacle-avoiding rectilinear Steiner minimum tree construction: An optimal approach", ["Tao Huang", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5654220", "iccad", 2010]], "Haitong Tian": [0, ["Local clock skew minimization using blockage-aware mixed tree-mesh clock network", ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5653732", "iccad", 2010]], "Evangeline F. Y. Young": [0, ["Local clock skew minimization using blockage-aware mixed tree-mesh clock network", ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5653732", "iccad", 2010], ["Obstacle-avoiding rectilinear Steiner minimum tree construction: An optimal approach", ["Tao Huang", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5654220", "iccad", 2010], ["Practical placement and routing techniques for analog circuit designs", ["Linfu Xiao", "Evangeline F. Y. Young", "Xiao-Yong He", "Kong-Pang Pun"], "https://doi.org/10.1109/ICCAD.2010.5654239", "iccad", 2010]], "Arvind Sridhar": [0, ["3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling", ["Arvind Sridhar", "Alessandro Vincenzi", "Martino Ruggiero", "Thomas Brunschwiler", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5653749", "iccad", 2010]], "Alessandro Vincenzi": [0, ["3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling", ["Arvind Sridhar", "Alessandro Vincenzi", "Martino Ruggiero", "Thomas Brunschwiler", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5653749", "iccad", 2010]], "Martino Ruggiero": [0, ["3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling", ["Arvind Sridhar", "Alessandro Vincenzi", "Martino Ruggiero", "Thomas Brunschwiler", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5653749", "iccad", 2010]], "Thomas Brunschwiler": [0, ["3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling", ["Arvind Sridhar", "Alessandro Vincenzi", "Martino Ruggiero", "Thomas Brunschwiler", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5653749", "iccad", 2010]], "David Atienza": [0, ["3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling", ["Arvind Sridhar", "Alessandro Vincenzi", "Martino Ruggiero", "Thomas Brunschwiler", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5653749", "iccad", 2010], ["Fuzzy control for enforcing energy efficiency in high-performance 3D systems", ["Mohamed M. Sabry", "Ayse Kivilcim Coskun", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5654235", "iccad", 2010]], "Yibo Chen": [0, ["Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis", ["Yibo Chen", "Dimin Niu", "Yuan Xie", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2010.5653753", "iccad", 2010]], "Dimin Niu": [0, ["Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis", ["Yibo Chen", "Dimin Niu", "Yuan Xie", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2010.5653753", "iccad", 2010]], "Yuan Xie": [0, ["Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis", ["Yibo Chen", "Dimin Niu", "Yuan Xie", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2010.5653753", "iccad", 2010], ["Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip", ["Jin Ouyang", "Jing Xie", "Matthew Poremba", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2010.5653769", "iccad", 2010]], "Jin Ouyang": [0, ["Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip", ["Jin Ouyang", "Jing Xie", "Matthew Poremba", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2010.5653769", "iccad", 2010]], "Jing Xie": [0, ["Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip", ["Jin Ouyang", "Jing Xie", "Matthew Poremba", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2010.5653769", "iccad", 2010]], "Matthew Poremba": [0, ["Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip", ["Jin Ouyang", "Jing Xie", "Matthew Poremba", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2010.5653769", "iccad", 2010]], "Sheng Wei": [0, ["Scalable segmentation-based malicious circuitry detection and diagnosis", ["Sheng Wei", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2010.5653770", "iccad", 2010]], "Miodrag Potkonjak": [0, ["Scalable segmentation-based malicious circuitry detection and diagnosis", ["Sheng Wei", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2010.5653770", "iccad", 2010]], "Andrea Pellegrini": [0, ["Application-Aware diagnosis of runtime hardware faults", ["Andrea Pellegrini", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2010.5653788", "iccad", 2010]], "Valeria Bertacco": [0, ["Application-Aware diagnosis of runtime hardware faults", ["Andrea Pellegrini", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2010.5653788", "iccad", 2010]], "Hagen Klauk": [0, ["Manufacturing and characteristics of low-voltage organic thin-film transistors", ["Hagen Klauk", "Ute Zschieschang"], "https://doi.org/10.1109/ICCAD.2010.5653765", "iccad", 2010]], "Ute Zschieschang": [0, ["Manufacturing and characteristics of low-voltage organic thin-film transistors", ["Hagen Klauk", "Ute Zschieschang"], "https://doi.org/10.1109/ICCAD.2010.5653765", "iccad", 2010]], "Jan Genoe": [0, ["Design and manufacturing of organic RFID circuits: Coping with intrinsic parameter variations in organic devices by circuit design", ["Jan Genoe", "Kris Myny", "Soeren Steudel", "Paul Heremans"], "https://doi.org/10.1109/ICCAD.2010.5653782", "iccad", 2010]], "Kris Myny": [0, ["Design and manufacturing of organic RFID circuits: Coping with intrinsic parameter variations in organic devices by circuit design", ["Jan Genoe", "Kris Myny", "Soeren Steudel", "Paul Heremans"], "https://doi.org/10.1109/ICCAD.2010.5653782", "iccad", 2010]], "Soeren Steudel": [0, ["Design and manufacturing of organic RFID circuits: Coping with intrinsic parameter variations in organic devices by circuit design", ["Jan Genoe", "Kris Myny", "Soeren Steudel", "Paul Heremans"], "https://doi.org/10.1109/ICCAD.2010.5653782", "iccad", 2010]], "Paul Heremans": [0, ["Design and manufacturing of organic RFID circuits: Coping with intrinsic parameter variations in organic devices by circuit design", ["Jan Genoe", "Kris Myny", "Soeren Steudel", "Paul Heremans"], "https://doi.org/10.1109/ICCAD.2010.5653782", "iccad", 2010]], "Makoto Takamiya": [0, ["Design of large area electronics with organic transistors", ["Makoto Takamiya", "Koichi Ishida", "Tsuyoshi Sekitani", "Takao Someya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5653787", "iccad", 2010], ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Koichi Ishida": [0, ["Design of large area electronics with organic transistors", ["Makoto Takamiya", "Koichi Ishida", "Tsuyoshi Sekitani", "Takao Someya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5653787", "iccad", 2010]], "Tsuyoshi Sekitani": [0, ["Design of large area electronics with organic transistors", ["Makoto Takamiya", "Koichi Ishida", "Tsuyoshi Sekitani", "Takao Someya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5653787", "iccad", 2010]], "Takao Someya": [0, ["Design of large area electronics with organic transistors", ["Makoto Takamiya", "Koichi Ishida", "Tsuyoshi Sekitani", "Takao Someya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5653787", "iccad", 2010]], "Takayasu Sakurai": [0, ["Design of large area electronics with organic transistors", ["Makoto Takamiya", "Koichi Ishida", "Tsuyoshi Sekitani", "Takao Someya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5653787", "iccad", 2010], ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Boris Murmann": [0, ["Design of analog circuits using organic field-effect transistors", ["Boris Murmann", "Wei Xiong"], "https://doi.org/10.1109/ICCAD.2010.5653805", "iccad", 2010]], "Wei Xiong": [0, ["Design of analog circuits using organic field-effect transistors", ["Boris Murmann", "Wei Xiong"], "https://doi.org/10.1109/ICCAD.2010.5653805", "iccad", 2010]], "Cheng Zhuo": [0, ["Active learning framework for post-silicon variation extraction and test cost reduction", ["Cheng Zhuo", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5653806", "iccad", 2010]], "Lu Wan": [0, ["Analysis of circuit dynamic behavior with timed ternary decision diagram", ["Lu Wan", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2010.5653852", "iccad", 2010]], "Bing Li": [0, ["Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods", ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2010.5653800", "iccad", 2010]], "Ning Chen": [0, ["Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods", ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2010.5653800", "iccad", 2010]], "Feng Yuan": [0, ["On timing-independent false path identification", ["Feng Yuan", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5653847", "iccad", 2010]], "Jorge Fernandez Villena": [0, ["3POr - Parallel projection based parameterized order reduction for multi-dimensional linear models", ["Jorge Fernandez Villena", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2010.5653851", "iccad", 2010]], "Luis Miguel Silveira": [0, ["3POr - Parallel projection based parameterized order reduction for multi-dimensional linear models", ["Jorge Fernandez Villena", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2010.5653851", "iccad", 2010]], "Xuanxing Xiong": [0, ["A hierarchical matrix inversion algorithm for vectorless power grid verification", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1109/ICCAD.2010.5654195", "iccad", 2010]], "Zhuo Feng": [0, ["Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2010.5653869", "iccad", 2010]], "Szu-Yu Chen": [0, ["Native-conflict-aware wire perturbation for double patterning technology", ["Szu-Yu Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5654200", "iccad", 2010]], "Vineeth Veetil": [0, ["A lower bound computation method for evaluation of statistical design techniques", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2010.5654194", "iccad", 2010]], "Shantanu Dutt": [0, ["Timing yield optimization via discrete gate sizing using globally-informed delay PDFs", ["Shantanu Dutt", "Huan Ren"], "https://doi.org/10.1109/ICCAD.2010.5654205", "iccad", 2010]], "Huan Ren": [0, ["Timing yield optimization via discrete gate sizing using globally-informed delay PDFs", ["Shantanu Dutt", "Huan Ren"], "https://doi.org/10.1109/ICCAD.2010.5654205", "iccad", 2010]], "Jun Zeng": [0, ["Digital microfluidic biochips: A vision for functional diversity and more than moore", ["Tsung-Yi Ho", "Jun Zeng", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2010.5654199", "iccad", 2010]], "Mihir R. Choudhury": [0, ["Bi-decomposition of large Boolean functions using blocking edge graphs", ["Mihir R. Choudhury", "Kartik Mohanram"], "https://doi.org/10.1109/ICCAD.2010.5654210", "iccad", 2010]], "Kartik Mohanram": [0, ["Bi-decomposition of large Boolean functions using blocking edge graphs", ["Mihir R. Choudhury", "Kartik Mohanram"], "https://doi.org/10.1109/ICCAD.2010.5654210", "iccad", 2010]], "Junjun Gu": [0, ["Peak current reduction by simultaneous state replication and re-encoding", ["Junjun Gu", "Gang Qu", "Lin Yuan", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2010.5654204", "iccad", 2010]], "Gang Qu": [0, ["Peak current reduction by simultaneous state replication and re-encoding", ["Junjun Gu", "Gang Qu", "Lin Yuan", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2010.5654204", "iccad", 2010]], "Lin Yuan": [0, ["Peak current reduction by simultaneous state replication and re-encoding", ["Junjun Gu", "Gang Qu", "Lin Yuan", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2010.5654204", "iccad", 2010]], "Qiang Zhou": [0, ["Peak current reduction by simultaneous state replication and re-encoding", ["Junjun Gu", "Gang Qu", "Lin Yuan", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2010.5654204", "iccad", 2010]], "Chih-Fan Lai": [0, ["Boolean matching of function vectors with strengthened learning", ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "https://doi.org/10.1109/ICCAD.2010.5654215", "iccad", 2010]], "Jie-Hong R. Jiang": [0, ["Boolean matching of function vectors with strengthened learning", ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "https://doi.org/10.1109/ICCAD.2010.5654215", "iccad", 2010]], "Kuo-Hua Wang": [1.4488119290945178e-06, ["Boolean matching of function vectors with strengthened learning", ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "https://doi.org/10.1109/ICCAD.2010.5654215", "iccad", 2010]], "John D. Backes": [0, ["Reduction of interpolants for logic synthesis", ["John D. Backes", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2010.5654209", "iccad", 2010]], "Pei-Ci Wu": [5.4222759615640825e-08, ["On the escape routing of differential pairs", ["Tan Yan", "Pei-Ci Wu", "Qiang Ma", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2010.5654214", "iccad", 2010]], "Qiang Ma": [0, ["On the escape routing of differential pairs", ["Tan Yan", "Pei-Ci Wu", "Qiang Ma", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2010.5654214", "iccad", 2010]], "Taraneh Taghavi": [0, ["New placement prediction and mitigation techniques for local routing congestion", ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "https://doi.org/10.1109/ICCAD.2010.5654225", "iccad", 2010]], "Zhuo Li": [0, ["New placement prediction and mitigation techniques for local routing congestion", ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "https://doi.org/10.1109/ICCAD.2010.5654225", "iccad", 2010]], "Charles J. Alpert": [0, ["New placement prediction and mitigation techniques for local routing congestion", ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "https://doi.org/10.1109/ICCAD.2010.5654225", "iccad", 2010], ["Design-hierarchy aware mixed-size placement for routability optimization", ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2010.5654234", "iccad", 2010]], "Gi-Joon Nam": [0.9842500239610672, ["New placement prediction and mitigation techniques for local routing congestion", ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "https://doi.org/10.1109/ICCAD.2010.5654225", "iccad", 2010], ["Design-hierarchy aware mixed-size placement for routability optimization", ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2010.5654234", "iccad", 2010]], "Andrew D. Huber": [0, ["New placement prediction and mitigation techniques for local routing congestion", ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "https://doi.org/10.1109/ICCAD.2010.5654225", "iccad", 2010]], "Shyam Ramji": [0, ["New placement prediction and mitigation techniques for local routing congestion", ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "https://doi.org/10.1109/ICCAD.2010.5654225", "iccad", 2010]], "Yu Pu": [0, ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Xin Zhang": [0, ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Jim Huang": [0, ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Atsushi Muramatsu": [0, ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Masahiro Nomura": [0, ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Koji Hirairi": [0, ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Hidehiro Takata": [0, ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Taro Sakurabayashi": [0, ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Shinji Miyano": [0, ["Misleading energy and performance claims in sub/near threshold digital systems", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", "iccad", 2010]], "Hao Xu": [0, ["Stretching the limit of microarchitectural level leakage control with Adaptive Light-Weight Vth Hopping", ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2010.5654230", "iccad", 2010], ["Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs", ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "https://doi.org/10.1109/ICCAD.2010.5654224", "iccad", 2010]], "Wen-Ben Jone": [0, ["Stretching the limit of microarchitectural level leakage control with Adaptive Light-Weight Vth Hopping", ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2010.5654230", "iccad", 2010], ["Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs", ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "https://doi.org/10.1109/ICCAD.2010.5654224", "iccad", 2010]], "Ranga Vemuri": [0, ["Stretching the limit of microarchitectural level leakage control with Adaptive Light-Weight Vth Hopping", ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2010.5654230", "iccad", 2010], ["Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs", ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "https://doi.org/10.1109/ICCAD.2010.5654224", "iccad", 2010]], "Mohamed M. Sabry": [0, ["Fuzzy control for enforcing energy efficiency in high-performance 3D systems", ["Mohamed M. Sabry", "Ayse Kivilcim Coskun", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5654235", "iccad", 2010]], "Ayse Kivilcim Coskun": [0, ["Fuzzy control for enforcing energy efficiency in high-performance 3D systems", ["Mohamed M. Sabry", "Ayse Kivilcim Coskun", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5654235", "iccad", 2010]], "Meng-Kai Hsu": [0, ["Unified analytical global placement for large-scale mixed-size circuit designs", ["Meng-Kai Hsu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5654240", "iccad", 2010]], "Yi-Lin Chuang": [0, ["Design-hierarchy aware mixed-size placement for routability optimization", ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2010.5654234", "iccad", 2010]], "Jarrod A. Roy": [0, ["Design-hierarchy aware mixed-size placement for routability optimization", ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2010.5654234", "iccad", 2010]], "Natarajan Viswanathan": [0, ["Design-hierarchy aware mixed-size placement for routability optimization", ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2010.5654234", "iccad", 2010]], "Krit Athikulwongse": [0, ["Stress-driven 3D-IC placement with TSV keep-out zone and regularity study", ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5654245", "iccad", 2010]], "Ashutosh Chakraborty": [0, ["Stress-driven 3D-IC placement with TSV keep-out zone and regularity study", ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5654245", "iccad", 2010]], "Jae-Seok Yang": [0.9992186725139618, ["Stress-driven 3D-IC placement with TSV keep-out zone and regularity study", ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5654245", "iccad", 2010]], "Xiao-Yong He": [0, ["Practical placement and routing techniques for analog circuit designs", ["Linfu Xiao", "Evangeline F. Y. Young", "Xiao-Yong He", "Kong-Pang Pun"], "https://doi.org/10.1109/ICCAD.2010.5654239", "iccad", 2010]], "Kong-Pang Pun": [0, ["Practical placement and routing techniques for analog circuit designs", ["Linfu Xiao", "Evangeline F. Y. Young", "Xiao-Yong He", "Kong-Pang Pun"], "https://doi.org/10.1109/ICCAD.2010.5654239", "iccad", 2010]], "Lin Huang": [0, ["Characterizing the lifetime reliability of manycore processors with core-level redundancy", ["Lin Huang", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5654250", "iccad", 2010]], "Le Yu": [6.66245941829402e-05, ["Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs", ["Le Yu", "Haigang Yang", "Tom T. Jing", "Min Xu", "Robert E. Geer", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2010.5654244", "iccad", 2010]], "Haigang Yang": [0.0021106620552018285, ["Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs", ["Le Yu", "Haigang Yang", "Tom T. Jing", "Min Xu", "Robert E. Geer", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2010.5654244", "iccad", 2010]], "Tom T. Jing": [0, ["Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs", ["Le Yu", "Haigang Yang", "Tom T. Jing", "Min Xu", "Robert E. Geer", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2010.5654244", "iccad", 2010]], "Min Xu": [0, ["Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs", ["Le Yu", "Haigang Yang", "Tom T. Jing", "Min Xu", "Robert E. Geer", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2010.5654244", "iccad", 2010]], "Robert E. Geer": [0, ["Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs", ["Le Yu", "Haigang Yang", "Tom T. Jing", "Min Xu", "Robert E. Geer", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2010.5654244", "iccad", 2010]], "Wei Wang": [0.00018742437532637268, ["Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs", ["Le Yu", "Haigang Yang", "Tom T. Jing", "Min Xu", "Robert E. Geer", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2010.5654244", "iccad", 2010]], "Minki Cho": [0.8578444868326187, ["Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system", ["Minki Cho", "Chang Liu", "Dae Hyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ICCAD.2010.5654255", "iccad", 2010]], "Chang Liu": [0, ["Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system", ["Minki Cho", "Chang Liu", "Dae Hyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ICCAD.2010.5654255", "iccad", 2010]], "Dae Hyun Kim": [0.9972383975982666, ["Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system", ["Minki Cho", "Chang Liu", "Dae Hyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ICCAD.2010.5654255", "iccad", 2010]], "Saibal Mukhopadhyay": [0, ["Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system", ["Minki Cho", "Chang Liu", "Dae Hyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ICCAD.2010.5654255", "iccad", 2010]], "Haifeng Qian": [0, ["Fast Poisson solvers for thermal analysis", ["Haifeng Qian", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2010.5654249", "iccad", 2010]], "Sachin S. Sapatnekar": [0, ["Fast Poisson solvers for thermal analysis", ["Haifeng Qian", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2010.5654249", "iccad", 2010]], "Kentaro Katayama": [0, ["Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis", ["Kentaro Katayama", "Shiho Hagiwara", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2010.5654259", "iccad", 2010]], "Shiho Hagiwara": [0, ["Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis", ["Kentaro Katayama", "Shiho Hagiwara", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2010.5654259", "iccad", 2010]], "Hiroshi Tsutsui": [0, ["Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis", ["Kentaro Katayama", "Shiho Hagiwara", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2010.5654259", "iccad", 2010]], "Hiroyuki Ochi": [0, ["Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis", ["Kentaro Katayama", "Shiho Hagiwara", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2010.5654259", "iccad", 2010]], "Takashi Sato": [0, ["Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis", ["Kentaro Katayama", "Shiho Hagiwara", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2010.5654259", "iccad", 2010]], "Yun Ye": [0.0668149832636118, ["Simulation of random telegraph Noise with 2-stage equivalent circuit", ["Yun Ye", "Chi-Chao Wang", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2010.5654254", "iccad", 2010]], "Chi-Chao Wang": [1.2126596260486622e-07, ["Simulation of random telegraph Noise with 2-stage equivalent circuit", ["Yun Ye", "Chi-Chao Wang", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2010.5654254", "iccad", 2010]], "Seid Hadi Rasouli": [0, ["Work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design", ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2010.5654260", "iccad", 2010]], "Kazuhiko Endo": [0, ["Work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design", ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2010.5654260", "iccad", 2010]], "Kaustav Banerjee": [0, ["Work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design", ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2010.5654260", "iccad", 2010]], "Bo Yang": [0.0001360086680506356, ["Structured analog circuit design and MOS transistor decomposition for high accuracy applications", ["Bo Yang", "Qing Dong", "Jing Li", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2010.5654264", "iccad", 2010]], "Qing Dong": [0.00010747280612122267, ["Structured analog circuit design and MOS transistor decomposition for high accuracy applications", ["Bo Yang", "Qing Dong", "Jing Li", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2010.5654264", "iccad", 2010]], "Jing Li": [0, ["Structured analog circuit design and MOS transistor decomposition for high accuracy applications", ["Bo Yang", "Qing Dong", "Jing Li", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2010.5654264", "iccad", 2010]], "Shigetoshi Nakatake": [0, ["Structured analog circuit design and MOS transistor decomposition for high accuracy applications", ["Bo Yang", "Qing Dong", "Jing Li", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2010.5654264", "iccad", 2010]], "Bo-Han Wu": [0.3912642002105713, ["A robust functional ECO engine by SAT proof minimization and interpolation techniques", ["Bo-Han Wu", "Chun-Ju Yang", "Chung-Yang Huang", "Jie-Hong Roland Jiang"], "https://doi.org/10.1109/ICCAD.2010.5654265", "iccad", 2010]], "Chun-Ju Yang": [0.5728922560811043, ["A robust functional ECO engine by SAT proof minimization and interpolation techniques", ["Bo-Han Wu", "Chun-Ju Yang", "Chung-Yang Huang", "Jie-Hong Roland Jiang"], "https://doi.org/10.1109/ICCAD.2010.5654265", "iccad", 2010]], "Chung-Yang Huang": [0, ["A robust functional ECO engine by SAT proof minimization and interpolation techniques", ["Bo-Han Wu", "Chun-Ju Yang", "Chung-Yang Huang", "Jie-Hong Roland Jiang"], "https://doi.org/10.1109/ICCAD.2010.5654265", "iccad", 2010], ["Formal deadlock checking on high-level SystemC designs", ["Chun-Nan Chou", "Chang-Hong Hsu", "Yueh-Tung Chao", "Chung-Yang Huang"], "https://doi.org/10.1109/ICCAD.2010.5653880", "iccad", 2010]], "Jie-Hong Roland Jiang": [0, ["A robust functional ECO engine by SAT proof minimization and interpolation techniques", ["Bo-Han Wu", "Chun-Ju Yang", "Chung-Yang Huang", "Jie-Hong Roland Jiang"], "https://doi.org/10.1109/ICCAD.2010.5654265", "iccad", 2010]], "Vinay Karkala": [0, ["Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT", ["Vinay Karkala", "Joseph Wanstrath", "Travis Lacour", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2010.5654269", "iccad", 2010]], "Joseph Wanstrath": [0, ["Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT", ["Vinay Karkala", "Joseph Wanstrath", "Travis Lacour", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2010.5654269", "iccad", 2010]], "Travis Lacour": [0, ["Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT", ["Vinay Karkala", "Joseph Wanstrath", "Travis Lacour", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2010.5654269", "iccad", 2010]], "Sunil P. Khatri": [0, ["Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT", ["Vinay Karkala", "Joseph Wanstrath", "Travis Lacour", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2010.5654269", "iccad", 2010]], "O. Sarbishei": [0, ["Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits", ["O. Sarbishei", "Katarzyna Radecka"], "https://doi.org/10.1109/ICCAD.2010.5654270", "iccad", 2010]], "Katarzyna Radecka": [0, ["Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits", ["O. Sarbishei", "Katarzyna Radecka"], "https://doi.org/10.1109/ICCAD.2010.5654270", "iccad", 2010]], "Yu-Chien Kao": [0, ["Synthesis of an efficient controlling structure for post-silicon clock skew minimization", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2010.5654274", "iccad", 2010]], "Hsuan-Ming Chou": [0, ["Synthesis of an efficient controlling structure for post-silicon clock skew minimization", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2010.5654274", "iccad", 2010]], "Kun-Ting Tsai": [0, ["Synthesis of an efficient controlling structure for post-silicon clock skew minimization", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2010.5654274", "iccad", 2010]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["Synthesis of an efficient controlling structure for post-silicon clock skew minimization", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2010.5654274", "iccad", 2010]], "Chun Zhang": [0, ["Engineering a scalable Boolean matching based on EDA SaaS 2.0", ["Chun Zhang", "Yu Hu", "Lingli Wang", "Lei He", "Jiarong Tong"], "https://doi.org/10.1109/ICCAD.2010.5654275", "iccad", 2010]], "Lingli Wang": [5.999964685088344e-07, ["Engineering a scalable Boolean matching based on EDA SaaS 2.0", ["Chun Zhang", "Yu Hu", "Lingli Wang", "Lei He", "Jiarong Tong"], "https://doi.org/10.1109/ICCAD.2010.5654275", "iccad", 2010]], "Jiarong Tong": [0, ["Engineering a scalable Boolean matching based on EDA SaaS 2.0", ["Chun Zhang", "Yu Hu", "Lingli Wang", "Lei He", "Jiarong Tong"], "https://doi.org/10.1109/ICCAD.2010.5654275", "iccad", 2010]], "Finn Haedicke": [0, ["Polynomial datapath optimization using constraint solving and formal modelling", ["Finn Haedicke", "Bijan Alizadeh", "Gorschwin Fey", "Masahiro Fujita", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2010.5654279", "iccad", 2010]], "Bijan Alizadeh": [0, ["Polynomial datapath optimization using constraint solving and formal modelling", ["Finn Haedicke", "Bijan Alizadeh", "Gorschwin Fey", "Masahiro Fujita", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2010.5654279", "iccad", 2010]], "Gorschwin Fey": [0, ["Polynomial datapath optimization using constraint solving and formal modelling", ["Finn Haedicke", "Bijan Alizadeh", "Gorschwin Fey", "Masahiro Fujita", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2010.5654279", "iccad", 2010]], "Masahiro Fujita": [0, ["Polynomial datapath optimization using constraint solving and formal modelling", ["Finn Haedicke", "Bijan Alizadeh", "Gorschwin Fey", "Masahiro Fujita", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2010.5654279", "iccad", 2010]], "Rolf Drechsler": [0, ["Polynomial datapath optimization using constraint solving and formal modelling", ["Finn Haedicke", "Bijan Alizadeh", "Gorschwin Fey", "Masahiro Fujita", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2010.5654279", "iccad", 2010]], "Po-Hsien Chang": [2.0983188520062868e-09, ["Online selection of effective functional test programs based on novelty detection", ["Po-Hsien Chang", "Dragoljub Gagi Drmanac", "Li-C. Wang"], "https://doi.org/10.1109/ICCAD.2010.5653868", "iccad", 2010]], "Dragoljub Gagi Drmanac": [0, ["Online selection of effective functional test programs based on novelty detection", ["Po-Hsien Chang", "Dragoljub Gagi Drmanac", "Li-C. Wang"], "https://doi.org/10.1109/ICCAD.2010.5653868", "iccad", 2010]], "Li-C. Wang": [9.818648686632514e-05, ["Online selection of effective functional test programs based on novelty detection", ["Po-Hsien Chang", "Dragoljub Gagi Drmanac", "Li-C. Wang"], "https://doi.org/10.1109/ICCAD.2010.5653868", "iccad", 2010]], "Roberto Bruttomesso": [0, ["Flexible interpolation with local proof transformations", ["Roberto Bruttomesso", "Simone Rollini", "Natasha Sharygina", "Aliaksei Tsitovich"], "https://doi.org/10.1109/ICCAD.2010.5654297", "iccad", 2010]], "Simone Rollini": [0, ["Flexible interpolation with local proof transformations", ["Roberto Bruttomesso", "Simone Rollini", "Natasha Sharygina", "Aliaksei Tsitovich"], "https://doi.org/10.1109/ICCAD.2010.5654297", "iccad", 2010]], "Natasha Sharygina": [0, ["Flexible interpolation with local proof transformations", ["Roberto Bruttomesso", "Simone Rollini", "Natasha Sharygina", "Aliaksei Tsitovich"], "https://doi.org/10.1109/ICCAD.2010.5654297", "iccad", 2010]], "Aliaksei Tsitovich": [0, ["Flexible interpolation with local proof transformations", ["Roberto Bruttomesso", "Simone Rollini", "Natasha Sharygina", "Aliaksei Tsitovich"], "https://doi.org/10.1109/ICCAD.2010.5654297", "iccad", 2010]], "Marc Galceran Oms": [0, ["Symbolic performance analysis of elastic systems", ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1109/ICCAD.2010.5653886", "iccad", 2010]], "Jordi Cortadella": [0, ["Symbolic performance analysis of elastic systems", ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1109/ICCAD.2010.5653886", "iccad", 2010]], "Michael Kishinevsky": [0, ["Symbolic performance analysis of elastic systems", ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1109/ICCAD.2010.5653886", "iccad", 2010]], "Malay K. Ganai": [0, ["Efficient state space exploration: Interleaving stateless and state-based model checking", ["Malay K. Ganai", "Chao Wang", "Weihong Li"], "https://doi.org/10.1109/ICCAD.2010.5653863", "iccad", 2010]], "Chao Wang": [0.3783327341079712, ["Efficient state space exploration: Interleaving stateless and state-based model checking", ["Malay K. Ganai", "Chao Wang", "Weihong Li"], "https://doi.org/10.1109/ICCAD.2010.5653863", "iccad", 2010]], "Weihong Li": [0, ["Efficient state space exploration: Interleaving stateless and state-based model checking", ["Malay K. Ganai", "Chao Wang", "Weihong Li"], "https://doi.org/10.1109/ICCAD.2010.5653863", "iccad", 2010]], "Chun-Nan Chou": [0, ["Formal deadlock checking on high-level SystemC designs", ["Chun-Nan Chou", "Chang-Hong Hsu", "Yueh-Tung Chao", "Chung-Yang Huang"], "https://doi.org/10.1109/ICCAD.2010.5653880", "iccad", 2010]], "Chang-Hong Hsu": [0, ["Formal deadlock checking on high-level SystemC designs", ["Chun-Nan Chou", "Chang-Hong Hsu", "Yueh-Tung Chao", "Chung-Yang Huang"], "https://doi.org/10.1109/ICCAD.2010.5653880", "iccad", 2010]], "Yueh-Tung Chao": [0, ["Formal deadlock checking on high-level SystemC designs", ["Chun-Nan Chou", "Chang-Hong Hsu", "Yueh-Tung Chao", "Chung-Yang Huang"], "https://doi.org/10.1109/ICCAD.2010.5653880", "iccad", 2010]], "Yuanzhe Wang": [1.4386001723210029e-08, ["PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation", ["Yuanzhe Wang", "Zheng Zhang", "Cheng-Kok Koh", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1109/ICCAD.2010.5653885", "iccad", 2010]], "Zheng Zhang": [0, ["PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation", ["Yuanzhe Wang", "Zheng Zhang", "Cheng-Kok Koh", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1109/ICCAD.2010.5653885", "iccad", 2010]], "Cheng-Kok Koh": [0.0002752652144408785, ["PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation", ["Yuanzhe Wang", "Zheng Zhang", "Cheng-Kok Koh", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1109/ICCAD.2010.5653885", "iccad", 2010]], "Grantham K. H. Pang": [0, ["PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation", ["Yuanzhe Wang", "Zheng Zhang", "Cheng-Kok Koh", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1109/ICCAD.2010.5653885", "iccad", 2010]], "Ngai Wong": [0, ["PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation", ["Yuanzhe Wang", "Zheng Zhang", "Cheng-Kok Koh", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1109/ICCAD.2010.5653885", "iccad", 2010]], "Meric Aydonat": [0, ["Power grid correction using sensitivity analysis", ["Meric Aydonat", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2010.5653903", "iccad", 2010]], "Farid N. Najm": [0, ["Power grid correction using sensitivity analysis", ["Meric Aydonat", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2010.5653903", "iccad", 2010], ["Early P/G grid voltage integrity verification", ["Mehmet Avci", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2010.5653904", "iccad", 2010]], "Mehmet Avci": [0, ["Early P/G grid voltage integrity verification", ["Mehmet Avci", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2010.5653904", "iccad", 2010]], "Nestoras E. Evmorfopoulos": [0, ["Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis", ["Nestoras E. Evmorfopoulos", "Maria-Aikaterini Rammou", "George I. Stamoulis", "John Moondanos"], "https://doi.org/10.1109/ICCAD.2010.5653921", "iccad", 2010]], "Maria-Aikaterini Rammou": [0, ["Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis", ["Nestoras E. Evmorfopoulos", "Maria-Aikaterini Rammou", "George I. Stamoulis", "John Moondanos"], "https://doi.org/10.1109/ICCAD.2010.5653921", "iccad", 2010]], "George I. Stamoulis": [0, ["Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis", ["Nestoras E. Evmorfopoulos", "Maria-Aikaterini Rammou", "George I. Stamoulis", "John Moondanos"], "https://doi.org/10.1109/ICCAD.2010.5653921", "iccad", 2010]], "John Moondanos": [0, ["Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis", ["Nestoras E. Evmorfopoulos", "Maria-Aikaterini Rammou", "George I. Stamoulis", "John Moondanos"], "https://doi.org/10.1109/ICCAD.2010.5653921", "iccad", 2010]]}