
D:\BaiduNetdiskDownload\P10_SD_VGA_m\IP_REPO\VIP\VIP\VIP\sim\verilog>call D:/Xilinx/Vivado/2017.4/bin/xelab xil_defaultlib.apatb_vip1_m_top glbl -prj vip1_m.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile "D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s vip1_m -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_vip1_m_top glbl -prj vip1_m.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s vip1_m -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/AESL_axi_s_dst_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dst_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/AESL_axi_s_src_axi0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src_axi0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/AXIvideo2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIvideo2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/fifo_w8_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/fifo_w8_d640_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d640_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/Loop_loop_height_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_loop_height_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/Mat2AXIvideo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat2AXIvideo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/start_for_Loop_locud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_locud_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_locud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/start_for_Mat2AXIdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIdEe_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/vip1_m.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_vip1_m_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/vip1_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip1_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/vip1_m_mul_mul_10bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip1_m_mul_mul_10bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module vip1_m_mul_mul_10bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXIvideo2Mat
Compiling module xil_defaultlib.vip1_m_mul_mul_10bkb_DSP48_0
Compiling module xil_defaultlib.vip1_m_mul_mul_10bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.fifo_w8_d640_A
Compiling module xil_defaultlib.Loop_loop_height_pro
Compiling module xil_defaultlib.Mat2AXIvideo
Compiling module xil_defaultlib.fifo_w8_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d1_A
Compiling module xil_defaultlib.start_for_Loop_locud_shiftReg
Compiling module xil_defaultlib.start_for_Loop_locud
Compiling module xil_defaultlib.start_for_Mat2AXIdEe_shiftReg
Compiling module xil_defaultlib.start_for_Mat2AXIdEe
Compiling module xil_defaultlib.vip1_m
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_src_axi0
Compiling module xil_defaultlib.fifo(DEPTH=1228800,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=1228800,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=1228800,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_dst_axi
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_vip1_m_top
Compiling module work.glbl
Built simulation snapshot vip1_m

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/xsim.dir/vip1_m/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 53.457 ; gain = 1.367
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 16 09:10:14 2020...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/vip1_m/xsim_script.tcl
# xsim {vip1_m} -autoloadwcfg -tclbatch {vip1_m.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source vip1_m.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set dst_axi_group [add_wave_group dst_axi(axis) -into $coutputgroup]
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/dst_axi_TREADY -into $dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/dst_axi_TVALID -into $dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/dst_axi_TDEST -into $dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/dst_axi_TID -into $dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/dst_axi_TLAST -into $dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/dst_axi_TUSER -into $dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/dst_axi_TSTRB -into $dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/dst_axi_TKEEP -into $dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/dst_axi_TDATA -into $dst_axi_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set src_axi0_group [add_wave_group src_axi0(axis) -into $cinputgroup]
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/src_axi0_TREADY -into $src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/src_axi0_TVALID -into $src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/src_axi0_TDEST -into $src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/src_axi0_TID -into $src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/src_axi0_TLAST -into $src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/src_axi0_TUSER -into $src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/src_axi0_TSTRB -into $src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/src_axi0_TKEEP -into $src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/src_axi0_TDATA -into $src_axi0_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/ap_done -into $blocksiggroup
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/ap_start -into $blocksiggroup
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/ap_ready -into $blocksiggroup
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_vip1_m_top/AESL_inst_vip1_m/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_vip1_m_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_vip1_m_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_vip1_m_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_src_axi0_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_src_axi0_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_src_axi0_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_src_axi0_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_src_axi0_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_src_axi0_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_src_axi0_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_dst_axi_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_dst_axi_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_dst_axi_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_dst_axi_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_dst_axi_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_dst_axi_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip1_m_top/LENGTH_dst_axi_V_dest_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_dst_axi_group [add_wave_group dst_axi(axis) -into $tbcoutputgroup]
## add_wave /apatb_vip1_m_top/dst_axi_TREADY -into $tb_dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/dst_axi_TVALID -into $tb_dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/dst_axi_TDEST -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/dst_axi_TID -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/dst_axi_TLAST -into $tb_dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/dst_axi_TUSER -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/dst_axi_TSTRB -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/dst_axi_TKEEP -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip1_m_top/dst_axi_TDATA -into $tb_dst_axi_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_src_axi0_group [add_wave_group src_axi0(axis) -into $tbcinputgroup]
## add_wave /apatb_vip1_m_top/src_axi0_TREADY -into $tb_src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/src_axi0_TVALID -into $tb_src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/src_axi0_TDEST -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/src_axi0_TID -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/src_axi0_TLAST -into $tb_src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip1_m_top/src_axi0_TUSER -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/src_axi0_TSTRB -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/src_axi0_TKEEP -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip1_m_top/src_axi0_TDATA -into $tb_src_axi0_group -radix hex
## save_wave_config vip1_m.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "12336205000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 12336245 ns : File "D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/sim/verilog/vip1_m.autotb.v" Line 360
run: Time (s): cpu = 00:01:41 ; elapsed = 00:02:25 . Memory (MB): peak = 270.133 ; gain = 0.504
## quit
INFO: [Common 17-206] Exiting xsim at Sun Aug 16 09:12:46 2020...
