#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jun 18 12:25:26 2025
# Process ID: 6712
# Current directory: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1
# Command line: vivado.exe -log soc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc.tcl -notrace
# Log file: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1/soc.vdi
# Journal file: C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1\vivado.jou
# Running On: DESKTOP-VKHET3S, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17086 MB
#-----------------------------------------------------------
source soc.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 395.195 ; gain = 61.352
Command: link_design -top soc -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 817.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'zero'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'one'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'two'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'three'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'read'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'write'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_down[0]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_down[1]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_down[2]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_down[3]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_down[4]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_down[5]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_down[6]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_down[7]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_up[0]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_up[1]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_up[2]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_up[3]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_up[4]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_up[5]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_up[6]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_up[7]'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'busy'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enable_up'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enable_down'. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 950.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 954.977 ; gain = 552.121
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 972.949 ; gain = 17.973

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 220d9f8e1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1524.641 ; gain = 551.691

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 220d9f8e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1865.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17f51b440

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 1865.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a346c73b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.409 . Memory (MB): peak = 1865.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a346c73b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1865.332 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a346c73b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.555 . Memory (MB): peak = 1865.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a346c73b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.570 . Memory (MB): peak = 1865.332 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1865.332 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18cb1c992

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.716 . Memory (MB): peak = 1865.332 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1fe0aa420

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1940.438 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1fe0aa420

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1940.438 ; gain = 75.105

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fe0aa420

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1940.438 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1940.438 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18c03a806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1940.438 ; gain = 985.461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1/soc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
Command: report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Universidad/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1/soc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1940.438 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 112f56bee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1940.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a5fb9286

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2735e04ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2735e04ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1940.438 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2735e04ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23e3daa19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 252c3e078

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 252c3e078

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd8e85c6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 26 LUTNM shape to break, 34 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 15, total 26, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 39 nets or LUTs. Breaked 26 LUTs, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1940.438 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           26  |             13  |                    39  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           26  |             13  |                    39  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b97002de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1940.438 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1b52cd53b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1940.438 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b52cd53b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1551979ae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25836b291

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d8168ff6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20382ca7e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 299d52e7b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13bfa5d6a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d06cfca5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2243f38dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1de5a0947

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1940.438 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1de5a0947

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 249e9ffc4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.544 | TNS=-63.733 |
Phase 1 Physical Synthesis Initialization | Checksum: 22de4c629

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2016e8227

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1940.438 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 249e9ffc4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.002. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2018b7928

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1940.438 ; gain = 0.000

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1940.438 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2018b7928

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2018b7928

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2018b7928

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1940.438 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2018b7928

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.438 ; gain = 0.000

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1940.438 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c1890e74

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1940.438 ; gain = 0.000
Ending Placer Task | Checksum: 18737ed1d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1/soc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_placed.rpt -pb soc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1940.438 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.41s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1940.438 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-59.361 |
Phase 1 Physical Synthesis Initialization | Checksum: 10b88adc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.514 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-59.361 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10b88adc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-59.361 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/wback[19]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_35_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.009 | TNS=-59.083 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[1]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_21_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.007 | TNS=-58.243 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs2_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.954 | TNS=-58.021 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[8]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_14_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.950 | TNS=-57.741 |
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_62_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_62
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.949 | TNS=-57.703 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[19]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_35_comp_1.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_143_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.945 | TNS=-57.547 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[3]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_19_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_88_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.942 | TNS=-57.317 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[21]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_33_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_134_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.941 | TNS=-57.277 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[9]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_13_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.930 | TNS=-57.121 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[10]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_12_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.929 | TNS=-56.685 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[25]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_29_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_123_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.922 | TNS=-56.653 |
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_163_n_0. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_163_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_315_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.918 | TNS=-56.437 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[29]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_25_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_108_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.913 | TNS=-56.351 |
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_163_n_0. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_163_comp_1.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_316_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.912 | TNS=-53.473 |
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_263_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_263
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_263_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.897 | TNS=-53.149 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[6]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_16_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_79_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-52.487 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-52.397 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[28]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_26_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.882 | TNS=-52.065 |
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_141_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_141_comp_1
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.865 | TNS=-51.937 |
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_103_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_103
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.856 | TNS=-51.861 |
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_43_n_0. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_43_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_157_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.854 | TNS=-51.623 |
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_151_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_151
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_151_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.850 | TNS=-51.545 |
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_163_n_0. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_163_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/pcr_reg[28]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.844 | TNS=-51.845 |
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_52_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_52
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.841 | TNS=-51.535 |
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_317_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cpu_inst/pcr_reg[28]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cpu_inst/pcr_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/instr[rd][4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/master_dn[addr][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/lsaddr00_out[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/pcr_reg[9]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/mem_reg_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/mem_reg_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/pcr_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net cpu_inst/pcr[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.799 | TNS=-42.404 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_141_n_0_repN.  Re-placed instance cpu_inst/regf_reg_1_i_141_comp
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_141_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-42.144 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_317_n_0. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_317_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/pcr_reg[28]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.761 | TNS=-41.982 |
INFO: [Physopt 32-702] Processed net cpu_inst/instr[rd][4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net cpu_inst/instr[rd][4]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.690 | TNS=-38.878 |
INFO: [Physopt 32-702] Processed net cpu_inst/lsaddr0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/instr_reg[rd][4]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/mem_reg_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/mem_reg_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/mem_reg_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net cpu_inst/mem_reg_i_70_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-37.632 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net cpu_inst/mem_reg_i_71_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.624 | TNS=-33.807 |
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_147_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_147
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_147_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.619 | TNS=-33.543 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net cpu_inst/mem_reg_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.598 | TNS=-32.227 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net cpu_inst/mem_reg_i_67_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-29.971 |
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_134_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_136_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_136
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_136_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.558 | TNS=-29.857 |
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_98_n_0. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_98_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_197_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.558 | TNS=-29.369 |
INFO: [Physopt 32-702] Processed net cpu_inst/pcr[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/wback[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/rs2_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_317_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/pcr_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/instr[rd][4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/master_dn[addr][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/lsaddr00_out[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/pcr[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/wback[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.558 | TNS=-29.369 |
Phase 3 Critical Path Optimization | Checksum: 10b88adc9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1940.438 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.558 | TNS=-29.369 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs2_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_317_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_317_n_0. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_317_comp_1.
INFO: [Physopt 32-735] Processed net cpu_inst/pcr_reg[28]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.555 | TNS=-29.170 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[18]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_36_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_146_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.551 | TNS=-28.708 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_88_n_0_repN.  Re-placed instance cpu_inst/regf_reg_1_i_88_comp_1
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_88_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.549 | TNS=-28.318 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[30]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_24_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.545 | TNS=-28.212 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_109_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_109_n_0_repN. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_109_comp_2.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_111_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.542 | TNS=-27.950 |
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_141_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_141_n_0_repN. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_141_comp_2.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.540 | TNS=-27.946 |
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_123_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_122_n_0. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_122_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_262_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.540 | TNS=-27.810 |
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_143_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_143_comp_1
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_143_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.538 | TNS=-27.732 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/regf_reg_1_i_65_n_0. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_65_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.537 | TNS=-27.410 |
INFO: [Physopt 32-663] Processed net cpu_inst/regf_reg_1_i_151_n_0.  Re-placed instance cpu_inst/regf_reg_1_i_151
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_151_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.535 | TNS=-27.382 |
INFO: [Physopt 32-710] Processed net cpu_inst/wback[14]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_8_comp.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.532 | TNS=-26.924 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu_inst/wback[1]. Critical path length was reduced through logic transformation on cell cpu_inst/regf_reg_1_i_21_comp_1.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_94_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.532 | TNS=-26.764 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs2_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/rs2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_134_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu_inst/regf_reg_1_i_136_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.530 | TNS=-26.634 |
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/rs1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/regf_reg_1_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/master_up[rdata][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/pcr_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/instr[rd][4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/master_dn[addr][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/lsaddr00_out[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/pcr[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu_inst/wback[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.530 | TNS=-26.634 |
Phase 4 Critical Path Optimization | Checksum: 1e98a2428

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.530 | TNS=-26.634 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.558  |         32.727  |            0  |              0  |                    48  |           0  |           2  |  00:00:12  |
|  Total          |          0.558  |         32.727  |            0  |              0  |                    48  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1940.438 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 170b6b40b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
308 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1940.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1/soc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 991bc887 ConstDB: 0 ShapeSum: 6137d94d RouteDB: 0
Post Restoration Checksum: NetGraph: b1e4b8c2 NumContArr: a3fd2317 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 155e1dbd9

Time (s): cpu = 00:01:14 ; elapsed = 00:01:10 . Memory (MB): peak = 2014.281 ; gain = 73.844

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 155e1dbd9

Time (s): cpu = 00:01:14 ; elapsed = 00:01:10 . Memory (MB): peak = 2020.309 ; gain = 79.871

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 155e1dbd9

Time (s): cpu = 00:01:14 ; elapsed = 00:01:10 . Memory (MB): peak = 2020.309 ; gain = 79.871
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 295c18bd6

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 2048.770 ; gain = 108.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.424 | TNS=-18.455| WHS=-0.120 | THS=-3.950 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1490
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1490
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24da46760

Time (s): cpu = 00:01:18 ; elapsed = 00:01:13 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24da46760

Time (s): cpu = 00:01:18 ; elapsed = 00:01:13 . Memory (MB): peak = 2048.770 ; gain = 108.332
Phase 3 Initial Routing | Checksum: 19fc67d9f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:14 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 857
 Number of Nodes with overlaps = 423
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.311 | TNS=-65.283| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b904d95d

Time (s): cpu = 00:01:46 ; elapsed = 00:01:33 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.345 | TNS=-63.236| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24c524027

Time (s): cpu = 00:01:53 ; elapsed = 00:01:39 . Memory (MB): peak = 2048.770 ; gain = 108.332
Phase 4 Rip-up And Reroute | Checksum: 24c524027

Time (s): cpu = 00:01:53 ; elapsed = 00:01:39 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a4928b87

Time (s): cpu = 00:01:53 ; elapsed = 00:01:40 . Memory (MB): peak = 2048.770 ; gain = 108.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.208 | TNS=-56.386| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2b9b5fe8a

Time (s): cpu = 00:01:54 ; elapsed = 00:01:40 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b9b5fe8a

Time (s): cpu = 00:01:54 ; elapsed = 00:01:40 . Memory (MB): peak = 2048.770 ; gain = 108.332
Phase 5 Delay and Skew Optimization | Checksum: 2b9b5fe8a

Time (s): cpu = 00:01:54 ; elapsed = 00:01:40 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29362e3bf

Time (s): cpu = 00:01:54 ; elapsed = 00:01:40 . Memory (MB): peak = 2048.770 ; gain = 108.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.125 | TNS=-55.324| WHS=0.142  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29362e3bf

Time (s): cpu = 00:01:54 ; elapsed = 00:01:40 . Memory (MB): peak = 2048.770 ; gain = 108.332
Phase 6 Post Hold Fix | Checksum: 29362e3bf

Time (s): cpu = 00:01:54 ; elapsed = 00:01:40 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.406929 %
  Global Horizontal Routing Utilization  = 0.552643 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2277353e1

Time (s): cpu = 00:01:54 ; elapsed = 00:01:40 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2277353e1

Time (s): cpu = 00:01:54 ; elapsed = 00:01:41 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22d188336

Time (s): cpu = 00:01:55 ; elapsed = 00:01:41 . Memory (MB): peak = 2048.770 ; gain = 108.332

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.125 | TNS=-55.324| WHS=0.142  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22d188336

Time (s): cpu = 00:01:55 ; elapsed = 00:01:41 . Memory (MB): peak = 2048.770 ; gain = 108.332
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:55 ; elapsed = 00:01:41 . Memory (MB): peak = 2048.770 ; gain = 108.332

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
326 Infos, 26 Warnings, 25 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:43 . Memory (MB): peak = 2048.770 ; gain = 108.332
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 2050.605 ; gain = 1.836
INFO: [Common 17-1381] The checkpoint 'C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1/soc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
Command: report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1/soc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
Command: report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Proyecto_TFG/TFG/prj/Proyecto_TFG_V4/Proyecto_TFG_V4.runs/impl_1/soc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
Command: report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
338 Infos, 26 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_route_status.rpt -pb soc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_bus_skew_routed.rpt -pb soc_bus_skew_routed.pb -rpx soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jun 18 12:29:31 2025...
