Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Oct 18 21:25:30 2023
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SEGMENT_ADDER_timing_summary_routed.rpt -pb SEGMENT_ADDER_timing_summary_routed.pb -rpx SEGMENT_ADDER_timing_summary_routed.rpx -warn_on_violation
| Design       : SEGMENT_ADDER
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BI_A[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.925ns  (logic 5.236ns (43.912%)  route 6.688ns (56.088%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  BI_A[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  BI_A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.575     3.028    BI_A_IBUF[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     3.152 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.854     6.006    SUM[2]
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.124     6.130 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.259     8.389    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.925 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.925    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.884ns  (logic 5.212ns (43.852%)  route 6.673ns (56.147%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  BI_A[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  BI_A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.575     3.028    BI_A_IBUF[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     3.152 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.848     6.000    SUM[2]
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.124     6.124 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.249     8.374    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.884 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.884    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.754ns  (logic 5.236ns (44.546%)  route 6.518ns (55.454%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  BI_A[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  BI_A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.575     3.028    BI_A_IBUF[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     3.152 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.837     5.989    SUM[2]
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.113 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.106     8.219    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.754 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.754    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.747ns  (logic 5.230ns (44.523%)  route 6.517ns (55.477%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  BI_A[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  BI_A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.575     3.028    BI_A_IBUF[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     3.152 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.840     5.992    SUM[2]
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.124     6.116 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.101     8.218    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.747 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.747    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_B[2]
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.593ns  (logic 5.201ns (44.861%)  route 6.392ns (55.139%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  BI_B[2] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  BI_B_IBUF[2]_inst/O
                         net (fo=2, routed)           1.441     2.891    BI_B_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.015 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           2.586     5.601    RLC0/t3
    SLICE_X61Y8          LUT3 (Prop_lut3_I1_O)        0.124     5.725 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.365     8.090    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.593 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.593    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.514ns  (logic 5.232ns (45.443%)  route 6.282ns (54.557%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  BI_A[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  BI_A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.575     3.028    BI_A_IBUF[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     3.152 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.853     6.005    SUM[2]
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.129 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853     7.983    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.514 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.514    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.468ns  (logic 5.221ns (45.524%)  route 6.247ns (54.476%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  BI_A[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  BI_A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.575     3.028    BI_A_IBUF[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     3.152 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.620     5.772    SUM[2]
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.896 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.052     7.948    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.468 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.468    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.304ns  (logic 5.205ns (46.048%)  route 6.099ns (53.952%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  BI_A[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  BI_A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.575     3.028    BI_A_IBUF[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     3.152 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.618     5.770    SUM[2]
    SLICE_X61Y8          LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.905     7.800    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.304 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.304    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BI_B[3]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.334ns  (logic 1.493ns (44.777%)  route 1.841ns (55.223%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  BI_B[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  BI_B_IBUF[3]_inst/O
                         net (fo=8, routed)           1.349     1.576    BI_B_IBUF[3]
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.621 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.492     2.113    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.334 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.334    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_B[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.338ns  (logic 1.477ns (44.263%)  route 1.860ns (55.737%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  BI_B[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  BI_B_IBUF[3]_inst/O
                         net (fo=8, routed)           1.425     1.652    BI_B_IBUF[3]
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.697 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.132    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.338 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.338    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_B[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.345ns  (logic 1.504ns (44.973%)  route 1.841ns (55.027%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  BI_B[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  BI_B_IBUF[3]_inst/O
                         net (fo=8, routed)           1.429     1.656    BI_B_IBUF[3]
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.701 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.112    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.345 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.345    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_B[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.378ns  (logic 1.502ns (44.458%)  route 1.876ns (55.542%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  BI_B[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  BI_B_IBUF[3]_inst/O
                         net (fo=8, routed)           1.358     1.585    BI_B_IBUF[3]
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.630 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.518     2.148    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.378 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.378    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_B[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.414ns  (logic 1.484ns (43.458%)  route 1.930ns (56.542%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  BI_B[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  BI_B_IBUF[3]_inst/O
                         net (fo=8, routed)           1.354     1.581    BI_B_IBUF[3]
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.626 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.576     2.202    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.414 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.414    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.436ns  (logic 1.498ns (43.591%)  route 1.938ns (56.409%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  BI_A[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  BI_A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.419     1.636    BI_A_IBUF[3]
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.681 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.519     2.200    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.436 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.436    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[3]
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.457ns  (logic 1.466ns (42.401%)  route 1.991ns (57.599%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  BI_A[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  BI_A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.394     1.611    BI_A_IBUF[3]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.656 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.253    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.457 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.457    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.474ns  (logic 1.498ns (43.119%)  route 1.976ns (56.881%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  BI_A[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  BI_A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.394     1.611    BI_A_IBUF[3]
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.656 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.582     2.238    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.474 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.474    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





