# fpga-tetris-basys3

# Tetris on FPGA â€“ Basys 3 Board

A fully playable version of the classic Tetris game implemented in **Verilog/SystemVerilog** on the **Digilent Basys 3 FPGA board** using **VGA output** and **7-segment display scorekeeping**. This project demonstrates fundamental digital design, hardware control, and real-time display integration.

---

## ğŸ”§ Features

- ğŸ® Tetris game engine written in SystemVerilog
- ğŸ–¥ï¸ VGA controller for real-time video display at 640x480 resolution
- ğŸ”² Grid logic and block collision detection
- ğŸ” Clock divider for timing control
- ğŸ§  FSM-based game control logic
- âœ… Score is calculated in real-time as rows are cleared
- ğŸ”¢ **Live score is shown on the boardâ€™s 4-digit 7-segment display**
- ğŸ¯ Modular and testable design using simulation and behavioral testing

---

## ğŸ§  Learning Objectives
> âœ… **Goal**: Demonstrate complete digital system design workflow â€” from architecture to synthesis and deployment â€” using an FPGA development board.

**Skills Developed:**

- RTL design using **SystemVerilog**
- VGA signal generation and timing
- FSM and datapath co-design
- Clock division and debounce logic
- Pin constraint mapping for physical I/O
- Simulation and waveform debugging (GTKWAVE/ModelSim)
- Git-based project management and documentation

## ğŸ§± Hardware Requirements

- Digilent **Basys 3** FPGA board (Artix-7)
- VGA monitor + VGA cable
- Micro USB cable for programming the board

---

## ğŸ› ï¸ Tools Used

- **Vivado** (Xilinx) for synthesis and implementation
- **VSCode** for HDL development
- **GTKWave** for simulation (optional)
- Git + GitHub for version control

---

## ğŸ“ Project Structure

fpga-tetris/
â”‚
â”œâ”€â”€ src/ # Verilog/SystemVerilog source files
â”‚ â”œâ”€â”€ top_module.sv # Top-level module
â”‚ â”œâ”€â”€ vga_controller.sv # VGA timing generator
â”‚ â”œâ”€â”€ clock_divider.sv # Generates slower clocks for logic/VGA
â”‚ â”œâ”€â”€ tetris_logic.sv # Core gameplay mechanics
â”‚ â”œâ”€â”€ block_renderer.sv # Drawing blocks and grid
â”‚ â”œâ”€â”€ score_display.sv # Score tracking logic
â”‚ â”œâ”€â”€ segment_decoder.sv # Converts digits to 7-segment format
â”‚
â”œâ”€â”€ constraints/
â”‚ â””â”€â”€ basys3.xdc # Pin mappings (VGA, buttons, segments, etc.)
â”‚
â”œâ”€â”€ sim/ # Testbenches (planned)
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore

---

## ğŸ§© Core Modules

| Module             | Description                                                  |
|--------------------|--------------------------------------------------------------|
| `top_module.sv`    | Top-level wrapper connecting VGA, game logic, inputs         |
| `vga_controller.sv`| Generates VGA sync signals and pixel coordinates             |
| `tetris_logic.sv`  | Main FSM controlling falling blocks, collisions, game state  |
| `grid_display.sv`  | Maps block positions to colored pixels on VGA output         |
| `debounce.sv`      | Debounces pushbutton inputs for stable control               |
| `clock_divider.sv` | Generates slower clocks for game ticks and VGA timing        |

---

## ğŸ› ï¸ Development Stack

| Tool / Language    | Purpose                                |
|--------------------|----------------------------------------|
| **Vivado**         | Synthesis, implementation, bitstream   |
| **SystemVerilog**  | Hardware design and logic description  |
| **VS Code**        | Code editing with HDL extensions       |
| **GTKWAVE**        | Waveform visualization for simulation  |
| **GitHub**         | Version control and documentation      |

---

## ğŸ•¹ï¸ User Controls (via Basys 3 Buttons)

| Button  | Function         |
|---------|------------------|
| `btnL`  | Move block left  |
| `btnR`  | Move block right |
| `btnU`  | Rotate block     |
| `btnD`  | Soft drop        |
| Center  | Reset game       |

---

## ğŸ–¥ï¸ Output Display

- **VGA resolution**: 640Ã—480 pixels
- **Color-coded blocks**
- Grid-based rendering with live animation

---

## ğŸ§ª How the Score Display Works

- A **`score_display` module** keeps track of points earned.
- Each cleared line updates the score counter.
- The score is decoded into 4 BCD digits and passed to the **`segment_decoder`**.
- The Basys 3's 7-segment display is **multiplexed** to show the 4-digit score in real-time.

---

## ğŸ“ˆ Goals

- âœ”ï¸ Understand digital design and game logic in hardware
- âœ”ï¸ Practice FSM design, display interfacing, and I/O timing
- âœ”ï¸ Build a standout portfolio project for job/internship applications

---

## Notes (Coming Soon)

- Possible Bugs
- Unmentioned Additions
- How to implement
- How to play

---

## License

MIT License
