#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000017b3238e540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017b3238e6d0 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_0000017b323a0690 .functor NOT 1, L_0000017b323fc430, C4<0>, C4<0>, C4<0>;
L_0000017b323fcb90 .functor XOR 1, L_0000017b323fc7f0, L_0000017b323fa950, C4<0>, C4<0>;
L_0000017b323fd4c0 .functor XOR 1, L_0000017b323fcb90, L_0000017b323fb990, C4<0>, C4<0>;
v0000017b3238b300_0 .net *"_ivl_10", 0 0, L_0000017b323fb990;  1 drivers
v0000017b3238b9e0_0 .net *"_ivl_12", 0 0, L_0000017b323fd4c0;  1 drivers
v0000017b3238b440_0 .net *"_ivl_2", 0 0, L_0000017b323fb350;  1 drivers
v0000017b3238bd00_0 .net *"_ivl_4", 0 0, L_0000017b323fc7f0;  1 drivers
v0000017b323fc6b0_0 .net *"_ivl_6", 0 0, L_0000017b323fa950;  1 drivers
v0000017b323fbad0_0 .net *"_ivl_8", 0 0, L_0000017b323fcb90;  1 drivers
v0000017b323fc610_0 .net "a", 0 0, v0000017b3238bda0_0;  1 drivers
v0000017b323fba30_0 .net "b", 0 0, v0000017b3238af40_0;  1 drivers
v0000017b323fc110_0 .var "clk", 0 0;
v0000017b323fbf30_0 .net "out_dut", 0 0, L_0000017b32398480;  1 drivers
v0000017b323fc2f0_0 .net "out_ref", 0 0, L_0000017b3239ff90;  1 drivers
v0000017b323fb850_0 .var/2u "stats1", 159 0;
v0000017b323fbfd0_0 .var/2u "strobe", 0 0;
v0000017b323fb0d0_0 .net "tb_match", 0 0, L_0000017b323fc430;  1 drivers
v0000017b323fc390_0 .net "tb_mismatch", 0 0, L_0000017b323a0690;  1 drivers
v0000017b323fb8f0_0 .net "wavedrom_enable", 0 0, v0000017b3238be40_0;  1 drivers
v0000017b323fbcb0_0 .net "wavedrom_title", 511 0, v0000017b3238b3a0_0;  1 drivers
L_0000017b323fb350 .concat [ 1 0 0 0], L_0000017b3239ff90;
L_0000017b323fc7f0 .concat [ 1 0 0 0], L_0000017b3239ff90;
L_0000017b323fa950 .concat [ 1 0 0 0], L_0000017b32398480;
L_0000017b323fb990 .concat [ 1 0 0 0], L_0000017b3239ff90;
L_0000017b323fc430 .cmp/eeq 1, L_0000017b323fb350, L_0000017b323fd4c0;
S_0000017b3227ea40 .scope module, "good1" "RefModule" 3 84, 4 2 0, S_0000017b3238e6d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017b3239ff20 .functor XOR 1, v0000017b3238bda0_0, v0000017b3238af40_0, C4<0>, C4<0>;
L_0000017b3239ff90 .functor NOT 1, L_0000017b3239ff20, C4<0>, C4<0>, C4<0>;
v0000017b3238b4e0_0 .net *"_ivl_0", 0 0, L_0000017b3239ff20;  1 drivers
v0000017b3238bb20_0 .net "a", 0 0, v0000017b3238bda0_0;  alias, 1 drivers
v0000017b3238b620_0 .net "b", 0 0, v0000017b3238af40_0;  alias, 1 drivers
v0000017b3238b120_0 .net "out", 0 0, L_0000017b3239ff90;  alias, 1 drivers
S_0000017b3227ebd0 .scope module, "stim1" "stimulus_gen" 3 79, 3 6 0, S_0000017b3238e6d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0000017b3238bda0_0 .var "a", 0 0;
v0000017b3238af40_0 .var "b", 0 0;
v0000017b3238b080_0 .net "clk", 0 0, v0000017b323fc110_0;  1 drivers
v0000017b3238be40_0 .var "wavedrom_enable", 0 0;
v0000017b3238b3a0_0 .var "wavedrom_title", 511 0;
S_0000017b3227ed60 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 27, 3 27 0, S_0000017b3227ebd0;
 .timescale -12 -12;
v0000017b3238b8a0_0 .var/2s "count", 31 0;
E_0000017b32393040/0 .event negedge, v0000017b3238b080_0;
E_0000017b32393040/1 .event posedge, v0000017b3238b080_0;
E_0000017b32393040 .event/or E_0000017b32393040/0, E_0000017b32393040/1;
E_0000017b32393940 .event posedge, v0000017b3238b080_0;
S_0000017b323a42c0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000017b3227ebd0;
 .timescale -12 -12;
v0000017b3238bbc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000017b323a4450 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000017b3227ebd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000017b323a45e0 .scope module, "top_module1" "TopModule" 3 89, 5 3 0, S_0000017b3238e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017b323a0230 .functor AND 1, v0000017b3238bda0_0, v0000017b3238af40_0, C4<1>, C4<1>;
L_0000017b323a0850 .functor NOT 1, v0000017b3238bda0_0, C4<0>, C4<0>, C4<0>;
L_0000017b323a0000 .functor NOT 1, v0000017b3238af40_0, C4<0>, C4<0>, C4<0>;
L_0000017b323a08c0 .functor AND 1, L_0000017b323a0850, L_0000017b323a0000, C4<1>, C4<1>;
L_0000017b323a02a0 .functor OR 1, L_0000017b323a0230, L_0000017b323a08c0, C4<0>, C4<0>;
L_0000017b32398480 .functor NOT 1, L_0000017b323a02a0, C4<0>, C4<0>, C4<0>;
v0000017b3238b6c0_0 .net *"_ivl_0", 0 0, L_0000017b323a0230;  1 drivers
v0000017b3238ba80_0 .net *"_ivl_2", 0 0, L_0000017b323a0850;  1 drivers
v0000017b3238b1c0_0 .net *"_ivl_4", 0 0, L_0000017b323a0000;  1 drivers
v0000017b3238bc60_0 .net *"_ivl_6", 0 0, L_0000017b323a08c0;  1 drivers
v0000017b3238b760_0 .net *"_ivl_8", 0 0, L_0000017b323a02a0;  1 drivers
v0000017b3238b800_0 .net "a", 0 0, v0000017b3238bda0_0;  alias, 1 drivers
v0000017b3238b940_0 .net "b", 0 0, v0000017b3238af40_0;  alias, 1 drivers
v0000017b3238b260_0 .net "out", 0 0, L_0000017b32398480;  alias, 1 drivers
S_0000017b32362f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0000017b3238e6d0;
 .timescale -12 -12;
E_0000017b323937c0 .event edge, v0000017b323fbfd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000017b323fbfd0_0;
    %nor/r;
    %assign/vec4 v0000017b323fbfd0_0, 0;
    %wait E_0000017b323937c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000017b3227ebd0;
T_3 ;
    %fork t_1, S_0000017b3227ed60;
    %jmp t_0;
    .scope S_0000017b3227ed60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b3238b8a0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000017b3238af40_0, 0;
    %assign/vec4 v0000017b3238bda0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000017b32393940;
    %load/vec4 v0000017b3238b8a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017b3238b8a0_0, 0, 32;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0000017b3238af40_0, 0;
    %assign/vec4 v0000017b3238bda0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000017b323a4450;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000017b32393040;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0000017b3238bda0_0, 0;
    %assign/vec4 v0000017b3238af40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .scope S_0000017b3227ebd0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0000017b3238e6d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b323fc110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b323fbfd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000017b3238e6d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000017b323fc110_0;
    %inv;
    %store/vec4 v0000017b323fc110_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000017b3238e6d0;
T_6 ;
    %vpi_call/w 3 71 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000001, v0000017b3238b080_0, v0000017b323fc390_0, v0000017b323fc610_0, v0000017b323fba30_0, v0000017b323fc2f0_0, v0000017b323fbf30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000017b3238e6d0;
T_7 ;
    %load/vec4 v0000017b323fb850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000017b323fb850_0, 64, 32>, &PV<v0000017b323fb850_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000017b323fb850_0, 128, 32>, &PV<v0000017b323fb850_0, 0, 32> {0 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", &PV<v0000017b323fb850_0, 128, 32>, &PV<v0000017b323fb850_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000017b3238e6d0;
T_8 ;
    %wait E_0000017b32393040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017b323fb850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b323fb850_0, 4, 32;
    %load/vec4 v0000017b323fb0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000017b323fb850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b323fb850_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017b323fb850_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b323fb850_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000017b323fc2f0_0;
    %load/vec4 v0000017b323fc2f0_0;
    %load/vec4 v0000017b323fbf30_0;
    %xor;
    %load/vec4 v0000017b323fc2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000017b323fb850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b323fb850_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000017b323fb850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b323fb850_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017b3238e6d0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 133 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 134 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob012_xnorgate_test.sv";
    "dataset_code-complete-iccad2023/Prob012_xnorgate_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob012_xnorgate/Prob012_xnorgate_sample01.sv";
