# tar jtag jtag://127.0.0.1:1025
set endian little

# Setup MMU MSA0 reg
#set $mcr30 = 0x0e

# Setup hint reg
#set $cr31 = 0x0

# Invalid L1-cache include I/Dcache
#set $cr17 = (1<<4) | 3

# Enable L1 cache and MMU and other CPU features
#set $cr18 = 0x087d

# Enable L2 cache
# set $cr23 = 0x8

set $r1 = 0x86000000
restore hw.dtb binary 0x86000000

# Sync I/Dcache before run kernel
set $cr17 = 0x33

load
c
quit
