Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 16 21:10:58 2021
| Host         : DESKTOP-5K5FCUF running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 761
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 492        |
| DPIR-1    | Warning          | Asynchronous driver check     | 256        |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning          | Missing input or output delay | 11         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Critical Warning
Non-clocked sequential cell  
The clock pin AHB2PORT1RAM_i/bufferram_j/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/Hsync_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/Vsync_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/a_g2m/UP_CLK_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/Hsync_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/UP_CLKa_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/b_horizontal/hDE_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/V_COUNT_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/V_COUNT_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/V_COUNT_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/V_COUNT_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/V_COUNT_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/V_COUNT_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/V_COUNT_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/V_COUNT_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/V_COUNT_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/Vsync_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/c_vertical/vDE_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/DE1d_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/START_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/hcnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/hcnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/hcnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/hcnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/hcnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/hcnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/hcnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/hcnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/hcnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/sel_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Critical Warning
Non-clocked sequential cell  
The clock pin TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/END_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/Intr_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/Sync_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/cycle_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_B_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_B_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_B_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_B_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_B_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_G_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_G_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_G_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_G_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_G_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_G_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_R_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_R_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_R_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_R_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im1_R_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_B_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_B_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_B_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_B_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_B_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_G_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#335 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_G_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#336 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_G_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#337 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_G_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#338 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_G_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#339 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_G_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#340 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_R_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#341 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_R_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#342 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_R_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#343 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_R_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#344 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im2_R_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#345 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_B_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#346 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_B_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#347 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_B_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#348 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_B_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#349 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_B_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#350 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_G_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#351 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_G_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#352 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_G_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#353 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_G_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#354 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_G_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#355 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_G_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#356 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_R_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#357 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_R_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#358 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_R_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#359 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_R_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#360 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im3_R_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#361 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_B_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#362 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_B_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#363 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_B_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#364 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_B_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#365 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_B_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#366 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_G_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#367 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_G_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#368 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_G_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#369 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_G_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#370 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_G_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#371 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_G_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#372 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_R_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#373 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_R_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#374 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_R_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#375 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_R_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#376 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im4_R_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#377 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_B_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#378 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_B_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#379 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_B_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#380 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_B_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#381 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_B_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#382 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_G_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#383 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_G_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#384 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_G_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#385 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_G_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#386 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_G_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#387 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_G_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#388 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_R_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#389 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_R_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#390 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_R_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#391 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_R_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#392 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/im5_R_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#393 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastFlag_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#394 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#395 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#396 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#397 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#398 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#399 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#400 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#401 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#402 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#403 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#404 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#405 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#406 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#407 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#408 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#409 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#410 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#411 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#412 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#413 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#414 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#415 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#416 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#417 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#418 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#419 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#420 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#421 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#422 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#423 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#424 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#425 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/lastcell_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#426 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#427 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#428 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#429 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#430 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#431 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#432 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#433 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#434 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#435 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#436 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#437 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#438 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#439 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#440 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#441 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/waddr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#442 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#443 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#444 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#445 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#446 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#447 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#448 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#449 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#450 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#451 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#452 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#453 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#454 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#455 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#456 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#457 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#458 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#459 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#460 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#461 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#462 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#463 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#464 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#465 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#466 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#467 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#468 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#469 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#470 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#471 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#472 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#473 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wdata_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#474 Critical Warning
Non-clocked sequential cell  
The clock pin filter_i/wen_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#475 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#476 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#477 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#478 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#479 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#480 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#481 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#482 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#483 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#484 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#485 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#486 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#487 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#488 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#489 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/clk_cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#490 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/com_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#491 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/com_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#492 Critical Warning
Non-clocked sequential cell  
The clock pin seven_seg_inst/com_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP filter_i/edge_B3 input pin filter_i/edge_B3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP filter_i/edge_B3 input pin filter_i/edge_B3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP filter_i/edge_B3 input pin filter_i/edge_B3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP filter_i/edge_B3 input pin filter_i/edge_B3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP filter_i/edge_B3 input pin filter_i/edge_B3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP filter_i/edge_B3__0 input pin filter_i/edge_B3__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP filter_i/edge_B3__0 input pin filter_i/edge_B3__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP filter_i/edge_B3__0 input pin filter_i/edge_B3__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP filter_i/edge_B3__0 input pin filter_i/edge_B3__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP filter_i/edge_B3__0 input pin filter_i/edge_B3__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP filter_i/edge_B4 input pin filter_i/edge_B4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP filter_i/edge_B4 input pin filter_i/edge_B4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP filter_i/edge_B4 input pin filter_i/edge_B4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP filter_i/edge_B4 input pin filter_i/edge_B4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP filter_i/edge_B4 input pin filter_i/edge_B4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP filter_i/edge_B4__0 input pin filter_i/edge_B4__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP filter_i/edge_B4__0 input pin filter_i/edge_B4__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP filter_i/edge_B4__0 input pin filter_i/edge_B4__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP filter_i/edge_B4__0 input pin filter_i/edge_B4__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP filter_i/edge_B4__0 input pin filter_i/edge_B4__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP filter_i/edge_B6 input pin filter_i/edge_B6/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP filter_i/edge_B6 input pin filter_i/edge_B6/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP filter_i/edge_B6 input pin filter_i/edge_B6/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP filter_i/edge_B6 input pin filter_i/edge_B6/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP filter_i/edge_B6 input pin filter_i/edge_B6/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__0 input pin filter_i/edge_B6__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__0 input pin filter_i/edge_B6__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__0 input pin filter_i/edge_B6__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__0 input pin filter_i/edge_B6__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__0 input pin filter_i/edge_B6__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__1 input pin filter_i/edge_B6__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__1 input pin filter_i/edge_B6__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__1 input pin filter_i/edge_B6__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__1 input pin filter_i/edge_B6__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__1 input pin filter_i/edge_B6__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__2 input pin filter_i/edge_B6__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__2 input pin filter_i/edge_B6__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__2 input pin filter_i/edge_B6__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__2 input pin filter_i/edge_B6__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP filter_i/edge_B6__2 input pin filter_i/edge_B6__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP filter_i/edge_G3 input pin filter_i/edge_G3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP filter_i/edge_G3 input pin filter_i/edge_G3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP filter_i/edge_G3 input pin filter_i/edge_G3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP filter_i/edge_G3 input pin filter_i/edge_G3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP filter_i/edge_G3 input pin filter_i/edge_G3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP filter_i/edge_G3 input pin filter_i/edge_G3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP filter_i/edge_G3__0 input pin filter_i/edge_G3__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP filter_i/edge_G3__0 input pin filter_i/edge_G3__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP filter_i/edge_G3__0 input pin filter_i/edge_G3__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP filter_i/edge_G3__0 input pin filter_i/edge_G3__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP filter_i/edge_G3__0 input pin filter_i/edge_G3__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP filter_i/edge_G3__0 input pin filter_i/edge_G3__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP filter_i/edge_G4 input pin filter_i/edge_G4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP filter_i/edge_G4 input pin filter_i/edge_G4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP filter_i/edge_G4 input pin filter_i/edge_G4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP filter_i/edge_G4 input pin filter_i/edge_G4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP filter_i/edge_G4 input pin filter_i/edge_G4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP filter_i/edge_G4 input pin filter_i/edge_G4/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP filter_i/edge_G4__0 input pin filter_i/edge_G4__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP filter_i/edge_G4__0 input pin filter_i/edge_G4__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP filter_i/edge_G4__0 input pin filter_i/edge_G4__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP filter_i/edge_G4__0 input pin filter_i/edge_G4__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP filter_i/edge_G4__0 input pin filter_i/edge_G4__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP filter_i/edge_G4__0 input pin filter_i/edge_G4__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP filter_i/edge_G6 input pin filter_i/edge_G6/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP filter_i/edge_G6 input pin filter_i/edge_G6/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP filter_i/edge_G6 input pin filter_i/edge_G6/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP filter_i/edge_G6 input pin filter_i/edge_G6/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP filter_i/edge_G6 input pin filter_i/edge_G6/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP filter_i/edge_G6 input pin filter_i/edge_G6/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__0 input pin filter_i/edge_G6__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__0 input pin filter_i/edge_G6__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__0 input pin filter_i/edge_G6__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__0 input pin filter_i/edge_G6__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__0 input pin filter_i/edge_G6__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__0 input pin filter_i/edge_G6__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__1 input pin filter_i/edge_G6__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__1 input pin filter_i/edge_G6__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__1 input pin filter_i/edge_G6__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__1 input pin filter_i/edge_G6__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__1 input pin filter_i/edge_G6__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__1 input pin filter_i/edge_G6__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__2 input pin filter_i/edge_G6__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__2 input pin filter_i/edge_G6__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__2 input pin filter_i/edge_G6__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__2 input pin filter_i/edge_G6__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__2 input pin filter_i/edge_G6__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP filter_i/edge_G6__2 input pin filter_i/edge_G6__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP filter_i/edge_R3 input pin filter_i/edge_R3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP filter_i/edge_R3 input pin filter_i/edge_R3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP filter_i/edge_R3 input pin filter_i/edge_R3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP filter_i/edge_R3 input pin filter_i/edge_R3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP filter_i/edge_R3 input pin filter_i/edge_R3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP filter_i/edge_R3__0 input pin filter_i/edge_R3__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP filter_i/edge_R3__0 input pin filter_i/edge_R3__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP filter_i/edge_R3__0 input pin filter_i/edge_R3__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP filter_i/edge_R3__0 input pin filter_i/edge_R3__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP filter_i/edge_R3__0 input pin filter_i/edge_R3__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP filter_i/edge_R4 input pin filter_i/edge_R4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP filter_i/edge_R4 input pin filter_i/edge_R4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP filter_i/edge_R4 input pin filter_i/edge_R4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP filter_i/edge_R4 input pin filter_i/edge_R4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP filter_i/edge_R4 input pin filter_i/edge_R4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP filter_i/edge_R4__0 input pin filter_i/edge_R4__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP filter_i/edge_R4__0 input pin filter_i/edge_R4__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP filter_i/edge_R4__0 input pin filter_i/edge_R4__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP filter_i/edge_R4__0 input pin filter_i/edge_R4__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP filter_i/edge_R4__0 input pin filter_i/edge_R4__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP filter_i/edge_R6 input pin filter_i/edge_R6/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP filter_i/edge_R6 input pin filter_i/edge_R6/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP filter_i/edge_R6 input pin filter_i/edge_R6/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP filter_i/edge_R6 input pin filter_i/edge_R6/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP filter_i/edge_R6 input pin filter_i/edge_R6/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__0 input pin filter_i/edge_R6__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__0 input pin filter_i/edge_R6__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__0 input pin filter_i/edge_R6__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__0 input pin filter_i/edge_R6__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__0 input pin filter_i/edge_R6__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__1 input pin filter_i/edge_R6__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__1 input pin filter_i/edge_R6__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__1 input pin filter_i/edge_R6__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__1 input pin filter_i/edge_R6__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__1 input pin filter_i/edge_R6__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#124 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__2 input pin filter_i/edge_R6__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#125 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__2 input pin filter_i/edge_R6__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#126 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__2 input pin filter_i/edge_R6__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#127 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__2 input pin filter_i/edge_R6__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#128 Warning
Asynchronous driver check  
DSP filter_i/edge_R6__2 input pin filter_i/edge_R6__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#129 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3 input pin filter_i/last_1_sharp_B3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#130 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3 input pin filter_i/last_1_sharp_B3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#131 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3 input pin filter_i/last_1_sharp_B3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#132 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3 input pin filter_i/last_1_sharp_B3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#133 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3 input pin filter_i/last_1_sharp_B3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#134 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3__0 input pin filter_i/last_1_sharp_B3__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#135 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3__0 input pin filter_i/last_1_sharp_B3__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#136 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3__0 input pin filter_i/last_1_sharp_B3__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#137 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3__0 input pin filter_i/last_1_sharp_B3__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#138 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B3__0 input pin filter_i/last_1_sharp_B3__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#139 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5 input pin filter_i/last_1_sharp_B5/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#140 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5 input pin filter_i/last_1_sharp_B5/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#141 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5 input pin filter_i/last_1_sharp_B5/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#142 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5 input pin filter_i/last_1_sharp_B5/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#143 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5 input pin filter_i/last_1_sharp_B5/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#144 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__0 input pin filter_i/last_1_sharp_B5__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#145 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__0 input pin filter_i/last_1_sharp_B5__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#146 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__0 input pin filter_i/last_1_sharp_B5__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#147 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__0 input pin filter_i/last_1_sharp_B5__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#148 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__0 input pin filter_i/last_1_sharp_B5__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#149 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__1 input pin filter_i/last_1_sharp_B5__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#150 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__1 input pin filter_i/last_1_sharp_B5__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#151 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__1 input pin filter_i/last_1_sharp_B5__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#152 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__1 input pin filter_i/last_1_sharp_B5__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#153 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__1 input pin filter_i/last_1_sharp_B5__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#154 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__2 input pin filter_i/last_1_sharp_B5__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#155 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__2 input pin filter_i/last_1_sharp_B5__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#156 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__2 input pin filter_i/last_1_sharp_B5__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#157 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__2 input pin filter_i/last_1_sharp_B5__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#158 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_B5__2 input pin filter_i/last_1_sharp_B5__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#159 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3 input pin filter_i/last_1_sharp_G3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#160 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3 input pin filter_i/last_1_sharp_G3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#161 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3 input pin filter_i/last_1_sharp_G3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#162 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3 input pin filter_i/last_1_sharp_G3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#163 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3 input pin filter_i/last_1_sharp_G3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#164 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3 input pin filter_i/last_1_sharp_G3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#165 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3__0 input pin filter_i/last_1_sharp_G3__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#166 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3__0 input pin filter_i/last_1_sharp_G3__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#167 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3__0 input pin filter_i/last_1_sharp_G3__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#168 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3__0 input pin filter_i/last_1_sharp_G3__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#169 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3__0 input pin filter_i/last_1_sharp_G3__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#170 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G3__0 input pin filter_i/last_1_sharp_G3__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#171 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5 input pin filter_i/last_1_sharp_G5/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#172 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5 input pin filter_i/last_1_sharp_G5/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#173 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5 input pin filter_i/last_1_sharp_G5/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#174 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5 input pin filter_i/last_1_sharp_G5/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#175 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5 input pin filter_i/last_1_sharp_G5/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#176 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5 input pin filter_i/last_1_sharp_G5/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#177 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__0 input pin filter_i/last_1_sharp_G5__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#178 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__0 input pin filter_i/last_1_sharp_G5__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#179 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__0 input pin filter_i/last_1_sharp_G5__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#180 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__0 input pin filter_i/last_1_sharp_G5__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#181 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__0 input pin filter_i/last_1_sharp_G5__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#182 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__0 input pin filter_i/last_1_sharp_G5__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#183 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__1 input pin filter_i/last_1_sharp_G5__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#184 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__1 input pin filter_i/last_1_sharp_G5__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#185 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__1 input pin filter_i/last_1_sharp_G5__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#186 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__1 input pin filter_i/last_1_sharp_G5__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#187 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__1 input pin filter_i/last_1_sharp_G5__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#188 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__1 input pin filter_i/last_1_sharp_G5__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#189 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__2 input pin filter_i/last_1_sharp_G5__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#190 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__2 input pin filter_i/last_1_sharp_G5__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#191 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__2 input pin filter_i/last_1_sharp_G5__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#192 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__2 input pin filter_i/last_1_sharp_G5__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#193 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__2 input pin filter_i/last_1_sharp_G5__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#194 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_G5__2 input pin filter_i/last_1_sharp_G5__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#195 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3 input pin filter_i/last_1_sharp_R3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#196 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3 input pin filter_i/last_1_sharp_R3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#197 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3 input pin filter_i/last_1_sharp_R3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#198 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3 input pin filter_i/last_1_sharp_R3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#199 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3 input pin filter_i/last_1_sharp_R3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#200 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3__0 input pin filter_i/last_1_sharp_R3__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#201 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3__0 input pin filter_i/last_1_sharp_R3__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#202 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3__0 input pin filter_i/last_1_sharp_R3__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#203 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3__0 input pin filter_i/last_1_sharp_R3__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#204 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R3__0 input pin filter_i/last_1_sharp_R3__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#205 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5 input pin filter_i/last_1_sharp_R5/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#206 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5 input pin filter_i/last_1_sharp_R5/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#207 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5 input pin filter_i/last_1_sharp_R5/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#208 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5 input pin filter_i/last_1_sharp_R5/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#209 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5 input pin filter_i/last_1_sharp_R5/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#210 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__0 input pin filter_i/last_1_sharp_R5__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#211 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__0 input pin filter_i/last_1_sharp_R5__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#212 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__0 input pin filter_i/last_1_sharp_R5__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#213 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__0 input pin filter_i/last_1_sharp_R5__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#214 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__0 input pin filter_i/last_1_sharp_R5__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#215 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__1 input pin filter_i/last_1_sharp_R5__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#216 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__1 input pin filter_i/last_1_sharp_R5__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#217 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__1 input pin filter_i/last_1_sharp_R5__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#218 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__1 input pin filter_i/last_1_sharp_R5__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#219 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__1 input pin filter_i/last_1_sharp_R5__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#220 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__2 input pin filter_i/last_1_sharp_R5__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#221 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__2 input pin filter_i/last_1_sharp_R5__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#222 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__2 input pin filter_i/last_1_sharp_R5__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#223 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__2 input pin filter_i/last_1_sharp_R5__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#224 Warning
Asynchronous driver check  
DSP filter_i/last_1_sharp_R5__2 input pin filter_i/last_1_sharp_R5__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#225 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4 input pin filter_i/last_2_sharp_B4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#226 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4 input pin filter_i/last_2_sharp_B4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#227 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4 input pin filter_i/last_2_sharp_B4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#228 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4 input pin filter_i/last_2_sharp_B4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#229 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4 input pin filter_i/last_2_sharp_B4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#230 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4__0 input pin filter_i/last_2_sharp_B4__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#231 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4__0 input pin filter_i/last_2_sharp_B4__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#232 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4__0 input pin filter_i/last_2_sharp_B4__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#233 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4__0 input pin filter_i/last_2_sharp_B4__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#234 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_B4__0 input pin filter_i/last_2_sharp_B4__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#235 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4 input pin filter_i/last_2_sharp_G4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#236 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4 input pin filter_i/last_2_sharp_G4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#237 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4 input pin filter_i/last_2_sharp_G4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#238 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4 input pin filter_i/last_2_sharp_G4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#239 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4 input pin filter_i/last_2_sharp_G4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#240 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4 input pin filter_i/last_2_sharp_G4/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#241 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4__0 input pin filter_i/last_2_sharp_G4__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#242 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4__0 input pin filter_i/last_2_sharp_G4__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#243 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4__0 input pin filter_i/last_2_sharp_G4__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#244 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4__0 input pin filter_i/last_2_sharp_G4__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#245 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4__0 input pin filter_i/last_2_sharp_G4__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#246 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_G4__0 input pin filter_i/last_2_sharp_G4__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#247 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4 input pin filter_i/last_2_sharp_R4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#248 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4 input pin filter_i/last_2_sharp_R4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#249 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4 input pin filter_i/last_2_sharp_R4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#250 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4 input pin filter_i/last_2_sharp_R4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#251 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4 input pin filter_i/last_2_sharp_R4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#252 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4__0 input pin filter_i/last_2_sharp_R4__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#253 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4__0 input pin filter_i/last_2_sharp_R4__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#254 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4__0 input pin filter_i/last_2_sharp_R4__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#255 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4__0 input pin filter_i/last_2_sharp_R4__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#256 Warning
Asynchronous driver check  
DSP filter_i/last_2_sharp_R4__0 input pin filter_i/last_2_sharp_R4__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell filter_i/cycle[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TFTLCDCtrl_i/Hsync_reg/CLR, TFTLCDCtrl_i/Vsync_reg/CLR, TFTLCDCtrl_i/a_g2m/UP_CLK_reg/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[0]/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[1]/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[2]/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[3]/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[4]/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[5]/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[6]/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[7]/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[8]/CLR, TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[9]/CLR, TFTLCDCtrl_i/b_horizontal/Hsync_reg/CLR, TFTLCDCtrl_i/b_horizontal/UP_CLKa_reg/CLR (the first 15 of 260 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell system_wrapper_i/curr_reg3[16]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) AHB2PORT1RAM_i/P1HWRITEMUX_reg/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[0]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[10]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[11]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[12]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[13]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[14]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[15]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[16]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[17]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[1]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[2]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[3]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[4]/CLR, AHB2PORT1RAM_i/PORT1HADDRREG_reg[5]/CLR (the first 15 of 166 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on segout[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on segout[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on segout[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on segout[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on segout[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on segout[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on segout[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on segout[7] relative to clock(s) clk_fpga_0
Related violations: <none>


