#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 23 16:23:31 2020
# Process ID: 20736
# Current directory: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28400
# Log file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
INFO: [Common 17-1463] Init.tcl in C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
start_gui
open_project D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/zybo-z7-10-hdmi/repo/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.703 ; gain = 172.570
update_compile_order -fileset sources_1
open_bd_design {D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - subset_converter_reset
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_in
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_out
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_1/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/pLocked(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1100.000 ; gain = 59.102
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_out .
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_refclk was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ila_refclk to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_pixclk was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ila_pixclk to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_fclk0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_fclk1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block subset_converter_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
Exporting to file D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jan 23 16:29:48 2020] Launched design_1_auto_pc_0_synth_1, design_1_xbar_1_synth_1, design_1_v_vid_in_axi4s_0_0_synth_1, design_1_axis_subset_converter_in_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_v_tc_out_0_synth_1, design_1_auto_pc_1_synth_1, design_1_xbar_0_synth_1, design_1_proc_sys_reset_fclk1_0_synth_1, design_1_axi_dynclk_0_0_synth_1, design_1_s01_regslice_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_proc_sys_reset_fclk0_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_tc_in_0_synth_1, design_1_subset_converter_reset_0_synth_1, design_1_axi_gpio_video_0_synth_1, design_1_s00_regslice_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_dvi2rgb_0_0_synth_1, design_1_rgb2dvi_1_0_synth_1, design_1_m00_regslice_0_synth_1, design_1_axis_subset_converter_out_0_synth_1, design_1_xlconcat_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_xbar_1_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_xbar_1_synth_1/runme.log
design_1_v_vid_in_axi4s_0_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_v_vid_in_axi4s_0_0_synth_1/runme.log
design_1_axis_subset_converter_in_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_axis_subset_converter_in_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_v_tc_out_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_v_tc_out_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_xbar_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_xbar_0_synth_1/runme.log
design_1_proc_sys_reset_fclk1_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_proc_sys_reset_fclk1_0_synth_1/runme.log
design_1_axi_dynclk_0_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
design_1_s01_regslice_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_s01_regslice_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_proc_sys_reset_fclk0_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_proc_sys_reset_fclk0_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_tc_in_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_v_tc_in_0_synth_1/runme.log
design_1_subset_converter_reset_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_subset_converter_reset_0_synth_1/runme.log
design_1_axi_gpio_video_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_axi_gpio_video_0_synth_1/runme.log
design_1_s00_regslice_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_s00_regslice_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_dvi2rgb_0_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_dvi2rgb_0_0_synth_1/runme.log
design_1_rgb2dvi_1_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_rgb2dvi_1_0_synth_1/runme.log
design_1_m00_regslice_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_m00_regslice_0_synth_1/runme.log
design_1_axis_subset_converter_out_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_axis_subset_converter_out_0_synth_1/runme.log
design_1_xlconcat_0_0_synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/design_1_xlconcat_0_0_synth_1/runme.log
synth_1: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/synth_1/runme.log
[Thu Jan 23 16:29:50 2020] Launched impl_1...
Run output will be captured here: D:/Github/zybo-z7-10-hdmi/proj/zybo-z7-10-hdmi.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:11 ; elapsed = 00:02:08 . Memory (MB): peak = 1446.887 ; gain = 346.887
archive_project D:/Github/zybo-z7-10-hdmi/zybo-z7-10-hdmi.xpr.zip -temp_dir C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20736-WK142 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20736-WK142' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/zybo-z7-10-hdmi/repo/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_vid_in_axi4s_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axis_subset_converter_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_vdma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_tc_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_fclk1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_dynclk_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_s01_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_fclk0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_axi4s_vid_out_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_v_tc_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_subset_converter_reset_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_video_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_s00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_dvi2rgb_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rgb2dvi_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_m00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axis_subset_converter_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xlconcat_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_vid_in_axi4s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_fclk1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dynclk_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_s01_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_fclk0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_tc_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_subset_converter_reset_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_video_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_s00_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dvi2rgb_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rgb2dvi_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_m00_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xlconcat_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_dynclk_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_dynclk_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_video_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_video_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dvi2rgb_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dvi2rgb_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_m00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_m00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_fclk0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_fclk0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_fclk1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_fclk1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rgb2dvi_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rgb2dvi_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_s00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_s00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_s01_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_s01_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_subset_converter_reset_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_subset_converter_reset_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tc_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tc_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_tc_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_tc_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xlconcat_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xlconcat_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
