Analysis & Synthesis Status : Successful - Sat Jul 11 19:44:29 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CAP
Top-level Entity Name : sign_extend
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1
    Dedicated logic registers : 0
Total registers : 0
Total pins : 49
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
