// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_53 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_388_p2;
reg   [0:0] icmp_ln86_reg_1351;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1351_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1351_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1326_fu_394_p2;
reg   [0:0] icmp_ln86_1326_reg_1362;
wire   [0:0] icmp_ln86_1327_fu_400_p2;
reg   [0:0] icmp_ln86_1327_reg_1367;
reg   [0:0] icmp_ln86_1327_reg_1367_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1328_fu_406_p2;
reg   [0:0] icmp_ln86_1328_reg_1373;
wire   [0:0] icmp_ln86_1329_fu_412_p2;
reg   [0:0] icmp_ln86_1329_reg_1379;
wire   [0:0] icmp_ln86_1330_fu_418_p2;
reg   [0:0] icmp_ln86_1330_reg_1385;
reg   [0:0] icmp_ln86_1330_reg_1385_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1330_reg_1385_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1331_fu_424_p2;
reg   [0:0] icmp_ln86_1331_reg_1391;
reg   [0:0] icmp_ln86_1331_reg_1391_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1332_fu_430_p2;
reg   [0:0] icmp_ln86_1332_reg_1397;
wire   [0:0] icmp_ln86_1333_fu_436_p2;
reg   [0:0] icmp_ln86_1333_reg_1403;
wire   [0:0] icmp_ln86_1334_fu_442_p2;
reg   [0:0] icmp_ln86_1334_reg_1408;
reg   [0:0] icmp_ln86_1334_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1334_reg_1408_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1335_fu_448_p2;
reg   [0:0] icmp_ln86_1335_reg_1414;
reg   [0:0] icmp_ln86_1335_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1335_reg_1414_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1336_fu_454_p2;
reg   [0:0] icmp_ln86_1336_reg_1420;
reg   [0:0] icmp_ln86_1336_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1336_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1336_reg_1420_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1337_fu_460_p2;
reg   [0:0] icmp_ln86_1337_reg_1426;
reg   [0:0] icmp_ln86_1337_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1337_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1337_reg_1426_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1337_reg_1426_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1338_fu_466_p2;
reg   [0:0] icmp_ln86_1338_reg_1432;
reg   [0:0] icmp_ln86_1338_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1338_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1338_reg_1432_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1338_reg_1432_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1339_fu_472_p2;
reg   [0:0] icmp_ln86_1339_reg_1438;
reg   [0:0] icmp_ln86_1339_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1339_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1339_reg_1438_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1339_reg_1438_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1339_reg_1438_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1339_reg_1438_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1340_fu_478_p2;
reg   [0:0] icmp_ln86_1340_reg_1444;
reg   [0:0] icmp_ln86_1340_reg_1444_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1341_fu_484_p2;
reg   [0:0] icmp_ln86_1341_reg_1449;
wire   [0:0] icmp_ln86_1342_fu_490_p2;
reg   [0:0] icmp_ln86_1342_reg_1454;
reg   [0:0] icmp_ln86_1342_reg_1454_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1343_fu_496_p2;
reg   [0:0] icmp_ln86_1343_reg_1459;
reg   [0:0] icmp_ln86_1343_reg_1459_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1344_fu_502_p2;
reg   [0:0] icmp_ln86_1344_reg_1464;
reg   [0:0] icmp_ln86_1344_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1344_reg_1464_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1345_fu_508_p2;
reg   [0:0] icmp_ln86_1345_reg_1469;
reg   [0:0] icmp_ln86_1345_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1345_reg_1469_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1346_fu_514_p2;
reg   [0:0] icmp_ln86_1346_reg_1474;
reg   [0:0] icmp_ln86_1346_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1346_reg_1474_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1347_fu_520_p2;
reg   [0:0] icmp_ln86_1347_reg_1479;
reg   [0:0] icmp_ln86_1347_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1347_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1347_reg_1479_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1348_fu_526_p2;
reg   [0:0] icmp_ln86_1348_reg_1484;
reg   [0:0] icmp_ln86_1348_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1348_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1348_reg_1484_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1349_fu_532_p2;
reg   [0:0] icmp_ln86_1349_reg_1489;
reg   [0:0] icmp_ln86_1349_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1349_reg_1489_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1349_reg_1489_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1350_fu_548_p2;
reg   [0:0] icmp_ln86_1350_reg_1494;
reg   [0:0] icmp_ln86_1350_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1350_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1350_reg_1494_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1350_reg_1494_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1351_fu_554_p2;
reg   [0:0] icmp_ln86_1351_reg_1499;
reg   [0:0] icmp_ln86_1351_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1351_reg_1499_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1351_reg_1499_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1351_reg_1499_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1352_fu_560_p2;
reg   [0:0] icmp_ln86_1352_reg_1504;
reg   [0:0] icmp_ln86_1352_reg_1504_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1352_reg_1504_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1352_reg_1504_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1352_reg_1504_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1353_fu_566_p2;
reg   [0:0] icmp_ln86_1353_reg_1509;
reg   [0:0] icmp_ln86_1353_reg_1509_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1353_reg_1509_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1353_reg_1509_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1353_reg_1509_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1353_reg_1509_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1354_fu_572_p2;
reg   [0:0] icmp_ln86_1354_reg_1514;
reg   [0:0] icmp_ln86_1354_reg_1514_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1354_reg_1514_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1354_reg_1514_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1354_reg_1514_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1354_reg_1514_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1354_reg_1514_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_578_p2;
reg   [0:0] and_ln102_reg_1519;
reg   [0:0] and_ln102_reg_1519_pp0_iter1_reg;
wire   [0:0] and_ln102_1360_fu_594_p2;
reg   [0:0] and_ln102_1360_reg_1529;
wire   [0:0] and_ln102_1361_fu_603_p2;
reg   [0:0] and_ln102_1361_reg_1536;
reg   [0:0] and_ln102_1361_reg_1536_pp0_iter2_reg;
wire   [0:0] and_ln104_241_fu_613_p2;
reg   [0:0] and_ln104_241_reg_1543;
reg   [0:0] and_ln104_241_reg_1543_pp0_iter2_reg;
wire   [0:0] and_ln102_1364_fu_619_p2;
reg   [0:0] and_ln102_1364_reg_1549;
wire   [0:0] and_ln102_1365_fu_634_p2;
reg   [0:0] and_ln102_1365_reg_1555;
wire   [0:0] or_ln117_fu_650_p2;
reg   [0:0] or_ln117_reg_1561;
wire   [0:0] and_ln102_1359_fu_661_p2;
reg   [0:0] and_ln102_1359_reg_1566;
reg   [0:0] and_ln102_1359_reg_1566_pp0_iter3_reg;
wire   [0:0] and_ln102_1363_fu_677_p2;
reg   [0:0] and_ln102_1363_reg_1573;
reg   [0:0] and_ln102_1363_reg_1573_pp0_iter3_reg;
reg   [0:0] and_ln102_1363_reg_1573_pp0_iter4_reg;
wire   [0:0] and_ln104_243_fu_687_p2;
reg   [0:0] and_ln104_243_reg_1580;
reg   [0:0] and_ln104_243_reg_1580_pp0_iter3_reg;
reg   [0:0] and_ln104_243_reg_1580_pp0_iter4_reg;
reg   [0:0] and_ln104_243_reg_1580_pp0_iter5_reg;
reg   [0:0] and_ln104_243_reg_1580_pp0_iter6_reg;
wire   [0:0] and_ln102_1367_fu_697_p2;
reg   [0:0] and_ln102_1367_reg_1586;
wire   [0:0] or_ln117_1176_fu_790_p2;
reg   [0:0] or_ln117_1176_reg_1592;
wire   [3:0] select_ln117_1289_fu_803_p3;
reg   [3:0] select_ln117_1289_reg_1597;
wire   [0:0] or_ln117_1178_fu_811_p2;
reg   [0:0] or_ln117_1178_reg_1602;
wire   [0:0] and_ln102_1362_fu_815_p2;
reg   [0:0] and_ln102_1362_reg_1609;
wire   [0:0] and_ln104_242_fu_824_p2;
reg   [0:0] and_ln104_242_reg_1615;
reg   [0:0] and_ln104_242_reg_1615_pp0_iter4_reg;
wire   [0:0] and_ln102_1368_fu_839_p2;
reg   [0:0] and_ln102_1368_reg_1621;
wire   [4:0] select_ln117_1295_fu_930_p3;
reg   [4:0] select_ln117_1295_reg_1626;
wire   [0:0] or_ln117_1183_fu_937_p2;
reg   [0:0] or_ln117_1183_reg_1631;
wire   [0:0] and_ln102_1370_fu_951_p2;
reg   [0:0] and_ln102_1370_reg_1637;
wire   [0:0] or_ln117_1187_fu_1024_p2;
reg   [0:0] or_ln117_1187_reg_1643;
wire   [4:0] select_ln117_1301_fu_1038_p3;
reg   [4:0] select_ln117_1301_reg_1648;
wire   [0:0] or_ln117_1189_fu_1046_p2;
reg   [0:0] or_ln117_1189_reg_1653;
wire   [0:0] or_ln117_1193_fu_1134_p2;
reg   [0:0] or_ln117_1193_reg_1661;
wire   [4:0] select_ln117_1307_fu_1146_p3;
reg   [4:0] select_ln117_1307_reg_1667;
wire   [0:0] or_ln117_1195_fu_1168_p2;
reg   [0:0] or_ln117_1195_reg_1672;
wire   [4:0] select_ln117_1309_fu_1180_p3;
reg   [4:0] select_ln117_1309_reg_1677;
wire    ap_block_pp0_stage0;
wire   [13:0] tmp_fu_538_p4;
wire   [0:0] xor_ln104_628_fu_584_p2;
wire   [0:0] and_ln104_fu_589_p2;
wire   [0:0] xor_ln104_631_fu_608_p2;
wire   [0:0] xor_ln104_630_fu_598_p2;
wire   [0:0] and_ln102_1387_fu_629_p2;
wire   [0:0] xor_ln104_634_fu_624_p2;
wire   [0:0] and_ln102_1388_fu_639_p2;
wire   [0:0] and_ln102_1373_fu_644_p2;
wire   [0:0] xor_ln104_fu_656_p2;
wire   [0:0] xor_ln104_629_fu_666_p2;
wire   [0:0] and_ln104_240_fu_671_p2;
wire   [0:0] xor_ln104_633_fu_682_p2;
wire   [0:0] and_ln102_1366_fu_693_p2;
wire   [0:0] and_ln102_1372_fu_701_p2;
wire   [0:0] xor_ln117_fu_714_p2;
wire   [1:0] zext_ln117_fu_720_p1;
wire   [1:0] select_ln117_fu_724_p3;
wire   [1:0] select_ln117_1283_fu_731_p3;
wire   [0:0] and_ln102_1374_fu_705_p2;
wire   [2:0] zext_ln117_139_fu_738_p1;
wire   [0:0] or_ln117_1173_fu_742_p2;
wire   [2:0] select_ln117_1284_fu_747_p3;
wire   [0:0] or_ln117_1174_fu_754_p2;
wire   [2:0] select_ln117_1285_fu_758_p3;
wire   [2:0] select_ln117_1286_fu_766_p3;
wire   [0:0] and_ln102_1375_fu_709_p2;
wire   [3:0] zext_ln117_140_fu_774_p1;
wire   [0:0] or_ln117_1175_fu_778_p2;
wire   [3:0] select_ln117_1287_fu_783_p3;
wire   [3:0] select_ln117_1288_fu_795_p3;
wire   [0:0] xor_ln104_632_fu_819_p2;
wire   [0:0] xor_ln104_635_fu_829_p2;
wire   [0:0] and_ln102_1389_fu_844_p2;
wire   [0:0] xor_ln104_636_fu_834_p2;
wire   [0:0] and_ln102_1390_fu_858_p2;
wire   [0:0] and_ln102_1376_fu_849_p2;
wire   [0:0] or_ln117_1177_fu_868_p2;
wire   [0:0] and_ln102_1377_fu_854_p2;
wire   [3:0] select_ln117_1290_fu_873_p3;
wire   [0:0] or_ln117_1179_fu_880_p2;
wire   [3:0] select_ln117_1291_fu_885_p3;
wire   [0:0] or_ln117_1180_fu_892_p2;
wire   [0:0] and_ln102_1378_fu_863_p2;
wire   [3:0] select_ln117_1292_fu_896_p3;
wire   [0:0] or_ln117_1181_fu_904_p2;
wire   [3:0] select_ln117_1293_fu_910_p3;
wire   [3:0] select_ln117_1294_fu_918_p3;
wire   [4:0] zext_ln117_141_fu_926_p1;
wire   [0:0] xor_ln104_637_fu_942_p2;
wire   [0:0] and_ln102_1391_fu_959_p2;
wire   [0:0] and_ln102_1369_fu_947_p2;
wire   [0:0] and_ln102_1379_fu_955_p2;
wire   [0:0] or_ln117_1182_fu_974_p2;
wire   [0:0] and_ln102_1380_fu_964_p2;
wire   [4:0] select_ln117_1296_fu_979_p3;
wire   [0:0] or_ln117_1184_fu_986_p2;
wire   [4:0] select_ln117_1297_fu_991_p3;
wire   [0:0] or_ln117_1185_fu_998_p2;
wire   [0:0] and_ln102_1381_fu_969_p2;
wire   [4:0] select_ln117_1298_fu_1002_p3;
wire   [0:0] or_ln117_1186_fu_1010_p2;
wire   [4:0] select_ln117_1299_fu_1016_p3;
wire   [4:0] select_ln117_1300_fu_1030_p3;
wire   [0:0] xor_ln104_638_fu_1050_p2;
wire   [0:0] and_ln102_1392_fu_1060_p2;
wire   [0:0] xor_ln104_639_fu_1055_p2;
wire   [0:0] and_ln102_1393_fu_1074_p2;
wire   [0:0] and_ln102_1382_fu_1065_p2;
wire   [0:0] or_ln117_1188_fu_1084_p2;
wire   [0:0] and_ln102_1383_fu_1070_p2;
wire   [4:0] select_ln117_1302_fu_1089_p3;
wire   [0:0] or_ln117_1190_fu_1096_p2;
wire   [4:0] select_ln117_1303_fu_1101_p3;
wire   [0:0] or_ln117_1191_fu_1108_p2;
wire   [0:0] and_ln102_1384_fu_1079_p2;
wire   [4:0] select_ln117_1304_fu_1112_p3;
wire   [0:0] or_ln117_1192_fu_1120_p2;
wire   [4:0] select_ln117_1305_fu_1126_p3;
wire   [4:0] select_ln117_1306_fu_1138_p3;
wire   [0:0] and_ln102_1371_fu_1154_p2;
wire   [0:0] and_ln102_1385_fu_1158_p2;
wire   [0:0] or_ln117_1194_fu_1163_p2;
wire   [4:0] select_ln117_1308_fu_1173_p3;
wire   [0:0] xor_ln104_640_fu_1188_p2;
wire   [0:0] and_ln102_1394_fu_1193_p2;
wire   [0:0] and_ln102_1386_fu_1198_p2;
wire   [0:0] or_ln117_1196_fu_1203_p2;
wire   [11:0] agg_result_fu_1215_p65;
wire   [4:0] agg_result_fu_1215_p66;
wire   [11:0] agg_result_fu_1215_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1215_p1;
wire   [4:0] agg_result_fu_1215_p3;
wire   [4:0] agg_result_fu_1215_p5;
wire   [4:0] agg_result_fu_1215_p7;
wire   [4:0] agg_result_fu_1215_p9;
wire   [4:0] agg_result_fu_1215_p11;
wire   [4:0] agg_result_fu_1215_p13;
wire   [4:0] agg_result_fu_1215_p15;
wire   [4:0] agg_result_fu_1215_p17;
wire   [4:0] agg_result_fu_1215_p19;
wire   [4:0] agg_result_fu_1215_p21;
wire   [4:0] agg_result_fu_1215_p23;
wire   [4:0] agg_result_fu_1215_p25;
wire   [4:0] agg_result_fu_1215_p27;
wire   [4:0] agg_result_fu_1215_p29;
wire   [4:0] agg_result_fu_1215_p31;
wire  signed [4:0] agg_result_fu_1215_p33;
wire  signed [4:0] agg_result_fu_1215_p35;
wire  signed [4:0] agg_result_fu_1215_p37;
wire  signed [4:0] agg_result_fu_1215_p39;
wire  signed [4:0] agg_result_fu_1215_p41;
wire  signed [4:0] agg_result_fu_1215_p43;
wire  signed [4:0] agg_result_fu_1215_p45;
wire  signed [4:0] agg_result_fu_1215_p47;
wire  signed [4:0] agg_result_fu_1215_p49;
wire  signed [4:0] agg_result_fu_1215_p51;
wire  signed [4:0] agg_result_fu_1215_p53;
wire  signed [4:0] agg_result_fu_1215_p55;
wire  signed [4:0] agg_result_fu_1215_p57;
wire  signed [4:0] agg_result_fu_1215_p59;
wire  signed [4:0] agg_result_fu_1215_p61;
wire  signed [4:0] agg_result_fu_1215_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x20 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x20_U1204(
    .din0(12'd50),
    .din1(12'd1689),
    .din2(12'd3847),
    .din3(12'd513),
    .din4(12'd553),
    .din5(12'd3885),
    .din6(12'd480),
    .din7(12'd1884),
    .din8(12'd3687),
    .din9(12'd221),
    .din10(12'd75),
    .din11(12'd4025),
    .din12(12'd6),
    .din13(12'd150),
    .din14(12'd184),
    .din15(12'd4084),
    .din16(12'd3831),
    .din17(12'd537),
    .din18(12'd1421),
    .din19(12'd4073),
    .din20(12'd3735),
    .din21(12'd60),
    .din22(12'd273),
    .din23(12'd3961),
    .din24(12'd3564),
    .din25(12'd244),
    .din26(12'd231),
    .din27(12'd1576),
    .din28(12'd297),
    .din29(12'd46),
    .din30(12'd3989),
    .din31(12'd4095),
    .def(agg_result_fu_1215_p65),
    .sel(agg_result_fu_1215_p66),
    .dout(agg_result_fu_1215_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1359_reg_1566 <= and_ln102_1359_fu_661_p2;
        and_ln102_1359_reg_1566_pp0_iter3_reg <= and_ln102_1359_reg_1566;
        and_ln102_1360_reg_1529 <= and_ln102_1360_fu_594_p2;
        and_ln102_1361_reg_1536 <= and_ln102_1361_fu_603_p2;
        and_ln102_1361_reg_1536_pp0_iter2_reg <= and_ln102_1361_reg_1536;
        and_ln102_1362_reg_1609 <= and_ln102_1362_fu_815_p2;
        and_ln102_1363_reg_1573 <= and_ln102_1363_fu_677_p2;
        and_ln102_1363_reg_1573_pp0_iter3_reg <= and_ln102_1363_reg_1573;
        and_ln102_1363_reg_1573_pp0_iter4_reg <= and_ln102_1363_reg_1573_pp0_iter3_reg;
        and_ln102_1364_reg_1549 <= and_ln102_1364_fu_619_p2;
        and_ln102_1365_reg_1555 <= and_ln102_1365_fu_634_p2;
        and_ln102_1367_reg_1586 <= and_ln102_1367_fu_697_p2;
        and_ln102_1368_reg_1621 <= and_ln102_1368_fu_839_p2;
        and_ln102_1370_reg_1637 <= and_ln102_1370_fu_951_p2;
        and_ln102_reg_1519 <= and_ln102_fu_578_p2;
        and_ln102_reg_1519_pp0_iter1_reg <= and_ln102_reg_1519;
        and_ln104_241_reg_1543 <= and_ln104_241_fu_613_p2;
        and_ln104_241_reg_1543_pp0_iter2_reg <= and_ln104_241_reg_1543;
        and_ln104_242_reg_1615 <= and_ln104_242_fu_824_p2;
        and_ln104_242_reg_1615_pp0_iter4_reg <= and_ln104_242_reg_1615;
        and_ln104_243_reg_1580 <= and_ln104_243_fu_687_p2;
        and_ln104_243_reg_1580_pp0_iter3_reg <= and_ln104_243_reg_1580;
        and_ln104_243_reg_1580_pp0_iter4_reg <= and_ln104_243_reg_1580_pp0_iter3_reg;
        and_ln104_243_reg_1580_pp0_iter5_reg <= and_ln104_243_reg_1580_pp0_iter4_reg;
        and_ln104_243_reg_1580_pp0_iter6_reg <= and_ln104_243_reg_1580_pp0_iter5_reg;
        icmp_ln86_1326_reg_1362 <= icmp_ln86_1326_fu_394_p2;
        icmp_ln86_1327_reg_1367 <= icmp_ln86_1327_fu_400_p2;
        icmp_ln86_1327_reg_1367_pp0_iter1_reg <= icmp_ln86_1327_reg_1367;
        icmp_ln86_1328_reg_1373 <= icmp_ln86_1328_fu_406_p2;
        icmp_ln86_1329_reg_1379 <= icmp_ln86_1329_fu_412_p2;
        icmp_ln86_1330_reg_1385 <= icmp_ln86_1330_fu_418_p2;
        icmp_ln86_1330_reg_1385_pp0_iter1_reg <= icmp_ln86_1330_reg_1385;
        icmp_ln86_1330_reg_1385_pp0_iter2_reg <= icmp_ln86_1330_reg_1385_pp0_iter1_reg;
        icmp_ln86_1331_reg_1391 <= icmp_ln86_1331_fu_424_p2;
        icmp_ln86_1331_reg_1391_pp0_iter1_reg <= icmp_ln86_1331_reg_1391;
        icmp_ln86_1332_reg_1397 <= icmp_ln86_1332_fu_430_p2;
        icmp_ln86_1333_reg_1403 <= icmp_ln86_1333_fu_436_p2;
        icmp_ln86_1334_reg_1408 <= icmp_ln86_1334_fu_442_p2;
        icmp_ln86_1334_reg_1408_pp0_iter1_reg <= icmp_ln86_1334_reg_1408;
        icmp_ln86_1334_reg_1408_pp0_iter2_reg <= icmp_ln86_1334_reg_1408_pp0_iter1_reg;
        icmp_ln86_1335_reg_1414 <= icmp_ln86_1335_fu_448_p2;
        icmp_ln86_1335_reg_1414_pp0_iter1_reg <= icmp_ln86_1335_reg_1414;
        icmp_ln86_1335_reg_1414_pp0_iter2_reg <= icmp_ln86_1335_reg_1414_pp0_iter1_reg;
        icmp_ln86_1336_reg_1420 <= icmp_ln86_1336_fu_454_p2;
        icmp_ln86_1336_reg_1420_pp0_iter1_reg <= icmp_ln86_1336_reg_1420;
        icmp_ln86_1336_reg_1420_pp0_iter2_reg <= icmp_ln86_1336_reg_1420_pp0_iter1_reg;
        icmp_ln86_1336_reg_1420_pp0_iter3_reg <= icmp_ln86_1336_reg_1420_pp0_iter2_reg;
        icmp_ln86_1337_reg_1426 <= icmp_ln86_1337_fu_460_p2;
        icmp_ln86_1337_reg_1426_pp0_iter1_reg <= icmp_ln86_1337_reg_1426;
        icmp_ln86_1337_reg_1426_pp0_iter2_reg <= icmp_ln86_1337_reg_1426_pp0_iter1_reg;
        icmp_ln86_1337_reg_1426_pp0_iter3_reg <= icmp_ln86_1337_reg_1426_pp0_iter2_reg;
        icmp_ln86_1337_reg_1426_pp0_iter4_reg <= icmp_ln86_1337_reg_1426_pp0_iter3_reg;
        icmp_ln86_1338_reg_1432 <= icmp_ln86_1338_fu_466_p2;
        icmp_ln86_1338_reg_1432_pp0_iter1_reg <= icmp_ln86_1338_reg_1432;
        icmp_ln86_1338_reg_1432_pp0_iter2_reg <= icmp_ln86_1338_reg_1432_pp0_iter1_reg;
        icmp_ln86_1338_reg_1432_pp0_iter3_reg <= icmp_ln86_1338_reg_1432_pp0_iter2_reg;
        icmp_ln86_1338_reg_1432_pp0_iter4_reg <= icmp_ln86_1338_reg_1432_pp0_iter3_reg;
        icmp_ln86_1339_reg_1438 <= icmp_ln86_1339_fu_472_p2;
        icmp_ln86_1339_reg_1438_pp0_iter1_reg <= icmp_ln86_1339_reg_1438;
        icmp_ln86_1339_reg_1438_pp0_iter2_reg <= icmp_ln86_1339_reg_1438_pp0_iter1_reg;
        icmp_ln86_1339_reg_1438_pp0_iter3_reg <= icmp_ln86_1339_reg_1438_pp0_iter2_reg;
        icmp_ln86_1339_reg_1438_pp0_iter4_reg <= icmp_ln86_1339_reg_1438_pp0_iter3_reg;
        icmp_ln86_1339_reg_1438_pp0_iter5_reg <= icmp_ln86_1339_reg_1438_pp0_iter4_reg;
        icmp_ln86_1339_reg_1438_pp0_iter6_reg <= icmp_ln86_1339_reg_1438_pp0_iter5_reg;
        icmp_ln86_1340_reg_1444 <= icmp_ln86_1340_fu_478_p2;
        icmp_ln86_1340_reg_1444_pp0_iter1_reg <= icmp_ln86_1340_reg_1444;
        icmp_ln86_1341_reg_1449 <= icmp_ln86_1341_fu_484_p2;
        icmp_ln86_1342_reg_1454 <= icmp_ln86_1342_fu_490_p2;
        icmp_ln86_1342_reg_1454_pp0_iter1_reg <= icmp_ln86_1342_reg_1454;
        icmp_ln86_1343_reg_1459 <= icmp_ln86_1343_fu_496_p2;
        icmp_ln86_1343_reg_1459_pp0_iter1_reg <= icmp_ln86_1343_reg_1459;
        icmp_ln86_1344_reg_1464 <= icmp_ln86_1344_fu_502_p2;
        icmp_ln86_1344_reg_1464_pp0_iter1_reg <= icmp_ln86_1344_reg_1464;
        icmp_ln86_1344_reg_1464_pp0_iter2_reg <= icmp_ln86_1344_reg_1464_pp0_iter1_reg;
        icmp_ln86_1345_reg_1469 <= icmp_ln86_1345_fu_508_p2;
        icmp_ln86_1345_reg_1469_pp0_iter1_reg <= icmp_ln86_1345_reg_1469;
        icmp_ln86_1345_reg_1469_pp0_iter2_reg <= icmp_ln86_1345_reg_1469_pp0_iter1_reg;
        icmp_ln86_1346_reg_1474 <= icmp_ln86_1346_fu_514_p2;
        icmp_ln86_1346_reg_1474_pp0_iter1_reg <= icmp_ln86_1346_reg_1474;
        icmp_ln86_1346_reg_1474_pp0_iter2_reg <= icmp_ln86_1346_reg_1474_pp0_iter1_reg;
        icmp_ln86_1347_reg_1479 <= icmp_ln86_1347_fu_520_p2;
        icmp_ln86_1347_reg_1479_pp0_iter1_reg <= icmp_ln86_1347_reg_1479;
        icmp_ln86_1347_reg_1479_pp0_iter2_reg <= icmp_ln86_1347_reg_1479_pp0_iter1_reg;
        icmp_ln86_1347_reg_1479_pp0_iter3_reg <= icmp_ln86_1347_reg_1479_pp0_iter2_reg;
        icmp_ln86_1348_reg_1484 <= icmp_ln86_1348_fu_526_p2;
        icmp_ln86_1348_reg_1484_pp0_iter1_reg <= icmp_ln86_1348_reg_1484;
        icmp_ln86_1348_reg_1484_pp0_iter2_reg <= icmp_ln86_1348_reg_1484_pp0_iter1_reg;
        icmp_ln86_1348_reg_1484_pp0_iter3_reg <= icmp_ln86_1348_reg_1484_pp0_iter2_reg;
        icmp_ln86_1349_reg_1489 <= icmp_ln86_1349_fu_532_p2;
        icmp_ln86_1349_reg_1489_pp0_iter1_reg <= icmp_ln86_1349_reg_1489;
        icmp_ln86_1349_reg_1489_pp0_iter2_reg <= icmp_ln86_1349_reg_1489_pp0_iter1_reg;
        icmp_ln86_1349_reg_1489_pp0_iter3_reg <= icmp_ln86_1349_reg_1489_pp0_iter2_reg;
        icmp_ln86_1350_reg_1494 <= icmp_ln86_1350_fu_548_p2;
        icmp_ln86_1350_reg_1494_pp0_iter1_reg <= icmp_ln86_1350_reg_1494;
        icmp_ln86_1350_reg_1494_pp0_iter2_reg <= icmp_ln86_1350_reg_1494_pp0_iter1_reg;
        icmp_ln86_1350_reg_1494_pp0_iter3_reg <= icmp_ln86_1350_reg_1494_pp0_iter2_reg;
        icmp_ln86_1350_reg_1494_pp0_iter4_reg <= icmp_ln86_1350_reg_1494_pp0_iter3_reg;
        icmp_ln86_1351_reg_1499 <= icmp_ln86_1351_fu_554_p2;
        icmp_ln86_1351_reg_1499_pp0_iter1_reg <= icmp_ln86_1351_reg_1499;
        icmp_ln86_1351_reg_1499_pp0_iter2_reg <= icmp_ln86_1351_reg_1499_pp0_iter1_reg;
        icmp_ln86_1351_reg_1499_pp0_iter3_reg <= icmp_ln86_1351_reg_1499_pp0_iter2_reg;
        icmp_ln86_1351_reg_1499_pp0_iter4_reg <= icmp_ln86_1351_reg_1499_pp0_iter3_reg;
        icmp_ln86_1352_reg_1504 <= icmp_ln86_1352_fu_560_p2;
        icmp_ln86_1352_reg_1504_pp0_iter1_reg <= icmp_ln86_1352_reg_1504;
        icmp_ln86_1352_reg_1504_pp0_iter2_reg <= icmp_ln86_1352_reg_1504_pp0_iter1_reg;
        icmp_ln86_1352_reg_1504_pp0_iter3_reg <= icmp_ln86_1352_reg_1504_pp0_iter2_reg;
        icmp_ln86_1352_reg_1504_pp0_iter4_reg <= icmp_ln86_1352_reg_1504_pp0_iter3_reg;
        icmp_ln86_1353_reg_1509 <= icmp_ln86_1353_fu_566_p2;
        icmp_ln86_1353_reg_1509_pp0_iter1_reg <= icmp_ln86_1353_reg_1509;
        icmp_ln86_1353_reg_1509_pp0_iter2_reg <= icmp_ln86_1353_reg_1509_pp0_iter1_reg;
        icmp_ln86_1353_reg_1509_pp0_iter3_reg <= icmp_ln86_1353_reg_1509_pp0_iter2_reg;
        icmp_ln86_1353_reg_1509_pp0_iter4_reg <= icmp_ln86_1353_reg_1509_pp0_iter3_reg;
        icmp_ln86_1353_reg_1509_pp0_iter5_reg <= icmp_ln86_1353_reg_1509_pp0_iter4_reg;
        icmp_ln86_1354_reg_1514 <= icmp_ln86_1354_fu_572_p2;
        icmp_ln86_1354_reg_1514_pp0_iter1_reg <= icmp_ln86_1354_reg_1514;
        icmp_ln86_1354_reg_1514_pp0_iter2_reg <= icmp_ln86_1354_reg_1514_pp0_iter1_reg;
        icmp_ln86_1354_reg_1514_pp0_iter3_reg <= icmp_ln86_1354_reg_1514_pp0_iter2_reg;
        icmp_ln86_1354_reg_1514_pp0_iter4_reg <= icmp_ln86_1354_reg_1514_pp0_iter3_reg;
        icmp_ln86_1354_reg_1514_pp0_iter5_reg <= icmp_ln86_1354_reg_1514_pp0_iter4_reg;
        icmp_ln86_1354_reg_1514_pp0_iter6_reg <= icmp_ln86_1354_reg_1514_pp0_iter5_reg;
        icmp_ln86_reg_1351 <= icmp_ln86_fu_388_p2;
        icmp_ln86_reg_1351_pp0_iter1_reg <= icmp_ln86_reg_1351;
        icmp_ln86_reg_1351_pp0_iter2_reg <= icmp_ln86_reg_1351_pp0_iter1_reg;
        icmp_ln86_reg_1351_pp0_iter3_reg <= icmp_ln86_reg_1351_pp0_iter2_reg;
        or_ln117_1176_reg_1592 <= or_ln117_1176_fu_790_p2;
        or_ln117_1178_reg_1602 <= or_ln117_1178_fu_811_p2;
        or_ln117_1183_reg_1631 <= or_ln117_1183_fu_937_p2;
        or_ln117_1187_reg_1643 <= or_ln117_1187_fu_1024_p2;
        or_ln117_1189_reg_1653 <= or_ln117_1189_fu_1046_p2;
        or_ln117_1193_reg_1661 <= or_ln117_1193_fu_1134_p2;
        or_ln117_1195_reg_1672 <= or_ln117_1195_fu_1168_p2;
        or_ln117_reg_1561 <= or_ln117_fu_650_p2;
        select_ln117_1289_reg_1597 <= select_ln117_1289_fu_803_p3;
        select_ln117_1295_reg_1626 <= select_ln117_1295_fu_930_p3;
        select_ln117_1301_reg_1648 <= select_ln117_1301_fu_1038_p3;
        select_ln117_1307_reg_1667 <= select_ln117_1307_fu_1146_p3;
        select_ln117_1309_reg_1677 <= select_ln117_1309_fu_1180_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1215_p65 = 'bx;

assign agg_result_fu_1215_p66 = ((or_ln117_1196_fu_1203_p2[0:0] == 1'b1) ? select_ln117_1309_reg_1677 : 5'd31);

assign and_ln102_1359_fu_661_p2 = (xor_ln104_fu_656_p2 & icmp_ln86_1327_reg_1367_pp0_iter1_reg);

assign and_ln102_1360_fu_594_p2 = (icmp_ln86_1328_reg_1373 & and_ln102_reg_1519);

assign and_ln102_1361_fu_603_p2 = (icmp_ln86_1329_reg_1379 & and_ln104_fu_589_p2);

assign and_ln102_1362_fu_815_p2 = (icmp_ln86_1330_reg_1385_pp0_iter2_reg & and_ln102_1359_reg_1566);

assign and_ln102_1363_fu_677_p2 = (icmp_ln86_1331_reg_1391_pp0_iter1_reg & and_ln104_240_fu_671_p2);

assign and_ln102_1364_fu_619_p2 = (icmp_ln86_1332_reg_1397 & and_ln102_1360_fu_594_p2);

assign and_ln102_1365_fu_634_p2 = (and_ln102_reg_1519 & and_ln102_1387_fu_629_p2);

assign and_ln102_1366_fu_693_p2 = (icmp_ln86_1334_reg_1408_pp0_iter1_reg & and_ln102_1361_reg_1536);

assign and_ln102_1367_fu_697_p2 = (icmp_ln86_1335_reg_1414_pp0_iter1_reg & and_ln104_241_reg_1543);

assign and_ln102_1368_fu_839_p2 = (icmp_ln86_1336_reg_1420_pp0_iter2_reg & and_ln102_1362_fu_815_p2);

assign and_ln102_1369_fu_947_p2 = (icmp_ln86_1337_reg_1426_pp0_iter3_reg & and_ln104_242_reg_1615);

assign and_ln102_1370_fu_951_p2 = (icmp_ln86_1338_reg_1432_pp0_iter3_reg & and_ln102_1363_reg_1573_pp0_iter3_reg);

assign and_ln102_1371_fu_1154_p2 = (icmp_ln86_1339_reg_1438_pp0_iter5_reg & and_ln104_243_reg_1580_pp0_iter5_reg);

assign and_ln102_1372_fu_701_p2 = (icmp_ln86_1340_reg_1444_pp0_iter1_reg & and_ln102_1364_reg_1549);

assign and_ln102_1373_fu_644_p2 = (and_ln102_1388_fu_639_p2 & and_ln102_1360_fu_594_p2);

assign and_ln102_1374_fu_705_p2 = (icmp_ln86_1342_reg_1454_pp0_iter1_reg & and_ln102_1365_reg_1555);

assign and_ln102_1375_fu_709_p2 = (icmp_ln86_1343_reg_1459_pp0_iter1_reg & and_ln102_1366_fu_693_p2);

assign and_ln102_1376_fu_849_p2 = (and_ln102_1389_fu_844_p2 & and_ln102_1361_reg_1536_pp0_iter2_reg);

assign and_ln102_1377_fu_854_p2 = (icmp_ln86_1345_reg_1469_pp0_iter2_reg & and_ln102_1367_reg_1586);

assign and_ln102_1378_fu_863_p2 = (and_ln104_241_reg_1543_pp0_iter2_reg & and_ln102_1390_fu_858_p2);

assign and_ln102_1379_fu_955_p2 = (icmp_ln86_1347_reg_1479_pp0_iter3_reg & and_ln102_1368_reg_1621);

assign and_ln102_1380_fu_964_p2 = (and_ln102_1391_fu_959_p2 & and_ln102_1362_reg_1609);

assign and_ln102_1381_fu_969_p2 = (icmp_ln86_1349_reg_1489_pp0_iter3_reg & and_ln102_1369_fu_947_p2);

assign and_ln102_1382_fu_1065_p2 = (and_ln104_242_reg_1615_pp0_iter4_reg & and_ln102_1392_fu_1060_p2);

assign and_ln102_1383_fu_1070_p2 = (icmp_ln86_1351_reg_1499_pp0_iter4_reg & and_ln102_1370_reg_1637);

assign and_ln102_1384_fu_1079_p2 = (and_ln102_1393_fu_1074_p2 & and_ln102_1363_reg_1573_pp0_iter4_reg);

assign and_ln102_1385_fu_1158_p2 = (icmp_ln86_1353_reg_1509_pp0_iter5_reg & and_ln102_1371_fu_1154_p2);

assign and_ln102_1386_fu_1198_p2 = (and_ln104_243_reg_1580_pp0_iter6_reg & and_ln102_1394_fu_1193_p2);

assign and_ln102_1387_fu_629_p2 = (xor_ln104_630_fu_598_p2 & icmp_ln86_1333_reg_1403);

assign and_ln102_1388_fu_639_p2 = (xor_ln104_634_fu_624_p2 & icmp_ln86_1341_reg_1449);

assign and_ln102_1389_fu_844_p2 = (xor_ln104_635_fu_829_p2 & icmp_ln86_1344_reg_1464_pp0_iter2_reg);

assign and_ln102_1390_fu_858_p2 = (xor_ln104_636_fu_834_p2 & icmp_ln86_1346_reg_1474_pp0_iter2_reg);

assign and_ln102_1391_fu_959_p2 = (xor_ln104_637_fu_942_p2 & icmp_ln86_1348_reg_1484_pp0_iter3_reg);

assign and_ln102_1392_fu_1060_p2 = (xor_ln104_638_fu_1050_p2 & icmp_ln86_1350_reg_1494_pp0_iter4_reg);

assign and_ln102_1393_fu_1074_p2 = (xor_ln104_639_fu_1055_p2 & icmp_ln86_1352_reg_1504_pp0_iter4_reg);

assign and_ln102_1394_fu_1193_p2 = (xor_ln104_640_fu_1188_p2 & icmp_ln86_1354_reg_1514_pp0_iter6_reg);

assign and_ln102_fu_578_p2 = (icmp_ln86_fu_388_p2 & icmp_ln86_1326_fu_394_p2);

assign and_ln104_240_fu_671_p2 = (xor_ln104_fu_656_p2 & xor_ln104_629_fu_666_p2);

assign and_ln104_241_fu_613_p2 = (xor_ln104_631_fu_608_p2 & and_ln104_fu_589_p2);

assign and_ln104_242_fu_824_p2 = (xor_ln104_632_fu_819_p2 & and_ln102_1359_reg_1566);

assign and_ln104_243_fu_687_p2 = (xor_ln104_633_fu_682_p2 & and_ln104_240_fu_671_p2);

assign and_ln104_fu_589_p2 = (xor_ln104_628_fu_584_p2 & icmp_ln86_reg_1351);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1215_p67;

assign icmp_ln86_1326_fu_394_p2 = (($signed(p_read8_int_reg) < $signed(18'd279)) ? 1'b1 : 1'b0);

assign icmp_ln86_1327_fu_400_p2 = (($signed(p_read16_int_reg) < $signed(18'd86703)) ? 1'b1 : 1'b0);

assign icmp_ln86_1328_fu_406_p2 = (($signed(p_read1_int_reg) < $signed(18'd27837)) ? 1'b1 : 1'b0);

assign icmp_ln86_1329_fu_412_p2 = (($signed(p_read16_int_reg) < $signed(18'd29084)) ? 1'b1 : 1'b0);

assign icmp_ln86_1330_fu_418_p2 = (($signed(p_read18_int_reg) < $signed(18'd78567)) ? 1'b1 : 1'b0);

assign icmp_ln86_1331_fu_424_p2 = (($signed(p_read2_int_reg) < $signed(18'd6800)) ? 1'b1 : 1'b0);

assign icmp_ln86_1332_fu_430_p2 = (($signed(p_read10_int_reg) < $signed(18'd6010)) ? 1'b1 : 1'b0);

assign icmp_ln86_1333_fu_436_p2 = (($signed(p_read3_int_reg) < $signed(18'd422)) ? 1'b1 : 1'b0);

assign icmp_ln86_1334_fu_442_p2 = (($signed(p_read6_int_reg) < $signed(18'd10154)) ? 1'b1 : 1'b0);

assign icmp_ln86_1335_fu_448_p2 = (($signed(p_read14_int_reg) < $signed(18'd311)) ? 1'b1 : 1'b0);

assign icmp_ln86_1336_fu_454_p2 = (($signed(p_read18_int_reg) < $signed(18'd52628)) ? 1'b1 : 1'b0);

assign icmp_ln86_1337_fu_460_p2 = (($signed(p_read19_int_reg) < $signed(18'd46593)) ? 1'b1 : 1'b0);

assign icmp_ln86_1338_fu_466_p2 = (($signed(p_read6_int_reg) < $signed(18'd1217)) ? 1'b1 : 1'b0);

assign icmp_ln86_1339_fu_472_p2 = (($signed(p_read1_int_reg) < $signed(18'd155425)) ? 1'b1 : 1'b0);

assign icmp_ln86_1340_fu_478_p2 = (($signed(p_read13_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1341_fu_484_p2 = (($signed(p_read4_int_reg) < $signed(18'd942)) ? 1'b1 : 1'b0);

assign icmp_ln86_1342_fu_490_p2 = (($signed(p_read1_int_reg) < $signed(18'd77511)) ? 1'b1 : 1'b0);

assign icmp_ln86_1343_fu_496_p2 = (($signed(p_read11_int_reg) < $signed(18'd734)) ? 1'b1 : 1'b0);

assign icmp_ln86_1344_fu_502_p2 = (($signed(p_read1_int_reg) < $signed(18'd193905)) ? 1'b1 : 1'b0);

assign icmp_ln86_1345_fu_508_p2 = (($signed(p_read12_int_reg) < $signed(18'd485)) ? 1'b1 : 1'b0);

assign icmp_ln86_1346_fu_514_p2 = (($signed(p_read9_int_reg) < $signed(18'd13700)) ? 1'b1 : 1'b0);

assign icmp_ln86_1347_fu_520_p2 = (($signed(p_read3_int_reg) < $signed(18'd598)) ? 1'b1 : 1'b0);

assign icmp_ln86_1348_fu_526_p2 = (($signed(p_read15_int_reg) < $signed(18'd23)) ? 1'b1 : 1'b0);

assign icmp_ln86_1349_fu_532_p2 = (($signed(p_read1_int_reg) < $signed(18'd100194)) ? 1'b1 : 1'b0);

assign icmp_ln86_1350_fu_548_p2 = (($signed(tmp_fu_538_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1351_fu_554_p2 = (($signed(p_read17_int_reg) < $signed(18'd94093)) ? 1'b1 : 1'b0);

assign icmp_ln86_1352_fu_560_p2 = (($signed(p_read11_int_reg) < $signed(18'd955)) ? 1'b1 : 1'b0);

assign icmp_ln86_1353_fu_566_p2 = (($signed(p_read11_int_reg) < $signed(18'd448)) ? 1'b1 : 1'b0);

assign icmp_ln86_1354_fu_572_p2 = (($signed(p_read16_int_reg) < $signed(18'd94851)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_388_p2 = (($signed(p_read5_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign or_ln117_1173_fu_742_p2 = (and_ln102_1374_fu_705_p2 | and_ln102_1360_reg_1529);

assign or_ln117_1174_fu_754_p2 = (and_ln102_1365_reg_1555 | and_ln102_1360_reg_1529);

assign or_ln117_1175_fu_778_p2 = (and_ln102_reg_1519_pp0_iter1_reg | and_ln102_1375_fu_709_p2);

assign or_ln117_1176_fu_790_p2 = (and_ln102_reg_1519_pp0_iter1_reg | and_ln102_1366_fu_693_p2);

assign or_ln117_1177_fu_868_p2 = (or_ln117_1176_reg_1592 | and_ln102_1376_fu_849_p2);

assign or_ln117_1178_fu_811_p2 = (and_ln102_reg_1519_pp0_iter1_reg | and_ln102_1361_reg_1536);

assign or_ln117_1179_fu_880_p2 = (or_ln117_1178_reg_1602 | and_ln102_1377_fu_854_p2);

assign or_ln117_1180_fu_892_p2 = (or_ln117_1178_reg_1602 | and_ln102_1367_reg_1586);

assign or_ln117_1181_fu_904_p2 = (or_ln117_1180_fu_892_p2 | and_ln102_1378_fu_863_p2);

assign or_ln117_1182_fu_974_p2 = (icmp_ln86_reg_1351_pp0_iter3_reg | and_ln102_1379_fu_955_p2);

assign or_ln117_1183_fu_937_p2 = (icmp_ln86_reg_1351_pp0_iter2_reg | and_ln102_1368_fu_839_p2);

assign or_ln117_1184_fu_986_p2 = (or_ln117_1183_reg_1631 | and_ln102_1380_fu_964_p2);

assign or_ln117_1185_fu_998_p2 = (icmp_ln86_reg_1351_pp0_iter3_reg | and_ln102_1362_reg_1609);

assign or_ln117_1186_fu_1010_p2 = (or_ln117_1185_fu_998_p2 | and_ln102_1381_fu_969_p2);

assign or_ln117_1187_fu_1024_p2 = (or_ln117_1185_fu_998_p2 | and_ln102_1369_fu_947_p2);

assign or_ln117_1188_fu_1084_p2 = (or_ln117_1187_reg_1643 | and_ln102_1382_fu_1065_p2);

assign or_ln117_1189_fu_1046_p2 = (icmp_ln86_reg_1351_pp0_iter3_reg | and_ln102_1359_reg_1566_pp0_iter3_reg);

assign or_ln117_1190_fu_1096_p2 = (or_ln117_1189_reg_1653 | and_ln102_1383_fu_1070_p2);

assign or_ln117_1191_fu_1108_p2 = (or_ln117_1189_reg_1653 | and_ln102_1370_reg_1637);

assign or_ln117_1192_fu_1120_p2 = (or_ln117_1191_fu_1108_p2 | and_ln102_1384_fu_1079_p2);

assign or_ln117_1193_fu_1134_p2 = (or_ln117_1189_reg_1653 | and_ln102_1363_reg_1573_pp0_iter4_reg);

assign or_ln117_1194_fu_1163_p2 = (or_ln117_1193_reg_1661 | and_ln102_1385_fu_1158_p2);

assign or_ln117_1195_fu_1168_p2 = (or_ln117_1193_reg_1661 | and_ln102_1371_fu_1154_p2);

assign or_ln117_1196_fu_1203_p2 = (or_ln117_1195_reg_1672 | and_ln102_1386_fu_1198_p2);

assign or_ln117_fu_650_p2 = (and_ln102_1373_fu_644_p2 | and_ln102_1364_fu_619_p2);

assign select_ln117_1283_fu_731_p3 = ((or_ln117_reg_1561[0:0] == 1'b1) ? select_ln117_fu_724_p3 : 2'd3);

assign select_ln117_1284_fu_747_p3 = ((and_ln102_1360_reg_1529[0:0] == 1'b1) ? zext_ln117_139_fu_738_p1 : 3'd4);

assign select_ln117_1285_fu_758_p3 = ((or_ln117_1173_fu_742_p2[0:0] == 1'b1) ? select_ln117_1284_fu_747_p3 : 3'd5);

assign select_ln117_1286_fu_766_p3 = ((or_ln117_1174_fu_754_p2[0:0] == 1'b1) ? select_ln117_1285_fu_758_p3 : 3'd6);

assign select_ln117_1287_fu_783_p3 = ((and_ln102_reg_1519_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_140_fu_774_p1 : 4'd8);

assign select_ln117_1288_fu_795_p3 = ((or_ln117_1175_fu_778_p2[0:0] == 1'b1) ? select_ln117_1287_fu_783_p3 : 4'd9);

assign select_ln117_1289_fu_803_p3 = ((or_ln117_1176_fu_790_p2[0:0] == 1'b1) ? select_ln117_1288_fu_795_p3 : 4'd10);

assign select_ln117_1290_fu_873_p3 = ((or_ln117_1177_fu_868_p2[0:0] == 1'b1) ? select_ln117_1289_reg_1597 : 4'd11);

assign select_ln117_1291_fu_885_p3 = ((or_ln117_1178_reg_1602[0:0] == 1'b1) ? select_ln117_1290_fu_873_p3 : 4'd12);

assign select_ln117_1292_fu_896_p3 = ((or_ln117_1179_fu_880_p2[0:0] == 1'b1) ? select_ln117_1291_fu_885_p3 : 4'd13);

assign select_ln117_1293_fu_910_p3 = ((or_ln117_1180_fu_892_p2[0:0] == 1'b1) ? select_ln117_1292_fu_896_p3 : 4'd14);

assign select_ln117_1294_fu_918_p3 = ((or_ln117_1181_fu_904_p2[0:0] == 1'b1) ? select_ln117_1293_fu_910_p3 : 4'd15);

assign select_ln117_1295_fu_930_p3 = ((icmp_ln86_reg_1351_pp0_iter2_reg[0:0] == 1'b1) ? zext_ln117_141_fu_926_p1 : 5'd16);

assign select_ln117_1296_fu_979_p3 = ((or_ln117_1182_fu_974_p2[0:0] == 1'b1) ? select_ln117_1295_reg_1626 : 5'd17);

assign select_ln117_1297_fu_991_p3 = ((or_ln117_1183_reg_1631[0:0] == 1'b1) ? select_ln117_1296_fu_979_p3 : 5'd18);

assign select_ln117_1298_fu_1002_p3 = ((or_ln117_1184_fu_986_p2[0:0] == 1'b1) ? select_ln117_1297_fu_991_p3 : 5'd19);

assign select_ln117_1299_fu_1016_p3 = ((or_ln117_1185_fu_998_p2[0:0] == 1'b1) ? select_ln117_1298_fu_1002_p3 : 5'd20);

assign select_ln117_1300_fu_1030_p3 = ((or_ln117_1186_fu_1010_p2[0:0] == 1'b1) ? select_ln117_1299_fu_1016_p3 : 5'd21);

assign select_ln117_1301_fu_1038_p3 = ((or_ln117_1187_fu_1024_p2[0:0] == 1'b1) ? select_ln117_1300_fu_1030_p3 : 5'd22);

assign select_ln117_1302_fu_1089_p3 = ((or_ln117_1188_fu_1084_p2[0:0] == 1'b1) ? select_ln117_1301_reg_1648 : 5'd23);

assign select_ln117_1303_fu_1101_p3 = ((or_ln117_1189_reg_1653[0:0] == 1'b1) ? select_ln117_1302_fu_1089_p3 : 5'd24);

assign select_ln117_1304_fu_1112_p3 = ((or_ln117_1190_fu_1096_p2[0:0] == 1'b1) ? select_ln117_1303_fu_1101_p3 : 5'd25);

assign select_ln117_1305_fu_1126_p3 = ((or_ln117_1191_fu_1108_p2[0:0] == 1'b1) ? select_ln117_1304_fu_1112_p3 : 5'd26);

assign select_ln117_1306_fu_1138_p3 = ((or_ln117_1192_fu_1120_p2[0:0] == 1'b1) ? select_ln117_1305_fu_1126_p3 : 5'd27);

assign select_ln117_1307_fu_1146_p3 = ((or_ln117_1193_fu_1134_p2[0:0] == 1'b1) ? select_ln117_1306_fu_1138_p3 : 5'd28);

assign select_ln117_1308_fu_1173_p3 = ((or_ln117_1194_fu_1163_p2[0:0] == 1'b1) ? select_ln117_1307_reg_1667 : 5'd29);

assign select_ln117_1309_fu_1180_p3 = ((or_ln117_1195_fu_1168_p2[0:0] == 1'b1) ? select_ln117_1308_fu_1173_p3 : 5'd30);

assign select_ln117_fu_724_p3 = ((and_ln102_1364_reg_1549[0:0] == 1'b1) ? zext_ln117_fu_720_p1 : 2'd2);

assign tmp_fu_538_p4 = {{p_read7_int_reg[17:4]}};

assign xor_ln104_628_fu_584_p2 = (icmp_ln86_1326_reg_1362 ^ 1'd1);

assign xor_ln104_629_fu_666_p2 = (icmp_ln86_1327_reg_1367_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_630_fu_598_p2 = (icmp_ln86_1328_reg_1373 ^ 1'd1);

assign xor_ln104_631_fu_608_p2 = (icmp_ln86_1329_reg_1379 ^ 1'd1);

assign xor_ln104_632_fu_819_p2 = (icmp_ln86_1330_reg_1385_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_633_fu_682_p2 = (icmp_ln86_1331_reg_1391_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_634_fu_624_p2 = (icmp_ln86_1332_reg_1397 ^ 1'd1);

assign xor_ln104_635_fu_829_p2 = (icmp_ln86_1334_reg_1408_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_636_fu_834_p2 = (icmp_ln86_1335_reg_1414_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_637_fu_942_p2 = (icmp_ln86_1336_reg_1420_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_638_fu_1050_p2 = (icmp_ln86_1337_reg_1426_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_639_fu_1055_p2 = (icmp_ln86_1338_reg_1432_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_640_fu_1188_p2 = (icmp_ln86_1339_reg_1438_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_656_p2 = (icmp_ln86_reg_1351_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_714_p2 = (1'd1 ^ and_ln102_1372_fu_701_p2);

assign zext_ln117_139_fu_738_p1 = select_ln117_1283_fu_731_p3;

assign zext_ln117_140_fu_774_p1 = select_ln117_1286_fu_766_p3;

assign zext_ln117_141_fu_926_p1 = select_ln117_1294_fu_918_p3;

assign zext_ln117_fu_720_p1 = xor_ln117_fu_714_p2;

endmodule //conifer_jettag_accelerator_decision_function_53
