# Description

Just a simple single-cycle 32-bit MIPS CPU Core written in Verilog

Coursework of UCAS Computer Organization and Design Lab