
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002898  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000920  08002a68  08002a68  00003a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003388  08003388  00005060  2**0
                  CONTENTS
  4 .ARM.exidx    00000008  08003388  08003388  00004388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003390  08003390  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003390  08003390  00004390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003394  08003394  00004394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08003398  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000060  080033f8  00005060  2**2
                  ALLOC
 10 .noinit       00000000  200001f0  08003588  00000000  2**0
                  ALLOC
 11 ._user_heap_stack 00000600  200001f0  080033f8  000051f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000447d  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001751  00000000  00000000  0000950d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000590  00000000  00000000  0000ac60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000003db  00000000  00000000  0000b1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022064  00000000  00000000  0000b5cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008981  00000000  00000000  0002d62f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c791f  00000000  00000000  00035fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fd8cf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000018dc  00000000  00000000  000fd914  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  000ff1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002a50 	.word	0x08002a50

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08002a50 	.word	0x08002a50

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <boot_jump_to_application>:
#include "app_jump.h"
#include "uart.h"
#include "stm32f4xx.h"

void boot_jump_to_application(uint32_t app_base)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b086      	sub	sp, #24
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
    uint32_t app_msp   = *(uint32_t *)(app_base + 0x00);
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	613b      	str	r3, [r7, #16]
    uint32_t app_reset = *(uint32_t *)(app_base + 0x04);
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	3304      	adds	r3, #4
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	60fb      	str	r3, [r7, #12]

    uart_puts("Jumping to application\r\n");
 80002e6:	481a      	ldr	r0, [pc, #104]	@ (8000350 <boot_jump_to_application+0x80>)
 80002e8:	f001 fa7c 	bl	80017e4 <uart_puts>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002ec:	b672      	cpsid	i
}
 80002ee:	bf00      	nop

    __disable_irq();
    SysTick->CTRL = 0;
 80002f0:	4b18      	ldr	r3, [pc, #96]	@ (8000354 <boot_jump_to_application+0x84>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]

    /* Disable all NVIC interrupts */
    for (uint32_t i = 0; i < 8; i++)
 80002f6:	2300      	movs	r3, #0
 80002f8:	617b      	str	r3, [r7, #20]
 80002fa:	e010      	b.n	800031e <boot_jump_to_application+0x4e>
    {
        NVIC->ICER[i] = 0xFFFFFFFF;
 80002fc:	4a16      	ldr	r2, [pc, #88]	@ (8000358 <boot_jump_to_application+0x88>)
 80002fe:	697b      	ldr	r3, [r7, #20]
 8000300:	3320      	adds	r3, #32
 8000302:	f04f 31ff 	mov.w	r1, #4294967295
 8000306:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800030a:	4a13      	ldr	r2, [pc, #76]	@ (8000358 <boot_jump_to_application+0x88>)
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	3360      	adds	r3, #96	@ 0x60
 8000310:	f04f 31ff 	mov.w	r1, #4294967295
 8000314:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0; i < 8; i++)
 8000318:	697b      	ldr	r3, [r7, #20]
 800031a:	3301      	adds	r3, #1
 800031c:	617b      	str	r3, [r7, #20]
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	2b07      	cmp	r3, #7
 8000322:	d9eb      	bls.n	80002fc <boot_jump_to_application+0x2c>
    }

    SCB->SHCSR = 0;  /* Clear fault enables */
 8000324:	4b0d      	ldr	r3, [pc, #52]	@ (800035c <boot_jump_to_application+0x8c>)
 8000326:	2200      	movs	r2, #0
 8000328:	625a      	str	r2, [r3, #36]	@ 0x24
 800032a:	693b      	ldr	r3, [r7, #16]
 800032c:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800032e:	68bb      	ldr	r3, [r7, #8]
 8000330:	f383 8808 	msr	MSP, r3
}
 8000334:	bf00      	nop

    __set_MSP(app_msp);
    SCB->VTOR = app_base;
 8000336:	4a09      	ldr	r2, [pc, #36]	@ (800035c <boot_jump_to_application+0x8c>)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 800033c:	f3bf 8f4f 	dsb	sy
}
 8000340:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000342:	f3bf 8f6f 	isb	sy
}
 8000346:	bf00      	nop

    __DSB();
    __ISB();

    ((void (*)(void))app_reset)();
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	4798      	blx	r3

    while (1);
 800034c:	bf00      	nop
 800034e:	e7fd      	b.n	800034c <boot_jump_to_application+0x7c>
 8000350:	08002a68 	.word	0x08002a68
 8000354:	e000e010 	.word	0xe000e010
 8000358:	e000e100 	.word	0xe000e100
 800035c:	e000ed00 	.word	0xe000ed00

08000360 <slot_base>:
#include "memory_map.h"
#include "uart.h"
#include <stdbool.h>

uint32_t slot_base(uint8_t slot)
{
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
    return (slot == SLOT_A) ? APP_SLOT_A_BASE : APP_SLOT_B_BASE;
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	2b00      	cmp	r3, #0
 800036e:	d101      	bne.n	8000374 <slot_base+0x14>
 8000370:	4b04      	ldr	r3, [pc, #16]	@ (8000384 <slot_base+0x24>)
 8000372:	e000      	b.n	8000376 <slot_base+0x16>
 8000374:	4b04      	ldr	r3, [pc, #16]	@ (8000388 <slot_base+0x28>)
}
 8000376:	4618      	mov	r0, r3
 8000378:	370c      	adds	r7, #12
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr
 8000382:	bf00      	nop
 8000384:	0800c000 	.word	0x0800c000
 8000388:	08040000 	.word	0x08040000

0800038c <boot_decide>:

boot_decision_t boot_decide(boot_metadata_t *meta)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b084      	sub	sp, #16
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
    uart_puts("Boot decision: probing Slot-A\r\n");
 8000394:	4837      	ldr	r0, [pc, #220]	@ (8000474 <boot_decide+0xe8>)
 8000396:	f001 fa25 	bl	80017e4 <uart_puts>

 // 1) Always try Slot-A first (latest image)

    if (image_validate_vector(APP_SLOT_A_BASE) == IMG_OK)
 800039a:	4837      	ldr	r0, [pc, #220]	@ (8000478 <boot_decide+0xec>)
 800039c:	f000 ffa6 	bl	80012ec <image_validate_vector>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d127      	bne.n	80003f6 <boot_decide+0x6a>
    {
        uint32_t crcA = crc32_compute_flash(APP_SLOT_A_BASE + 8,
 80003a6:	4935      	ldr	r1, [pc, #212]	@ (800047c <boot_decide+0xf0>)
 80003a8:	4835      	ldr	r0, [pc, #212]	@ (8000480 <boot_decide+0xf4>)
 80003aa:	f000 ff5b 	bl	8001264 <crc32_compute_flash>
 80003ae:	60f8      	str	r0, [r7, #12]
                                            APP_SLOT_A_SIZE_BYTES - 8);

        /* First-time enrollment */
        if (meta->crcA == 0)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	68db      	ldr	r3, [r3, #12]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d10d      	bne.n	80003d4 <boot_decide+0x48>
        {
            uart_puts("Slot-A first boot, enrolling CRC\r\n");
 80003b8:	4832      	ldr	r0, [pc, #200]	@ (8000484 <boot_decide+0xf8>)
 80003ba:	f001 fa13 	bl	80017e4 <uart_puts>
            meta->crcA = crcA;
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	68fa      	ldr	r2, [r7, #12]
 80003c2:	60da      	str	r2, [r3, #12]
            meta->active_slot = SLOT_A;
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	2200      	movs	r2, #0
 80003c8:	721a      	strb	r2, [r3, #8]
            boot_metadata_store_safe(meta);
 80003ca:	6878      	ldr	r0, [r7, #4]
 80003cc:	f000 f9c4 	bl	8000758 <boot_metadata_store_safe>
            return BOOT_DECISION_BOOT;
 80003d0:	2300      	movs	r3, #0
 80003d2:	e04b      	b.n	800046c <boot_decide+0xe0>
        }

        /* CRC match → boot */
        if (meta->crcA == crcA)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	68db      	ldr	r3, [r3, #12]
 80003d8:	68fa      	ldr	r2, [r7, #12]
 80003da:	429a      	cmp	r2, r3
 80003dc:	d107      	bne.n	80003ee <boot_decide+0x62>
        {
            uart_puts("Slot-A CRC OK → booting Slot-A\r\n");
 80003de:	482a      	ldr	r0, [pc, #168]	@ (8000488 <boot_decide+0xfc>)
 80003e0:	f001 fa00 	bl	80017e4 <uart_puts>
            meta->active_slot = SLOT_A;
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	2200      	movs	r2, #0
 80003e8:	721a      	strb	r2, [r3, #8]
            return BOOT_DECISION_BOOT;
 80003ea:	2300      	movs	r3, #0
 80003ec:	e03e      	b.n	800046c <boot_decide+0xe0>
        }

        uart_puts("Slot-A CRC mismatch\r\n");
 80003ee:	4827      	ldr	r0, [pc, #156]	@ (800048c <boot_decide+0x100>)
 80003f0:	f001 f9f8 	bl	80017e4 <uart_puts>
 80003f4:	e002      	b.n	80003fc <boot_decide+0x70>
    }
    else
    {
        uart_puts("Slot-A vector invalid\r\n");
 80003f6:	4826      	ldr	r0, [pc, #152]	@ (8000490 <boot_decide+0x104>)
 80003f8:	f001 f9f4 	bl	80017e4 <uart_puts>
    }

  // 2) Slot-A failed → immediate fallback to Slot-B

    uart_puts("Falling back to Slot-B\r\n");
 80003fc:	4825      	ldr	r0, [pc, #148]	@ (8000494 <boot_decide+0x108>)
 80003fe:	f001 f9f1 	bl	80017e4 <uart_puts>

    if (image_validate_vector(APP_SLOT_B_BASE) == IMG_OK)
 8000402:	4825      	ldr	r0, [pc, #148]	@ (8000498 <boot_decide+0x10c>)
 8000404:	f000 ff72 	bl	80012ec <image_validate_vector>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d127      	bne.n	800045e <boot_decide+0xd2>
    {
        uint32_t crcB = crc32_compute_flash(APP_SLOT_B_BASE + 8,
 800040e:	4923      	ldr	r1, [pc, #140]	@ (800049c <boot_decide+0x110>)
 8000410:	4823      	ldr	r0, [pc, #140]	@ (80004a0 <boot_decide+0x114>)
 8000412:	f000 ff27 	bl	8001264 <crc32_compute_flash>
 8000416:	60b8      	str	r0, [r7, #8]
                                            APP_SLOT_B_SIZE_BYTES - 8);

        if (meta->crcB == 0)
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	691b      	ldr	r3, [r3, #16]
 800041c:	2b00      	cmp	r3, #0
 800041e:	d10d      	bne.n	800043c <boot_decide+0xb0>
        {
            uart_puts("Slot-B first boot, enrolling CRC\r\n");
 8000420:	4820      	ldr	r0, [pc, #128]	@ (80004a4 <boot_decide+0x118>)
 8000422:	f001 f9df 	bl	80017e4 <uart_puts>
            meta->crcB = crcB;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	68ba      	ldr	r2, [r7, #8]
 800042a:	611a      	str	r2, [r3, #16]
            meta->active_slot = SLOT_B;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	2201      	movs	r2, #1
 8000430:	721a      	strb	r2, [r3, #8]
            boot_metadata_store_safe(meta);
 8000432:	6878      	ldr	r0, [r7, #4]
 8000434:	f000 f990 	bl	8000758 <boot_metadata_store_safe>
            return BOOT_DECISION_BOOT;
 8000438:	2300      	movs	r3, #0
 800043a:	e017      	b.n	800046c <boot_decide+0xe0>
        }

        if (meta->crcB == crcB)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	691b      	ldr	r3, [r3, #16]
 8000440:	68ba      	ldr	r2, [r7, #8]
 8000442:	429a      	cmp	r2, r3
 8000444:	d107      	bne.n	8000456 <boot_decide+0xca>
        {
            uart_puts("Slot-B CRC OK → booting Slot-B\r\n");
 8000446:	4818      	ldr	r0, [pc, #96]	@ (80004a8 <boot_decide+0x11c>)
 8000448:	f001 f9cc 	bl	80017e4 <uart_puts>
            meta->active_slot = SLOT_B;
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	2201      	movs	r2, #1
 8000450:	721a      	strb	r2, [r3, #8]
            return BOOT_DECISION_BOOT;
 8000452:	2300      	movs	r3, #0
 8000454:	e00a      	b.n	800046c <boot_decide+0xe0>
        }

        uart_puts("Slot-B CRC mismatch\r\n");
 8000456:	4815      	ldr	r0, [pc, #84]	@ (80004ac <boot_decide+0x120>)
 8000458:	f001 f9c4 	bl	80017e4 <uart_puts>
 800045c:	e002      	b.n	8000464 <boot_decide+0xd8>
    }
    else
    {
        uart_puts("Slot-B vector invalid\r\n");
 800045e:	4814      	ldr	r0, [pc, #80]	@ (80004b0 <boot_decide+0x124>)
 8000460:	f001 f9c0 	bl	80017e4 <uart_puts>
    }

  // 3) Nothing usable → stay in bootloader

    uart_puts("No valid firmware found → staying in bootloader\r\n");
 8000464:	4813      	ldr	r0, [pc, #76]	@ (80004b4 <boot_decide+0x128>)
 8000466:	f001 f9bd 	bl	80017e4 <uart_puts>
    return BOOT_DECISION_STAY;
 800046a:	2302      	movs	r3, #2
}
 800046c:	4618      	mov	r0, r3
 800046e:	3710      	adds	r7, #16
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	08002a84 	.word	0x08002a84
 8000478:	0800c000 	.word	0x0800c000
 800047c:	00033ff8 	.word	0x00033ff8
 8000480:	0800c008 	.word	0x0800c008
 8000484:	08002aa4 	.word	0x08002aa4
 8000488:	08002ac8 	.word	0x08002ac8
 800048c:	08002aec 	.word	0x08002aec
 8000490:	08002b04 	.word	0x08002b04
 8000494:	08002b1c 	.word	0x08002b1c
 8000498:	08040000 	.word	0x08040000
 800049c:	0003fff8 	.word	0x0003fff8
 80004a0:	08040008 	.word	0x08040008
 80004a4:	08002b38 	.word	0x08002b38
 80004a8:	08002b5c 	.word	0x08002b5c
 80004ac:	08002b80 	.word	0x08002b80
 80004b0:	08002b98 	.word	0x08002b98
 80004b4:	08002bb0 	.word	0x08002bb0

080004b8 <metadata_checksum>:
#include "image_validate.h"
#include <stdbool.h>
#include <stdio.h>

uint32_t metadata_checksum(const boot_metadata_t *m)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b087      	sub	sp, #28
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
    const uint8_t *p = (const uint8_t *)m;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	60fb      	str	r3, [r7, #12]
    uint32_t sum = 0;
 80004c4:	2300      	movs	r3, #0
 80004c6:	617b      	str	r3, [r7, #20]

    for (uint32_t i = 0; i < sizeof(boot_metadata_t) - sizeof(uint32_t); i++)
 80004c8:	2300      	movs	r3, #0
 80004ca:	613b      	str	r3, [r7, #16]
 80004cc:	e00a      	b.n	80004e4 <metadata_checksum+0x2c>
        sum += p[i];
 80004ce:	68fa      	ldr	r2, [r7, #12]
 80004d0:	693b      	ldr	r3, [r7, #16]
 80004d2:	4413      	add	r3, r2
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	461a      	mov	r2, r3
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	4413      	add	r3, r2
 80004dc:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < sizeof(boot_metadata_t) - sizeof(uint32_t); i++)
 80004de:	693b      	ldr	r3, [r7, #16]
 80004e0:	3301      	adds	r3, #1
 80004e2:	613b      	str	r3, [r7, #16]
 80004e4:	693b      	ldr	r3, [r7, #16]
 80004e6:	2b17      	cmp	r3, #23
 80004e8:	d9f1      	bls.n	80004ce <metadata_checksum+0x16>

    return sum;
 80004ea:	697b      	ldr	r3, [r7, #20]
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	371c      	adds	r7, #28
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <slot_is_valid>:

bool slot_is_valid(uint32_t base)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
    return (image_validate_vector(base) == IMG_OK);
 8000500:	6878      	ldr	r0, [r7, #4]
 8000502:	f000 fef3 	bl	80012ec <image_validate_vector>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	bf0c      	ite	eq
 800050c:	2301      	moveq	r3, #1
 800050e:	2300      	movne	r3, #0
 8000510:	b2db      	uxtb	r3, r3
}
 8000512:	4618      	mov	r0, r3
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
	...

0800051c <boot_metadata_default>:

void boot_metadata_default(boot_metadata_t *m)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
    m->magic       = BOOT_METADATA_MAGIC;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	4a0f      	ldr	r2, [pc, #60]	@ (8000564 <boot_metadata_default+0x48>)
 8000528:	601a      	str	r2, [r3, #0]
    m->version     = BOOT_METADATA_VERSION;
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	2201      	movs	r2, #1
 800052e:	809a      	strh	r2, [r3, #4]
    m->length      = sizeof(boot_metadata_t);
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	221c      	movs	r2, #28
 8000534:	80da      	strh	r2, [r3, #6]

    m->active_slot = SLOT_A;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2200      	movs	r2, #0
 800053a:	721a      	strb	r2, [r3, #8]
    m->crcA        = 0;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
    m->crcB        = 0;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2200      	movs	r2, #0
 8000546:	611a      	str	r2, [r3, #16]
    m->flags       = META_FLAG_VALID;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2201      	movs	r2, #1
 800054c:	615a      	str	r2, [r3, #20]

    m->checksum    = metadata_checksum(m);
 800054e:	6878      	ldr	r0, [r7, #4]
 8000550:	f7ff ffb2 	bl	80004b8 <metadata_checksum>
 8000554:	4602      	mov	r2, r0
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	619a      	str	r2, [r3, #24]
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	a5a55a5a 	.word	0xa5a55a5a

08000568 <metadata_try_load>:

static int metadata_try_load(uint16_t addr, boot_metadata_t *m)
{
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	6039      	str	r1, [r7, #0]
 8000572:	80fb      	strh	r3, [r7, #6]
    if (eeprom_read(addr, (uint8_t *)m, sizeof(*m)) != EEPROM_OK)
 8000574:	88fb      	ldrh	r3, [r7, #6]
 8000576:	221c      	movs	r2, #28
 8000578:	6839      	ldr	r1, [r7, #0]
 800057a:	4618      	mov	r0, r3
 800057c:	f000 fbea 	bl	8000d54 <eeprom_read>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d002      	beq.n	800058c <metadata_try_load+0x24>
        return -1;
 8000586:	f04f 33ff 	mov.w	r3, #4294967295
 800058a:	e021      	b.n	80005d0 <metadata_try_load+0x68>

    if (m->magic    != BOOT_METADATA_MAGIC)   return -1;
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a11      	ldr	r2, [pc, #68]	@ (80005d8 <metadata_try_load+0x70>)
 8000592:	4293      	cmp	r3, r2
 8000594:	d002      	beq.n	800059c <metadata_try_load+0x34>
 8000596:	f04f 33ff 	mov.w	r3, #4294967295
 800059a:	e019      	b.n	80005d0 <metadata_try_load+0x68>
    if (m->version  != BOOT_METADATA_VERSION) return -1;
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	889b      	ldrh	r3, [r3, #4]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d002      	beq.n	80005aa <metadata_try_load+0x42>
 80005a4:	f04f 33ff 	mov.w	r3, #4294967295
 80005a8:	e012      	b.n	80005d0 <metadata_try_load+0x68>
    if (m->length   != sizeof(*m))            return -1;
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	88db      	ldrh	r3, [r3, #6]
 80005ae:	2b1c      	cmp	r3, #28
 80005b0:	d002      	beq.n	80005b8 <metadata_try_load+0x50>
 80005b2:	f04f 33ff 	mov.w	r3, #4294967295
 80005b6:	e00b      	b.n	80005d0 <metadata_try_load+0x68>
    if (m->checksum != metadata_checksum(m))  return -1;
 80005b8:	683b      	ldr	r3, [r7, #0]
 80005ba:	699c      	ldr	r4, [r3, #24]
 80005bc:	6838      	ldr	r0, [r7, #0]
 80005be:	f7ff ff7b 	bl	80004b8 <metadata_checksum>
 80005c2:	4603      	mov	r3, r0
 80005c4:	429c      	cmp	r4, r3
 80005c6:	d002      	beq.n	80005ce <metadata_try_load+0x66>
 80005c8:	f04f 33ff 	mov.w	r3, #4294967295
 80005cc:	e000      	b.n	80005d0 <metadata_try_load+0x68>

    return 0;
 80005ce:	2300      	movs	r3, #0
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd90      	pop	{r4, r7, pc}
 80005d8:	a5a55a5a 	.word	0xa5a55a5a

080005dc <boot_metadata_load_or_init>:

int boot_metadata_load_or_init(boot_metadata_t *meta)
{
 80005dc:	b5b0      	push	{r4, r5, r7, lr}
 80005de:	b094      	sub	sp, #80	@ 0x50
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
    boot_metadata_t m0, m1;
    int v0 = metadata_try_load(METADATA_SLOT0_ADDR, &m0);
 80005e4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005e8:	4619      	mov	r1, r3
 80005ea:	2000      	movs	r0, #0
 80005ec:	f7ff ffbc 	bl	8000568 <metadata_try_load>
 80005f0:	64f8      	str	r0, [r7, #76]	@ 0x4c
    int v1 = metadata_try_load(METADATA_SLOT1_ADDR, &m1);
 80005f2:	f107 030c 	add.w	r3, r7, #12
 80005f6:	4619      	mov	r1, r3
 80005f8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80005fc:	f7ff ffb4 	bl	8000568 <metadata_try_load>
 8000600:	64b8      	str	r0, [r7, #72]	@ 0x48

    bool A_ok = slot_is_valid(APP_SLOT_A_BASE);
 8000602:	484b      	ldr	r0, [pc, #300]	@ (8000730 <boot_metadata_load_or_init+0x154>)
 8000604:	f7ff ff78 	bl	80004f8 <slot_is_valid>
 8000608:	4603      	mov	r3, r0
 800060a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    bool B_ok = slot_is_valid(APP_SLOT_B_BASE);
 800060e:	4849      	ldr	r0, [pc, #292]	@ (8000734 <boot_metadata_load_or_init+0x158>)
 8000610:	f7ff ff72 	bl	80004f8 <slot_is_valid>
 8000614:	4603      	mov	r3, r0
 8000616:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

    if (v0 != 0 && v1 != 0)
 800061a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800061c:	2b00      	cmp	r3, #0
 800061e:	d00d      	beq.n	800063c <boot_metadata_load_or_init+0x60>
 8000620:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000622:	2b00      	cmp	r3, #0
 8000624:	d00a      	beq.n	800063c <boot_metadata_load_or_init+0x60>
    {
        uart_puts("Metadata: none found, creating defaults\r\n");
 8000626:	4844      	ldr	r0, [pc, #272]	@ (8000738 <boot_metadata_load_or_init+0x15c>)
 8000628:	f001 f8dc 	bl	80017e4 <uart_puts>
        boot_metadata_default(meta);
 800062c:	6878      	ldr	r0, [r7, #4]
 800062e:	f7ff ff75 	bl	800051c <boot_metadata_default>
        boot_metadata_store_safe(meta);
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f000 f890 	bl	8000758 <boot_metadata_store_safe>
        return 0;
 8000638:	2300      	movs	r3, #0
 800063a:	e075      	b.n	8000728 <boot_metadata_load_or_init+0x14c>
    }

    if (v0 == 0 && v1 != 0)
 800063c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800063e:	2b00      	cmp	r3, #0
 8000640:	d10e      	bne.n	8000660 <boot_metadata_load_or_init+0x84>
 8000642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000644:	2b00      	cmp	r3, #0
 8000646:	d00b      	beq.n	8000660 <boot_metadata_load_or_init+0x84>
    {
        *meta = m0;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	461d      	mov	r5, r3
 800064c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8000650:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000652:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000654:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000658:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        return 0;
 800065c:	2300      	movs	r3, #0
 800065e:	e063      	b.n	8000728 <boot_metadata_load_or_init+0x14c>
    }

    if (v1 == 0 && v0 != 0)
 8000660:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000662:	2b00      	cmp	r3, #0
 8000664:	d10e      	bne.n	8000684 <boot_metadata_load_or_init+0xa8>
 8000666:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000668:	2b00      	cmp	r3, #0
 800066a:	d00b      	beq.n	8000684 <boot_metadata_load_or_init+0xa8>
    {
        *meta = m1;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	461d      	mov	r5, r3
 8000670:	f107 040c 	add.w	r4, r7, #12
 8000674:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000676:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000678:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800067c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        return 0;
 8000680:	2300      	movs	r3, #0
 8000682:	e051      	b.n	8000728 <boot_metadata_load_or_init+0x14c>
    }

    /* Both valid — resolve conflicts */
    uart_puts("Metadata: resolving dual copies\r\n");
 8000684:	482d      	ldr	r0, [pc, #180]	@ (800073c <boot_metadata_load_or_init+0x160>)
 8000686:	f001 f8ad 	bl	80017e4 <uart_puts>

    if (A_ok && !B_ok)
 800068a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800068e:	2b00      	cmp	r3, #0
 8000690:	d014      	beq.n	80006bc <boot_metadata_load_or_init+0xe0>
 8000692:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000696:	f083 0301 	eor.w	r3, r3, #1
 800069a:	b2db      	uxtb	r3, r3
 800069c:	2b00      	cmp	r3, #0
 800069e:	d00d      	beq.n	80006bc <boot_metadata_load_or_init+0xe0>
    {
        *meta = m0;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	461d      	mov	r5, r3
 80006a4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80006a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80006ac:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80006b0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        meta->active_slot = SLOT_A;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2200      	movs	r2, #0
 80006b8:	721a      	strb	r2, [r3, #8]
 80006ba:	e031      	b.n	8000720 <boot_metadata_load_or_init+0x144>
    }
    else if (!A_ok && B_ok)
 80006bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006c0:	f083 0301 	eor.w	r3, r3, #1
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d011      	beq.n	80006ee <boot_metadata_load_or_init+0x112>
 80006ca:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d00d      	beq.n	80006ee <boot_metadata_load_or_init+0x112>
    {
        *meta = m1;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	461d      	mov	r5, r3
 80006d6:	f107 040c 	add.w	r4, r7, #12
 80006da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80006de:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80006e2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        meta->active_slot = SLOT_B;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2201      	movs	r2, #1
 80006ea:	721a      	strb	r2, [r3, #8]
 80006ec:	e018      	b.n	8000720 <boot_metadata_load_or_init+0x144>
    }
    else
    {
        *meta = (m0.active_slot == SLOT_A) ? m0 : m1;
 80006ee:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d10a      	bne.n	800070c <boot_metadata_load_or_init+0x130>
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	461d      	mov	r5, r3
 80006fa:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80006fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000700:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000702:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000706:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800070a:	e009      	b.n	8000720 <boot_metadata_load_or_init+0x144>
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	461d      	mov	r5, r3
 8000710:	f107 040c 	add.w	r4, r7, #12
 8000714:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000716:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000718:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800071c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    }

    boot_metadata_store_safe(meta);
 8000720:	6878      	ldr	r0, [r7, #4]
 8000722:	f000 f819 	bl	8000758 <boot_metadata_store_safe>
    return 0;
 8000726:	2300      	movs	r3, #0
}
 8000728:	4618      	mov	r0, r3
 800072a:	3750      	adds	r7, #80	@ 0x50
 800072c:	46bd      	mov	sp, r7
 800072e:	bdb0      	pop	{r4, r5, r7, pc}
 8000730:	0800c000 	.word	0x0800c000
 8000734:	08040000 	.word	0x08040000
 8000738:	08002be4 	.word	0x08002be4
 800073c:	08002c10 	.word	0x08002c10

08000740 <boot_metadata_load>:

int boot_metadata_load(boot_metadata_t *meta)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
    return boot_metadata_load_or_init(meta);
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	f7ff ff47 	bl	80005dc <boot_metadata_load_or_init>
 800074e:	4603      	mov	r3, r0
}
 8000750:	4618      	mov	r0, r3
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <boot_metadata_store_safe>:

int boot_metadata_store_safe(const boot_metadata_t *meta)
{
 8000758:	b5b0      	push	{r4, r5, r7, lr}
 800075a:	b092      	sub	sp, #72	@ 0x48
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
    boot_metadata_t tmp;
    uint16_t target;

    target = (metadata_try_load(METADATA_SLOT0_ADDR, &tmp) == 0) ?
 8000760:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000764:	4619      	mov	r1, r3
 8000766:	2000      	movs	r0, #0
 8000768:	f7ff fefe 	bl	8000568 <metadata_try_load>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d102      	bne.n	8000778 <boot_metadata_store_safe+0x20>
 8000772:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000776:	e000      	b.n	800077a <boot_metadata_store_safe+0x22>
 8000778:	2300      	movs	r3, #0
 800077a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
              METADATA_SLOT1_ADDR : METADATA_SLOT0_ADDR;

    boot_metadata_t m = *meta;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	f107 040c 	add.w	r4, r7, #12
 8000784:	461d      	mov	r5, r3
 8000786:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000788:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800078a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800078e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    m.checksum = metadata_checksum(&m);
 8000792:	f107 030c 	add.w	r3, r7, #12
 8000796:	4618      	mov	r0, r3
 8000798:	f7ff fe8e 	bl	80004b8 <metadata_checksum>
 800079c:	4603      	mov	r3, r0
 800079e:	627b      	str	r3, [r7, #36]	@ 0x24

    return eeprom_write(target, (uint8_t *)&m, sizeof(m));
 80007a0:	f107 010c 	add.w	r1, r7, #12
 80007a4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80007a8:	221c      	movs	r2, #28
 80007aa:	4618      	mov	r0, r3
 80007ac:	f000 fb5a 	bl	8000e64 <eeprom_write>
 80007b0:	4603      	mov	r3, r0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3748      	adds	r7, #72	@ 0x48
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080007bc <boot_metadata_dump>:

void boot_metadata_dump(const boot_metadata_t *m)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
    uart_puts("---- BOOT METADATA ----\r\n");
 80007c4:	4813      	ldr	r0, [pc, #76]	@ (8000814 <boot_metadata_dump+0x58>)
 80007c6:	f001 f80d 	bl	80017e4 <uart_puts>

    printf("Active Slot : %c\r\n", (m->active_slot == SLOT_A) ? 'A' : 'B');
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	7a1b      	ldrb	r3, [r3, #8]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d101      	bne.n	80007d6 <boot_metadata_dump+0x1a>
 80007d2:	2341      	movs	r3, #65	@ 0x41
 80007d4:	e000      	b.n	80007d8 <boot_metadata_dump+0x1c>
 80007d6:	2342      	movs	r3, #66	@ 0x42
 80007d8:	4619      	mov	r1, r3
 80007da:	480f      	ldr	r0, [pc, #60]	@ (8000818 <boot_metadata_dump+0x5c>)
 80007dc:	f001 fabe 	bl	8001d5c <iprintf>
    printf("CRC Slot A  : 0x%08lX\r\n", m->crcA);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	4619      	mov	r1, r3
 80007e6:	480d      	ldr	r0, [pc, #52]	@ (800081c <boot_metadata_dump+0x60>)
 80007e8:	f001 fab8 	bl	8001d5c <iprintf>
    printf("CRC Slot B  : 0x%08lX\r\n", m->crcB);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	691b      	ldr	r3, [r3, #16]
 80007f0:	4619      	mov	r1, r3
 80007f2:	480b      	ldr	r0, [pc, #44]	@ (8000820 <boot_metadata_dump+0x64>)
 80007f4:	f001 fab2 	bl	8001d5c <iprintf>
    printf("Checksum   : 0x%08lX\r\n", m->checksum);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	4619      	mov	r1, r3
 80007fe:	4809      	ldr	r0, [pc, #36]	@ (8000824 <boot_metadata_dump+0x68>)
 8000800:	f001 faac 	bl	8001d5c <iprintf>

    uart_puts("-----------------------\r\n");
 8000804:	4808      	ldr	r0, [pc, #32]	@ (8000828 <boot_metadata_dump+0x6c>)
 8000806:	f000 ffed 	bl	80017e4 <uart_puts>
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	08002c34 	.word	0x08002c34
 8000818:	08002c50 	.word	0x08002c50
 800081c:	08002c64 	.word	0x08002c64
 8000820:	08002c7c 	.word	0x08002c7c
 8000824:	08002c94 	.word	0x08002c94
 8000828:	08002cac 	.word	0x08002cac

0800082c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000830:	f3bf 8f4f 	dsb	sy
}
 8000834:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000836:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <__NVIC_SystemReset+0x24>)
 8000838:	68db      	ldr	r3, [r3, #12]
 800083a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800083e:	4904      	ldr	r1, [pc, #16]	@ (8000850 <__NVIC_SystemReset+0x24>)
 8000840:	4b04      	ldr	r3, [pc, #16]	@ (8000854 <__NVIC_SystemReset+0x28>)
 8000842:	4313      	orrs	r3, r2
 8000844:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000846:	f3bf 8f4f 	dsb	sy
}
 800084a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800084c:	bf00      	nop
 800084e:	e7fd      	b.n	800084c <__NVIC_SystemReset+0x20>
 8000850:	e000ed00 	.word	0xe000ed00
 8000854:	05fa0004 	.word	0x05fa0004

08000858 <cmd_help>:
#include <string.h>

// Command Help

void cmd_help(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
    uart_puts(
 800085c:	4802      	ldr	r0, [pc, #8]	@ (8000868 <cmd_help+0x10>)
 800085e:	f000 ffc1 	bl	80017e4 <uart_puts>
        " erase_a       - Erase Slot-A flash\r\n"
        " erase_b       - Erase Slot-B flash\r\n"
        " update        - Firmware update (UART)\r\n"
        " reboot        - System reset\r\n"
    );
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	08002cc8 	.word	0x08002cc8

0800086c <cmd_info>:
// Info Commands

static void cmd_info(const boot_metadata_t *m)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
    uart_puts("\r\n[BOOT INFO]\r\n");
 8000874:	480b      	ldr	r0, [pc, #44]	@ (80008a4 <cmd_info+0x38>)
 8000876:	f000 ffb5 	bl	80017e4 <uart_puts>
    uart_puts(" Active Slot : ");
 800087a:	480b      	ldr	r0, [pc, #44]	@ (80008a8 <cmd_info+0x3c>)
 800087c:	f000 ffb2 	bl	80017e4 <uart_puts>
    uart_putc((m->active_slot == SLOT_A) ? 'A' : 'B');
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	7a1b      	ldrb	r3, [r3, #8]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d101      	bne.n	800088c <cmd_info+0x20>
 8000888:	2341      	movs	r3, #65	@ 0x41
 800088a:	e000      	b.n	800088e <cmd_info+0x22>
 800088c:	2342      	movs	r3, #66	@ 0x42
 800088e:	4618      	mov	r0, r3
 8000890:	f000 ff90 	bl	80017b4 <uart_putc>
    uart_puts("\r\n");
 8000894:	4805      	ldr	r0, [pc, #20]	@ (80008ac <cmd_info+0x40>)
 8000896:	f000 ffa5 	bl	80017e4 <uart_puts>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	08002eb8 	.word	0x08002eb8
 80008a8:	08002ec8 	.word	0x08002ec8
 80008ac:	08002ed8 	.word	0x08002ed8

080008b0 <cmd_meta_dump>:

static void cmd_meta_dump(boot_metadata_t *m)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
    boot_metadata_dump(m);
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f7ff ff7f 	bl	80007bc <boot_metadata_dump>
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <cmd_boot>:

// Boot Commands

static void cmd_boot(boot_metadata_t *m)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
    uart_puts("Booting active slot\r\n");
 80008d0:	4808      	ldr	r0, [pc, #32]	@ (80008f4 <cmd_boot+0x2c>)
 80008d2:	f000 ff87 	bl	80017e4 <uart_puts>
    boot_jump_to_application(
        (m->active_slot == SLOT_A) ? APP_SLOT_A_BASE : APP_SLOT_B_BASE);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	7a1b      	ldrb	r3, [r3, #8]
    boot_jump_to_application(
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d101      	bne.n	80008e2 <cmd_boot+0x1a>
 80008de:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <cmd_boot+0x30>)
 80008e0:	e000      	b.n	80008e4 <cmd_boot+0x1c>
 80008e2:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <cmd_boot+0x34>)
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fcf3 	bl	80002d0 <boot_jump_to_application>
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	08002edc 	.word	0x08002edc
 80008f8:	0800c000 	.word	0x0800c000
 80008fc:	08040000 	.word	0x08040000

08000900 <cmd_boot_a>:

static void cmd_boot_a(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
    uart_puts("Manual boot Slot-A\r\n");
 8000904:	4803      	ldr	r0, [pc, #12]	@ (8000914 <cmd_boot_a+0x14>)
 8000906:	f000 ff6d 	bl	80017e4 <uart_puts>
    boot_jump_to_application(APP_SLOT_A_BASE);
 800090a:	4803      	ldr	r0, [pc, #12]	@ (8000918 <cmd_boot_a+0x18>)
 800090c:	f7ff fce0 	bl	80002d0 <boot_jump_to_application>
}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	08002ef4 	.word	0x08002ef4
 8000918:	0800c000 	.word	0x0800c000

0800091c <cmd_boot_b>:

static void cmd_boot_b(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
    uart_puts("Manual boot Slot-B\r\n");
 8000920:	4803      	ldr	r0, [pc, #12]	@ (8000930 <cmd_boot_b+0x14>)
 8000922:	f000 ff5f 	bl	80017e4 <uart_puts>
    boot_jump_to_application(APP_SLOT_B_BASE);
 8000926:	4803      	ldr	r0, [pc, #12]	@ (8000934 <cmd_boot_b+0x18>)
 8000928:	f7ff fcd2 	bl	80002d0 <boot_jump_to_application>
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}
 8000930:	08002f0c 	.word	0x08002f0c
 8000934:	08040000 	.word	0x08040000

08000938 <cmd_crc_reset_a>:

// Metadata Commands

static void cmd_crc_reset_a(boot_metadata_t *m)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
    m->crcA = 0;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2200      	movs	r2, #0
 8000944:	60da      	str	r2, [r3, #12]
    boot_metadata_store_safe(m);
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f7ff ff06 	bl	8000758 <boot_metadata_store_safe>
    uart_puts("Slot-A CRC cleared\r\n");
 800094c:	4803      	ldr	r0, [pc, #12]	@ (800095c <cmd_crc_reset_a+0x24>)
 800094e:	f000 ff49 	bl	80017e4 <uart_puts>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	08002f24 	.word	0x08002f24

08000960 <cmd_crc_reset_b>:

static void cmd_crc_reset_b(boot_metadata_t *m)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
    m->crcB = 0;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
    boot_metadata_store_safe(m);
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff fef2 	bl	8000758 <boot_metadata_store_safe>
    uart_puts("Slot-B CRC cleared\r\n");
 8000974:	4803      	ldr	r0, [pc, #12]	@ (8000984 <cmd_crc_reset_b+0x24>)
 8000976:	f000 ff35 	bl	80017e4 <uart_puts>
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	08002f3c 	.word	0x08002f3c

08000988 <cmd_switch>:

static void cmd_switch(boot_metadata_t *m)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
    m->active_slot = (m->active_slot == SLOT_A) ? SLOT_B : SLOT_A;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	7a1b      	ldrb	r3, [r3, #8]
 8000994:	2b00      	cmp	r3, #0
 8000996:	bf0c      	ite	eq
 8000998:	2301      	moveq	r3, #1
 800099a:	2300      	movne	r3, #0
 800099c:	b2db      	uxtb	r3, r3
 800099e:	461a      	mov	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	721a      	strb	r2, [r3, #8]
    boot_metadata_store_safe(m);
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff fed7 	bl	8000758 <boot_metadata_store_safe>
    uart_puts("Active slot switched\r\n");
 80009aa:	4803      	ldr	r0, [pc, #12]	@ (80009b8 <cmd_switch+0x30>)
 80009ac:	f000 ff1a 	bl	80017e4 <uart_puts>
}
 80009b0:	bf00      	nop
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	08002f54 	.word	0x08002f54

080009bc <cmd_erase_a>:

//Flash / System Commands

static void cmd_erase_a(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
    uart_puts("Erasing Slot-A\r\n");
 80009c0:	4804      	ldr	r0, [pc, #16]	@ (80009d4 <cmd_erase_a+0x18>)
 80009c2:	f000 ff0f 	bl	80017e4 <uart_puts>
    flash_erase_range(APP_SLOT_A_BASE, APP_SLOT_A_SIZE_BYTES);
 80009c6:	f44f 3150 	mov.w	r1, #212992	@ 0x34000
 80009ca:	4803      	ldr	r0, [pc, #12]	@ (80009d8 <cmd_erase_a+0x1c>)
 80009cc:	f000 fbcc 	bl	8001168 <flash_erase_range>
}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	08002f6c 	.word	0x08002f6c
 80009d8:	0800c000 	.word	0x0800c000

080009dc <cmd_erase_b>:

static void cmd_erase_b(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
    uart_puts("Erasing Slot-B\r\n");
 80009e0:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <cmd_erase_b+0x18>)
 80009e2:	f000 feff 	bl	80017e4 <uart_puts>
    flash_erase_range(APP_SLOT_B_BASE, APP_SLOT_B_SIZE_BYTES);
 80009e6:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 80009ea:	4803      	ldr	r0, [pc, #12]	@ (80009f8 <cmd_erase_b+0x1c>)
 80009ec:	f000 fbbc 	bl	8001168 <flash_erase_range>
}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	08002f80 	.word	0x08002f80
 80009f8:	08040000 	.word	0x08040000

080009fc <cmd_update>:

static void cmd_update(boot_metadata_t *m)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
    bl_uart_send_str("Entering update mode\r\n");
 8000a04:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <cmd_update+0x20>)
 8000a06:	f000 ff48 	bl	800189a <bl_uart_send_str>
    cmd_crc_reset_a(m);
 8000a0a:	6878      	ldr	r0, [r7, #4]
 8000a0c:	f7ff ff94 	bl	8000938 <cmd_crc_reset_a>
    bl_receive_and_program_image();
 8000a10:	f000 ff4e 	bl	80018b0 <bl_receive_and_program_image>
}
 8000a14:	bf00      	nop
 8000a16:	3708      	adds	r7, #8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	08002f94 	.word	0x08002f94

08000a20 <cmd_reboot>:

static void cmd_reboot(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
    uart_puts("Rebooting system\r\n");
 8000a24:	4802      	ldr	r0, [pc, #8]	@ (8000a30 <cmd_reboot+0x10>)
 8000a26:	f000 fedd 	bl	80017e4 <uart_puts>
    NVIC_SystemReset();
 8000a2a:	f7ff feff 	bl	800082c <__NVIC_SystemReset>
 8000a2e:	bf00      	nop
 8000a30:	08002fac 	.word	0x08002fac

08000a34 <cli_commands>:
}

// Command Dispatcher

void cli_commands(const char *cmd, boot_metadata_t *meta)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	6039      	str	r1, [r7, #0]
    if (!strcmp(cmd, "help"))        return cmd_help();
 8000a3e:	4947      	ldr	r1, [pc, #284]	@ (8000b5c <cli_commands+0x128>)
 8000a40:	6878      	ldr	r0, [r7, #4]
 8000a42:	f7ff fbe5 	bl	8000210 <strcmp>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d102      	bne.n	8000a52 <cli_commands+0x1e>
 8000a4c:	f7ff ff04 	bl	8000858 <cmd_help>
 8000a50:	e081      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "info"))        return cmd_info(meta);
 8000a52:	4943      	ldr	r1, [pc, #268]	@ (8000b60 <cli_commands+0x12c>)
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f7ff fbdb 	bl	8000210 <strcmp>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d103      	bne.n	8000a68 <cli_commands+0x34>
 8000a60:	6838      	ldr	r0, [r7, #0]
 8000a62:	f7ff ff03 	bl	800086c <cmd_info>
 8000a66:	e076      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "meta_dump"))   return cmd_meta_dump(meta);
 8000a68:	493e      	ldr	r1, [pc, #248]	@ (8000b64 <cli_commands+0x130>)
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	f7ff fbd0 	bl	8000210 <strcmp>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d103      	bne.n	8000a7e <cli_commands+0x4a>
 8000a76:	6838      	ldr	r0, [r7, #0]
 8000a78:	f7ff ff1a 	bl	80008b0 <cmd_meta_dump>
 8000a7c:	e06b      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "boot"))        return cmd_boot(meta);
 8000a7e:	493a      	ldr	r1, [pc, #232]	@ (8000b68 <cli_commands+0x134>)
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f7ff fbc5 	bl	8000210 <strcmp>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d103      	bne.n	8000a94 <cli_commands+0x60>
 8000a8c:	6838      	ldr	r0, [r7, #0]
 8000a8e:	f7ff ff1b 	bl	80008c8 <cmd_boot>
 8000a92:	e060      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "boot_a"))      return cmd_boot_a();
 8000a94:	4935      	ldr	r1, [pc, #212]	@ (8000b6c <cli_commands+0x138>)
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	f7ff fbba 	bl	8000210 <strcmp>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d102      	bne.n	8000aa8 <cli_commands+0x74>
 8000aa2:	f7ff ff2d 	bl	8000900 <cmd_boot_a>
 8000aa6:	e056      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "boot_b"))      return cmd_boot_b();
 8000aa8:	4931      	ldr	r1, [pc, #196]	@ (8000b70 <cli_commands+0x13c>)
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f7ff fbb0 	bl	8000210 <strcmp>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d102      	bne.n	8000abc <cli_commands+0x88>
 8000ab6:	f7ff ff31 	bl	800091c <cmd_boot_b>
 8000aba:	e04c      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "crc_reset_a")) return cmd_crc_reset_a(meta);
 8000abc:	492d      	ldr	r1, [pc, #180]	@ (8000b74 <cli_commands+0x140>)
 8000abe:	6878      	ldr	r0, [r7, #4]
 8000ac0:	f7ff fba6 	bl	8000210 <strcmp>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d103      	bne.n	8000ad2 <cli_commands+0x9e>
 8000aca:	6838      	ldr	r0, [r7, #0]
 8000acc:	f7ff ff34 	bl	8000938 <cmd_crc_reset_a>
 8000ad0:	e041      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "crc_reset_b")) return cmd_crc_reset_b(meta);
 8000ad2:	4929      	ldr	r1, [pc, #164]	@ (8000b78 <cli_commands+0x144>)
 8000ad4:	6878      	ldr	r0, [r7, #4]
 8000ad6:	f7ff fb9b 	bl	8000210 <strcmp>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d103      	bne.n	8000ae8 <cli_commands+0xb4>
 8000ae0:	6838      	ldr	r0, [r7, #0]
 8000ae2:	f7ff ff3d 	bl	8000960 <cmd_crc_reset_b>
 8000ae6:	e036      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "switch"))      return cmd_switch(meta);
 8000ae8:	4924      	ldr	r1, [pc, #144]	@ (8000b7c <cli_commands+0x148>)
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f7ff fb90 	bl	8000210 <strcmp>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d103      	bne.n	8000afe <cli_commands+0xca>
 8000af6:	6838      	ldr	r0, [r7, #0]
 8000af8:	f7ff ff46 	bl	8000988 <cmd_switch>
 8000afc:	e02b      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "erase_a"))     return cmd_erase_a();
 8000afe:	4920      	ldr	r1, [pc, #128]	@ (8000b80 <cli_commands+0x14c>)
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f7ff fb85 	bl	8000210 <strcmp>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d102      	bne.n	8000b12 <cli_commands+0xde>
 8000b0c:	f7ff ff56 	bl	80009bc <cmd_erase_a>
 8000b10:	e021      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "erase_b"))     return cmd_erase_b();
 8000b12:	491c      	ldr	r1, [pc, #112]	@ (8000b84 <cli_commands+0x150>)
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f7ff fb7b 	bl	8000210 <strcmp>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d102      	bne.n	8000b26 <cli_commands+0xf2>
 8000b20:	f7ff ff5c 	bl	80009dc <cmd_erase_b>
 8000b24:	e017      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "update"))      return cmd_update(meta);
 8000b26:	4918      	ldr	r1, [pc, #96]	@ (8000b88 <cli_commands+0x154>)
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	f7ff fb71 	bl	8000210 <strcmp>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d103      	bne.n	8000b3c <cli_commands+0x108>
 8000b34:	6838      	ldr	r0, [r7, #0]
 8000b36:	f7ff ff61 	bl	80009fc <cmd_update>
 8000b3a:	e00c      	b.n	8000b56 <cli_commands+0x122>
    if (!strcmp(cmd, "reboot"))      return cmd_reboot();
 8000b3c:	4913      	ldr	r1, [pc, #76]	@ (8000b8c <cli_commands+0x158>)
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f7ff fb66 	bl	8000210 <strcmp>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d102      	bne.n	8000b50 <cli_commands+0x11c>
 8000b4a:	f7ff ff69 	bl	8000a20 <cmd_reboot>
 8000b4e:	e002      	b.n	8000b56 <cli_commands+0x122>

    uart_puts("Unknown command. Type 'help'\r\n");
 8000b50:	480f      	ldr	r0, [pc, #60]	@ (8000b90 <cli_commands+0x15c>)
 8000b52:	f000 fe47 	bl	80017e4 <uart_puts>
}
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	08002fc0 	.word	0x08002fc0
 8000b60:	08002fc8 	.word	0x08002fc8
 8000b64:	08002fd0 	.word	0x08002fd0
 8000b68:	08002fdc 	.word	0x08002fdc
 8000b6c:	08002fe4 	.word	0x08002fe4
 8000b70:	08002fec 	.word	0x08002fec
 8000b74:	08002ff4 	.word	0x08002ff4
 8000b78:	08003000 	.word	0x08003000
 8000b7c:	0800300c 	.word	0x0800300c
 8000b80:	08003014 	.word	0x08003014
 8000b84:	0800301c 	.word	0x0800301c
 8000b88:	08003024 	.word	0x08003024
 8000b8c:	0800302c 	.word	0x0800302c
 8000b90:	08003034 	.word	0x08003034

08000b94 <clock_init_minimal>:
 */
#include "stm32f446xx.h"
#include "clock.h"

void clock_init_minimal(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
    /* Enable HSI */
    RCC->CR |= RCC_CR_HSION;
 8000b98:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <clock_init_minimal+0x34>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc8 <clock_init_minimal+0x34>)
 8000b9e:	f043 0301 	orr.w	r3, r3, #1
 8000ba2:	6013      	str	r3, [r2, #0]
    while (!(RCC->CR & RCC_CR_HSIRDY));
 8000ba4:	bf00      	nop
 8000ba6:	4b08      	ldr	r3, [pc, #32]	@ (8000bc8 <clock_init_minimal+0x34>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d0f9      	beq.n	8000ba6 <clock_init_minimal+0x12>
     * System clock source = HSI
     * AHB  prescaler = 1
     * APB1 prescaler = 1
     * APB2 prescaler = 1
     */
    RCC->CFGR = 0x00000000;
 8000bb2:	4b05      	ldr	r3, [pc, #20]	@ (8000bc8 <clock_init_minimal+0x34>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]

    /*
     * Flash latency:
     * HSI = 16 MHz → 0 wait states is safe
     */
    FLASH->ACR = FLASH_ACR_LATENCY_0WS;
 8000bb8:	4b04      	ldr	r3, [pc, #16]	@ (8000bcc <clock_init_minimal+0x38>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
}
 8000bbe:	bf00      	nop
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	40023800 	.word	0x40023800
 8000bcc:	40023c00 	.word	0x40023c00

08000bd0 <i2c_wait_idle>:
/* 7-bit address (shifted during transfer) */
#define EEPROM_I2C_ADDR  0x50

 //    LOW-LEVEL I2C HELPERS
static void i2c_wait_idle(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
    while (I2C1->SR2 & I2C_SR2_BUSY);
 8000bd4:	bf00      	nop
 8000bd6:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <i2c_wait_idle+0x20>)
 8000bd8:	699b      	ldr	r3, [r3, #24]
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d1f9      	bne.n	8000bd6 <i2c_wait_idle+0x6>
}
 8000be2:	bf00      	nop
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40005400 	.word	0x40005400

08000bf4 <i2c_start>:

static void i2c_start(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
    i2c_wait_idle();
 8000bf8:	f7ff ffea 	bl	8000bd0 <i2c_wait_idle>
    I2C1->CR1 |= I2C_CR1_START;
 8000bfc:	4b07      	ldr	r3, [pc, #28]	@ (8000c1c <i2c_start+0x28>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a06      	ldr	r2, [pc, #24]	@ (8000c1c <i2c_start+0x28>)
 8000c02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c06:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & I2C_SR1_SB));
 8000c08:	bf00      	nop
 8000c0a:	4b04      	ldr	r3, [pc, #16]	@ (8000c1c <i2c_start+0x28>)
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d0f9      	beq.n	8000c0a <i2c_start+0x16>
}
 8000c16:	bf00      	nop
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40005400 	.word	0x40005400

08000c20 <i2c_send_addr>:

static void i2c_send_addr(uint8_t addr, uint8_t read)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	460a      	mov	r2, r1
 8000c2a:	71fb      	strb	r3, [r7, #7]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	71bb      	strb	r3, [r7, #6]
    I2C1->DR = (addr << 1) | (read ? 1U : 0U);
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	79ba      	ldrb	r2, [r7, #6]
 8000c36:	2a00      	cmp	r2, #0
 8000c38:	d001      	beq.n	8000c3e <i2c_send_addr+0x1e>
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	e000      	b.n	8000c40 <i2c_send_addr+0x20>
 8000c3e:	2200      	movs	r2, #0
 8000c40:	490f      	ldr	r1, [pc, #60]	@ (8000c80 <i2c_send_addr+0x60>)
 8000c42:	4313      	orrs	r3, r2
 8000c44:	610b      	str	r3, [r1, #16]

    while (!(I2C1->SR1 & (I2C_SR1_ADDR | I2C_SR1_AF)));
 8000c46:	bf00      	nop
 8000c48:	4b0d      	ldr	r3, [pc, #52]	@ (8000c80 <i2c_send_addr+0x60>)
 8000c4a:	695a      	ldr	r2, [r3, #20]
 8000c4c:	f240 4302 	movw	r3, #1026	@ 0x402
 8000c50:	4013      	ands	r3, r2
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d0f8      	beq.n	8000c48 <i2c_send_addr+0x28>

    if (I2C1->SR1 & I2C_SR1_AF)
 8000c56:	4b0a      	ldr	r3, [pc, #40]	@ (8000c80 <i2c_send_addr+0x60>)
 8000c58:	695b      	ldr	r3, [r3, #20]
 8000c5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d006      	beq.n	8000c70 <i2c_send_addr+0x50>
    {
        /* NACK received */
        I2C1->SR1 &= ~I2C_SR1_AF;
 8000c62:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <i2c_send_addr+0x60>)
 8000c64:	695b      	ldr	r3, [r3, #20]
 8000c66:	4a06      	ldr	r2, [pc, #24]	@ (8000c80 <i2c_send_addr+0x60>)
 8000c68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000c6c:	6153      	str	r3, [r2, #20]
        return;
 8000c6e:	e001      	b.n	8000c74 <i2c_send_addr+0x54>
    }

    (void)I2C1->SR2; /* Clear ADDR */
 8000c70:	4b03      	ldr	r3, [pc, #12]	@ (8000c80 <i2c_send_addr+0x60>)
 8000c72:	699b      	ldr	r3, [r3, #24]
}
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	40005400 	.word	0x40005400

08000c84 <i2c_stop>:

static void i2c_stop(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_STOP;
 8000c88:	4b05      	ldr	r3, [pc, #20]	@ (8000ca0 <i2c_stop+0x1c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ca0 <i2c_stop+0x1c>)
 8000c8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c92:	6013      	str	r3, [r2, #0]
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	40005400 	.word	0x40005400

08000ca4 <i2c_gpio_init>:

static void i2c_gpio_init(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <i2c_gpio_init+0x64>)
 8000caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cac:	4a16      	ldr	r2, [pc, #88]	@ (8000d08 <i2c_gpio_init+0x64>)
 8000cae:	f043 0302 	orr.w	r3, r3, #2
 8000cb2:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PB6 = SCL, PB7 = SDA (AF4, open-drain) */
    GPIOB->MODER   &= ~((3U << (6*2)) | (3U << (7*2)));
 8000cb4:	4b15      	ldr	r3, [pc, #84]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a14      	ldr	r2, [pc, #80]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000cbe:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  ((2U << (6*2)) | (2U << (7*2)));
 8000cc0:	4b12      	ldr	r3, [pc, #72]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a11      	ldr	r2, [pc, #68]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cc6:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8000cca:	6013      	str	r3, [r2, #0]

    GPIOB->AFR[0]  |=  (4U << (6*4)) | (4U << (7*4));
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cce:	6a1b      	ldr	r3, [r3, #32]
 8000cd0:	4a0e      	ldr	r2, [pc, #56]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cd2:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 8000cd6:	6213      	str	r3, [r2, #32]
    GPIOB->OTYPER  |=  (1U << 6) | (1U << 7);
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	4a0b      	ldr	r2, [pc, #44]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cde:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000ce2:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |=  (3U << (6*2)) | (3U << (7*2));
 8000ce4:	4b09      	ldr	r3, [pc, #36]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000ce6:	689b      	ldr	r3, [r3, #8]
 8000ce8:	4a08      	ldr	r2, [pc, #32]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cea:	f443 4370 	orr.w	r3, r3, #61440	@ 0xf000
 8000cee:	6093      	str	r3, [r2, #8]

    /* External pull-ups assumed */
    GPIOB->PUPDR   &= ~((3U << (6*2)) | (3U << (7*2)));
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	4a05      	ldr	r2, [pc, #20]	@ (8000d0c <i2c_gpio_init+0x68>)
 8000cf6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000cfa:	60d3      	str	r3, [r2, #12]
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020400 	.word	0x40020400

08000d10 <eeprom_init>:

int eeprom_init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
    i2c_gpio_init();
 8000d14:	f7ff ffc6 	bl	8000ca4 <i2c_gpio_init>

    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <eeprom_init+0x3c>)
 8000d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1c:	4a0b      	ldr	r2, [pc, #44]	@ (8000d4c <eeprom_init+0x3c>)
 8000d1e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d22:	6413      	str	r3, [r2, #64]	@ 0x40

    /*
     * I2C @ 100 kHz
     * PCLK1 = 16 MHz (HSI)
     */
    I2C1->CR2   = 16;
 8000d24:	4b0a      	ldr	r3, [pc, #40]	@ (8000d50 <eeprom_init+0x40>)
 8000d26:	2210      	movs	r2, #16
 8000d28:	605a      	str	r2, [r3, #4]
    I2C1->CCR   = 80;
 8000d2a:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <eeprom_init+0x40>)
 8000d2c:	2250      	movs	r2, #80	@ 0x50
 8000d2e:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 17;
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <eeprom_init+0x40>)
 8000d32:	2211      	movs	r2, #17
 8000d34:	621a      	str	r2, [r3, #32]

    I2C1->CR1 |= I2C_CR1_PE | I2C_CR1_ACK;
 8000d36:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <eeprom_init+0x40>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a05      	ldr	r2, [pc, #20]	@ (8000d50 <eeprom_init+0x40>)
 8000d3c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	6013      	str	r3, [r2, #0]

    return EEPROM_OK;
 8000d46:	2300      	movs	r3, #0
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40005400 	.word	0x40005400

08000d54 <eeprom_read>:

int eeprom_read(uint16_t mem_addr, uint8_t *buf, uint16_t len)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	6039      	str	r1, [r7, #0]
 8000d5e:	80fb      	strh	r3, [r7, #6]
 8000d60:	4613      	mov	r3, r2
 8000d62:	80bb      	strh	r3, [r7, #4]
    if (!buf || len == 0)
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d002      	beq.n	8000d70 <eeprom_read+0x1c>
 8000d6a:	88bb      	ldrh	r3, [r7, #4]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d102      	bne.n	8000d76 <eeprom_read+0x22>
        return EEPROM_ERROR;
 8000d70:	f04f 33ff 	mov.w	r3, #4294967295
 8000d74:	e049      	b.n	8000e0a <eeprom_read+0xb6>

    /* Write address pointer */
    i2c_start();
 8000d76:	f7ff ff3d 	bl	8000bf4 <i2c_start>
    i2c_send_addr(EEPROM_I2C_ADDR, 0);
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	2050      	movs	r0, #80	@ 0x50
 8000d7e:	f7ff ff4f 	bl	8000c20 <i2c_send_addr>

    I2C1->DR = (uint8_t)(mem_addr >> 8);
 8000d82:	88fb      	ldrh	r3, [r7, #6]
 8000d84:	0a1b      	lsrs	r3, r3, #8
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	b2da      	uxtb	r2, r3
 8000d8a:	4b22      	ldr	r3, [pc, #136]	@ (8000e14 <eeprom_read+0xc0>)
 8000d8c:	611a      	str	r2, [r3, #16]
    while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000d8e:	bf00      	nop
 8000d90:	4b20      	ldr	r3, [pc, #128]	@ (8000e14 <eeprom_read+0xc0>)
 8000d92:	695b      	ldr	r3, [r3, #20]
 8000d94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d0f9      	beq.n	8000d90 <eeprom_read+0x3c>

    I2C1->DR = (uint8_t)(mem_addr & 0xFF);
 8000d9c:	88fb      	ldrh	r3, [r7, #6]
 8000d9e:	b2da      	uxtb	r2, r3
 8000da0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e14 <eeprom_read+0xc0>)
 8000da2:	611a      	str	r2, [r3, #16]
    while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000da4:	bf00      	nop
 8000da6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e14 <eeprom_read+0xc0>)
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d0f9      	beq.n	8000da6 <eeprom_read+0x52>

    /* Repeated START for read */
    i2c_start();
 8000db2:	f7ff ff1f 	bl	8000bf4 <i2c_start>
    i2c_send_addr(EEPROM_I2C_ADDR, 1);
 8000db6:	2101      	movs	r1, #1
 8000db8:	2050      	movs	r0, #80	@ 0x50
 8000dba:	f7ff ff31 	bl	8000c20 <i2c_send_addr>

    while (len--)
 8000dbe:	e016      	b.n	8000dee <eeprom_read+0x9a>
    {
        if (len == 0)
 8000dc0:	88bb      	ldrh	r3, [r7, #4]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d105      	bne.n	8000dd2 <eeprom_read+0x7e>
            I2C1->CR1 &= ~I2C_CR1_ACK; /* Last byte */
 8000dc6:	4b13      	ldr	r3, [pc, #76]	@ (8000e14 <eeprom_read+0xc0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a12      	ldr	r2, [pc, #72]	@ (8000e14 <eeprom_read+0xc0>)
 8000dcc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000dd0:	6013      	str	r3, [r2, #0]

        while (!(I2C1->SR1 & I2C_SR1_RXNE));
 8000dd2:	bf00      	nop
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e14 <eeprom_read+0xc0>)
 8000dd6:	695b      	ldr	r3, [r3, #20]
 8000dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d0f9      	beq.n	8000dd4 <eeprom_read+0x80>
        *buf++ = I2C1->DR;
 8000de0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e14 <eeprom_read+0xc0>)
 8000de2:	6919      	ldr	r1, [r3, #16]
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	1c5a      	adds	r2, r3, #1
 8000de8:	603a      	str	r2, [r7, #0]
 8000dea:	b2ca      	uxtb	r2, r1
 8000dec:	701a      	strb	r2, [r3, #0]
    while (len--)
 8000dee:	88bb      	ldrh	r3, [r7, #4]
 8000df0:	1e5a      	subs	r2, r3, #1
 8000df2:	80ba      	strh	r2, [r7, #4]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d1e3      	bne.n	8000dc0 <eeprom_read+0x6c>
    }

    i2c_stop();
 8000df8:	f7ff ff44 	bl	8000c84 <i2c_stop>
    I2C1->CR1 |= I2C_CR1_ACK;
 8000dfc:	4b05      	ldr	r3, [pc, #20]	@ (8000e14 <eeprom_read+0xc0>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a04      	ldr	r2, [pc, #16]	@ (8000e14 <eeprom_read+0xc0>)
 8000e02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e06:	6013      	str	r3, [r2, #0]

    return EEPROM_OK;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40005400 	.word	0x40005400

08000e18 <eeprom_wait_ready>:

static void eeprom_wait_ready(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
    /* Poll ACK until internal write cycle completes */
    while (1)
    {
        i2c_start();
 8000e1c:	f7ff feea 	bl	8000bf4 <i2c_start>
        I2C1->DR = (EEPROM_I2C_ADDR << 1);
 8000e20:	4b0f      	ldr	r3, [pc, #60]	@ (8000e60 <eeprom_wait_ready+0x48>)
 8000e22:	22a0      	movs	r2, #160	@ 0xa0
 8000e24:	611a      	str	r2, [r3, #16]

        while (!(I2C1->SR1 & (I2C_SR1_ADDR | I2C_SR1_AF)));
 8000e26:	bf00      	nop
 8000e28:	4b0d      	ldr	r3, [pc, #52]	@ (8000e60 <eeprom_wait_ready+0x48>)
 8000e2a:	695a      	ldr	r2, [r3, #20]
 8000e2c:	f240 4302 	movw	r3, #1026	@ 0x402
 8000e30:	4013      	ands	r3, r2
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d0f8      	beq.n	8000e28 <eeprom_wait_ready+0x10>

        if (I2C1->SR1 & I2C_SR1_ADDR)
 8000e36:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <eeprom_wait_ready+0x48>)
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d004      	beq.n	8000e4c <eeprom_wait_ready+0x34>
        {
            (void)I2C1->SR2;
 8000e42:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <eeprom_wait_ready+0x48>)
 8000e44:	699b      	ldr	r3, [r3, #24]
            i2c_stop();
 8000e46:	f7ff ff1d 	bl	8000c84 <i2c_stop>
            break;
 8000e4a:	e006      	b.n	8000e5a <eeprom_wait_ready+0x42>
        }

        I2C1->SR1 &= ~I2C_SR1_AF;
 8000e4c:	4b04      	ldr	r3, [pc, #16]	@ (8000e60 <eeprom_wait_ready+0x48>)
 8000e4e:	695b      	ldr	r3, [r3, #20]
 8000e50:	4a03      	ldr	r2, [pc, #12]	@ (8000e60 <eeprom_wait_ready+0x48>)
 8000e52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000e56:	6153      	str	r3, [r2, #20]
        i2c_start();
 8000e58:	e7e0      	b.n	8000e1c <eeprom_wait_ready+0x4>
    }
}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40005400 	.word	0x40005400

08000e64 <eeprom_write>:

int eeprom_write(uint16_t mem_addr, const uint8_t *buf, uint16_t len)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	6039      	str	r1, [r7, #0]
 8000e6e:	80fb      	strh	r3, [r7, #6]
 8000e70:	4613      	mov	r3, r2
 8000e72:	80bb      	strh	r3, [r7, #4]
    if (!buf || len == 0)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d002      	beq.n	8000e80 <eeprom_write+0x1c>
 8000e7a:	88bb      	ldrh	r3, [r7, #4]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d155      	bne.n	8000f2c <eeprom_write+0xc8>
        return EEPROM_ERROR;
 8000e80:	f04f 33ff 	mov.w	r3, #4294967295
 8000e84:	e056      	b.n	8000f34 <eeprom_write+0xd0>

    while (len > 0)
    {
        uint16_t page_offset = mem_addr % EEPROM_PAGE_SIZE;
 8000e86:	88fb      	ldrh	r3, [r7, #6]
 8000e88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000e8c:	817b      	strh	r3, [r7, #10]
        uint16_t chunk       = EEPROM_PAGE_SIZE - page_offset;
 8000e8e:	897b      	ldrh	r3, [r7, #10]
 8000e90:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000e94:	81fb      	strh	r3, [r7, #14]

        if (chunk > len)
 8000e96:	89fa      	ldrh	r2, [r7, #14]
 8000e98:	88bb      	ldrh	r3, [r7, #4]
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d901      	bls.n	8000ea2 <eeprom_write+0x3e>
            chunk = len;
 8000e9e:	88bb      	ldrh	r3, [r7, #4]
 8000ea0:	81fb      	strh	r3, [r7, #14]

        i2c_start();
 8000ea2:	f7ff fea7 	bl	8000bf4 <i2c_start>
        i2c_send_addr(EEPROM_I2C_ADDR, 0);
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	2050      	movs	r0, #80	@ 0x50
 8000eaa:	f7ff feb9 	bl	8000c20 <i2c_send_addr>

        I2C1->DR = (uint8_t)(mem_addr >> 8);
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	0a1b      	lsrs	r3, r3, #8
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	b2da      	uxtb	r2, r3
 8000eb6:	4b21      	ldr	r3, [pc, #132]	@ (8000f3c <eeprom_write+0xd8>)
 8000eb8:	611a      	str	r2, [r3, #16]
        while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000eba:	bf00      	nop
 8000ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f3c <eeprom_write+0xd8>)
 8000ebe:	695b      	ldr	r3, [r3, #20]
 8000ec0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d0f9      	beq.n	8000ebc <eeprom_write+0x58>

        I2C1->DR = (uint8_t)(mem_addr & 0xFF);
 8000ec8:	88fb      	ldrh	r3, [r7, #6]
 8000eca:	b2da      	uxtb	r2, r3
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <eeprom_write+0xd8>)
 8000ece:	611a      	str	r2, [r3, #16]
        while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000ed0:	bf00      	nop
 8000ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f3c <eeprom_write+0xd8>)
 8000ed4:	695b      	ldr	r3, [r3, #20]
 8000ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d0f9      	beq.n	8000ed2 <eeprom_write+0x6e>

        for (uint16_t i = 0; i < chunk; i++)
 8000ede:	2300      	movs	r3, #0
 8000ee0:	81bb      	strh	r3, [r7, #12]
 8000ee2:	e00f      	b.n	8000f04 <eeprom_write+0xa0>
        {
            I2C1->DR = buf[i];
 8000ee4:	89bb      	ldrh	r3, [r7, #12]
 8000ee6:	683a      	ldr	r2, [r7, #0]
 8000ee8:	4413      	add	r3, r2
 8000eea:	781a      	ldrb	r2, [r3, #0]
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <eeprom_write+0xd8>)
 8000eee:	611a      	str	r2, [r3, #16]
            while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000ef0:	bf00      	nop
 8000ef2:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <eeprom_write+0xd8>)
 8000ef4:	695b      	ldr	r3, [r3, #20]
 8000ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0f9      	beq.n	8000ef2 <eeprom_write+0x8e>
        for (uint16_t i = 0; i < chunk; i++)
 8000efe:	89bb      	ldrh	r3, [r7, #12]
 8000f00:	3301      	adds	r3, #1
 8000f02:	81bb      	strh	r3, [r7, #12]
 8000f04:	89ba      	ldrh	r2, [r7, #12]
 8000f06:	89fb      	ldrh	r3, [r7, #14]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d3eb      	bcc.n	8000ee4 <eeprom_write+0x80>
        }

        i2c_stop();
 8000f0c:	f7ff feba 	bl	8000c84 <i2c_stop>
        eeprom_wait_ready();
 8000f10:	f7ff ff82 	bl	8000e18 <eeprom_wait_ready>

        mem_addr += chunk;
 8000f14:	88fa      	ldrh	r2, [r7, #6]
 8000f16:	89fb      	ldrh	r3, [r7, #14]
 8000f18:	4413      	add	r3, r2
 8000f1a:	80fb      	strh	r3, [r7, #6]
        buf      += chunk;
 8000f1c:	89fb      	ldrh	r3, [r7, #14]
 8000f1e:	683a      	ldr	r2, [r7, #0]
 8000f20:	4413      	add	r3, r2
 8000f22:	603b      	str	r3, [r7, #0]
        len      -= chunk;
 8000f24:	88ba      	ldrh	r2, [r7, #4]
 8000f26:	89fb      	ldrh	r3, [r7, #14]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	80bb      	strh	r3, [r7, #4]
    while (len > 0)
 8000f2c:	88bb      	ldrh	r3, [r7, #4]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d1a9      	bne.n	8000e86 <eeprom_write+0x22>
    }

    return EEPROM_OK;
 8000f32:	2300      	movs	r3, #0
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40005400 	.word	0x40005400

08000f40 <flash_unlock>:
#include "flash_if.h"
#include "stm32f446xx.h"
#include "string.h"

static void flash_unlock(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
    if (FLASH->CR & FLASH_CR_LOCK)
 8000f44:	4b07      	ldr	r3, [pc, #28]	@ (8000f64 <flash_unlock+0x24>)
 8000f46:	691b      	ldr	r3, [r3, #16]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	da05      	bge.n	8000f58 <flash_unlock+0x18>
    {
        FLASH->KEYR = 0x45670123;
 8000f4c:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <flash_unlock+0x24>)
 8000f4e:	4a06      	ldr	r2, [pc, #24]	@ (8000f68 <flash_unlock+0x28>)
 8000f50:	605a      	str	r2, [r3, #4]
        FLASH->KEYR = 0xCDEF89AB;
 8000f52:	4b04      	ldr	r3, [pc, #16]	@ (8000f64 <flash_unlock+0x24>)
 8000f54:	4a05      	ldr	r2, [pc, #20]	@ (8000f6c <flash_unlock+0x2c>)
 8000f56:	605a      	str	r2, [r3, #4]
    }
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	40023c00 	.word	0x40023c00
 8000f68:	45670123 	.word	0x45670123
 8000f6c:	cdef89ab 	.word	0xcdef89ab

08000f70 <flash_lock>:

static void flash_lock(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
    FLASH->CR |= FLASH_CR_LOCK;
 8000f74:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <flash_lock+0x1c>)
 8000f76:	691b      	ldr	r3, [r3, #16]
 8000f78:	4a04      	ldr	r2, [pc, #16]	@ (8000f8c <flash_lock+0x1c>)
 8000f7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f7e:	6113      	str	r3, [r2, #16]
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	40023c00 	.word	0x40023c00

08000f90 <flash_erase_slot_a>:

bool flash_erase_slot_a(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
    flash_unlock();
 8000f96:	f7ff ffd3 	bl	8000f40 <flash_unlock>

    const uint8_t sectors[] = {3, 4, 5};
 8000f9a:	4a1f      	ldr	r2, [pc, #124]	@ (8001018 <flash_erase_slot_a+0x88>)
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	6812      	ldr	r2, [r2, #0]
 8000fa0:	4611      	mov	r1, r2
 8000fa2:	8019      	strh	r1, [r3, #0]
 8000fa4:	3302      	adds	r3, #2
 8000fa6:	0c12      	lsrs	r2, r2, #16
 8000fa8:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < sizeof(sectors); i++)
 8000faa:	2300      	movs	r3, #0
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	e029      	b.n	8001004 <flash_erase_slot_a+0x74>
    {
        while (FLASH->SR & FLASH_SR_BSY);
 8000fb0:	bf00      	nop
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800101c <flash_erase_slot_a+0x8c>)
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1f9      	bne.n	8000fb2 <flash_erase_slot_a+0x22>

        FLASH->CR = FLASH_CR_SER |
                    (sectors[i] << FLASH_CR_SNB_Pos);
 8000fbe:	463a      	mov	r2, r7
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	00db      	lsls	r3, r3, #3
        FLASH->CR = FLASH_CR_SER |
 8000fc8:	4a14      	ldr	r2, [pc, #80]	@ (800101c <flash_erase_slot_a+0x8c>)
 8000fca:	f043 0302 	orr.w	r3, r3, #2
 8000fce:	6113      	str	r3, [r2, #16]

        FLASH->CR |= FLASH_CR_STRT;
 8000fd0:	4b12      	ldr	r3, [pc, #72]	@ (800101c <flash_erase_slot_a+0x8c>)
 8000fd2:	691b      	ldr	r3, [r3, #16]
 8000fd4:	4a11      	ldr	r2, [pc, #68]	@ (800101c <flash_erase_slot_a+0x8c>)
 8000fd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fda:	6113      	str	r3, [r2, #16]

        while (FLASH->SR & FLASH_SR_BSY);
 8000fdc:	bf00      	nop
 8000fde:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <flash_erase_slot_a+0x8c>)
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1f9      	bne.n	8000fde <flash_erase_slot_a+0x4e>

        if (FLASH->SR & (FLASH_SR_OPERR |
 8000fea:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <flash_erase_slot_a+0x8c>)
 8000fec:	68db      	ldr	r3, [r3, #12]
 8000fee:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d003      	beq.n	8000ffe <flash_erase_slot_a+0x6e>
                         FLASH_SR_WRPERR |
                         FLASH_SR_PGAERR |
                         FLASH_SR_PGPERR |
                         FLASH_SR_PGSERR))
        {
            flash_lock();
 8000ff6:	f7ff ffbb 	bl	8000f70 <flash_lock>
            return false;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e008      	b.n	8001010 <flash_erase_slot_a+0x80>
    for (uint32_t i = 0; i < sizeof(sectors); i++)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	3301      	adds	r3, #1
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b02      	cmp	r3, #2
 8001008:	d9d2      	bls.n	8000fb0 <flash_erase_slot_a+0x20>
        }
    }

    flash_lock();
 800100a:	f7ff ffb1 	bl	8000f70 <flash_lock>
    return true;
 800100e:	2301      	movs	r3, #1
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	08003054 	.word	0x08003054
 800101c:	40023c00 	.word	0x40023c00

08001020 <flash_program_buffer>:


bool flash_program_buffer(uint32_t addr,
                          const uint8_t *data,
                          uint32_t len)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
    flash_unlock();
 800102c:	f7ff ff88 	bl	8000f40 <flash_unlock>

    for (uint32_t i = 0; i < len; i += 4)
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]
 8001034:	e046      	b.n	80010c4 <flash_program_buffer+0xa4>
    {
        uint32_t word = 0xFFFFFFFF;
 8001036:	f04f 33ff 	mov.w	r3, #4294967295
 800103a:	617b      	str	r3, [r7, #20]

        uint32_t remaining = len - i;
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	61bb      	str	r3, [r7, #24]
        if (remaining >= 4)
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	2b03      	cmp	r3, #3
 8001048:	d905      	bls.n	8001056 <flash_program_buffer+0x36>
        {
            word = *(uint32_t *)(data + i);
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	4413      	add	r3, r2
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	e008      	b.n	8001068 <flash_program_buffer+0x48>
        }
        else
        {
            memcpy(&word, data + i, remaining);
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	18d1      	adds	r1, r2, r3
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4618      	mov	r0, r3
 8001064:	f000 ff4b 	bl	8001efe <memcpy>
        }

        while (FLASH->SR & FLASH_SR_BSY);
 8001068:	bf00      	nop
 800106a:	4b1c      	ldr	r3, [pc, #112]	@ (80010dc <flash_program_buffer+0xbc>)
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d1f9      	bne.n	800106a <flash_program_buffer+0x4a>

        FLASH->CR |= FLASH_CR_PG;
 8001076:	4b19      	ldr	r3, [pc, #100]	@ (80010dc <flash_program_buffer+0xbc>)
 8001078:	691b      	ldr	r3, [r3, #16]
 800107a:	4a18      	ldr	r2, [pc, #96]	@ (80010dc <flash_program_buffer+0xbc>)
 800107c:	f043 0301 	orr.w	r3, r3, #1
 8001080:	6113      	str	r3, [r2, #16]
        *(volatile uint32_t *)(addr + i) = word;
 8001082:	68fa      	ldr	r2, [r7, #12]
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	4413      	add	r3, r2
 8001088:	461a      	mov	r2, r3
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	6013      	str	r3, [r2, #0]

        while (FLASH->SR & FLASH_SR_BSY);
 800108e:	bf00      	nop
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <flash_program_buffer+0xbc>)
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1f9      	bne.n	8001090 <flash_program_buffer+0x70>
        FLASH->CR &= ~FLASH_CR_PG;
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <flash_program_buffer+0xbc>)
 800109e:	691b      	ldr	r3, [r3, #16]
 80010a0:	4a0e      	ldr	r2, [pc, #56]	@ (80010dc <flash_program_buffer+0xbc>)
 80010a2:	f023 0301 	bic.w	r3, r3, #1
 80010a6:	6113      	str	r3, [r2, #16]

        if (*(volatile uint32_t *)(addr + i) != word)
 80010a8:	68fa      	ldr	r2, [r7, #12]
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	4413      	add	r3, r2
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d003      	beq.n	80010be <flash_program_buffer+0x9e>
        {
            flash_lock();
 80010b6:	f7ff ff5b 	bl	8000f70 <flash_lock>
            return false;
 80010ba:	2300      	movs	r3, #0
 80010bc:	e009      	b.n	80010d2 <flash_program_buffer+0xb2>
    for (uint32_t i = 0; i < len; i += 4)
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	3304      	adds	r3, #4
 80010c2:	61fb      	str	r3, [r7, #28]
 80010c4:	69fa      	ldr	r2, [r7, #28]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d3b4      	bcc.n	8001036 <flash_program_buffer+0x16>
        }
    }

    flash_lock();
 80010cc:	f7ff ff50 	bl	8000f70 <flash_lock>
    return true;
 80010d0:	2301      	movs	r3, #1
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3720      	adds	r7, #32
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40023c00 	.word	0x40023c00

080010e0 <address_to_sector>:

#include "flash_ops.h"
#include "stm32f446xx.h"

static uint32_t address_to_sector(uint32_t addr)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
    if (addr < 0x08004000) return 0;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a18      	ldr	r2, [pc, #96]	@ (800114c <address_to_sector+0x6c>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d201      	bcs.n	80010f4 <address_to_sector+0x14>
 80010f0:	2300      	movs	r3, #0
 80010f2:	e024      	b.n	800113e <address_to_sector+0x5e>
    if (addr < 0x08008000) return 1;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	4a16      	ldr	r2, [pc, #88]	@ (8001150 <address_to_sector+0x70>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d201      	bcs.n	8001100 <address_to_sector+0x20>
 80010fc:	2301      	movs	r3, #1
 80010fe:	e01e      	b.n	800113e <address_to_sector+0x5e>
    if (addr < 0x0800C000) return 2;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a14      	ldr	r2, [pc, #80]	@ (8001154 <address_to_sector+0x74>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d201      	bcs.n	800110c <address_to_sector+0x2c>
 8001108:	2302      	movs	r3, #2
 800110a:	e018      	b.n	800113e <address_to_sector+0x5e>
    if (addr < 0x08010000) return 3;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	4a12      	ldr	r2, [pc, #72]	@ (8001158 <address_to_sector+0x78>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d801      	bhi.n	8001118 <address_to_sector+0x38>
 8001114:	2303      	movs	r3, #3
 8001116:	e012      	b.n	800113e <address_to_sector+0x5e>
    if (addr < 0x08020000) return 4;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a10      	ldr	r2, [pc, #64]	@ (800115c <address_to_sector+0x7c>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d801      	bhi.n	8001124 <address_to_sector+0x44>
 8001120:	2304      	movs	r3, #4
 8001122:	e00c      	b.n	800113e <address_to_sector+0x5e>
    if (addr < 0x08040000) return 5;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a0e      	ldr	r2, [pc, #56]	@ (8001160 <address_to_sector+0x80>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d801      	bhi.n	8001130 <address_to_sector+0x50>
 800112c:	2305      	movs	r3, #5
 800112e:	e006      	b.n	800113e <address_to_sector+0x5e>
    if (addr < 0x08060000) return 6;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4a0c      	ldr	r2, [pc, #48]	@ (8001164 <address_to_sector+0x84>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d801      	bhi.n	800113c <address_to_sector+0x5c>
 8001138:	2306      	movs	r3, #6
 800113a:	e000      	b.n	800113e <address_to_sector+0x5e>
    return 7;
 800113c:	2307      	movs	r3, #7
}
 800113e:	4618      	mov	r0, r3
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	08004000 	.word	0x08004000
 8001150:	08008000 	.word	0x08008000
 8001154:	0800c000 	.word	0x0800c000
 8001158:	0800ffff 	.word	0x0800ffff
 800115c:	0801ffff 	.word	0x0801ffff
 8001160:	0803ffff 	.word	0x0803ffff
 8001164:	0805ffff 	.word	0x0805ffff

08001168 <flash_erase_range>:

void flash_erase_range(uint32_t address, uint32_t size)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
    uint32_t start = address_to_sector(address);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff ffb4 	bl	80010e0 <address_to_sector>
 8001178:	6138      	str	r0, [r7, #16]
    uint32_t end   = address_to_sector(address + size - 1);
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	4413      	add	r3, r2
 8001180:	3b01      	subs	r3, #1
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff ffac 	bl	80010e0 <address_to_sector>
 8001188:	60f8      	str	r0, [r7, #12]

    if (FLASH->CR & FLASH_CR_LOCK)
 800118a:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <flash_erase_range+0xa0>)
 800118c:	691b      	ldr	r3, [r3, #16]
 800118e:	2b00      	cmp	r3, #0
 8001190:	da05      	bge.n	800119e <flash_erase_range+0x36>
    {
        FLASH->KEYR = 0x45670123;
 8001192:	4b1d      	ldr	r3, [pc, #116]	@ (8001208 <flash_erase_range+0xa0>)
 8001194:	4a1d      	ldr	r2, [pc, #116]	@ (800120c <flash_erase_range+0xa4>)
 8001196:	605a      	str	r2, [r3, #4]
        FLASH->KEYR = 0xCDEF89AB;
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <flash_erase_range+0xa0>)
 800119a:	4a1d      	ldr	r2, [pc, #116]	@ (8001210 <flash_erase_range+0xa8>)
 800119c:	605a      	str	r2, [r3, #4]
    }

    for (uint32_t s = start; s <= end; s++)
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	617b      	str	r3, [r7, #20]
 80011a2:	e022      	b.n	80011ea <flash_erase_range+0x82>
    {
        while (FLASH->SR & FLASH_SR_BSY);
 80011a4:	bf00      	nop
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <flash_erase_range+0xa0>)
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d1f9      	bne.n	80011a6 <flash_erase_range+0x3e>

        FLASH->CR = FLASH_CR_SER | (s << FLASH_CR_SNB_Pos);
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	4a14      	ldr	r2, [pc, #80]	@ (8001208 <flash_erase_range+0xa0>)
 80011b8:	f043 0302 	orr.w	r3, r3, #2
 80011bc:	6113      	str	r3, [r2, #16]
        FLASH->CR |= FLASH_CR_STRT;
 80011be:	4b12      	ldr	r3, [pc, #72]	@ (8001208 <flash_erase_range+0xa0>)
 80011c0:	691b      	ldr	r3, [r3, #16]
 80011c2:	4a11      	ldr	r2, [pc, #68]	@ (8001208 <flash_erase_range+0xa0>)
 80011c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011c8:	6113      	str	r3, [r2, #16]

        while (FLASH->SR & FLASH_SR_BSY);
 80011ca:	bf00      	nop
 80011cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001208 <flash_erase_range+0xa0>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f9      	bne.n	80011cc <flash_erase_range+0x64>
        FLASH->CR &= ~FLASH_CR_SER;
 80011d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001208 <flash_erase_range+0xa0>)
 80011da:	691b      	ldr	r3, [r3, #16]
 80011dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001208 <flash_erase_range+0xa0>)
 80011de:	f023 0302 	bic.w	r3, r3, #2
 80011e2:	6113      	str	r3, [r2, #16]
    for (uint32_t s = start; s <= end; s++)
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	3301      	adds	r3, #1
 80011e8:	617b      	str	r3, [r7, #20]
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d9d8      	bls.n	80011a4 <flash_erase_range+0x3c>
    }

    FLASH->CR |= FLASH_CR_LOCK;
 80011f2:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <flash_erase_range+0xa0>)
 80011f4:	691b      	ldr	r3, [r3, #16]
 80011f6:	4a04      	ldr	r2, [pc, #16]	@ (8001208 <flash_erase_range+0xa0>)
 80011f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80011fc:	6113      	str	r3, [r2, #16]
}
 80011fe:	bf00      	nop
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40023c00 	.word	0x40023c00
 800120c:	45670123 	.word	0x45670123
 8001210:	cdef89ab 	.word	0xcdef89ab

08001214 <crc32_update>:

#define CRC32_POLY  0x04C11DB7UL
#define CRC32_INIT  0xFFFFFFFFUL

static uint32_t crc32_update(uint32_t crc, uint8_t data)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	460b      	mov	r3, r1
 800121e:	70fb      	strb	r3, [r7, #3]
    crc ^= ((uint32_t)data << 24);
 8001220:	78fb      	ldrb	r3, [r7, #3]
 8001222:	061b      	lsls	r3, r3, #24
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	4053      	eors	r3, r2
 8001228:	607b      	str	r3, [r7, #4]

    for (uint8_t i = 0; i < 8; i++)
 800122a:	2300      	movs	r3, #0
 800122c:	73fb      	strb	r3, [r7, #15]
 800122e:	e00d      	b.n	800124c <crc32_update+0x38>
    {
        crc = (crc & 0x80000000UL) ? (crc << 1) ^ CRC32_POLY
 8001230:	687b      	ldr	r3, [r7, #4]
                                  : (crc << 1);
 8001232:	2b00      	cmp	r3, #0
 8001234:	da04      	bge.n	8001240 <crc32_update+0x2c>
        crc = (crc & 0x80000000UL) ? (crc << 1) ^ CRC32_POLY
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	005a      	lsls	r2, r3, #1
                                  : (crc << 1);
 800123a:	4b09      	ldr	r3, [pc, #36]	@ (8001260 <crc32_update+0x4c>)
 800123c:	4053      	eors	r3, r2
 800123e:	e001      	b.n	8001244 <crc32_update+0x30>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	005b      	lsls	r3, r3, #1
        crc = (crc & 0x80000000UL) ? (crc << 1) ^ CRC32_POLY
 8001244:	607b      	str	r3, [r7, #4]
    for (uint8_t i = 0; i < 8; i++)
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	3301      	adds	r3, #1
 800124a:	73fb      	strb	r3, [r7, #15]
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	2b07      	cmp	r3, #7
 8001250:	d9ee      	bls.n	8001230 <crc32_update+0x1c>
    }
    return crc;
 8001252:	687b      	ldr	r3, [r7, #4]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	04c11db7 	.word	0x04c11db7

08001264 <crc32_compute_flash>:

uint32_t crc32_compute_flash(uint32_t start_addr, uint32_t length_bytes)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
    uint32_t crc = CRC32_INIT;
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
 8001272:	617b      	str	r3, [r7, #20]
    const uint8_t *p = (const uint8_t *)start_addr;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	60fb      	str	r3, [r7, #12]

    for (uint32_t i = 0; i < length_bytes; i++)
 8001278:	2300      	movs	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	e00b      	b.n	8001296 <crc32_compute_flash+0x32>
        crc = crc32_update(crc, p[i]);
 800127e:	68fa      	ldr	r2, [r7, #12]
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	4413      	add	r3, r2
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	4619      	mov	r1, r3
 8001288:	6978      	ldr	r0, [r7, #20]
 800128a:	f7ff ffc3 	bl	8001214 <crc32_update>
 800128e:	6178      	str	r0, [r7, #20]
    for (uint32_t i = 0; i < length_bytes; i++)
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	3301      	adds	r3, #1
 8001294:	613b      	str	r3, [r7, #16]
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	429a      	cmp	r2, r3
 800129c:	d3ef      	bcc.n	800127e <crc32_compute_flash+0x1a>

    return ~crc;
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	43db      	mvns	r3, r3
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3718      	adds	r7, #24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <crc32_compute>:

uint32_t crc32_compute(const uint8_t *data, uint32_t len)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b084      	sub	sp, #16
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
 80012b2:	6039      	str	r1, [r7, #0]
    uint32_t crc = CRC32_INIT;
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
 80012b8:	60fb      	str	r3, [r7, #12]

    for (uint32_t i = 0; i < len; i++)
 80012ba:	2300      	movs	r3, #0
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	e00b      	b.n	80012d8 <crc32_compute+0x2e>
        crc = crc32_update(crc, data[i]);
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	4413      	add	r3, r2
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	68f8      	ldr	r0, [r7, #12]
 80012cc:	f7ff ffa2 	bl	8001214 <crc32_update>
 80012d0:	60f8      	str	r0, [r7, #12]
    for (uint32_t i = 0; i < len; i++)
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	3301      	adds	r3, #1
 80012d6:	60bb      	str	r3, [r7, #8]
 80012d8:	68ba      	ldr	r2, [r7, #8]
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d3ef      	bcc.n	80012c0 <crc32_compute+0x16>

    return ~crc;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	43db      	mvns	r3, r3
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <image_validate_vector>:
/* Derived boundaries */
#define FLASH_END_ADDR  (FLASH_BASE_ADDR + (512UL * 1024UL))
#define SRAM_END_ADDR   (SRAM_BASE_ADDR  + SRAM_SIZE_BYTES)

img_status_t image_validate_vector(uint32_t app_base)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
    uint32_t msp   = *(volatile uint32_t *)(app_base + 0x00U);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	60fb      	str	r3, [r7, #12]
    uint32_t reset = *(volatile uint32_t *)(app_base + 0x04U);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3304      	adds	r3, #4
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	60bb      	str	r3, [r7, #8]

    /* Zero check */
    if ((msp == 0U) || (reset == 0U))
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d002      	beq.n	800130e <image_validate_vector+0x22>
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d101      	bne.n	8001312 <image_validate_vector+0x26>
        return IMG_ERR_ZERO_VECTOR;
 800130e:	2301      	movs	r3, #1
 8001310:	e022      	b.n	8001358 <image_validate_vector+0x6c>

    /* MSP must be inside SRAM */
    if ((msp < SRAM_BASE_ADDR) || (msp > SRAM_END_ADDR))
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001318:	d303      	bcc.n	8001322 <image_validate_vector+0x36>
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4a11      	ldr	r2, [pc, #68]	@ (8001364 <image_validate_vector+0x78>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d901      	bls.n	8001326 <image_validate_vector+0x3a>
        return IMG_ERR_MSP_RANGE;
 8001322:	2302      	movs	r3, #2
 8001324:	e018      	b.n	8001358 <image_validate_vector+0x6c>

    /* MSP must be 8-byte aligned */
    if ((msp & 0x7U) != 0U)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	f003 0307 	and.w	r3, r3, #7
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <image_validate_vector+0x48>
        return IMG_ERR_MSP_ALIGN;
 8001330:	2303      	movs	r3, #3
 8001332:	e011      	b.n	8001358 <image_validate_vector+0x6c>

    /* Reset handler must be in flash */
    if ((reset < FLASH_BASE_ADDR) || (reset > FLASH_END_ADDR))
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800133a:	d303      	bcc.n	8001344 <image_validate_vector+0x58>
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	4a0a      	ldr	r2, [pc, #40]	@ (8001368 <image_validate_vector+0x7c>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d901      	bls.n	8001348 <image_validate_vector+0x5c>
        return IMG_ERR_RESET_RANGE;
 8001344:	2304      	movs	r3, #4
 8001346:	e007      	b.n	8001358 <image_validate_vector+0x6c>

    /* Reset handler must be Thumb (LSB = 1) */
    if ((reset & 0x1U) == 0U)
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	2b00      	cmp	r3, #0
 8001350:	d101      	bne.n	8001356 <image_validate_vector+0x6a>
        return IMG_ERR_RESET_THUMB;
 8001352:	2305      	movs	r3, #5
 8001354:	e000      	b.n	8001358 <image_validate_vector+0x6c>

    return IMG_OK;
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	3714      	adds	r7, #20
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	20020000 	.word	0x20020000
 8001368:	08080000 	.word	0x08080000

0800136c <platform_init>:

static boot_metadata_t meta;
static boot_decision_t decision;

static void platform_init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
    clock_init_minimal();   /* HSI @ 16 MHz, no PLL */
 8001370:	f7ff fc10 	bl	8000b94 <clock_init_minimal>
    uart_init();            /* Blocking UART only */
 8001374:	f000 fa02 	bl	800177c <uart_init>
    eeprom_init();          /* Persistent metadata access */
 8001378:	f7ff fcca 	bl	8000d10 <eeprom_init>
}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}

08001380 <boot_banner>:

static void boot_banner(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
    uart_puts("\r\n====================================\r\n");
 8001384:	4805      	ldr	r0, [pc, #20]	@ (800139c <boot_banner+0x1c>)
 8001386:	f000 fa2d 	bl	80017e4 <uart_puts>
    uart_puts("        AEGISFW BOOTLOADER            \r\n");
 800138a:	4805      	ldr	r0, [pc, #20]	@ (80013a0 <boot_banner+0x20>)
 800138c:	f000 fa2a 	bl	80017e4 <uart_puts>
    uart_puts("====================================\r\n");
 8001390:	4804      	ldr	r0, [pc, #16]	@ (80013a4 <boot_banner+0x24>)
 8001392:	f000 fa27 	bl	80017e4 <uart_puts>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	08003058 	.word	0x08003058
 80013a0:	08003084 	.word	0x08003084
 80013a4:	080030b0 	.word	0x080030b0

080013a8 <image_sanity_report>:

static void image_sanity_report(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
    img_status_t a = image_validate_vector(APP_SLOT_A_BASE);
 80013ae:	4814      	ldr	r0, [pc, #80]	@ (8001400 <image_sanity_report+0x58>)
 80013b0:	f7ff ff9c 	bl	80012ec <image_validate_vector>
 80013b4:	4603      	mov	r3, r0
 80013b6:	71fb      	strb	r3, [r7, #7]
    img_status_t b = image_validate_vector(APP_SLOT_B_BASE);
 80013b8:	4812      	ldr	r0, [pc, #72]	@ (8001404 <image_sanity_report+0x5c>)
 80013ba:	f7ff ff97 	bl	80012ec <image_validate_vector>
 80013be:	4603      	mov	r3, r0
 80013c0:	71bb      	strb	r3, [r7, #6]

    uart_puts("Image sanity:\r\n");
 80013c2:	4811      	ldr	r0, [pc, #68]	@ (8001408 <image_sanity_report+0x60>)
 80013c4:	f000 fa0e 	bl	80017e4 <uart_puts>
    uart_puts("  Slot A : "); uart_puts(a == IMG_OK ? "OK\r\n" : "INVALID\r\n");
 80013c8:	4810      	ldr	r0, [pc, #64]	@ (800140c <image_sanity_report+0x64>)
 80013ca:	f000 fa0b 	bl	80017e4 <uart_puts>
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d101      	bne.n	80013d8 <image_sanity_report+0x30>
 80013d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <image_sanity_report+0x68>)
 80013d6:	e000      	b.n	80013da <image_sanity_report+0x32>
 80013d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <image_sanity_report+0x6c>)
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 fa02 	bl	80017e4 <uart_puts>
    uart_puts("  Slot B : "); uart_puts(b == IMG_OK ? "OK\r\n" : "INVALID\r\n");
 80013e0:	480d      	ldr	r0, [pc, #52]	@ (8001418 <image_sanity_report+0x70>)
 80013e2:	f000 f9ff 	bl	80017e4 <uart_puts>
 80013e6:	79bb      	ldrb	r3, [r7, #6]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <image_sanity_report+0x48>
 80013ec:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <image_sanity_report+0x68>)
 80013ee:	e000      	b.n	80013f2 <image_sanity_report+0x4a>
 80013f0:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <image_sanity_report+0x6c>)
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 f9f6 	bl	80017e4 <uart_puts>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	0800c000 	.word	0x0800c000
 8001404:	08040000 	.word	0x08040000
 8001408:	080030d8 	.word	0x080030d8
 800140c:	080030e8 	.word	0x080030e8
 8001410:	080030f4 	.word	0x080030f4
 8001414:	080030fc 	.word	0x080030fc
 8001418:	08003108 	.word	0x08003108

0800141c <handle_boot_decision>:

static void handle_boot_decision(boot_decision_t d)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
    switch (d)
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d002      	beq.n	8001432 <handle_boot_decision+0x16>
 800142c:	2b01      	cmp	r3, #1
 800142e:	d00d      	beq.n	800144c <handle_boot_decision+0x30>
 8001430:	e01c      	b.n	800146c <handle_boot_decision+0x50>
    {
        case BOOT_DECISION_BOOT:
            uart_puts("Booting active slot...\r\n");
 8001432:	4812      	ldr	r0, [pc, #72]	@ (800147c <handle_boot_decision+0x60>)
 8001434:	f000 f9d6 	bl	80017e4 <uart_puts>
            boot_jump_to_application(slot_base(meta.active_slot));
 8001438:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <handle_boot_decision+0x64>)
 800143a:	7a1b      	ldrb	r3, [r3, #8]
 800143c:	4618      	mov	r0, r3
 800143e:	f7fe ff8f 	bl	8000360 <slot_base>
 8001442:	4603      	mov	r3, r0
 8001444:	4618      	mov	r0, r3
 8001446:	f7fe ff43 	bl	80002d0 <boot_jump_to_application>
            break;
 800144a:	e013      	b.n	8001474 <handle_boot_decision+0x58>

        case BOOT_DECISION_ROLLBACK:
            uart_puts("Rollback triggered. Switching slot.\r\n");
 800144c:	480d      	ldr	r0, [pc, #52]	@ (8001484 <handle_boot_decision+0x68>)
 800144e:	f000 f9c9 	bl	80017e4 <uart_puts>
            boot_metadata_store_safe(&meta);
 8001452:	480b      	ldr	r0, [pc, #44]	@ (8001480 <handle_boot_decision+0x64>)
 8001454:	f7ff f980 	bl	8000758 <boot_metadata_store_safe>
            boot_jump_to_application(slot_base(meta.active_slot));
 8001458:	4b09      	ldr	r3, [pc, #36]	@ (8001480 <handle_boot_decision+0x64>)
 800145a:	7a1b      	ldrb	r3, [r3, #8]
 800145c:	4618      	mov	r0, r3
 800145e:	f7fe ff7f 	bl	8000360 <slot_base>
 8001462:	4603      	mov	r3, r0
 8001464:	4618      	mov	r0, r3
 8001466:	f7fe ff33 	bl	80002d0 <boot_jump_to_application>
            break;
 800146a:	e003      	b.n	8001474 <handle_boot_decision+0x58>

        case BOOT_DECISION_STAY:
        default:
            uart_puts("Staying in bootloader.\r\n");
 800146c:	4806      	ldr	r0, [pc, #24]	@ (8001488 <handle_boot_decision+0x6c>)
 800146e:	f000 f9b9 	bl	80017e4 <uart_puts>
            break;
 8001472:	bf00      	nop
    }
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	08003114 	.word	0x08003114
 8001480:	2000007c 	.word	0x2000007c
 8001484:	08003130 	.word	0x08003130
 8001488:	08003158 	.word	0x08003158

0800148c <bootloader_cli>:

static void bootloader_cli(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b092      	sub	sp, #72	@ 0x48
 8001490:	af00      	add	r7, sp, #0
    char cmd[64];
    int idx = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	647b      	str	r3, [r7, #68]	@ 0x44

    uart_puts("\r\n--- Bootloader CLI ---\r\n");
 8001496:	4823      	ldr	r0, [pc, #140]	@ (8001524 <bootloader_cli+0x98>)
 8001498:	f000 f9a4 	bl	80017e4 <uart_puts>
    cmd_help();
 800149c:	f7ff f9dc 	bl	8000858 <cmd_help>
    uart_puts("Press ENTER to boot.\r\n> ");
 80014a0:	4821      	ldr	r0, [pc, #132]	@ (8001528 <bootloader_cli+0x9c>)
 80014a2:	f000 f99f 	bl	80017e4 <uart_puts>

    while (1)
    {
        char c = uart_getc();
 80014a6:	f000 f9b3 	bl	8001810 <uart_getc>
 80014aa:	4603      	mov	r3, r0
 80014ac:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

        if (c == '\r' || c == '\n')
 80014b0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80014b4:	2b0d      	cmp	r3, #13
 80014b6:	d003      	beq.n	80014c0 <bootloader_cli+0x34>
 80014b8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80014bc:	2b0a      	cmp	r3, #10
 80014be:	d11f      	bne.n	8001500 <bootloader_cli+0x74>
        {
            cmd[idx] = 0;
 80014c0:	463a      	mov	r2, r7
 80014c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014c4:	4413      	add	r3, r2
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]

            if (idx == 0)
 80014ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d10c      	bne.n	80014ea <bootloader_cli+0x5e>
            {
                decision = boot_decide(&meta);
 80014d0:	4816      	ldr	r0, [pc, #88]	@ (800152c <bootloader_cli+0xa0>)
 80014d2:	f7fe ff5b 	bl	800038c <boot_decide>
 80014d6:	4603      	mov	r3, r0
 80014d8:	461a      	mov	r2, r3
 80014da:	4b15      	ldr	r3, [pc, #84]	@ (8001530 <bootloader_cli+0xa4>)
 80014dc:	701a      	strb	r2, [r3, #0]
                handle_boot_decision(decision);
 80014de:	4b14      	ldr	r3, [pc, #80]	@ (8001530 <bootloader_cli+0xa4>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff ff9a 	bl	800141c <handle_boot_decision>
 80014e8:	e004      	b.n	80014f4 <bootloader_cli+0x68>
            }
            else
            {
                cli_commands(cmd, &meta);
 80014ea:	463b      	mov	r3, r7
 80014ec:	490f      	ldr	r1, [pc, #60]	@ (800152c <bootloader_cli+0xa0>)
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff faa0 	bl	8000a34 <cli_commands>
            }

            idx = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	647b      	str	r3, [r7, #68]	@ 0x44
            uart_puts("\r\n> ");
 80014f8:	480e      	ldr	r0, [pc, #56]	@ (8001534 <bootloader_cli+0xa8>)
 80014fa:	f000 f973 	bl	80017e4 <uart_puts>
 80014fe:	e010      	b.n	8001522 <bootloader_cli+0x96>
        }
        else
        {
            uart_putc(c);
 8001500:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001504:	4618      	mov	r0, r3
 8001506:	f000 f955 	bl	80017b4 <uart_putc>
            if (idx < (int)sizeof(cmd) - 1)
 800150a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800150c:	2b3e      	cmp	r3, #62	@ 0x3e
 800150e:	dcca      	bgt.n	80014a6 <bootloader_cli+0x1a>
                cmd[idx++] = c;
 8001510:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	647a      	str	r2, [r7, #68]	@ 0x44
 8001516:	3348      	adds	r3, #72	@ 0x48
 8001518:	443b      	add	r3, r7
 800151a:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800151e:	f803 2c48 	strb.w	r2, [r3, #-72]
    {
 8001522:	e7c0      	b.n	80014a6 <bootloader_cli+0x1a>
 8001524:	08003174 	.word	0x08003174
 8001528:	08003190 	.word	0x08003190
 800152c:	2000007c 	.word	0x2000007c
 8001530:	20000098 	.word	0x20000098
 8001534:	080031ac 	.word	0x080031ac

08001538 <main>:
        }
    }
}

int main(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
    platform_init();
 800153c:	f7ff ff16 	bl	800136c <platform_init>
    boot_banner();
 8001540:	f7ff ff1e 	bl	8001380 <boot_banner>

    boot_metadata_load_or_init(&meta);
 8001544:	4805      	ldr	r0, [pc, #20]	@ (800155c <main+0x24>)
 8001546:	f7ff f849 	bl	80005dc <boot_metadata_load_or_init>
    boot_metadata_dump(&meta);
 800154a:	4804      	ldr	r0, [pc, #16]	@ (800155c <main+0x24>)
 800154c:	f7ff f936 	bl	80007bc <boot_metadata_dump>

    image_sanity_report();
 8001550:	f7ff ff2a 	bl	80013a8 <image_sanity_report>
    bootloader_cli();
 8001554:	f7ff ff9a 	bl	800148c <bootloader_cli>

    /* Should never reach here */
    while (1);
 8001558:	bf00      	nop
 800155a:	e7fd      	b.n	8001558 <main+0x20>
 800155c:	2000007c 	.word	0x2000007c

08001560 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <NMI_Handler+0x4>

08001568 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <HardFault_Handler+0x4>

08001570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <MemManage_Handler+0x4>

08001578 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <BusFault_Handler+0x4>

08001580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001584:	bf00      	nop
 8001586:	e7fd      	b.n	8001584 <UsageFault_Handler+0x4>

08001588 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr

08001596 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001596:	b480      	push	{r7}
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015b6:	f000 fafb 	bl	8001bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}

080015be <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b086      	sub	sp, #24
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	60f8      	str	r0, [r7, #12]
 80015c6:	60b9      	str	r1, [r7, #8]
 80015c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ca:	2300      	movs	r3, #0
 80015cc:	617b      	str	r3, [r7, #20]
 80015ce:	e00a      	b.n	80015e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015d0:	f3af 8000 	nop.w
 80015d4:	4601      	mov	r1, r0
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	60ba      	str	r2, [r7, #8]
 80015dc:	b2ca      	uxtb	r2, r1
 80015de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	3301      	adds	r3, #1
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	697a      	ldr	r2, [r7, #20]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	dbf0      	blt.n	80015d0 <_read+0x12>
  }

  return len;
 80015ee:	687b      	ldr	r3, [r7, #4]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3718      	adds	r7, #24
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	e009      	b.n	800161e <_write+0x26>
  {
    uart_putc(*ptr++);
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	1c5a      	adds	r2, r3, #1
 800160e:	60ba      	str	r2, [r7, #8]
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f000 f8ce 	bl	80017b4 <uart_putc>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	3301      	adds	r3, #1
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	429a      	cmp	r2, r3
 8001624:	dbf1      	blt.n	800160a <_write+0x12>
  }
  return len;
 8001626:	687b      	ldr	r3, [r7, #4]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3718      	adds	r7, #24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <_close>:

int _close(int file)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001638:	f04f 33ff 	mov.w	r3, #4294967295
}
 800163c:	4618      	mov	r0, r3
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001658:	605a      	str	r2, [r3, #4]
  return 0;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <_isatty>:

int _isatty(int file)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001670:	2301      	movs	r3, #1
}
 8001672:	4618      	mov	r0, r3
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800167e:	b480      	push	{r7}
 8001680:	b085      	sub	sp, #20
 8001682:	af00      	add	r7, sp, #0
 8001684:	60f8      	str	r0, [r7, #12]
 8001686:	60b9      	str	r1, [r7, #8]
 8001688:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800168a:	2300      	movs	r3, #0
}
 800168c:	4618      	mov	r0, r3
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a0:	4a14      	ldr	r2, [pc, #80]	@ (80016f4 <_sbrk+0x5c>)
 80016a2:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <_sbrk+0x60>)
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016ac:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <_sbrk+0x64>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d102      	bne.n	80016ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016b4:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <_sbrk+0x64>)
 80016b6:	4a12      	ldr	r2, [pc, #72]	@ (8001700 <_sbrk+0x68>)
 80016b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ba:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <_sbrk+0x64>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d207      	bcs.n	80016d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016c8:	f000 fbec 	bl	8001ea4 <__errno>
 80016cc:	4603      	mov	r3, r0
 80016ce:	220c      	movs	r2, #12
 80016d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016d2:	f04f 33ff 	mov.w	r3, #4294967295
 80016d6:	e009      	b.n	80016ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016d8:	4b08      	ldr	r3, [pc, #32]	@ (80016fc <_sbrk+0x64>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016de:	4b07      	ldr	r3, [pc, #28]	@ (80016fc <_sbrk+0x64>)
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4413      	add	r3, r2
 80016e6:	4a05      	ldr	r2, [pc, #20]	@ (80016fc <_sbrk+0x64>)
 80016e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ea:	68fb      	ldr	r3, [r7, #12]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3718      	adds	r7, #24
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20020000 	.word	0x20020000
 80016f8:	00000400 	.word	0x00000400
 80016fc:	2000009c 	.word	0x2000009c
 8001700:	200001f0 	.word	0x200001f0

08001704 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001708:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <SystemInit+0x20>)
 800170a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800170e:	4a05      	ldr	r2, [pc, #20]	@ (8001724 <SystemInit+0x20>)
 8001710:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001714:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <uart_gpio_init>:

#include "stm32f446xx.h"
#include "uart.h"

static void uart_gpio_init(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800172c:	4b11      	ldr	r3, [pc, #68]	@ (8001774 <uart_gpio_init+0x4c>)
 800172e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001730:	4a10      	ldr	r2, [pc, #64]	@ (8001774 <uart_gpio_init+0x4c>)
 8001732:	f043 0301 	orr.w	r3, r3, #1
 8001736:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PA2 = TX, PA3 = RX (AF7) */
    GPIOA->MODER &= ~((3U << (2 * 2)) | (3U << (3 * 2)));
 8001738:	4b0f      	ldr	r3, [pc, #60]	@ (8001778 <uart_gpio_init+0x50>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a0e      	ldr	r2, [pc, #56]	@ (8001778 <uart_gpio_init+0x50>)
 800173e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001742:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2U << (2 * 2)) | (2U << (3 * 2)));
 8001744:	4b0c      	ldr	r3, [pc, #48]	@ (8001778 <uart_gpio_init+0x50>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a0b      	ldr	r2, [pc, #44]	@ (8001778 <uart_gpio_init+0x50>)
 800174a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800174e:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] &= ~((0xFU << (4 * 2)) | (0xFU << (4 * 3)));
 8001750:	4b09      	ldr	r3, [pc, #36]	@ (8001778 <uart_gpio_init+0x50>)
 8001752:	6a1b      	ldr	r3, [r3, #32]
 8001754:	4a08      	ldr	r2, [pc, #32]	@ (8001778 <uart_gpio_init+0x50>)
 8001756:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800175a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  ((7U  << (4 * 2)) | (7U  << (4 * 3)));
 800175c:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <uart_gpio_init+0x50>)
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	4a05      	ldr	r2, [pc, #20]	@ (8001778 <uart_gpio_init+0x50>)
 8001762:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8001766:	6213      	str	r3, [r2, #32]
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	40023800 	.word	0x40023800
 8001778:	40020000 	.word	0x40020000

0800177c <uart_init>:

void uart_init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
    uart_gpio_init();
 8001780:	f7ff ffd2 	bl	8001728 <uart_gpio_init>

    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8001784:	4b09      	ldr	r3, [pc, #36]	@ (80017ac <uart_init+0x30>)
 8001786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001788:	4a08      	ldr	r2, [pc, #32]	@ (80017ac <uart_init+0x30>)
 800178a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800178e:	6413      	str	r3, [r2, #64]	@ 0x40
    /*
     * Bootloader clock:
     *  - HSI @ 16 MHz
     *  - APB1 prescaler = 1
     */
    USART2->BRR = 16000000U / 115200U;
 8001790:	4b07      	ldr	r3, [pc, #28]	@ (80017b0 <uart_init+0x34>)
 8001792:	228a      	movs	r2, #138	@ 0x8a
 8001794:	609a      	str	r2, [r3, #8]

    USART2->CR1 = USART_CR1_TE | USART_CR1_RE;
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <uart_init+0x34>)
 8001798:	220c      	movs	r2, #12
 800179a:	60da      	str	r2, [r3, #12]
    USART2->CR1 |= USART_CR1_UE;
 800179c:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <uart_init+0x34>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	4a03      	ldr	r2, [pc, #12]	@ (80017b0 <uart_init+0x34>)
 80017a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80017a6:	60d3      	str	r3, [r2, #12]
}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40023800 	.word	0x40023800
 80017b0:	40004400 	.word	0x40004400

080017b4 <uart_putc>:

void uart_putc(char c)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->SR & USART_SR_TXE));
 80017be:	bf00      	nop
 80017c0:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <uart_putc+0x2c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0f9      	beq.n	80017c0 <uart_putc+0xc>
    USART2->DR = (uint8_t)c;
 80017cc:	4a04      	ldr	r2, [pc, #16]	@ (80017e0 <uart_putc+0x2c>)
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	6053      	str	r3, [r2, #4]
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	40004400 	.word	0x40004400

080017e4 <uart_puts>:

void uart_puts(const char *s)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
    while (*s)
 80017ec:	e006      	b.n	80017fc <uart_puts+0x18>
        uart_putc(*s++);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	607a      	str	r2, [r7, #4]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff ffdc 	bl	80017b4 <uart_putc>
    while (*s)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d1f4      	bne.n	80017ee <uart_puts+0xa>
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
	...

08001810 <uart_getc>:

char uart_getc(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
    while (!(USART2->SR & USART_SR_RXNE));
 8001814:	bf00      	nop
 8001816:	4b07      	ldr	r3, [pc, #28]	@ (8001834 <uart_getc+0x24>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0320 	and.w	r3, r3, #32
 800181e:	2b00      	cmp	r3, #0
 8001820:	d0f9      	beq.n	8001816 <uart_getc+0x6>
    return (char)(USART2->DR & 0xFF);
 8001822:	4b04      	ldr	r3, [pc, #16]	@ (8001834 <uart_getc+0x24>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	b2db      	uxtb	r3, r3
}
 8001828:	4618      	mov	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40004400 	.word	0x40004400

08001838 <__NVIC_SystemReset>:
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800183c:	f3bf 8f4f 	dsb	sy
}
 8001840:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <__NVIC_SystemReset+0x24>)
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800184a:	4904      	ldr	r1, [pc, #16]	@ (800185c <__NVIC_SystemReset+0x24>)
 800184c:	4b04      	ldr	r3, [pc, #16]	@ (8001860 <__NVIC_SystemReset+0x28>)
 800184e:	4313      	orrs	r3, r2
 8001850:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001852:	f3bf 8f4f 	dsb	sy
}
 8001856:	bf00      	nop
    __NOP();
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <__NVIC_SystemReset+0x20>
 800185c:	e000ed00 	.word	0xe000ed00
 8001860:	05fa0004 	.word	0x05fa0004

08001864 <bl_uart_recv>:
static bool mark_slot_a_pending(uint32_t crc, uint32_t version);

// UART helpers (bootloader)

bool bl_uart_recv(uint8_t *buf, uint32_t len)
{
 8001864:	b590      	push	{r4, r7, lr}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++)
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	e009      	b.n	8001888 <bl_uart_recv+0x24>
    {
        buf[i] = (uint8_t)uart_getc();   /* blocking */
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	18d4      	adds	r4, r2, r3
 800187a:	f7ff ffc9 	bl	8001810 <uart_getc>
 800187e:	4603      	mov	r3, r0
 8001880:	7023      	strb	r3, [r4, #0]
    for (uint32_t i = 0; i < len; i++)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	3301      	adds	r3, #1
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fa      	ldr	r2, [r7, #12]
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	429a      	cmp	r2, r3
 800188e:	d3f1      	bcc.n	8001874 <bl_uart_recv+0x10>
    }
    return true;
 8001890:	2301      	movs	r3, #1
}
 8001892:	4618      	mov	r0, r3
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	bd90      	pop	{r4, r7, pc}

0800189a <bl_uart_send_str>:

void bl_uart_send_str(const char *s)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b082      	sub	sp, #8
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
    uart_puts(s);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff ff9e 	bl	80017e4 <uart_puts>
}
 80018a8:	bf00      	nop
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <bl_receive_and_program_image>:
// Firmware update logic

#define CHUNK_SIZE 256

bool bl_receive_and_program_image(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b0d0      	sub	sp, #320	@ 0x140
 80018b4:	af00      	add	r7, sp, #0
    fw_update_header_t hdr;
    uint8_t  buffer[CHUNK_SIZE];
    uint32_t bytes_received = 0;
 80018b6:	2300      	movs	r3, #0
 80018b8:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    uint32_t write_addr     = APP_SLOT_A_BASE;
 80018bc:	4b7c      	ldr	r3, [pc, #496]	@ (8001ab0 <bl_receive_and_program_image+0x200>)
 80018be:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

    bl_uart_send_str("BL: Waiting for update header...\r\n");
 80018c2:	487c      	ldr	r0, [pc, #496]	@ (8001ab4 <bl_receive_and_program_image+0x204>)
 80018c4:	f7ff ffe9 	bl	800189a <bl_uart_send_str>

    /* Receive header */
    if (!bl_uart_recv((uint8_t *)&hdr, sizeof(hdr)))
 80018c8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018cc:	2110      	movs	r1, #16
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff ffc8 	bl	8001864 <bl_uart_recv>
 80018d4:	4603      	mov	r3, r0
 80018d6:	f083 0301 	eor.w	r3, r3, #1
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <bl_receive_and_program_image+0x34>
        return false;
 80018e0:	2300      	movs	r3, #0
 80018e2:	e0e0      	b.n	8001aa6 <bl_receive_and_program_image+0x1f6>

    /* Validate header */
    if (hdr.magic != FW_UPDATE_MAGIC)
 80018e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80018e8:	4a73      	ldr	r2, [pc, #460]	@ (8001ab8 <bl_receive_and_program_image+0x208>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d004      	beq.n	80018f8 <bl_receive_and_program_image+0x48>
    {
        bl_uart_send_str("BL: Invalid update magic\r\n");
 80018ee:	4873      	ldr	r0, [pc, #460]	@ (8001abc <bl_receive_and_program_image+0x20c>)
 80018f0:	f7ff ffd3 	bl	800189a <bl_uart_send_str>
        return false;
 80018f4:	2300      	movs	r3, #0
 80018f6:	e0d6      	b.n	8001aa6 <bl_receive_and_program_image+0x1f6>
    }

    if (hdr.image_size == 0 || hdr.image_size > APP_SLOT_A_SIZE_BYTES)
 80018f8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d004      	beq.n	800190a <bl_receive_and_program_image+0x5a>
 8001900:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001904:	f5b3 3f50 	cmp.w	r3, #212992	@ 0x34000
 8001908:	d904      	bls.n	8001914 <bl_receive_and_program_image+0x64>
    {
        bl_uart_send_str("BL: Invalid image size\r\n");
 800190a:	486d      	ldr	r0, [pc, #436]	@ (8001ac0 <bl_receive_and_program_image+0x210>)
 800190c:	f7ff ffc5 	bl	800189a <bl_uart_send_str>
        return false;
 8001910:	2300      	movs	r3, #0
 8001912:	e0c8      	b.n	8001aa6 <bl_receive_and_program_image+0x1f6>
    }

    /* Erase Slot A */
    bl_uart_send_str("BL: Erasing Slot A...\r\n");
 8001914:	486b      	ldr	r0, [pc, #428]	@ (8001ac4 <bl_receive_and_program_image+0x214>)
 8001916:	f7ff ffc0 	bl	800189a <bl_uart_send_str>

    if (!flash_erase_slot_a())
 800191a:	f7ff fb39 	bl	8000f90 <flash_erase_slot_a>
 800191e:	4603      	mov	r3, r0
 8001920:	f083 0301 	eor.w	r3, r3, #1
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d004      	beq.n	8001934 <bl_receive_and_program_image+0x84>
    {
        bl_uart_send_str("BL: Flash erase failed\r\n");
 800192a:	4867      	ldr	r0, [pc, #412]	@ (8001ac8 <bl_receive_and_program_image+0x218>)
 800192c:	f7ff ffb5 	bl	800189a <bl_uart_send_str>
        return false;
 8001930:	2300      	movs	r3, #0
 8001932:	e0b8      	b.n	8001aa6 <bl_receive_and_program_image+0x1f6>
    }

    /* Receive and program image */
    bl_uart_send_str("BL: Receiving image...\r\n");
 8001934:	4865      	ldr	r0, [pc, #404]	@ (8001acc <bl_receive_and_program_image+0x21c>)
 8001936:	f7ff ffb0 	bl	800189a <bl_uart_send_str>

    while (bytes_received < hdr.image_size)
 800193a:	e045      	b.n	80019c8 <bl_receive_and_program_image+0x118>
    {
        uint32_t chunk = CHUNK_SIZE;
 800193c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001940:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
        if ((hdr.image_size - bytes_received) < CHUNK_SIZE)
 8001944:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001948:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2bff      	cmp	r3, #255	@ 0xff
 8001950:	d806      	bhi.n	8001960 <bl_receive_and_program_image+0xb0>
            chunk = hdr.image_size - bytes_received;
 8001952:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001956:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

        if (!bl_uart_recv(buffer, chunk))
 8001960:	f107 0320 	add.w	r3, r7, #32
 8001964:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ff7b 	bl	8001864 <bl_uart_recv>
 800196e:	4603      	mov	r3, r0
 8001970:	f083 0301 	eor.w	r3, r3, #1
 8001974:	b2db      	uxtb	r3, r3
 8001976:	2b00      	cmp	r3, #0
 8001978:	d004      	beq.n	8001984 <bl_receive_and_program_image+0xd4>
        {
            bl_uart_send_str("BL: UART receive failed\r\n");
 800197a:	4855      	ldr	r0, [pc, #340]	@ (8001ad0 <bl_receive_and_program_image+0x220>)
 800197c:	f7ff ff8d 	bl	800189a <bl_uart_send_str>
            return false;
 8001980:	2300      	movs	r3, #0
 8001982:	e090      	b.n	8001aa6 <bl_receive_and_program_image+0x1f6>
        }

        if (!flash_program_buffer(write_addr, buffer, chunk))
 8001984:	f107 0320 	add.w	r3, r7, #32
 8001988:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800198c:	4619      	mov	r1, r3
 800198e:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8001992:	f7ff fb45 	bl	8001020 <flash_program_buffer>
 8001996:	4603      	mov	r3, r0
 8001998:	f083 0301 	eor.w	r3, r3, #1
 800199c:	b2db      	uxtb	r3, r3
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d004      	beq.n	80019ac <bl_receive_and_program_image+0xfc>
        {
            bl_uart_send_str("BL: Flash program failed\r\n");
 80019a2:	484c      	ldr	r0, [pc, #304]	@ (8001ad4 <bl_receive_and_program_image+0x224>)
 80019a4:	f7ff ff79 	bl	800189a <bl_uart_send_str>
            return false;
 80019a8:	2300      	movs	r3, #0
 80019aa:	e07c      	b.n	8001aa6 <bl_receive_and_program_image+0x1f6>
        }

        write_addr     += chunk;
 80019ac:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80019b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80019b4:	4413      	add	r3, r2
 80019b6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
        bytes_received += chunk;
 80019ba:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80019be:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80019c2:	4413      	add	r3, r2
 80019c4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    while (bytes_received < hdr.image_size)
 80019c8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80019cc:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d3b3      	bcc.n	800193c <bl_receive_and_program_image+0x8c>
    }

    bl_uart_send_str("BL: Image received\r\n");
 80019d4:	4840      	ldr	r0, [pc, #256]	@ (8001ad8 <bl_receive_and_program_image+0x228>)
 80019d6:	f7ff ff60 	bl	800189a <bl_uart_send_str>
    bl_uart_send_str("BL: Verifying CRC...\r\n");
 80019da:	4840      	ldr	r0, [pc, #256]	@ (8001adc <bl_receive_and_program_image+0x22c>)
 80019dc:	f7ff ff5d 	bl	800189a <bl_uart_send_str>

    /* CRC verification */
    uint32_t computed_crc =
    		crc32_compute((uint8_t *)(APP_SLOT_A_BASE + 8),
    		              hdr.image_size - 8);
 80019e0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
    		crc32_compute((uint8_t *)(APP_SLOT_A_BASE + 8),
 80019e4:	3b08      	subs	r3, #8
 80019e6:	4619      	mov	r1, r3
 80019e8:	483d      	ldr	r0, [pc, #244]	@ (8001ae0 <bl_receive_and_program_image+0x230>)
 80019ea:	f7ff fc5e 	bl	80012aa <crc32_compute>
 80019ee:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130

    if (computed_crc != hdr.image_crc)
 80019f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80019f6:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d01b      	beq.n	8001a36 <bl_receive_and_program_image+0x186>
    {
        bl_uart_send_str("BL: CRC mismatch\r\n");
 80019fe:	4839      	ldr	r0, [pc, #228]	@ (8001ae4 <bl_receive_and_program_image+0x234>)
 8001a00:	f7ff ff4b 	bl	800189a <bl_uart_send_str>

        /* Explicitly clear pending state if any */
        boot_metadata_t meta;
        if (boot_metadata_load(&meta) == 0)
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7fe fe9a 	bl	8000740 <boot_metadata_load>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d10f      	bne.n	8001a32 <bl_receive_and_program_image+0x182>
        {
            meta.flags &= ~META_FLAG_PENDING;
 8001a12:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001a16:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	f023 0202 	bic.w	r2, r3, #2
 8001a20:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001a24:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001a28:	615a      	str	r2, [r3, #20]
            boot_metadata_store_safe(&meta);
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fe93 	bl	8000758 <boot_metadata_store_safe>
        }

        return false;
 8001a32:	2300      	movs	r3, #0
 8001a34:	e037      	b.n	8001aa6 <bl_receive_and_program_image+0x1f6>
    }

    bl_uart_send_str("BL: CRC OK\r\n");
 8001a36:	482c      	ldr	r0, [pc, #176]	@ (8001ae8 <bl_receive_and_program_image+0x238>)
 8001a38:	f7ff ff2f 	bl	800189a <bl_uart_send_str>
    bl_uart_send_str("BL: Marking Slot-A as pending...\r\n");
 8001a3c:	482b      	ldr	r0, [pc, #172]	@ (8001aec <bl_receive_and_program_image+0x23c>)
 8001a3e:	f7ff ff2c 	bl	800189a <bl_uart_send_str>

    /* Mark Slot A as TRIAL (pending) */
    if (!mark_slot_a_pending(hdr.image_crc, hdr.version))
 8001a42:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a46:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f000 f855 	bl	8001afc <mark_slot_a_pending>
 8001a52:	4603      	mov	r3, r0
 8001a54:	f083 0301 	eor.w	r3, r3, #1
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d004      	beq.n	8001a68 <bl_receive_and_program_image+0x1b8>
    {
        bl_uart_send_str("BL: Metadata update failed\r\n");
 8001a5e:	4824      	ldr	r0, [pc, #144]	@ (8001af0 <bl_receive_and_program_image+0x240>)
 8001a60:	f7ff ff1b 	bl	800189a <bl_uart_send_str>
        return false;
 8001a64:	2300      	movs	r3, #0
 8001a66:	e01e      	b.n	8001aa6 <bl_receive_and_program_image+0x1f6>
    }

    bl_uart_send_str("BL: Update complete, rebooting...\r\n");
 8001a68:	4822      	ldr	r0, [pc, #136]	@ (8001af4 <bl_receive_and_program_image+0x244>)
 8001a6a:	f7ff ff16 	bl	800189a <bl_uart_send_str>

    /* Allow UART to flush */
    for (volatile uint32_t i = 0; i < 100000; i++);
 8001a6e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001a72:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	e00a      	b.n	8001a92 <bl_receive_and_program_image+0x1e2>
 8001a7c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001a80:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	1c5a      	adds	r2, r3, #1
 8001a88:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001a8c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001a96:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a16      	ldr	r2, [pc, #88]	@ (8001af8 <bl_receive_and_program_image+0x248>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d9ec      	bls.n	8001a7c <bl_receive_and_program_image+0x1cc>

    NVIC_SystemReset();
 8001aa2:	f7ff fec9 	bl	8001838 <__NVIC_SystemReset>

    /* Should never reach here */
    return true;
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	0800c000 	.word	0x0800c000
 8001ab4:	080031b4 	.word	0x080031b4
 8001ab8:	a5a55a5a 	.word	0xa5a55a5a
 8001abc:	080031d8 	.word	0x080031d8
 8001ac0:	080031f4 	.word	0x080031f4
 8001ac4:	08003210 	.word	0x08003210
 8001ac8:	08003228 	.word	0x08003228
 8001acc:	08003244 	.word	0x08003244
 8001ad0:	08003260 	.word	0x08003260
 8001ad4:	0800327c 	.word	0x0800327c
 8001ad8:	08003298 	.word	0x08003298
 8001adc:	080032b0 	.word	0x080032b0
 8001ae0:	0800c008 	.word	0x0800c008
 8001ae4:	080032c8 	.word	0x080032c8
 8001ae8:	080032dc 	.word	0x080032dc
 8001aec:	080032ec 	.word	0x080032ec
 8001af0:	08003310 	.word	0x08003310
 8001af4:	08003330 	.word	0x08003330
 8001af8:	0001869f 	.word	0x0001869f

08001afc <mark_slot_a_pending>:

// Metadata update helper

static bool mark_slot_a_pending(uint32_t crc, uint32_t version)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08a      	sub	sp, #40	@ 0x28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
    boot_metadata_t meta;

    if (boot_metadata_load(&meta) != 0)
 8001b06:	f107 030c 	add.w	r3, r7, #12
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fe18 	bl	8000740 <boot_metadata_load>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <mark_slot_a_pending+0x1e>
        return false;
 8001b16:	2300      	movs	r3, #0
 8001b18:	e01b      	b.n	8001b52 <mark_slot_a_pending+0x56>

    meta.active_slot   = SLOT_A;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	753b      	strb	r3, [r7, #20]
    meta.boot_attempts = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	757b      	strb	r3, [r7, #21]

    meta.crcA    = crc;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	61bb      	str	r3, [r7, #24]
    meta.version = version;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	823b      	strh	r3, [r7, #16]

    meta.flags &= ~META_FLAG_ROLLBACK;
 8001b2c:	6a3b      	ldr	r3, [r7, #32]
 8001b2e:	f023 0304 	bic.w	r3, r3, #4
 8001b32:	623b      	str	r3, [r7, #32]
    meta.flags |=  META_FLAG_PENDING;
 8001b34:	6a3b      	ldr	r3, [r7, #32]
 8001b36:	f043 0302 	orr.w	r3, r3, #2
 8001b3a:	623b      	str	r3, [r7, #32]

    return (boot_metadata_store_safe(&meta) == 0);
 8001b3c:	f107 030c 	add.w	r3, r7, #12
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fe09 	bl	8000758 <boot_metadata_store_safe>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	bf0c      	ite	eq
 8001b4c:	2301      	moveq	r3, #1
 8001b4e:	2300      	movne	r3, #0
 8001b50:	b2db      	uxtb	r3, r3
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3728      	adds	r7, #40	@ 0x28
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b94 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b60:	f7ff fdd0 	bl	8001704 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b64:	480c      	ldr	r0, [pc, #48]	@ (8001b98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b66:	490d      	ldr	r1, [pc, #52]	@ (8001b9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b68:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b6c:	e002      	b.n	8001b74 <LoopCopyDataInit>

08001b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b72:	3304      	adds	r3, #4

08001b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b78:	d3f9      	bcc.n	8001b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8001ba8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b80:	e001      	b.n	8001b86 <LoopFillZerobss>

08001b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b84:	3204      	adds	r2, #4

08001b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b88:	d3fb      	bcc.n	8001b82 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b8a:	f000 f991 	bl	8001eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b8e:	f7ff fcd3 	bl	8001538 <main>
  bx  lr    
 8001b92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b9c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001ba0:	08003398 	.word	0x08003398
  ldr r2, =_sbss
 8001ba4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001ba8:	200001f0 	.word	0x200001f0

08001bac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bac:	e7fe      	b.n	8001bac <ADC_IRQHandler>
	...

08001bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_IncTick+0x20>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <HAL_IncTick+0x24>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	4a04      	ldr	r2, [pc, #16]	@ (8001bd4 <HAL_IncTick+0x24>)
 8001bc2:	6013      	str	r3, [r2, #0]
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000000 	.word	0x20000000
 8001bd4:	200000a0 	.word	0x200000a0

08001bd8 <std>:
 8001bd8:	2300      	movs	r3, #0
 8001bda:	b510      	push	{r4, lr}
 8001bdc:	4604      	mov	r4, r0
 8001bde:	e9c0 3300 	strd	r3, r3, [r0]
 8001be2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001be6:	6083      	str	r3, [r0, #8]
 8001be8:	8181      	strh	r1, [r0, #12]
 8001bea:	6643      	str	r3, [r0, #100]	@ 0x64
 8001bec:	81c2      	strh	r2, [r0, #14]
 8001bee:	6183      	str	r3, [r0, #24]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	2208      	movs	r2, #8
 8001bf4:	305c      	adds	r0, #92	@ 0x5c
 8001bf6:	f000 f906 	bl	8001e06 <memset>
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <std+0x58>)
 8001bfc:	6263      	str	r3, [r4, #36]	@ 0x24
 8001bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001c34 <std+0x5c>)
 8001c00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001c02:	4b0d      	ldr	r3, [pc, #52]	@ (8001c38 <std+0x60>)
 8001c04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001c06:	4b0d      	ldr	r3, [pc, #52]	@ (8001c3c <std+0x64>)
 8001c08:	6323      	str	r3, [r4, #48]	@ 0x30
 8001c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c40 <std+0x68>)
 8001c0c:	6224      	str	r4, [r4, #32]
 8001c0e:	429c      	cmp	r4, r3
 8001c10:	d006      	beq.n	8001c20 <std+0x48>
 8001c12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001c16:	4294      	cmp	r4, r2
 8001c18:	d002      	beq.n	8001c20 <std+0x48>
 8001c1a:	33d0      	adds	r3, #208	@ 0xd0
 8001c1c:	429c      	cmp	r4, r3
 8001c1e:	d105      	bne.n	8001c2c <std+0x54>
 8001c20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c28:	f000 b966 	b.w	8001ef8 <__retarget_lock_init_recursive>
 8001c2c:	bd10      	pop	{r4, pc}
 8001c2e:	bf00      	nop
 8001c30:	08001d81 	.word	0x08001d81
 8001c34:	08001da3 	.word	0x08001da3
 8001c38:	08001ddb 	.word	0x08001ddb
 8001c3c:	08001dff 	.word	0x08001dff
 8001c40:	200000a4 	.word	0x200000a4

08001c44 <stdio_exit_handler>:
 8001c44:	4a02      	ldr	r2, [pc, #8]	@ (8001c50 <stdio_exit_handler+0xc>)
 8001c46:	4903      	ldr	r1, [pc, #12]	@ (8001c54 <stdio_exit_handler+0x10>)
 8001c48:	4803      	ldr	r0, [pc, #12]	@ (8001c58 <stdio_exit_handler+0x14>)
 8001c4a:	f000 b869 	b.w	8001d20 <_fwalk_sglue>
 8001c4e:	bf00      	nop
 8001c50:	20000004 	.word	0x20000004
 8001c54:	080027b1 	.word	0x080027b1
 8001c58:	20000014 	.word	0x20000014

08001c5c <cleanup_stdio>:
 8001c5c:	6841      	ldr	r1, [r0, #4]
 8001c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c90 <cleanup_stdio+0x34>)
 8001c60:	4299      	cmp	r1, r3
 8001c62:	b510      	push	{r4, lr}
 8001c64:	4604      	mov	r4, r0
 8001c66:	d001      	beq.n	8001c6c <cleanup_stdio+0x10>
 8001c68:	f000 fda2 	bl	80027b0 <_fflush_r>
 8001c6c:	68a1      	ldr	r1, [r4, #8]
 8001c6e:	4b09      	ldr	r3, [pc, #36]	@ (8001c94 <cleanup_stdio+0x38>)
 8001c70:	4299      	cmp	r1, r3
 8001c72:	d002      	beq.n	8001c7a <cleanup_stdio+0x1e>
 8001c74:	4620      	mov	r0, r4
 8001c76:	f000 fd9b 	bl	80027b0 <_fflush_r>
 8001c7a:	68e1      	ldr	r1, [r4, #12]
 8001c7c:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <cleanup_stdio+0x3c>)
 8001c7e:	4299      	cmp	r1, r3
 8001c80:	d004      	beq.n	8001c8c <cleanup_stdio+0x30>
 8001c82:	4620      	mov	r0, r4
 8001c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c88:	f000 bd92 	b.w	80027b0 <_fflush_r>
 8001c8c:	bd10      	pop	{r4, pc}
 8001c8e:	bf00      	nop
 8001c90:	200000a4 	.word	0x200000a4
 8001c94:	2000010c 	.word	0x2000010c
 8001c98:	20000174 	.word	0x20000174

08001c9c <global_stdio_init.part.0>:
 8001c9c:	b510      	push	{r4, lr}
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <global_stdio_init.part.0+0x30>)
 8001ca0:	4c0b      	ldr	r4, [pc, #44]	@ (8001cd0 <global_stdio_init.part.0+0x34>)
 8001ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8001cd4 <global_stdio_init.part.0+0x38>)
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	2200      	movs	r2, #0
 8001caa:	2104      	movs	r1, #4
 8001cac:	f7ff ff94 	bl	8001bd8 <std>
 8001cb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	2109      	movs	r1, #9
 8001cb8:	f7ff ff8e 	bl	8001bd8 <std>
 8001cbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001cc6:	2112      	movs	r1, #18
 8001cc8:	f7ff bf86 	b.w	8001bd8 <std>
 8001ccc:	200001dc 	.word	0x200001dc
 8001cd0:	200000a4 	.word	0x200000a4
 8001cd4:	08001c45 	.word	0x08001c45

08001cd8 <__sfp_lock_acquire>:
 8001cd8:	4801      	ldr	r0, [pc, #4]	@ (8001ce0 <__sfp_lock_acquire+0x8>)
 8001cda:	f000 b90e 	b.w	8001efa <__retarget_lock_acquire_recursive>
 8001cde:	bf00      	nop
 8001ce0:	200001e5 	.word	0x200001e5

08001ce4 <__sfp_lock_release>:
 8001ce4:	4801      	ldr	r0, [pc, #4]	@ (8001cec <__sfp_lock_release+0x8>)
 8001ce6:	f000 b909 	b.w	8001efc <__retarget_lock_release_recursive>
 8001cea:	bf00      	nop
 8001cec:	200001e5 	.word	0x200001e5

08001cf0 <__sinit>:
 8001cf0:	b510      	push	{r4, lr}
 8001cf2:	4604      	mov	r4, r0
 8001cf4:	f7ff fff0 	bl	8001cd8 <__sfp_lock_acquire>
 8001cf8:	6a23      	ldr	r3, [r4, #32]
 8001cfa:	b11b      	cbz	r3, 8001d04 <__sinit+0x14>
 8001cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d00:	f7ff bff0 	b.w	8001ce4 <__sfp_lock_release>
 8001d04:	4b04      	ldr	r3, [pc, #16]	@ (8001d18 <__sinit+0x28>)
 8001d06:	6223      	str	r3, [r4, #32]
 8001d08:	4b04      	ldr	r3, [pc, #16]	@ (8001d1c <__sinit+0x2c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1f5      	bne.n	8001cfc <__sinit+0xc>
 8001d10:	f7ff ffc4 	bl	8001c9c <global_stdio_init.part.0>
 8001d14:	e7f2      	b.n	8001cfc <__sinit+0xc>
 8001d16:	bf00      	nop
 8001d18:	08001c5d 	.word	0x08001c5d
 8001d1c:	200001dc 	.word	0x200001dc

08001d20 <_fwalk_sglue>:
 8001d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001d24:	4607      	mov	r7, r0
 8001d26:	4688      	mov	r8, r1
 8001d28:	4614      	mov	r4, r2
 8001d2a:	2600      	movs	r6, #0
 8001d2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001d30:	f1b9 0901 	subs.w	r9, r9, #1
 8001d34:	d505      	bpl.n	8001d42 <_fwalk_sglue+0x22>
 8001d36:	6824      	ldr	r4, [r4, #0]
 8001d38:	2c00      	cmp	r4, #0
 8001d3a:	d1f7      	bne.n	8001d2c <_fwalk_sglue+0xc>
 8001d3c:	4630      	mov	r0, r6
 8001d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d42:	89ab      	ldrh	r3, [r5, #12]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d907      	bls.n	8001d58 <_fwalk_sglue+0x38>
 8001d48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	d003      	beq.n	8001d58 <_fwalk_sglue+0x38>
 8001d50:	4629      	mov	r1, r5
 8001d52:	4638      	mov	r0, r7
 8001d54:	47c0      	blx	r8
 8001d56:	4306      	orrs	r6, r0
 8001d58:	3568      	adds	r5, #104	@ 0x68
 8001d5a:	e7e9      	b.n	8001d30 <_fwalk_sglue+0x10>

08001d5c <iprintf>:
 8001d5c:	b40f      	push	{r0, r1, r2, r3}
 8001d5e:	b507      	push	{r0, r1, r2, lr}
 8001d60:	4906      	ldr	r1, [pc, #24]	@ (8001d7c <iprintf+0x20>)
 8001d62:	ab04      	add	r3, sp, #16
 8001d64:	6808      	ldr	r0, [r1, #0]
 8001d66:	f853 2b04 	ldr.w	r2, [r3], #4
 8001d6a:	6881      	ldr	r1, [r0, #8]
 8001d6c:	9301      	str	r3, [sp, #4]
 8001d6e:	f000 f9f7 	bl	8002160 <_vfiprintf_r>
 8001d72:	b003      	add	sp, #12
 8001d74:	f85d eb04 	ldr.w	lr, [sp], #4
 8001d78:	b004      	add	sp, #16
 8001d7a:	4770      	bx	lr
 8001d7c:	20000010 	.word	0x20000010

08001d80 <__sread>:
 8001d80:	b510      	push	{r4, lr}
 8001d82:	460c      	mov	r4, r1
 8001d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d88:	f000 f868 	bl	8001e5c <_read_r>
 8001d8c:	2800      	cmp	r0, #0
 8001d8e:	bfab      	itete	ge
 8001d90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001d92:	89a3      	ldrhlt	r3, [r4, #12]
 8001d94:	181b      	addge	r3, r3, r0
 8001d96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001d9a:	bfac      	ite	ge
 8001d9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001d9e:	81a3      	strhlt	r3, [r4, #12]
 8001da0:	bd10      	pop	{r4, pc}

08001da2 <__swrite>:
 8001da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001da6:	461f      	mov	r7, r3
 8001da8:	898b      	ldrh	r3, [r1, #12]
 8001daa:	05db      	lsls	r3, r3, #23
 8001dac:	4605      	mov	r5, r0
 8001dae:	460c      	mov	r4, r1
 8001db0:	4616      	mov	r6, r2
 8001db2:	d505      	bpl.n	8001dc0 <__swrite+0x1e>
 8001db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001db8:	2302      	movs	r3, #2
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f000 f83c 	bl	8001e38 <_lseek_r>
 8001dc0:	89a3      	ldrh	r3, [r4, #12]
 8001dc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001dc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001dca:	81a3      	strh	r3, [r4, #12]
 8001dcc:	4632      	mov	r2, r6
 8001dce:	463b      	mov	r3, r7
 8001dd0:	4628      	mov	r0, r5
 8001dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001dd6:	f000 b853 	b.w	8001e80 <_write_r>

08001dda <__sseek>:
 8001dda:	b510      	push	{r4, lr}
 8001ddc:	460c      	mov	r4, r1
 8001dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001de2:	f000 f829 	bl	8001e38 <_lseek_r>
 8001de6:	1c43      	adds	r3, r0, #1
 8001de8:	89a3      	ldrh	r3, [r4, #12]
 8001dea:	bf15      	itete	ne
 8001dec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001dee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001df2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001df6:	81a3      	strheq	r3, [r4, #12]
 8001df8:	bf18      	it	ne
 8001dfa:	81a3      	strhne	r3, [r4, #12]
 8001dfc:	bd10      	pop	{r4, pc}

08001dfe <__sclose>:
 8001dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e02:	f000 b809 	b.w	8001e18 <_close_r>

08001e06 <memset>:
 8001e06:	4402      	add	r2, r0
 8001e08:	4603      	mov	r3, r0
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d100      	bne.n	8001e10 <memset+0xa>
 8001e0e:	4770      	bx	lr
 8001e10:	f803 1b01 	strb.w	r1, [r3], #1
 8001e14:	e7f9      	b.n	8001e0a <memset+0x4>
	...

08001e18 <_close_r>:
 8001e18:	b538      	push	{r3, r4, r5, lr}
 8001e1a:	4d06      	ldr	r5, [pc, #24]	@ (8001e34 <_close_r+0x1c>)
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	4604      	mov	r4, r0
 8001e20:	4608      	mov	r0, r1
 8001e22:	602b      	str	r3, [r5, #0]
 8001e24:	f7ff fc04 	bl	8001630 <_close>
 8001e28:	1c43      	adds	r3, r0, #1
 8001e2a:	d102      	bne.n	8001e32 <_close_r+0x1a>
 8001e2c:	682b      	ldr	r3, [r5, #0]
 8001e2e:	b103      	cbz	r3, 8001e32 <_close_r+0x1a>
 8001e30:	6023      	str	r3, [r4, #0]
 8001e32:	bd38      	pop	{r3, r4, r5, pc}
 8001e34:	200001e0 	.word	0x200001e0

08001e38 <_lseek_r>:
 8001e38:	b538      	push	{r3, r4, r5, lr}
 8001e3a:	4d07      	ldr	r5, [pc, #28]	@ (8001e58 <_lseek_r+0x20>)
 8001e3c:	4604      	mov	r4, r0
 8001e3e:	4608      	mov	r0, r1
 8001e40:	4611      	mov	r1, r2
 8001e42:	2200      	movs	r2, #0
 8001e44:	602a      	str	r2, [r5, #0]
 8001e46:	461a      	mov	r2, r3
 8001e48:	f7ff fc19 	bl	800167e <_lseek>
 8001e4c:	1c43      	adds	r3, r0, #1
 8001e4e:	d102      	bne.n	8001e56 <_lseek_r+0x1e>
 8001e50:	682b      	ldr	r3, [r5, #0]
 8001e52:	b103      	cbz	r3, 8001e56 <_lseek_r+0x1e>
 8001e54:	6023      	str	r3, [r4, #0]
 8001e56:	bd38      	pop	{r3, r4, r5, pc}
 8001e58:	200001e0 	.word	0x200001e0

08001e5c <_read_r>:
 8001e5c:	b538      	push	{r3, r4, r5, lr}
 8001e5e:	4d07      	ldr	r5, [pc, #28]	@ (8001e7c <_read_r+0x20>)
 8001e60:	4604      	mov	r4, r0
 8001e62:	4608      	mov	r0, r1
 8001e64:	4611      	mov	r1, r2
 8001e66:	2200      	movs	r2, #0
 8001e68:	602a      	str	r2, [r5, #0]
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	f7ff fba7 	bl	80015be <_read>
 8001e70:	1c43      	adds	r3, r0, #1
 8001e72:	d102      	bne.n	8001e7a <_read_r+0x1e>
 8001e74:	682b      	ldr	r3, [r5, #0]
 8001e76:	b103      	cbz	r3, 8001e7a <_read_r+0x1e>
 8001e78:	6023      	str	r3, [r4, #0]
 8001e7a:	bd38      	pop	{r3, r4, r5, pc}
 8001e7c:	200001e0 	.word	0x200001e0

08001e80 <_write_r>:
 8001e80:	b538      	push	{r3, r4, r5, lr}
 8001e82:	4d07      	ldr	r5, [pc, #28]	@ (8001ea0 <_write_r+0x20>)
 8001e84:	4604      	mov	r4, r0
 8001e86:	4608      	mov	r0, r1
 8001e88:	4611      	mov	r1, r2
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	602a      	str	r2, [r5, #0]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	f7ff fbb2 	bl	80015f8 <_write>
 8001e94:	1c43      	adds	r3, r0, #1
 8001e96:	d102      	bne.n	8001e9e <_write_r+0x1e>
 8001e98:	682b      	ldr	r3, [r5, #0]
 8001e9a:	b103      	cbz	r3, 8001e9e <_write_r+0x1e>
 8001e9c:	6023      	str	r3, [r4, #0]
 8001e9e:	bd38      	pop	{r3, r4, r5, pc}
 8001ea0:	200001e0 	.word	0x200001e0

08001ea4 <__errno>:
 8001ea4:	4b01      	ldr	r3, [pc, #4]	@ (8001eac <__errno+0x8>)
 8001ea6:	6818      	ldr	r0, [r3, #0]
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	20000010 	.word	0x20000010

08001eb0 <__libc_init_array>:
 8001eb0:	b570      	push	{r4, r5, r6, lr}
 8001eb2:	4d0d      	ldr	r5, [pc, #52]	@ (8001ee8 <__libc_init_array+0x38>)
 8001eb4:	4c0d      	ldr	r4, [pc, #52]	@ (8001eec <__libc_init_array+0x3c>)
 8001eb6:	1b64      	subs	r4, r4, r5
 8001eb8:	10a4      	asrs	r4, r4, #2
 8001eba:	2600      	movs	r6, #0
 8001ebc:	42a6      	cmp	r6, r4
 8001ebe:	d109      	bne.n	8001ed4 <__libc_init_array+0x24>
 8001ec0:	4d0b      	ldr	r5, [pc, #44]	@ (8001ef0 <__libc_init_array+0x40>)
 8001ec2:	4c0c      	ldr	r4, [pc, #48]	@ (8001ef4 <__libc_init_array+0x44>)
 8001ec4:	f000 fdc4 	bl	8002a50 <_init>
 8001ec8:	1b64      	subs	r4, r4, r5
 8001eca:	10a4      	asrs	r4, r4, #2
 8001ecc:	2600      	movs	r6, #0
 8001ece:	42a6      	cmp	r6, r4
 8001ed0:	d105      	bne.n	8001ede <__libc_init_array+0x2e>
 8001ed2:	bd70      	pop	{r4, r5, r6, pc}
 8001ed4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ed8:	4798      	blx	r3
 8001eda:	3601      	adds	r6, #1
 8001edc:	e7ee      	b.n	8001ebc <__libc_init_array+0xc>
 8001ede:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ee2:	4798      	blx	r3
 8001ee4:	3601      	adds	r6, #1
 8001ee6:	e7f2      	b.n	8001ece <__libc_init_array+0x1e>
 8001ee8:	08003390 	.word	0x08003390
 8001eec:	08003390 	.word	0x08003390
 8001ef0:	08003390 	.word	0x08003390
 8001ef4:	08003394 	.word	0x08003394

08001ef8 <__retarget_lock_init_recursive>:
 8001ef8:	4770      	bx	lr

08001efa <__retarget_lock_acquire_recursive>:
 8001efa:	4770      	bx	lr

08001efc <__retarget_lock_release_recursive>:
 8001efc:	4770      	bx	lr

08001efe <memcpy>:
 8001efe:	440a      	add	r2, r1
 8001f00:	4291      	cmp	r1, r2
 8001f02:	f100 33ff 	add.w	r3, r0, #4294967295
 8001f06:	d100      	bne.n	8001f0a <memcpy+0xc>
 8001f08:	4770      	bx	lr
 8001f0a:	b510      	push	{r4, lr}
 8001f0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001f10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001f14:	4291      	cmp	r1, r2
 8001f16:	d1f9      	bne.n	8001f0c <memcpy+0xe>
 8001f18:	bd10      	pop	{r4, pc}
	...

08001f1c <_free_r>:
 8001f1c:	b538      	push	{r3, r4, r5, lr}
 8001f1e:	4605      	mov	r5, r0
 8001f20:	2900      	cmp	r1, #0
 8001f22:	d041      	beq.n	8001fa8 <_free_r+0x8c>
 8001f24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f28:	1f0c      	subs	r4, r1, #4
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	bfb8      	it	lt
 8001f2e:	18e4      	addlt	r4, r4, r3
 8001f30:	f000 f8e0 	bl	80020f4 <__malloc_lock>
 8001f34:	4a1d      	ldr	r2, [pc, #116]	@ (8001fac <_free_r+0x90>)
 8001f36:	6813      	ldr	r3, [r2, #0]
 8001f38:	b933      	cbnz	r3, 8001f48 <_free_r+0x2c>
 8001f3a:	6063      	str	r3, [r4, #4]
 8001f3c:	6014      	str	r4, [r2, #0]
 8001f3e:	4628      	mov	r0, r5
 8001f40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f44:	f000 b8dc 	b.w	8002100 <__malloc_unlock>
 8001f48:	42a3      	cmp	r3, r4
 8001f4a:	d908      	bls.n	8001f5e <_free_r+0x42>
 8001f4c:	6820      	ldr	r0, [r4, #0]
 8001f4e:	1821      	adds	r1, r4, r0
 8001f50:	428b      	cmp	r3, r1
 8001f52:	bf01      	itttt	eq
 8001f54:	6819      	ldreq	r1, [r3, #0]
 8001f56:	685b      	ldreq	r3, [r3, #4]
 8001f58:	1809      	addeq	r1, r1, r0
 8001f5a:	6021      	streq	r1, [r4, #0]
 8001f5c:	e7ed      	b.n	8001f3a <_free_r+0x1e>
 8001f5e:	461a      	mov	r2, r3
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	b10b      	cbz	r3, 8001f68 <_free_r+0x4c>
 8001f64:	42a3      	cmp	r3, r4
 8001f66:	d9fa      	bls.n	8001f5e <_free_r+0x42>
 8001f68:	6811      	ldr	r1, [r2, #0]
 8001f6a:	1850      	adds	r0, r2, r1
 8001f6c:	42a0      	cmp	r0, r4
 8001f6e:	d10b      	bne.n	8001f88 <_free_r+0x6c>
 8001f70:	6820      	ldr	r0, [r4, #0]
 8001f72:	4401      	add	r1, r0
 8001f74:	1850      	adds	r0, r2, r1
 8001f76:	4283      	cmp	r3, r0
 8001f78:	6011      	str	r1, [r2, #0]
 8001f7a:	d1e0      	bne.n	8001f3e <_free_r+0x22>
 8001f7c:	6818      	ldr	r0, [r3, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	6053      	str	r3, [r2, #4]
 8001f82:	4408      	add	r0, r1
 8001f84:	6010      	str	r0, [r2, #0]
 8001f86:	e7da      	b.n	8001f3e <_free_r+0x22>
 8001f88:	d902      	bls.n	8001f90 <_free_r+0x74>
 8001f8a:	230c      	movs	r3, #12
 8001f8c:	602b      	str	r3, [r5, #0]
 8001f8e:	e7d6      	b.n	8001f3e <_free_r+0x22>
 8001f90:	6820      	ldr	r0, [r4, #0]
 8001f92:	1821      	adds	r1, r4, r0
 8001f94:	428b      	cmp	r3, r1
 8001f96:	bf04      	itt	eq
 8001f98:	6819      	ldreq	r1, [r3, #0]
 8001f9a:	685b      	ldreq	r3, [r3, #4]
 8001f9c:	6063      	str	r3, [r4, #4]
 8001f9e:	bf04      	itt	eq
 8001fa0:	1809      	addeq	r1, r1, r0
 8001fa2:	6021      	streq	r1, [r4, #0]
 8001fa4:	6054      	str	r4, [r2, #4]
 8001fa6:	e7ca      	b.n	8001f3e <_free_r+0x22>
 8001fa8:	bd38      	pop	{r3, r4, r5, pc}
 8001faa:	bf00      	nop
 8001fac:	200001ec 	.word	0x200001ec

08001fb0 <sbrk_aligned>:
 8001fb0:	b570      	push	{r4, r5, r6, lr}
 8001fb2:	4e0f      	ldr	r6, [pc, #60]	@ (8001ff0 <sbrk_aligned+0x40>)
 8001fb4:	460c      	mov	r4, r1
 8001fb6:	6831      	ldr	r1, [r6, #0]
 8001fb8:	4605      	mov	r5, r0
 8001fba:	b911      	cbnz	r1, 8001fc2 <sbrk_aligned+0x12>
 8001fbc:	f000 fcb4 	bl	8002928 <_sbrk_r>
 8001fc0:	6030      	str	r0, [r6, #0]
 8001fc2:	4621      	mov	r1, r4
 8001fc4:	4628      	mov	r0, r5
 8001fc6:	f000 fcaf 	bl	8002928 <_sbrk_r>
 8001fca:	1c43      	adds	r3, r0, #1
 8001fcc:	d103      	bne.n	8001fd6 <sbrk_aligned+0x26>
 8001fce:	f04f 34ff 	mov.w	r4, #4294967295
 8001fd2:	4620      	mov	r0, r4
 8001fd4:	bd70      	pop	{r4, r5, r6, pc}
 8001fd6:	1cc4      	adds	r4, r0, #3
 8001fd8:	f024 0403 	bic.w	r4, r4, #3
 8001fdc:	42a0      	cmp	r0, r4
 8001fde:	d0f8      	beq.n	8001fd2 <sbrk_aligned+0x22>
 8001fe0:	1a21      	subs	r1, r4, r0
 8001fe2:	4628      	mov	r0, r5
 8001fe4:	f000 fca0 	bl	8002928 <_sbrk_r>
 8001fe8:	3001      	adds	r0, #1
 8001fea:	d1f2      	bne.n	8001fd2 <sbrk_aligned+0x22>
 8001fec:	e7ef      	b.n	8001fce <sbrk_aligned+0x1e>
 8001fee:	bf00      	nop
 8001ff0:	200001e8 	.word	0x200001e8

08001ff4 <_malloc_r>:
 8001ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ff8:	1ccd      	adds	r5, r1, #3
 8001ffa:	f025 0503 	bic.w	r5, r5, #3
 8001ffe:	3508      	adds	r5, #8
 8002000:	2d0c      	cmp	r5, #12
 8002002:	bf38      	it	cc
 8002004:	250c      	movcc	r5, #12
 8002006:	2d00      	cmp	r5, #0
 8002008:	4606      	mov	r6, r0
 800200a:	db01      	blt.n	8002010 <_malloc_r+0x1c>
 800200c:	42a9      	cmp	r1, r5
 800200e:	d904      	bls.n	800201a <_malloc_r+0x26>
 8002010:	230c      	movs	r3, #12
 8002012:	6033      	str	r3, [r6, #0]
 8002014:	2000      	movs	r0, #0
 8002016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800201a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80020f0 <_malloc_r+0xfc>
 800201e:	f000 f869 	bl	80020f4 <__malloc_lock>
 8002022:	f8d8 3000 	ldr.w	r3, [r8]
 8002026:	461c      	mov	r4, r3
 8002028:	bb44      	cbnz	r4, 800207c <_malloc_r+0x88>
 800202a:	4629      	mov	r1, r5
 800202c:	4630      	mov	r0, r6
 800202e:	f7ff ffbf 	bl	8001fb0 <sbrk_aligned>
 8002032:	1c43      	adds	r3, r0, #1
 8002034:	4604      	mov	r4, r0
 8002036:	d158      	bne.n	80020ea <_malloc_r+0xf6>
 8002038:	f8d8 4000 	ldr.w	r4, [r8]
 800203c:	4627      	mov	r7, r4
 800203e:	2f00      	cmp	r7, #0
 8002040:	d143      	bne.n	80020ca <_malloc_r+0xd6>
 8002042:	2c00      	cmp	r4, #0
 8002044:	d04b      	beq.n	80020de <_malloc_r+0xea>
 8002046:	6823      	ldr	r3, [r4, #0]
 8002048:	4639      	mov	r1, r7
 800204a:	4630      	mov	r0, r6
 800204c:	eb04 0903 	add.w	r9, r4, r3
 8002050:	f000 fc6a 	bl	8002928 <_sbrk_r>
 8002054:	4581      	cmp	r9, r0
 8002056:	d142      	bne.n	80020de <_malloc_r+0xea>
 8002058:	6821      	ldr	r1, [r4, #0]
 800205a:	1a6d      	subs	r5, r5, r1
 800205c:	4629      	mov	r1, r5
 800205e:	4630      	mov	r0, r6
 8002060:	f7ff ffa6 	bl	8001fb0 <sbrk_aligned>
 8002064:	3001      	adds	r0, #1
 8002066:	d03a      	beq.n	80020de <_malloc_r+0xea>
 8002068:	6823      	ldr	r3, [r4, #0]
 800206a:	442b      	add	r3, r5
 800206c:	6023      	str	r3, [r4, #0]
 800206e:	f8d8 3000 	ldr.w	r3, [r8]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	bb62      	cbnz	r2, 80020d0 <_malloc_r+0xdc>
 8002076:	f8c8 7000 	str.w	r7, [r8]
 800207a:	e00f      	b.n	800209c <_malloc_r+0xa8>
 800207c:	6822      	ldr	r2, [r4, #0]
 800207e:	1b52      	subs	r2, r2, r5
 8002080:	d420      	bmi.n	80020c4 <_malloc_r+0xd0>
 8002082:	2a0b      	cmp	r2, #11
 8002084:	d917      	bls.n	80020b6 <_malloc_r+0xc2>
 8002086:	1961      	adds	r1, r4, r5
 8002088:	42a3      	cmp	r3, r4
 800208a:	6025      	str	r5, [r4, #0]
 800208c:	bf18      	it	ne
 800208e:	6059      	strne	r1, [r3, #4]
 8002090:	6863      	ldr	r3, [r4, #4]
 8002092:	bf08      	it	eq
 8002094:	f8c8 1000 	streq.w	r1, [r8]
 8002098:	5162      	str	r2, [r4, r5]
 800209a:	604b      	str	r3, [r1, #4]
 800209c:	4630      	mov	r0, r6
 800209e:	f000 f82f 	bl	8002100 <__malloc_unlock>
 80020a2:	f104 000b 	add.w	r0, r4, #11
 80020a6:	1d23      	adds	r3, r4, #4
 80020a8:	f020 0007 	bic.w	r0, r0, #7
 80020ac:	1ac2      	subs	r2, r0, r3
 80020ae:	bf1c      	itt	ne
 80020b0:	1a1b      	subne	r3, r3, r0
 80020b2:	50a3      	strne	r3, [r4, r2]
 80020b4:	e7af      	b.n	8002016 <_malloc_r+0x22>
 80020b6:	6862      	ldr	r2, [r4, #4]
 80020b8:	42a3      	cmp	r3, r4
 80020ba:	bf0c      	ite	eq
 80020bc:	f8c8 2000 	streq.w	r2, [r8]
 80020c0:	605a      	strne	r2, [r3, #4]
 80020c2:	e7eb      	b.n	800209c <_malloc_r+0xa8>
 80020c4:	4623      	mov	r3, r4
 80020c6:	6864      	ldr	r4, [r4, #4]
 80020c8:	e7ae      	b.n	8002028 <_malloc_r+0x34>
 80020ca:	463c      	mov	r4, r7
 80020cc:	687f      	ldr	r7, [r7, #4]
 80020ce:	e7b6      	b.n	800203e <_malloc_r+0x4a>
 80020d0:	461a      	mov	r2, r3
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	42a3      	cmp	r3, r4
 80020d6:	d1fb      	bne.n	80020d0 <_malloc_r+0xdc>
 80020d8:	2300      	movs	r3, #0
 80020da:	6053      	str	r3, [r2, #4]
 80020dc:	e7de      	b.n	800209c <_malloc_r+0xa8>
 80020de:	230c      	movs	r3, #12
 80020e0:	6033      	str	r3, [r6, #0]
 80020e2:	4630      	mov	r0, r6
 80020e4:	f000 f80c 	bl	8002100 <__malloc_unlock>
 80020e8:	e794      	b.n	8002014 <_malloc_r+0x20>
 80020ea:	6005      	str	r5, [r0, #0]
 80020ec:	e7d6      	b.n	800209c <_malloc_r+0xa8>
 80020ee:	bf00      	nop
 80020f0:	200001ec 	.word	0x200001ec

080020f4 <__malloc_lock>:
 80020f4:	4801      	ldr	r0, [pc, #4]	@ (80020fc <__malloc_lock+0x8>)
 80020f6:	f7ff bf00 	b.w	8001efa <__retarget_lock_acquire_recursive>
 80020fa:	bf00      	nop
 80020fc:	200001e4 	.word	0x200001e4

08002100 <__malloc_unlock>:
 8002100:	4801      	ldr	r0, [pc, #4]	@ (8002108 <__malloc_unlock+0x8>)
 8002102:	f7ff befb 	b.w	8001efc <__retarget_lock_release_recursive>
 8002106:	bf00      	nop
 8002108:	200001e4 	.word	0x200001e4

0800210c <__sfputc_r>:
 800210c:	6893      	ldr	r3, [r2, #8]
 800210e:	3b01      	subs	r3, #1
 8002110:	2b00      	cmp	r3, #0
 8002112:	b410      	push	{r4}
 8002114:	6093      	str	r3, [r2, #8]
 8002116:	da08      	bge.n	800212a <__sfputc_r+0x1e>
 8002118:	6994      	ldr	r4, [r2, #24]
 800211a:	42a3      	cmp	r3, r4
 800211c:	db01      	blt.n	8002122 <__sfputc_r+0x16>
 800211e:	290a      	cmp	r1, #10
 8002120:	d103      	bne.n	800212a <__sfputc_r+0x1e>
 8002122:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002126:	f000 bb6b 	b.w	8002800 <__swbuf_r>
 800212a:	6813      	ldr	r3, [r2, #0]
 800212c:	1c58      	adds	r0, r3, #1
 800212e:	6010      	str	r0, [r2, #0]
 8002130:	7019      	strb	r1, [r3, #0]
 8002132:	4608      	mov	r0, r1
 8002134:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002138:	4770      	bx	lr

0800213a <__sfputs_r>:
 800213a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800213c:	4606      	mov	r6, r0
 800213e:	460f      	mov	r7, r1
 8002140:	4614      	mov	r4, r2
 8002142:	18d5      	adds	r5, r2, r3
 8002144:	42ac      	cmp	r4, r5
 8002146:	d101      	bne.n	800214c <__sfputs_r+0x12>
 8002148:	2000      	movs	r0, #0
 800214a:	e007      	b.n	800215c <__sfputs_r+0x22>
 800214c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002150:	463a      	mov	r2, r7
 8002152:	4630      	mov	r0, r6
 8002154:	f7ff ffda 	bl	800210c <__sfputc_r>
 8002158:	1c43      	adds	r3, r0, #1
 800215a:	d1f3      	bne.n	8002144 <__sfputs_r+0xa>
 800215c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002160 <_vfiprintf_r>:
 8002160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002164:	460d      	mov	r5, r1
 8002166:	b09d      	sub	sp, #116	@ 0x74
 8002168:	4614      	mov	r4, r2
 800216a:	4698      	mov	r8, r3
 800216c:	4606      	mov	r6, r0
 800216e:	b118      	cbz	r0, 8002178 <_vfiprintf_r+0x18>
 8002170:	6a03      	ldr	r3, [r0, #32]
 8002172:	b90b      	cbnz	r3, 8002178 <_vfiprintf_r+0x18>
 8002174:	f7ff fdbc 	bl	8001cf0 <__sinit>
 8002178:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800217a:	07d9      	lsls	r1, r3, #31
 800217c:	d405      	bmi.n	800218a <_vfiprintf_r+0x2a>
 800217e:	89ab      	ldrh	r3, [r5, #12]
 8002180:	059a      	lsls	r2, r3, #22
 8002182:	d402      	bmi.n	800218a <_vfiprintf_r+0x2a>
 8002184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002186:	f7ff feb8 	bl	8001efa <__retarget_lock_acquire_recursive>
 800218a:	89ab      	ldrh	r3, [r5, #12]
 800218c:	071b      	lsls	r3, r3, #28
 800218e:	d501      	bpl.n	8002194 <_vfiprintf_r+0x34>
 8002190:	692b      	ldr	r3, [r5, #16]
 8002192:	b99b      	cbnz	r3, 80021bc <_vfiprintf_r+0x5c>
 8002194:	4629      	mov	r1, r5
 8002196:	4630      	mov	r0, r6
 8002198:	f000 fb70 	bl	800287c <__swsetup_r>
 800219c:	b170      	cbz	r0, 80021bc <_vfiprintf_r+0x5c>
 800219e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80021a0:	07dc      	lsls	r4, r3, #31
 80021a2:	d504      	bpl.n	80021ae <_vfiprintf_r+0x4e>
 80021a4:	f04f 30ff 	mov.w	r0, #4294967295
 80021a8:	b01d      	add	sp, #116	@ 0x74
 80021aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021ae:	89ab      	ldrh	r3, [r5, #12]
 80021b0:	0598      	lsls	r0, r3, #22
 80021b2:	d4f7      	bmi.n	80021a4 <_vfiprintf_r+0x44>
 80021b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80021b6:	f7ff fea1 	bl	8001efc <__retarget_lock_release_recursive>
 80021ba:	e7f3      	b.n	80021a4 <_vfiprintf_r+0x44>
 80021bc:	2300      	movs	r3, #0
 80021be:	9309      	str	r3, [sp, #36]	@ 0x24
 80021c0:	2320      	movs	r3, #32
 80021c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80021c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80021ca:	2330      	movs	r3, #48	@ 0x30
 80021cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800237c <_vfiprintf_r+0x21c>
 80021d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80021d4:	f04f 0901 	mov.w	r9, #1
 80021d8:	4623      	mov	r3, r4
 80021da:	469a      	mov	sl, r3
 80021dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80021e0:	b10a      	cbz	r2, 80021e6 <_vfiprintf_r+0x86>
 80021e2:	2a25      	cmp	r2, #37	@ 0x25
 80021e4:	d1f9      	bne.n	80021da <_vfiprintf_r+0x7a>
 80021e6:	ebba 0b04 	subs.w	fp, sl, r4
 80021ea:	d00b      	beq.n	8002204 <_vfiprintf_r+0xa4>
 80021ec:	465b      	mov	r3, fp
 80021ee:	4622      	mov	r2, r4
 80021f0:	4629      	mov	r1, r5
 80021f2:	4630      	mov	r0, r6
 80021f4:	f7ff ffa1 	bl	800213a <__sfputs_r>
 80021f8:	3001      	adds	r0, #1
 80021fa:	f000 80a7 	beq.w	800234c <_vfiprintf_r+0x1ec>
 80021fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002200:	445a      	add	r2, fp
 8002202:	9209      	str	r2, [sp, #36]	@ 0x24
 8002204:	f89a 3000 	ldrb.w	r3, [sl]
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 809f 	beq.w	800234c <_vfiprintf_r+0x1ec>
 800220e:	2300      	movs	r3, #0
 8002210:	f04f 32ff 	mov.w	r2, #4294967295
 8002214:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002218:	f10a 0a01 	add.w	sl, sl, #1
 800221c:	9304      	str	r3, [sp, #16]
 800221e:	9307      	str	r3, [sp, #28]
 8002220:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002224:	931a      	str	r3, [sp, #104]	@ 0x68
 8002226:	4654      	mov	r4, sl
 8002228:	2205      	movs	r2, #5
 800222a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800222e:	4853      	ldr	r0, [pc, #332]	@ (800237c <_vfiprintf_r+0x21c>)
 8002230:	f7fd fffe 	bl	8000230 <memchr>
 8002234:	9a04      	ldr	r2, [sp, #16]
 8002236:	b9d8      	cbnz	r0, 8002270 <_vfiprintf_r+0x110>
 8002238:	06d1      	lsls	r1, r2, #27
 800223a:	bf44      	itt	mi
 800223c:	2320      	movmi	r3, #32
 800223e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002242:	0713      	lsls	r3, r2, #28
 8002244:	bf44      	itt	mi
 8002246:	232b      	movmi	r3, #43	@ 0x2b
 8002248:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800224c:	f89a 3000 	ldrb.w	r3, [sl]
 8002250:	2b2a      	cmp	r3, #42	@ 0x2a
 8002252:	d015      	beq.n	8002280 <_vfiprintf_r+0x120>
 8002254:	9a07      	ldr	r2, [sp, #28]
 8002256:	4654      	mov	r4, sl
 8002258:	2000      	movs	r0, #0
 800225a:	f04f 0c0a 	mov.w	ip, #10
 800225e:	4621      	mov	r1, r4
 8002260:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002264:	3b30      	subs	r3, #48	@ 0x30
 8002266:	2b09      	cmp	r3, #9
 8002268:	d94b      	bls.n	8002302 <_vfiprintf_r+0x1a2>
 800226a:	b1b0      	cbz	r0, 800229a <_vfiprintf_r+0x13a>
 800226c:	9207      	str	r2, [sp, #28]
 800226e:	e014      	b.n	800229a <_vfiprintf_r+0x13a>
 8002270:	eba0 0308 	sub.w	r3, r0, r8
 8002274:	fa09 f303 	lsl.w	r3, r9, r3
 8002278:	4313      	orrs	r3, r2
 800227a:	9304      	str	r3, [sp, #16]
 800227c:	46a2      	mov	sl, r4
 800227e:	e7d2      	b.n	8002226 <_vfiprintf_r+0xc6>
 8002280:	9b03      	ldr	r3, [sp, #12]
 8002282:	1d19      	adds	r1, r3, #4
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	9103      	str	r1, [sp, #12]
 8002288:	2b00      	cmp	r3, #0
 800228a:	bfbb      	ittet	lt
 800228c:	425b      	neglt	r3, r3
 800228e:	f042 0202 	orrlt.w	r2, r2, #2
 8002292:	9307      	strge	r3, [sp, #28]
 8002294:	9307      	strlt	r3, [sp, #28]
 8002296:	bfb8      	it	lt
 8002298:	9204      	strlt	r2, [sp, #16]
 800229a:	7823      	ldrb	r3, [r4, #0]
 800229c:	2b2e      	cmp	r3, #46	@ 0x2e
 800229e:	d10a      	bne.n	80022b6 <_vfiprintf_r+0x156>
 80022a0:	7863      	ldrb	r3, [r4, #1]
 80022a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80022a4:	d132      	bne.n	800230c <_vfiprintf_r+0x1ac>
 80022a6:	9b03      	ldr	r3, [sp, #12]
 80022a8:	1d1a      	adds	r2, r3, #4
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	9203      	str	r2, [sp, #12]
 80022ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80022b2:	3402      	adds	r4, #2
 80022b4:	9305      	str	r3, [sp, #20]
 80022b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800238c <_vfiprintf_r+0x22c>
 80022ba:	7821      	ldrb	r1, [r4, #0]
 80022bc:	2203      	movs	r2, #3
 80022be:	4650      	mov	r0, sl
 80022c0:	f7fd ffb6 	bl	8000230 <memchr>
 80022c4:	b138      	cbz	r0, 80022d6 <_vfiprintf_r+0x176>
 80022c6:	9b04      	ldr	r3, [sp, #16]
 80022c8:	eba0 000a 	sub.w	r0, r0, sl
 80022cc:	2240      	movs	r2, #64	@ 0x40
 80022ce:	4082      	lsls	r2, r0
 80022d0:	4313      	orrs	r3, r2
 80022d2:	3401      	adds	r4, #1
 80022d4:	9304      	str	r3, [sp, #16]
 80022d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022da:	4829      	ldr	r0, [pc, #164]	@ (8002380 <_vfiprintf_r+0x220>)
 80022dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80022e0:	2206      	movs	r2, #6
 80022e2:	f7fd ffa5 	bl	8000230 <memchr>
 80022e6:	2800      	cmp	r0, #0
 80022e8:	d03f      	beq.n	800236a <_vfiprintf_r+0x20a>
 80022ea:	4b26      	ldr	r3, [pc, #152]	@ (8002384 <_vfiprintf_r+0x224>)
 80022ec:	bb1b      	cbnz	r3, 8002336 <_vfiprintf_r+0x1d6>
 80022ee:	9b03      	ldr	r3, [sp, #12]
 80022f0:	3307      	adds	r3, #7
 80022f2:	f023 0307 	bic.w	r3, r3, #7
 80022f6:	3308      	adds	r3, #8
 80022f8:	9303      	str	r3, [sp, #12]
 80022fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80022fc:	443b      	add	r3, r7
 80022fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8002300:	e76a      	b.n	80021d8 <_vfiprintf_r+0x78>
 8002302:	fb0c 3202 	mla	r2, ip, r2, r3
 8002306:	460c      	mov	r4, r1
 8002308:	2001      	movs	r0, #1
 800230a:	e7a8      	b.n	800225e <_vfiprintf_r+0xfe>
 800230c:	2300      	movs	r3, #0
 800230e:	3401      	adds	r4, #1
 8002310:	9305      	str	r3, [sp, #20]
 8002312:	4619      	mov	r1, r3
 8002314:	f04f 0c0a 	mov.w	ip, #10
 8002318:	4620      	mov	r0, r4
 800231a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800231e:	3a30      	subs	r2, #48	@ 0x30
 8002320:	2a09      	cmp	r2, #9
 8002322:	d903      	bls.n	800232c <_vfiprintf_r+0x1cc>
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0c6      	beq.n	80022b6 <_vfiprintf_r+0x156>
 8002328:	9105      	str	r1, [sp, #20]
 800232a:	e7c4      	b.n	80022b6 <_vfiprintf_r+0x156>
 800232c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002330:	4604      	mov	r4, r0
 8002332:	2301      	movs	r3, #1
 8002334:	e7f0      	b.n	8002318 <_vfiprintf_r+0x1b8>
 8002336:	ab03      	add	r3, sp, #12
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	462a      	mov	r2, r5
 800233c:	4b12      	ldr	r3, [pc, #72]	@ (8002388 <_vfiprintf_r+0x228>)
 800233e:	a904      	add	r1, sp, #16
 8002340:	4630      	mov	r0, r6
 8002342:	f3af 8000 	nop.w
 8002346:	4607      	mov	r7, r0
 8002348:	1c78      	adds	r0, r7, #1
 800234a:	d1d6      	bne.n	80022fa <_vfiprintf_r+0x19a>
 800234c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800234e:	07d9      	lsls	r1, r3, #31
 8002350:	d405      	bmi.n	800235e <_vfiprintf_r+0x1fe>
 8002352:	89ab      	ldrh	r3, [r5, #12]
 8002354:	059a      	lsls	r2, r3, #22
 8002356:	d402      	bmi.n	800235e <_vfiprintf_r+0x1fe>
 8002358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800235a:	f7ff fdcf 	bl	8001efc <__retarget_lock_release_recursive>
 800235e:	89ab      	ldrh	r3, [r5, #12]
 8002360:	065b      	lsls	r3, r3, #25
 8002362:	f53f af1f 	bmi.w	80021a4 <_vfiprintf_r+0x44>
 8002366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002368:	e71e      	b.n	80021a8 <_vfiprintf_r+0x48>
 800236a:	ab03      	add	r3, sp, #12
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	462a      	mov	r2, r5
 8002370:	4b05      	ldr	r3, [pc, #20]	@ (8002388 <_vfiprintf_r+0x228>)
 8002372:	a904      	add	r1, sp, #16
 8002374:	4630      	mov	r0, r6
 8002376:	f000 f879 	bl	800246c <_printf_i>
 800237a:	e7e4      	b.n	8002346 <_vfiprintf_r+0x1e6>
 800237c:	08003354 	.word	0x08003354
 8002380:	0800335e 	.word	0x0800335e
 8002384:	00000000 	.word	0x00000000
 8002388:	0800213b 	.word	0x0800213b
 800238c:	0800335a 	.word	0x0800335a

08002390 <_printf_common>:
 8002390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002394:	4616      	mov	r6, r2
 8002396:	4698      	mov	r8, r3
 8002398:	688a      	ldr	r2, [r1, #8]
 800239a:	690b      	ldr	r3, [r1, #16]
 800239c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80023a0:	4293      	cmp	r3, r2
 80023a2:	bfb8      	it	lt
 80023a4:	4613      	movlt	r3, r2
 80023a6:	6033      	str	r3, [r6, #0]
 80023a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80023ac:	4607      	mov	r7, r0
 80023ae:	460c      	mov	r4, r1
 80023b0:	b10a      	cbz	r2, 80023b6 <_printf_common+0x26>
 80023b2:	3301      	adds	r3, #1
 80023b4:	6033      	str	r3, [r6, #0]
 80023b6:	6823      	ldr	r3, [r4, #0]
 80023b8:	0699      	lsls	r1, r3, #26
 80023ba:	bf42      	ittt	mi
 80023bc:	6833      	ldrmi	r3, [r6, #0]
 80023be:	3302      	addmi	r3, #2
 80023c0:	6033      	strmi	r3, [r6, #0]
 80023c2:	6825      	ldr	r5, [r4, #0]
 80023c4:	f015 0506 	ands.w	r5, r5, #6
 80023c8:	d106      	bne.n	80023d8 <_printf_common+0x48>
 80023ca:	f104 0a19 	add.w	sl, r4, #25
 80023ce:	68e3      	ldr	r3, [r4, #12]
 80023d0:	6832      	ldr	r2, [r6, #0]
 80023d2:	1a9b      	subs	r3, r3, r2
 80023d4:	42ab      	cmp	r3, r5
 80023d6:	dc26      	bgt.n	8002426 <_printf_common+0x96>
 80023d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80023dc:	6822      	ldr	r2, [r4, #0]
 80023de:	3b00      	subs	r3, #0
 80023e0:	bf18      	it	ne
 80023e2:	2301      	movne	r3, #1
 80023e4:	0692      	lsls	r2, r2, #26
 80023e6:	d42b      	bmi.n	8002440 <_printf_common+0xb0>
 80023e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80023ec:	4641      	mov	r1, r8
 80023ee:	4638      	mov	r0, r7
 80023f0:	47c8      	blx	r9
 80023f2:	3001      	adds	r0, #1
 80023f4:	d01e      	beq.n	8002434 <_printf_common+0xa4>
 80023f6:	6823      	ldr	r3, [r4, #0]
 80023f8:	6922      	ldr	r2, [r4, #16]
 80023fa:	f003 0306 	and.w	r3, r3, #6
 80023fe:	2b04      	cmp	r3, #4
 8002400:	bf02      	ittt	eq
 8002402:	68e5      	ldreq	r5, [r4, #12]
 8002404:	6833      	ldreq	r3, [r6, #0]
 8002406:	1aed      	subeq	r5, r5, r3
 8002408:	68a3      	ldr	r3, [r4, #8]
 800240a:	bf0c      	ite	eq
 800240c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002410:	2500      	movne	r5, #0
 8002412:	4293      	cmp	r3, r2
 8002414:	bfc4      	itt	gt
 8002416:	1a9b      	subgt	r3, r3, r2
 8002418:	18ed      	addgt	r5, r5, r3
 800241a:	2600      	movs	r6, #0
 800241c:	341a      	adds	r4, #26
 800241e:	42b5      	cmp	r5, r6
 8002420:	d11a      	bne.n	8002458 <_printf_common+0xc8>
 8002422:	2000      	movs	r0, #0
 8002424:	e008      	b.n	8002438 <_printf_common+0xa8>
 8002426:	2301      	movs	r3, #1
 8002428:	4652      	mov	r2, sl
 800242a:	4641      	mov	r1, r8
 800242c:	4638      	mov	r0, r7
 800242e:	47c8      	blx	r9
 8002430:	3001      	adds	r0, #1
 8002432:	d103      	bne.n	800243c <_printf_common+0xac>
 8002434:	f04f 30ff 	mov.w	r0, #4294967295
 8002438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800243c:	3501      	adds	r5, #1
 800243e:	e7c6      	b.n	80023ce <_printf_common+0x3e>
 8002440:	18e1      	adds	r1, r4, r3
 8002442:	1c5a      	adds	r2, r3, #1
 8002444:	2030      	movs	r0, #48	@ 0x30
 8002446:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800244a:	4422      	add	r2, r4
 800244c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002450:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002454:	3302      	adds	r3, #2
 8002456:	e7c7      	b.n	80023e8 <_printf_common+0x58>
 8002458:	2301      	movs	r3, #1
 800245a:	4622      	mov	r2, r4
 800245c:	4641      	mov	r1, r8
 800245e:	4638      	mov	r0, r7
 8002460:	47c8      	blx	r9
 8002462:	3001      	adds	r0, #1
 8002464:	d0e6      	beq.n	8002434 <_printf_common+0xa4>
 8002466:	3601      	adds	r6, #1
 8002468:	e7d9      	b.n	800241e <_printf_common+0x8e>
	...

0800246c <_printf_i>:
 800246c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002470:	7e0f      	ldrb	r7, [r1, #24]
 8002472:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002474:	2f78      	cmp	r7, #120	@ 0x78
 8002476:	4691      	mov	r9, r2
 8002478:	4680      	mov	r8, r0
 800247a:	460c      	mov	r4, r1
 800247c:	469a      	mov	sl, r3
 800247e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002482:	d807      	bhi.n	8002494 <_printf_i+0x28>
 8002484:	2f62      	cmp	r7, #98	@ 0x62
 8002486:	d80a      	bhi.n	800249e <_printf_i+0x32>
 8002488:	2f00      	cmp	r7, #0
 800248a:	f000 80d1 	beq.w	8002630 <_printf_i+0x1c4>
 800248e:	2f58      	cmp	r7, #88	@ 0x58
 8002490:	f000 80b8 	beq.w	8002604 <_printf_i+0x198>
 8002494:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002498:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800249c:	e03a      	b.n	8002514 <_printf_i+0xa8>
 800249e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80024a2:	2b15      	cmp	r3, #21
 80024a4:	d8f6      	bhi.n	8002494 <_printf_i+0x28>
 80024a6:	a101      	add	r1, pc, #4	@ (adr r1, 80024ac <_printf_i+0x40>)
 80024a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80024ac:	08002505 	.word	0x08002505
 80024b0:	08002519 	.word	0x08002519
 80024b4:	08002495 	.word	0x08002495
 80024b8:	08002495 	.word	0x08002495
 80024bc:	08002495 	.word	0x08002495
 80024c0:	08002495 	.word	0x08002495
 80024c4:	08002519 	.word	0x08002519
 80024c8:	08002495 	.word	0x08002495
 80024cc:	08002495 	.word	0x08002495
 80024d0:	08002495 	.word	0x08002495
 80024d4:	08002495 	.word	0x08002495
 80024d8:	08002617 	.word	0x08002617
 80024dc:	08002543 	.word	0x08002543
 80024e0:	080025d1 	.word	0x080025d1
 80024e4:	08002495 	.word	0x08002495
 80024e8:	08002495 	.word	0x08002495
 80024ec:	08002639 	.word	0x08002639
 80024f0:	08002495 	.word	0x08002495
 80024f4:	08002543 	.word	0x08002543
 80024f8:	08002495 	.word	0x08002495
 80024fc:	08002495 	.word	0x08002495
 8002500:	080025d9 	.word	0x080025d9
 8002504:	6833      	ldr	r3, [r6, #0]
 8002506:	1d1a      	adds	r2, r3, #4
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6032      	str	r2, [r6, #0]
 800250c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002510:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002514:	2301      	movs	r3, #1
 8002516:	e09c      	b.n	8002652 <_printf_i+0x1e6>
 8002518:	6833      	ldr	r3, [r6, #0]
 800251a:	6820      	ldr	r0, [r4, #0]
 800251c:	1d19      	adds	r1, r3, #4
 800251e:	6031      	str	r1, [r6, #0]
 8002520:	0606      	lsls	r6, r0, #24
 8002522:	d501      	bpl.n	8002528 <_printf_i+0xbc>
 8002524:	681d      	ldr	r5, [r3, #0]
 8002526:	e003      	b.n	8002530 <_printf_i+0xc4>
 8002528:	0645      	lsls	r5, r0, #25
 800252a:	d5fb      	bpl.n	8002524 <_printf_i+0xb8>
 800252c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002530:	2d00      	cmp	r5, #0
 8002532:	da03      	bge.n	800253c <_printf_i+0xd0>
 8002534:	232d      	movs	r3, #45	@ 0x2d
 8002536:	426d      	negs	r5, r5
 8002538:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800253c:	4858      	ldr	r0, [pc, #352]	@ (80026a0 <_printf_i+0x234>)
 800253e:	230a      	movs	r3, #10
 8002540:	e011      	b.n	8002566 <_printf_i+0xfa>
 8002542:	6821      	ldr	r1, [r4, #0]
 8002544:	6833      	ldr	r3, [r6, #0]
 8002546:	0608      	lsls	r0, r1, #24
 8002548:	f853 5b04 	ldr.w	r5, [r3], #4
 800254c:	d402      	bmi.n	8002554 <_printf_i+0xe8>
 800254e:	0649      	lsls	r1, r1, #25
 8002550:	bf48      	it	mi
 8002552:	b2ad      	uxthmi	r5, r5
 8002554:	2f6f      	cmp	r7, #111	@ 0x6f
 8002556:	4852      	ldr	r0, [pc, #328]	@ (80026a0 <_printf_i+0x234>)
 8002558:	6033      	str	r3, [r6, #0]
 800255a:	bf14      	ite	ne
 800255c:	230a      	movne	r3, #10
 800255e:	2308      	moveq	r3, #8
 8002560:	2100      	movs	r1, #0
 8002562:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002566:	6866      	ldr	r6, [r4, #4]
 8002568:	60a6      	str	r6, [r4, #8]
 800256a:	2e00      	cmp	r6, #0
 800256c:	db05      	blt.n	800257a <_printf_i+0x10e>
 800256e:	6821      	ldr	r1, [r4, #0]
 8002570:	432e      	orrs	r6, r5
 8002572:	f021 0104 	bic.w	r1, r1, #4
 8002576:	6021      	str	r1, [r4, #0]
 8002578:	d04b      	beq.n	8002612 <_printf_i+0x1a6>
 800257a:	4616      	mov	r6, r2
 800257c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002580:	fb03 5711 	mls	r7, r3, r1, r5
 8002584:	5dc7      	ldrb	r7, [r0, r7]
 8002586:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800258a:	462f      	mov	r7, r5
 800258c:	42bb      	cmp	r3, r7
 800258e:	460d      	mov	r5, r1
 8002590:	d9f4      	bls.n	800257c <_printf_i+0x110>
 8002592:	2b08      	cmp	r3, #8
 8002594:	d10b      	bne.n	80025ae <_printf_i+0x142>
 8002596:	6823      	ldr	r3, [r4, #0]
 8002598:	07df      	lsls	r7, r3, #31
 800259a:	d508      	bpl.n	80025ae <_printf_i+0x142>
 800259c:	6923      	ldr	r3, [r4, #16]
 800259e:	6861      	ldr	r1, [r4, #4]
 80025a0:	4299      	cmp	r1, r3
 80025a2:	bfde      	ittt	le
 80025a4:	2330      	movle	r3, #48	@ 0x30
 80025a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80025aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80025ae:	1b92      	subs	r2, r2, r6
 80025b0:	6122      	str	r2, [r4, #16]
 80025b2:	f8cd a000 	str.w	sl, [sp]
 80025b6:	464b      	mov	r3, r9
 80025b8:	aa03      	add	r2, sp, #12
 80025ba:	4621      	mov	r1, r4
 80025bc:	4640      	mov	r0, r8
 80025be:	f7ff fee7 	bl	8002390 <_printf_common>
 80025c2:	3001      	adds	r0, #1
 80025c4:	d14a      	bne.n	800265c <_printf_i+0x1f0>
 80025c6:	f04f 30ff 	mov.w	r0, #4294967295
 80025ca:	b004      	add	sp, #16
 80025cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025d0:	6823      	ldr	r3, [r4, #0]
 80025d2:	f043 0320 	orr.w	r3, r3, #32
 80025d6:	6023      	str	r3, [r4, #0]
 80025d8:	4832      	ldr	r0, [pc, #200]	@ (80026a4 <_printf_i+0x238>)
 80025da:	2778      	movs	r7, #120	@ 0x78
 80025dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80025e0:	6823      	ldr	r3, [r4, #0]
 80025e2:	6831      	ldr	r1, [r6, #0]
 80025e4:	061f      	lsls	r7, r3, #24
 80025e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80025ea:	d402      	bmi.n	80025f2 <_printf_i+0x186>
 80025ec:	065f      	lsls	r7, r3, #25
 80025ee:	bf48      	it	mi
 80025f0:	b2ad      	uxthmi	r5, r5
 80025f2:	6031      	str	r1, [r6, #0]
 80025f4:	07d9      	lsls	r1, r3, #31
 80025f6:	bf44      	itt	mi
 80025f8:	f043 0320 	orrmi.w	r3, r3, #32
 80025fc:	6023      	strmi	r3, [r4, #0]
 80025fe:	b11d      	cbz	r5, 8002608 <_printf_i+0x19c>
 8002600:	2310      	movs	r3, #16
 8002602:	e7ad      	b.n	8002560 <_printf_i+0xf4>
 8002604:	4826      	ldr	r0, [pc, #152]	@ (80026a0 <_printf_i+0x234>)
 8002606:	e7e9      	b.n	80025dc <_printf_i+0x170>
 8002608:	6823      	ldr	r3, [r4, #0]
 800260a:	f023 0320 	bic.w	r3, r3, #32
 800260e:	6023      	str	r3, [r4, #0]
 8002610:	e7f6      	b.n	8002600 <_printf_i+0x194>
 8002612:	4616      	mov	r6, r2
 8002614:	e7bd      	b.n	8002592 <_printf_i+0x126>
 8002616:	6833      	ldr	r3, [r6, #0]
 8002618:	6825      	ldr	r5, [r4, #0]
 800261a:	6961      	ldr	r1, [r4, #20]
 800261c:	1d18      	adds	r0, r3, #4
 800261e:	6030      	str	r0, [r6, #0]
 8002620:	062e      	lsls	r6, r5, #24
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	d501      	bpl.n	800262a <_printf_i+0x1be>
 8002626:	6019      	str	r1, [r3, #0]
 8002628:	e002      	b.n	8002630 <_printf_i+0x1c4>
 800262a:	0668      	lsls	r0, r5, #25
 800262c:	d5fb      	bpl.n	8002626 <_printf_i+0x1ba>
 800262e:	8019      	strh	r1, [r3, #0]
 8002630:	2300      	movs	r3, #0
 8002632:	6123      	str	r3, [r4, #16]
 8002634:	4616      	mov	r6, r2
 8002636:	e7bc      	b.n	80025b2 <_printf_i+0x146>
 8002638:	6833      	ldr	r3, [r6, #0]
 800263a:	1d1a      	adds	r2, r3, #4
 800263c:	6032      	str	r2, [r6, #0]
 800263e:	681e      	ldr	r6, [r3, #0]
 8002640:	6862      	ldr	r2, [r4, #4]
 8002642:	2100      	movs	r1, #0
 8002644:	4630      	mov	r0, r6
 8002646:	f7fd fdf3 	bl	8000230 <memchr>
 800264a:	b108      	cbz	r0, 8002650 <_printf_i+0x1e4>
 800264c:	1b80      	subs	r0, r0, r6
 800264e:	6060      	str	r0, [r4, #4]
 8002650:	6863      	ldr	r3, [r4, #4]
 8002652:	6123      	str	r3, [r4, #16]
 8002654:	2300      	movs	r3, #0
 8002656:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800265a:	e7aa      	b.n	80025b2 <_printf_i+0x146>
 800265c:	6923      	ldr	r3, [r4, #16]
 800265e:	4632      	mov	r2, r6
 8002660:	4649      	mov	r1, r9
 8002662:	4640      	mov	r0, r8
 8002664:	47d0      	blx	sl
 8002666:	3001      	adds	r0, #1
 8002668:	d0ad      	beq.n	80025c6 <_printf_i+0x15a>
 800266a:	6823      	ldr	r3, [r4, #0]
 800266c:	079b      	lsls	r3, r3, #30
 800266e:	d413      	bmi.n	8002698 <_printf_i+0x22c>
 8002670:	68e0      	ldr	r0, [r4, #12]
 8002672:	9b03      	ldr	r3, [sp, #12]
 8002674:	4298      	cmp	r0, r3
 8002676:	bfb8      	it	lt
 8002678:	4618      	movlt	r0, r3
 800267a:	e7a6      	b.n	80025ca <_printf_i+0x15e>
 800267c:	2301      	movs	r3, #1
 800267e:	4632      	mov	r2, r6
 8002680:	4649      	mov	r1, r9
 8002682:	4640      	mov	r0, r8
 8002684:	47d0      	blx	sl
 8002686:	3001      	adds	r0, #1
 8002688:	d09d      	beq.n	80025c6 <_printf_i+0x15a>
 800268a:	3501      	adds	r5, #1
 800268c:	68e3      	ldr	r3, [r4, #12]
 800268e:	9903      	ldr	r1, [sp, #12]
 8002690:	1a5b      	subs	r3, r3, r1
 8002692:	42ab      	cmp	r3, r5
 8002694:	dcf2      	bgt.n	800267c <_printf_i+0x210>
 8002696:	e7eb      	b.n	8002670 <_printf_i+0x204>
 8002698:	2500      	movs	r5, #0
 800269a:	f104 0619 	add.w	r6, r4, #25
 800269e:	e7f5      	b.n	800268c <_printf_i+0x220>
 80026a0:	08003365 	.word	0x08003365
 80026a4:	08003376 	.word	0x08003376

080026a8 <__sflush_r>:
 80026a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80026ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026b0:	0716      	lsls	r6, r2, #28
 80026b2:	4605      	mov	r5, r0
 80026b4:	460c      	mov	r4, r1
 80026b6:	d454      	bmi.n	8002762 <__sflush_r+0xba>
 80026b8:	684b      	ldr	r3, [r1, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	dc02      	bgt.n	80026c4 <__sflush_r+0x1c>
 80026be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	dd48      	ble.n	8002756 <__sflush_r+0xae>
 80026c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80026c6:	2e00      	cmp	r6, #0
 80026c8:	d045      	beq.n	8002756 <__sflush_r+0xae>
 80026ca:	2300      	movs	r3, #0
 80026cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80026d0:	682f      	ldr	r7, [r5, #0]
 80026d2:	6a21      	ldr	r1, [r4, #32]
 80026d4:	602b      	str	r3, [r5, #0]
 80026d6:	d030      	beq.n	800273a <__sflush_r+0x92>
 80026d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80026da:	89a3      	ldrh	r3, [r4, #12]
 80026dc:	0759      	lsls	r1, r3, #29
 80026de:	d505      	bpl.n	80026ec <__sflush_r+0x44>
 80026e0:	6863      	ldr	r3, [r4, #4]
 80026e2:	1ad2      	subs	r2, r2, r3
 80026e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80026e6:	b10b      	cbz	r3, 80026ec <__sflush_r+0x44>
 80026e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80026ea:	1ad2      	subs	r2, r2, r3
 80026ec:	2300      	movs	r3, #0
 80026ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80026f0:	6a21      	ldr	r1, [r4, #32]
 80026f2:	4628      	mov	r0, r5
 80026f4:	47b0      	blx	r6
 80026f6:	1c43      	adds	r3, r0, #1
 80026f8:	89a3      	ldrh	r3, [r4, #12]
 80026fa:	d106      	bne.n	800270a <__sflush_r+0x62>
 80026fc:	6829      	ldr	r1, [r5, #0]
 80026fe:	291d      	cmp	r1, #29
 8002700:	d82b      	bhi.n	800275a <__sflush_r+0xb2>
 8002702:	4a2a      	ldr	r2, [pc, #168]	@ (80027ac <__sflush_r+0x104>)
 8002704:	40ca      	lsrs	r2, r1
 8002706:	07d6      	lsls	r6, r2, #31
 8002708:	d527      	bpl.n	800275a <__sflush_r+0xb2>
 800270a:	2200      	movs	r2, #0
 800270c:	6062      	str	r2, [r4, #4]
 800270e:	04d9      	lsls	r1, r3, #19
 8002710:	6922      	ldr	r2, [r4, #16]
 8002712:	6022      	str	r2, [r4, #0]
 8002714:	d504      	bpl.n	8002720 <__sflush_r+0x78>
 8002716:	1c42      	adds	r2, r0, #1
 8002718:	d101      	bne.n	800271e <__sflush_r+0x76>
 800271a:	682b      	ldr	r3, [r5, #0]
 800271c:	b903      	cbnz	r3, 8002720 <__sflush_r+0x78>
 800271e:	6560      	str	r0, [r4, #84]	@ 0x54
 8002720:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002722:	602f      	str	r7, [r5, #0]
 8002724:	b1b9      	cbz	r1, 8002756 <__sflush_r+0xae>
 8002726:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800272a:	4299      	cmp	r1, r3
 800272c:	d002      	beq.n	8002734 <__sflush_r+0x8c>
 800272e:	4628      	mov	r0, r5
 8002730:	f7ff fbf4 	bl	8001f1c <_free_r>
 8002734:	2300      	movs	r3, #0
 8002736:	6363      	str	r3, [r4, #52]	@ 0x34
 8002738:	e00d      	b.n	8002756 <__sflush_r+0xae>
 800273a:	2301      	movs	r3, #1
 800273c:	4628      	mov	r0, r5
 800273e:	47b0      	blx	r6
 8002740:	4602      	mov	r2, r0
 8002742:	1c50      	adds	r0, r2, #1
 8002744:	d1c9      	bne.n	80026da <__sflush_r+0x32>
 8002746:	682b      	ldr	r3, [r5, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0c6      	beq.n	80026da <__sflush_r+0x32>
 800274c:	2b1d      	cmp	r3, #29
 800274e:	d001      	beq.n	8002754 <__sflush_r+0xac>
 8002750:	2b16      	cmp	r3, #22
 8002752:	d11e      	bne.n	8002792 <__sflush_r+0xea>
 8002754:	602f      	str	r7, [r5, #0]
 8002756:	2000      	movs	r0, #0
 8002758:	e022      	b.n	80027a0 <__sflush_r+0xf8>
 800275a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800275e:	b21b      	sxth	r3, r3
 8002760:	e01b      	b.n	800279a <__sflush_r+0xf2>
 8002762:	690f      	ldr	r7, [r1, #16]
 8002764:	2f00      	cmp	r7, #0
 8002766:	d0f6      	beq.n	8002756 <__sflush_r+0xae>
 8002768:	0793      	lsls	r3, r2, #30
 800276a:	680e      	ldr	r6, [r1, #0]
 800276c:	bf08      	it	eq
 800276e:	694b      	ldreq	r3, [r1, #20]
 8002770:	600f      	str	r7, [r1, #0]
 8002772:	bf18      	it	ne
 8002774:	2300      	movne	r3, #0
 8002776:	eba6 0807 	sub.w	r8, r6, r7
 800277a:	608b      	str	r3, [r1, #8]
 800277c:	f1b8 0f00 	cmp.w	r8, #0
 8002780:	dde9      	ble.n	8002756 <__sflush_r+0xae>
 8002782:	6a21      	ldr	r1, [r4, #32]
 8002784:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002786:	4643      	mov	r3, r8
 8002788:	463a      	mov	r2, r7
 800278a:	4628      	mov	r0, r5
 800278c:	47b0      	blx	r6
 800278e:	2800      	cmp	r0, #0
 8002790:	dc08      	bgt.n	80027a4 <__sflush_r+0xfc>
 8002792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800279a:	81a3      	strh	r3, [r4, #12]
 800279c:	f04f 30ff 	mov.w	r0, #4294967295
 80027a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027a4:	4407      	add	r7, r0
 80027a6:	eba8 0800 	sub.w	r8, r8, r0
 80027aa:	e7e7      	b.n	800277c <__sflush_r+0xd4>
 80027ac:	20400001 	.word	0x20400001

080027b0 <_fflush_r>:
 80027b0:	b538      	push	{r3, r4, r5, lr}
 80027b2:	690b      	ldr	r3, [r1, #16]
 80027b4:	4605      	mov	r5, r0
 80027b6:	460c      	mov	r4, r1
 80027b8:	b913      	cbnz	r3, 80027c0 <_fflush_r+0x10>
 80027ba:	2500      	movs	r5, #0
 80027bc:	4628      	mov	r0, r5
 80027be:	bd38      	pop	{r3, r4, r5, pc}
 80027c0:	b118      	cbz	r0, 80027ca <_fflush_r+0x1a>
 80027c2:	6a03      	ldr	r3, [r0, #32]
 80027c4:	b90b      	cbnz	r3, 80027ca <_fflush_r+0x1a>
 80027c6:	f7ff fa93 	bl	8001cf0 <__sinit>
 80027ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0f3      	beq.n	80027ba <_fflush_r+0xa>
 80027d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80027d4:	07d0      	lsls	r0, r2, #31
 80027d6:	d404      	bmi.n	80027e2 <_fflush_r+0x32>
 80027d8:	0599      	lsls	r1, r3, #22
 80027da:	d402      	bmi.n	80027e2 <_fflush_r+0x32>
 80027dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80027de:	f7ff fb8c 	bl	8001efa <__retarget_lock_acquire_recursive>
 80027e2:	4628      	mov	r0, r5
 80027e4:	4621      	mov	r1, r4
 80027e6:	f7ff ff5f 	bl	80026a8 <__sflush_r>
 80027ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80027ec:	07da      	lsls	r2, r3, #31
 80027ee:	4605      	mov	r5, r0
 80027f0:	d4e4      	bmi.n	80027bc <_fflush_r+0xc>
 80027f2:	89a3      	ldrh	r3, [r4, #12]
 80027f4:	059b      	lsls	r3, r3, #22
 80027f6:	d4e1      	bmi.n	80027bc <_fflush_r+0xc>
 80027f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80027fa:	f7ff fb7f 	bl	8001efc <__retarget_lock_release_recursive>
 80027fe:	e7dd      	b.n	80027bc <_fflush_r+0xc>

08002800 <__swbuf_r>:
 8002800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002802:	460e      	mov	r6, r1
 8002804:	4614      	mov	r4, r2
 8002806:	4605      	mov	r5, r0
 8002808:	b118      	cbz	r0, 8002812 <__swbuf_r+0x12>
 800280a:	6a03      	ldr	r3, [r0, #32]
 800280c:	b90b      	cbnz	r3, 8002812 <__swbuf_r+0x12>
 800280e:	f7ff fa6f 	bl	8001cf0 <__sinit>
 8002812:	69a3      	ldr	r3, [r4, #24]
 8002814:	60a3      	str	r3, [r4, #8]
 8002816:	89a3      	ldrh	r3, [r4, #12]
 8002818:	071a      	lsls	r2, r3, #28
 800281a:	d501      	bpl.n	8002820 <__swbuf_r+0x20>
 800281c:	6923      	ldr	r3, [r4, #16]
 800281e:	b943      	cbnz	r3, 8002832 <__swbuf_r+0x32>
 8002820:	4621      	mov	r1, r4
 8002822:	4628      	mov	r0, r5
 8002824:	f000 f82a 	bl	800287c <__swsetup_r>
 8002828:	b118      	cbz	r0, 8002832 <__swbuf_r+0x32>
 800282a:	f04f 37ff 	mov.w	r7, #4294967295
 800282e:	4638      	mov	r0, r7
 8002830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002832:	6823      	ldr	r3, [r4, #0]
 8002834:	6922      	ldr	r2, [r4, #16]
 8002836:	1a98      	subs	r0, r3, r2
 8002838:	6963      	ldr	r3, [r4, #20]
 800283a:	b2f6      	uxtb	r6, r6
 800283c:	4283      	cmp	r3, r0
 800283e:	4637      	mov	r7, r6
 8002840:	dc05      	bgt.n	800284e <__swbuf_r+0x4e>
 8002842:	4621      	mov	r1, r4
 8002844:	4628      	mov	r0, r5
 8002846:	f7ff ffb3 	bl	80027b0 <_fflush_r>
 800284a:	2800      	cmp	r0, #0
 800284c:	d1ed      	bne.n	800282a <__swbuf_r+0x2a>
 800284e:	68a3      	ldr	r3, [r4, #8]
 8002850:	3b01      	subs	r3, #1
 8002852:	60a3      	str	r3, [r4, #8]
 8002854:	6823      	ldr	r3, [r4, #0]
 8002856:	1c5a      	adds	r2, r3, #1
 8002858:	6022      	str	r2, [r4, #0]
 800285a:	701e      	strb	r6, [r3, #0]
 800285c:	6962      	ldr	r2, [r4, #20]
 800285e:	1c43      	adds	r3, r0, #1
 8002860:	429a      	cmp	r2, r3
 8002862:	d004      	beq.n	800286e <__swbuf_r+0x6e>
 8002864:	89a3      	ldrh	r3, [r4, #12]
 8002866:	07db      	lsls	r3, r3, #31
 8002868:	d5e1      	bpl.n	800282e <__swbuf_r+0x2e>
 800286a:	2e0a      	cmp	r6, #10
 800286c:	d1df      	bne.n	800282e <__swbuf_r+0x2e>
 800286e:	4621      	mov	r1, r4
 8002870:	4628      	mov	r0, r5
 8002872:	f7ff ff9d 	bl	80027b0 <_fflush_r>
 8002876:	2800      	cmp	r0, #0
 8002878:	d0d9      	beq.n	800282e <__swbuf_r+0x2e>
 800287a:	e7d6      	b.n	800282a <__swbuf_r+0x2a>

0800287c <__swsetup_r>:
 800287c:	b538      	push	{r3, r4, r5, lr}
 800287e:	4b29      	ldr	r3, [pc, #164]	@ (8002924 <__swsetup_r+0xa8>)
 8002880:	4605      	mov	r5, r0
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	460c      	mov	r4, r1
 8002886:	b118      	cbz	r0, 8002890 <__swsetup_r+0x14>
 8002888:	6a03      	ldr	r3, [r0, #32]
 800288a:	b90b      	cbnz	r3, 8002890 <__swsetup_r+0x14>
 800288c:	f7ff fa30 	bl	8001cf0 <__sinit>
 8002890:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002894:	0719      	lsls	r1, r3, #28
 8002896:	d422      	bmi.n	80028de <__swsetup_r+0x62>
 8002898:	06da      	lsls	r2, r3, #27
 800289a:	d407      	bmi.n	80028ac <__swsetup_r+0x30>
 800289c:	2209      	movs	r2, #9
 800289e:	602a      	str	r2, [r5, #0]
 80028a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028a4:	81a3      	strh	r3, [r4, #12]
 80028a6:	f04f 30ff 	mov.w	r0, #4294967295
 80028aa:	e033      	b.n	8002914 <__swsetup_r+0x98>
 80028ac:	0758      	lsls	r0, r3, #29
 80028ae:	d512      	bpl.n	80028d6 <__swsetup_r+0x5a>
 80028b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80028b2:	b141      	cbz	r1, 80028c6 <__swsetup_r+0x4a>
 80028b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80028b8:	4299      	cmp	r1, r3
 80028ba:	d002      	beq.n	80028c2 <__swsetup_r+0x46>
 80028bc:	4628      	mov	r0, r5
 80028be:	f7ff fb2d 	bl	8001f1c <_free_r>
 80028c2:	2300      	movs	r3, #0
 80028c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80028c6:	89a3      	ldrh	r3, [r4, #12]
 80028c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80028cc:	81a3      	strh	r3, [r4, #12]
 80028ce:	2300      	movs	r3, #0
 80028d0:	6063      	str	r3, [r4, #4]
 80028d2:	6923      	ldr	r3, [r4, #16]
 80028d4:	6023      	str	r3, [r4, #0]
 80028d6:	89a3      	ldrh	r3, [r4, #12]
 80028d8:	f043 0308 	orr.w	r3, r3, #8
 80028dc:	81a3      	strh	r3, [r4, #12]
 80028de:	6923      	ldr	r3, [r4, #16]
 80028e0:	b94b      	cbnz	r3, 80028f6 <__swsetup_r+0x7a>
 80028e2:	89a3      	ldrh	r3, [r4, #12]
 80028e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80028e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028ec:	d003      	beq.n	80028f6 <__swsetup_r+0x7a>
 80028ee:	4621      	mov	r1, r4
 80028f0:	4628      	mov	r0, r5
 80028f2:	f000 f84f 	bl	8002994 <__smakebuf_r>
 80028f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80028fa:	f013 0201 	ands.w	r2, r3, #1
 80028fe:	d00a      	beq.n	8002916 <__swsetup_r+0x9a>
 8002900:	2200      	movs	r2, #0
 8002902:	60a2      	str	r2, [r4, #8]
 8002904:	6962      	ldr	r2, [r4, #20]
 8002906:	4252      	negs	r2, r2
 8002908:	61a2      	str	r2, [r4, #24]
 800290a:	6922      	ldr	r2, [r4, #16]
 800290c:	b942      	cbnz	r2, 8002920 <__swsetup_r+0xa4>
 800290e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002912:	d1c5      	bne.n	80028a0 <__swsetup_r+0x24>
 8002914:	bd38      	pop	{r3, r4, r5, pc}
 8002916:	0799      	lsls	r1, r3, #30
 8002918:	bf58      	it	pl
 800291a:	6962      	ldrpl	r2, [r4, #20]
 800291c:	60a2      	str	r2, [r4, #8]
 800291e:	e7f4      	b.n	800290a <__swsetup_r+0x8e>
 8002920:	2000      	movs	r0, #0
 8002922:	e7f7      	b.n	8002914 <__swsetup_r+0x98>
 8002924:	20000010 	.word	0x20000010

08002928 <_sbrk_r>:
 8002928:	b538      	push	{r3, r4, r5, lr}
 800292a:	4d06      	ldr	r5, [pc, #24]	@ (8002944 <_sbrk_r+0x1c>)
 800292c:	2300      	movs	r3, #0
 800292e:	4604      	mov	r4, r0
 8002930:	4608      	mov	r0, r1
 8002932:	602b      	str	r3, [r5, #0]
 8002934:	f7fe feb0 	bl	8001698 <_sbrk>
 8002938:	1c43      	adds	r3, r0, #1
 800293a:	d102      	bne.n	8002942 <_sbrk_r+0x1a>
 800293c:	682b      	ldr	r3, [r5, #0]
 800293e:	b103      	cbz	r3, 8002942 <_sbrk_r+0x1a>
 8002940:	6023      	str	r3, [r4, #0]
 8002942:	bd38      	pop	{r3, r4, r5, pc}
 8002944:	200001e0 	.word	0x200001e0

08002948 <__swhatbuf_r>:
 8002948:	b570      	push	{r4, r5, r6, lr}
 800294a:	460c      	mov	r4, r1
 800294c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002950:	2900      	cmp	r1, #0
 8002952:	b096      	sub	sp, #88	@ 0x58
 8002954:	4615      	mov	r5, r2
 8002956:	461e      	mov	r6, r3
 8002958:	da0d      	bge.n	8002976 <__swhatbuf_r+0x2e>
 800295a:	89a3      	ldrh	r3, [r4, #12]
 800295c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002960:	f04f 0100 	mov.w	r1, #0
 8002964:	bf14      	ite	ne
 8002966:	2340      	movne	r3, #64	@ 0x40
 8002968:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800296c:	2000      	movs	r0, #0
 800296e:	6031      	str	r1, [r6, #0]
 8002970:	602b      	str	r3, [r5, #0]
 8002972:	b016      	add	sp, #88	@ 0x58
 8002974:	bd70      	pop	{r4, r5, r6, pc}
 8002976:	466a      	mov	r2, sp
 8002978:	f000 f848 	bl	8002a0c <_fstat_r>
 800297c:	2800      	cmp	r0, #0
 800297e:	dbec      	blt.n	800295a <__swhatbuf_r+0x12>
 8002980:	9901      	ldr	r1, [sp, #4]
 8002982:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002986:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800298a:	4259      	negs	r1, r3
 800298c:	4159      	adcs	r1, r3
 800298e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002992:	e7eb      	b.n	800296c <__swhatbuf_r+0x24>

08002994 <__smakebuf_r>:
 8002994:	898b      	ldrh	r3, [r1, #12]
 8002996:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002998:	079d      	lsls	r5, r3, #30
 800299a:	4606      	mov	r6, r0
 800299c:	460c      	mov	r4, r1
 800299e:	d507      	bpl.n	80029b0 <__smakebuf_r+0x1c>
 80029a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80029a4:	6023      	str	r3, [r4, #0]
 80029a6:	6123      	str	r3, [r4, #16]
 80029a8:	2301      	movs	r3, #1
 80029aa:	6163      	str	r3, [r4, #20]
 80029ac:	b003      	add	sp, #12
 80029ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029b0:	ab01      	add	r3, sp, #4
 80029b2:	466a      	mov	r2, sp
 80029b4:	f7ff ffc8 	bl	8002948 <__swhatbuf_r>
 80029b8:	9f00      	ldr	r7, [sp, #0]
 80029ba:	4605      	mov	r5, r0
 80029bc:	4639      	mov	r1, r7
 80029be:	4630      	mov	r0, r6
 80029c0:	f7ff fb18 	bl	8001ff4 <_malloc_r>
 80029c4:	b948      	cbnz	r0, 80029da <__smakebuf_r+0x46>
 80029c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029ca:	059a      	lsls	r2, r3, #22
 80029cc:	d4ee      	bmi.n	80029ac <__smakebuf_r+0x18>
 80029ce:	f023 0303 	bic.w	r3, r3, #3
 80029d2:	f043 0302 	orr.w	r3, r3, #2
 80029d6:	81a3      	strh	r3, [r4, #12]
 80029d8:	e7e2      	b.n	80029a0 <__smakebuf_r+0xc>
 80029da:	89a3      	ldrh	r3, [r4, #12]
 80029dc:	6020      	str	r0, [r4, #0]
 80029de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029e2:	81a3      	strh	r3, [r4, #12]
 80029e4:	9b01      	ldr	r3, [sp, #4]
 80029e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80029ea:	b15b      	cbz	r3, 8002a04 <__smakebuf_r+0x70>
 80029ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80029f0:	4630      	mov	r0, r6
 80029f2:	f000 f81d 	bl	8002a30 <_isatty_r>
 80029f6:	b128      	cbz	r0, 8002a04 <__smakebuf_r+0x70>
 80029f8:	89a3      	ldrh	r3, [r4, #12]
 80029fa:	f023 0303 	bic.w	r3, r3, #3
 80029fe:	f043 0301 	orr.w	r3, r3, #1
 8002a02:	81a3      	strh	r3, [r4, #12]
 8002a04:	89a3      	ldrh	r3, [r4, #12]
 8002a06:	431d      	orrs	r5, r3
 8002a08:	81a5      	strh	r5, [r4, #12]
 8002a0a:	e7cf      	b.n	80029ac <__smakebuf_r+0x18>

08002a0c <_fstat_r>:
 8002a0c:	b538      	push	{r3, r4, r5, lr}
 8002a0e:	4d07      	ldr	r5, [pc, #28]	@ (8002a2c <_fstat_r+0x20>)
 8002a10:	2300      	movs	r3, #0
 8002a12:	4604      	mov	r4, r0
 8002a14:	4608      	mov	r0, r1
 8002a16:	4611      	mov	r1, r2
 8002a18:	602b      	str	r3, [r5, #0]
 8002a1a:	f7fe fe15 	bl	8001648 <_fstat>
 8002a1e:	1c43      	adds	r3, r0, #1
 8002a20:	d102      	bne.n	8002a28 <_fstat_r+0x1c>
 8002a22:	682b      	ldr	r3, [r5, #0]
 8002a24:	b103      	cbz	r3, 8002a28 <_fstat_r+0x1c>
 8002a26:	6023      	str	r3, [r4, #0]
 8002a28:	bd38      	pop	{r3, r4, r5, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200001e0 	.word	0x200001e0

08002a30 <_isatty_r>:
 8002a30:	b538      	push	{r3, r4, r5, lr}
 8002a32:	4d06      	ldr	r5, [pc, #24]	@ (8002a4c <_isatty_r+0x1c>)
 8002a34:	2300      	movs	r3, #0
 8002a36:	4604      	mov	r4, r0
 8002a38:	4608      	mov	r0, r1
 8002a3a:	602b      	str	r3, [r5, #0]
 8002a3c:	f7fe fe14 	bl	8001668 <_isatty>
 8002a40:	1c43      	adds	r3, r0, #1
 8002a42:	d102      	bne.n	8002a4a <_isatty_r+0x1a>
 8002a44:	682b      	ldr	r3, [r5, #0]
 8002a46:	b103      	cbz	r3, 8002a4a <_isatty_r+0x1a>
 8002a48:	6023      	str	r3, [r4, #0]
 8002a4a:	bd38      	pop	{r3, r4, r5, pc}
 8002a4c:	200001e0 	.word	0x200001e0

08002a50 <_init>:
 8002a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a52:	bf00      	nop
 8002a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a56:	bc08      	pop	{r3}
 8002a58:	469e      	mov	lr, r3
 8002a5a:	4770      	bx	lr

08002a5c <_fini>:
 8002a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5e:	bf00      	nop
 8002a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a62:	bc08      	pop	{r3}
 8002a64:	469e      	mov	lr, r3
 8002a66:	4770      	bx	lr
