
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a200tfbg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.324 ; gain = 0.000 ; free physical = 551 ; free virtual = 3812
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:54]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter0_q_reg[3]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:54]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl13_regs0_reg[3]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:54]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
set_max_delay: Time (s): cpu = 00:00:32 ; elapsed = 00:01:05 . Memory (MB): peak = 2546.785 ; gain = 543.969 ; free physical = 125 ; free virtual = 3299
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter0_q_reg[0]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:55]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl13_regs0_reg[0]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:55]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter0_q_reg[1]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:56]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl13_regs0_reg[1]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:56]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter0_q_reg[2]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:57]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl13_regs0_reg[2]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:57]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter0_q_reg[4]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:58]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl13_regs0_reg[4]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:58]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter0_q_reg[5]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:59]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl13_regs0_reg[5]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:59]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter1_q_reg[5]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:60]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl14_regs0_reg[5]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:60]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter1_q_reg[4]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:61]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl14_regs0_reg[4]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:61]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter1_q_reg[3]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:62]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl14_regs0_reg[3]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:62]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter1_q_reg[2]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:63]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl14_regs0_reg[2]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:63]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'graycounter1_q_reg[1]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:64]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl14_regs0_reg[1]' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:64]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'gtp_tx_init_done1_reg' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:65]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl11_regs0_reg' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:65]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'gtp_tx_init_done1_reg' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:68]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'xilinxmultiregimpl10_regs0_reg' matched to 'cell' objects. [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc:68]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.785 ; gain = 0.000 ; free physical = 125 ; free virtual = 3299
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 2546.785 ; gain = 954.988 ; free physical = 125 ; free virtual = 3299
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2578.809 ; gain = 32.023 ; free physical = 177 ; free virtual = 3289

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 240be3cd8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2587.707 ; gain = 8.898 ; free physical = 177 ; free virtual = 3289

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 273126d0f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2731.676 ; gain = 0.004 ; free physical = 120 ; free virtual = 3138
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 273126d0f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2731.676 ; gain = 0.004 ; free physical = 120 ; free virtual = 3138
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 29213ab6c

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2731.676 ; gain = 0.004 ; free physical = 120 ; free virtual = 3138
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG sys_clk_1_BUFG_inst to drive 47 load(s) on clock net sys_clk_1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: BUFG_6
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: BUFG_6
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: BUFG_6
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: BUFG_6
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 23fb44b8d

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2731.676 ; gain = 0.004 ; free physical = 120 ; free virtual = 3138
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 23fb44b8d

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2731.676 ; gain = 0.004 ; free physical = 120 ; free virtual = 3138
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23fb44b8d

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2731.676 ; gain = 0.004 ; free physical = 120 ; free virtual = 3138
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              5  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                            130  |
|  BUFG optimization            |               1  |               0  |                                              3  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.676 ; gain = 0.000 ; free physical = 120 ; free virtual = 3138
Ending Logic Optimization Task | Checksum: 1cafa5cba

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2731.676 ; gain = 0.004 ; free physical = 120 ; free virtual = 3138

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-0.153 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1cafa5cba

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2936.230 ; gain = 0.000 ; free physical = 171 ; free virtual = 3119
Ending Power Optimization Task | Checksum: 1cafa5cba

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2936.230 ; gain = 204.555 ; free physical = 175 ; free virtual = 3122

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cafa5cba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.230 ; gain = 0.000 ; free physical = 175 ; free virtual = 3122

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.230 ; gain = 0.000 ; free physical = 175 ; free virtual = 3122
Ending Netlist Obfuscation Task | Checksum: 1cafa5cba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.230 ; gain = 0.000 ; free physical = 175 ; free virtual = 3122
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:18 . Memory (MB): peak = 2936.230 ; gain = 389.445 ; free physical = 175 ; free virtual = 3122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.230 ; gain = 0.000 ; free physical = 175 ; free virtual = 3122
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2936.230 ; gain = 0.000 ; free physical = 174 ; free virtual = 3121
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/diegoaranda/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2936.234 ; gain = 0.004 ; free physical = 180 ; free virtual = 3126
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 174 ; free virtual = 3122
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15b2854a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 174 ; free virtual = 3122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 174 ; free virtual = 3122

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-461] A non-muxed BUFG 'BUFG_6' is driven by another global buffer 'BUFG_1'. Remove non-muxed BUFG if it is not desired.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1580c9083

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 166 ; free virtual = 3114

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fbfc91f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 166 ; free virtual = 3114

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fbfc91f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 166 ; free virtual = 3114
Phase 1 Placer Initialization | Checksum: 1fbfc91f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 165 ; free virtual = 3113

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dcd62746

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 163 ; free virtual = 3110

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 15 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 140 ; free virtual = 3092

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a242917e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 141 ; free virtual = 3092
Phase 2.2 Global Placement Core | Checksum: 203565892

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 138 ; free virtual = 3090
Phase 2 Global Placement | Checksum: 203565892

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 140 ; free virtual = 3091

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 166531d13

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 140 ; free virtual = 3091

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2097724

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 138 ; free virtual = 3089

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11bbec327

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 137 ; free virtual = 3089

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16613f77e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 137 ; free virtual = 3089

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19b49a722

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 137 ; free virtual = 3088

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f9fc57c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 133 ; free virtual = 3084

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21cc558d2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 133 ; free virtual = 3084

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 155695a89

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 133 ; free virtual = 3084
Phase 3 Detail Placement | Checksum: 155695a89

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 133 ; free virtual = 3084

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1632a355a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1632a355a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 133 ; free virtual = 3084
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.120. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18b2dcc92

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 133 ; free virtual = 3085
Phase 4.1 Post Commit Optimization | Checksum: 18b2dcc92

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 133 ; free virtual = 3085

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18b2dcc92

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 134 ; free virtual = 3086

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18b2dcc92

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 134 ; free virtual = 3086

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 134 ; free virtual = 3086
Phase 4.4 Final Placement Cleanup | Checksum: 193da78fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 134 ; free virtual = 3086
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193da78fe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 134 ; free virtual = 3086
Ending Placer Task | Checksum: cbfe9033

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 134 ; free virtual = 3086
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 160 ; free virtual = 3111
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 160 ; free virtual = 3111
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 153 ; free virtual = 3106
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 142 ; free virtual = 3094
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 157 ; free virtual = 3109
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 127 ; free virtual = 3079

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.120 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2101acc50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 124 ; free virtual = 3076
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.120 | TNS=0.000 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 2 DSP Register Optimization | Checksum: 2101acc50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 124 ; free virtual = 3076

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.120 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.120 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 2101acc50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 124 ; free virtual = 3076
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 124 ; free virtual = 3076
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.120 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 124 ; free virtual = 3076
Ending Physical Synthesis Task | Checksum: 2101acc50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 124 ; free virtual = 3076
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 128 ; free virtual = 3080
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2936.234 ; gain = 0.000 ; free physical = 126 ; free virtual = 3080
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 4dc45254 ConstDB: 0 ShapeSum: d400047f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12c01011a

Time (s): cpu = 00:01:48 ; elapsed = 00:01:23 . Memory (MB): peak = 2997.285 ; gain = 61.051 ; free physical = 126 ; free virtual = 2858
Post Restoration Checksum: NetGraph: 7408f0f3 NumContArr: b7f81027 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12c01011a

Time (s): cpu = 00:01:48 ; elapsed = 00:01:23 . Memory (MB): peak = 2997.285 ; gain = 61.051 ; free physical = 128 ; free virtual = 2859

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12c01011a

Time (s): cpu = 00:01:48 ; elapsed = 00:01:23 . Memory (MB): peak = 3008.285 ; gain = 72.051 ; free physical = 121 ; free virtual = 2838

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12c01011a

Time (s): cpu = 00:01:48 ; elapsed = 00:01:23 . Memory (MB): peak = 3008.285 ; gain = 72.051 ; free physical = 121 ; free virtual = 2838
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ebd37842

Time (s): cpu = 00:02:03 ; elapsed = 00:01:39 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 172 ; free virtual = 2826
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=-1.364 | THS=-33.511|

Phase 2 Router Initialization | Checksum: 11f6ca0cb

Time (s): cpu = 00:02:04 ; elapsed = 00:01:40 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 169 ; free virtual = 2824

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 614
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 614
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20d5eb5b5

Time (s): cpu = 00:02:14 ; elapsed = 00:01:43 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 166 ; free virtual = 2821
INFO: [Route 35-580] Design has 42 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                   tx_clk |              write_clk_p |                                                                       xilinxmultiregimpl14_regs0_reg[0]/D|
|              write_clk_p |              write_clk_p |                                                                                   graycounter0_q_reg[4]/D|
|              write_clk_p |              write_clk_p |                                                                                     storage_reg/DIBDI[12]|
|              write_clk_p |              write_clk_p |                                                                                     storage_reg/DIADI[10]|
|              write_clk_p |              write_clk_p |                                                                                      storage_reg/DIBDI[1]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.076 | TNS=-1.076 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18f82ac0b

Time (s): cpu = 00:02:19 ; elapsed = 00:01:45 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 163 ; free virtual = 2818
Phase 4 Rip-up And Reroute | Checksum: 18f82ac0b

Time (s): cpu = 00:02:19 ; elapsed = 00:01:45 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 163 ; free virtual = 2818

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 25cadc743

Time (s): cpu = 00:02:20 ; elapsed = 00:01:45 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 163 ; free virtual = 2818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.076 | TNS=-1.076 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 25cadc743

Time (s): cpu = 00:02:20 ; elapsed = 00:01:45 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 163 ; free virtual = 2818

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25cadc743

Time (s): cpu = 00:02:20 ; elapsed = 00:01:45 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 163 ; free virtual = 2818
Phase 5 Delay and Skew Optimization | Checksum: 25cadc743

Time (s): cpu = 00:02:20 ; elapsed = 00:01:45 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 163 ; free virtual = 2818

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 191bed5ea

Time (s): cpu = 00:02:20 ; elapsed = 00:01:45 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 163 ; free virtual = 2818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.468 | TNS=-1.468 | WHS=-0.142 | THS=-0.142 |

Phase 6.1 Hold Fix Iter | Checksum: 1dd591e54

Time (s): cpu = 00:02:20 ; elapsed = 00:01:46 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 155 ; free virtual = 2810
WARNING: [Route 35-468] The router encountered 1 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	xilinxmultiregimpl14_regs0_reg[0]/D

Phase 6 Post Hold Fix | Checksum: 1eda34307

Time (s): cpu = 00:02:20 ; elapsed = 00:01:46 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 155 ; free virtual = 2810

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.10989 %
  Global Horizontal Routing Utilization  = 0.0911104 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 155579d25

Time (s): cpu = 00:02:20 ; elapsed = 00:01:46 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 155 ; free virtual = 2810

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 155579d25

Time (s): cpu = 00:02:20 ; elapsed = 00:01:46 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 154 ; free virtual = 2809

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1248baebf

Time (s): cpu = 00:02:20 ; elapsed = 00:01:46 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 151 ; free virtual = 2808

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 15b348b8a

Time (s): cpu = 00:02:21 ; elapsed = 00:01:47 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 152 ; free virtual = 2809
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.006 | TNS=-2.006 | WHS=0.105  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 15b348b8a

Time (s): cpu = 00:02:21 ; elapsed = 00:01:47 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 152 ; free virtual = 2809
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:21 ; elapsed = 00:01:47 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 183 ; free virtual = 2845

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:54 . Memory (MB): peak = 3061.801 ; gain = 125.566 ; free physical = 181 ; free virtual = 2846
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.801 ; gain = 0.000 ; free physical = 181 ; free virtual = 2846
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3061.801 ; gain = 0.000 ; free physical = 175 ; free virtual = 2841
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3097.691 ; gain = 35.887 ; free physical = 174 ; free virtual = 2843
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3097.691 ; gain = 0.000 ; free physical = 169 ; free virtual = 2840
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
144 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 19 17:52:09 2020...
