// Seed: 3991165019
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3,
    output id_4,
    input  id_5,
    input  id_6,
    output id_7
    , id_9,
    input  id_8
);
  defparam id_10.id_11 = id_5;
  always @(posedge id_11 - 1 or 1)
    if (1)
      if (id_6) id_4 <= id_8;
      else id_9 <= id_5;
    else begin
      id_3 <= id_8 | 1 ? 1 : id_8;
    end
  assign id_9 = id_1;
  logic id_12;
endmodule
