Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 28 11:58:55 2019
| Host         : DESKTOP-DQMU8ME running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/img_conv_5x5_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : xa7z030-fbv484
| Speed File   : -1I  PRODUCTION 1.09 2014-09-25
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 3.398ns (75.037%)  route 1.130ns (24.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          1.130     5.200    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 3.398ns (75.037%)  route 1.130ns (24.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          1.130     5.200    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 3.398ns (75.037%)  route 1.130ns (24.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          1.130     5.200    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 3.398ns (77.567%)  route 0.983ns (22.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.983     5.053    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[34]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 3.398ns (77.567%)  route 0.983ns (22.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.983     5.053    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[34])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 3.398ns (77.740%)  route 0.973ns (22.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.973     5.043    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 3.398ns (77.842%)  route 0.967ns (22.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          0.967     5.037    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 3.398ns (77.842%)  route 0.967ns (22.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          0.967     5.037    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 3.398ns (80.383%)  route 0.829ns (19.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.829     4.899    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 3.398ns (80.786%)  route 0.808ns (19.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.808     4.878    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  4.282    




