// Seed: 1393057242
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1#(.id_11(1)),
    input wand id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
  tri  id_13 = id_7;
  wire id_14;
  assign id_8 = 1;
endmodule
