;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	ADD 291, 60
	SLT @127, -109
	MOV -17, <-20
	ADD 210, 30
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ @201, 100
	SUB -130, -6
	MOV 700, -500
	MOV 700, -500
	SUB -1, 46
	SPL @10, @462
	JMP 102, @-126
	ADD 291, 60
	SUB #10, <462
	SUB <126, 109
	MOV 700, -500
	JMP 126, -100
	SUB 130, -6
	SLT 102, 620
	SLT 102, 620
	SLT @127, -109
	SPL -6, @-30
	MOV 700, -500
	JMN -6, @-30
	SPL -107, @-21
	SUB @2, -1
	SUB <126, 109
	SLT 102, 620
	SUB #10, <12
	SUB @1, 2
	SUB @1, 2
	SPL -107, @-21
	ADD 291, 60
	SUB #10, <462
	SLT @127, -109
	ADD 291, 60
	SPL -107, @-21
	SPL -107, @-21
	ADD 291, 60
	SPL -6, @-30
	ADD 291, 60
	SPL -6, @-30
	ADD 291, 60
	SUB #10, <462
	ADD 291, 60
	ADD 291, 60
	SUB #10, <462
	MOV -17, <-20
