#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 12 18:54:26 2020
# Process ID: 20796
# Current directory: G:/My Drive/SquiggAlign/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11300 G:\My Drive\SquiggAlign\verilog\verilog_v2.xpr
# Log file: G:/My Drive/SquiggAlign/verilog/vivado.log
# Journal file: G:/My Drive/SquiggAlign/verilog\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project {G:/My Drive/SquiggAlign/verilog/verilog_v2.xpr}
WARNING: [Board 49-91] Board repository path '{C:Xilinxivado-boards-masterivado-boards-master
ewoard_files"}' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'C:/verilog_v3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'G:/My Drive/SquiggAlign/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'G:/My Drive/SquiggAlign/verilog/{C:Xilinx', nor could it be found using path 'C:/verilog_v3/{C:Xilinx'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'G:/My Drive/SquiggAlign/verilog/ivado-boards-master', nor could it be found using path 'C:/verilog_v3/ivado-boards-master'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'G:/My Drive/SquiggAlign/verilog/ivado-boards-master', nor could it be found using path 'C:/verilog_v3/ivado-boards-master'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'G:/My Drive/SquiggAlign/verilog/ewoard_files"}', nor could it be found using path 'C:/verilog_v3/ewoard_files"}'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 702.281 ; gain = 76.617
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'left' [G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'diag' [G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/testbench.sv" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/testbench.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 717.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source testbench.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 740.203 ; gain = 29.570
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/testbench.sv" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/My Drive/SquiggAlign/verilog/verilog_v2.srcs/sources_1/new/testbench.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/My Drive/SquiggAlign/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 771.184 ; gain = 5.758
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 771.184 ; gain = 16.113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 771.184 ; gain = 23.980
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 18:58:15 2020...
