#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 25 14:26:14 2025
# Process ID: 1551134
# Current directory: /home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/pwm_vhdl/pwm_vhdl.runs/synth_1
# Command line: vivado -log pwm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm.tcl
# Log file: /home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/pwm_vhdl/pwm_vhdl.runs/synth_1/pwm.vds
# Journal file: /home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/pwm_vhdl/pwm_vhdl.runs/synth_1/vivado.jou
# Running On: iwolfs-Aspire-A14-51z, OS: Linux, CPU Frequency: 2987.294 MHz, CPU Physical cores: 10, Host memory: 16458 MB
#-----------------------------------------------------------
source pwm.tcl -notrace
Command: synth_design -top pwm -part xc7s25csga324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1551155
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.559 ; gain = 404.715 ; free physical = 274 ; free virtual = 8408
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm' [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/pwm_vhdl/pwm_vhdl.srcs/sources_1/new/pwm.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'pwm' (0#1) [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/pwm_vhdl/pwm_vhdl.srcs/sources_1/new/pwm.vhdl:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2142.496 ; gain = 478.652 ; free physical = 362 ; free virtual = 8304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2160.309 ; gain = 496.465 ; free physical = 361 ; free virtual = 8302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2160.309 ; gain = 496.465 ; free physical = 361 ; free virtual = 8302
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.309 ; gain = 0.000 ; free physical = 361 ; free virtual = 8302
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/pwm_vhdl/pwm_vhdl.srcs/constrs_1/new/pwm_led.xdc]
Finished Parsing XDC File [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/pwm_vhdl/pwm_vhdl.srcs/constrs_1/new/pwm_led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/pwm_vhdl/pwm_vhdl.srcs/constrs_1/new/pwm_led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pwm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pwm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.059 ; gain = 0.000 ; free physical = 341 ; free virtual = 8284
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.094 ; gain = 0.000 ; free physical = 340 ; free virtual = 8284
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 335 ; free virtual = 8279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 335 ; free virtual = 8279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 335 ; free virtual = 8279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 331 ; free virtual = 8276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 315 ; free virtual = 8264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 318 ; free virtual = 8267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 310 ; free virtual = 8259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 310 ; free virtual = 8259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 309 ; free virtual = 8258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 309 ; free virtual = 8258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 309 ; free virtual = 8258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 309 ; free virtual = 8258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 309 ; free virtual = 8258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 309 ; free virtual = 8258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |     2|
|5     |LUT4 |     2|
|6     |LUT5 |     3|
|7     |LUT6 |     5|
|8     |FDRE |     8|
|9     |IBUF |     1|
|10    |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 309 ; free virtual = 8258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2269.094 ; gain = 496.465 ; free physical = 309 ; free virtual = 8258
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.094 ; gain = 605.250 ; free physical = 309 ; free virtual = 8258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.094 ; gain = 0.000 ; free physical = 309 ; free virtual = 8258
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.094 ; gain = 0.000 ; free physical = 589 ; free virtual = 8539
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1e074868
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2269.094 ; gain = 921.250 ; free physical = 589 ; free virtual = 8539
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1809.133; main = 1477.455; forked = 357.437
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3280.957; main = 2269.062; forked = 1043.910
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.070 ; gain = 0.000 ; free physical = 589 ; free virtual = 8539
INFO: [Common 17-1381] The checkpoint '/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/pwm_vhdl/pwm_vhdl.runs/synth_1/pwm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm_utilization_synth.rpt -pb pwm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:26:34 2025...
