{"vcs1":{"timestamp_begin":1727431918.837646500, "rt":14.52, "ut":12.35, "st":1.15}}
{"vcselab":{"timestamp_begin":1727431933.458560128, "rt":2.96, "ut":2.19, "st":0.14}}
{"link":{"timestamp_begin":1727431936.485933684, "rt":1.55, "ut":0.65, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727431918.046804439}
{"VCS_COMP_START_TIME": 1727431918.046804439}
{"VCS_COMP_END_TIME": 1727431956.692829049}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+SYN+prog2 +no_notifier +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog2"}
{"vcs1": {"peak_mem": 421188}}
{"vcselab": {"peak_mem": 263532}}
