<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <meta name="description" content="API documentation for the Rust `raw_cpuid` crate.">
    <meta name="keywords" content="rust, rustlang, rust-lang, raw_cpuid">

    <title>raw_cpuid - Rust</title>

    <link rel="stylesheet" type="text/css" href="../main.css">

    
    
</head>
<body class="rustdoc">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

    

    <section class="sidebar">
        
        <p class='location'></p><script>window.sidebarCurrent = {name: 'raw_cpuid', ty: 'mod', relpath: '../'};</script>
    </section>

    <nav class="sub">
        <form class="search-form js-only">
            <div class="search-container">
                <input class="search-input" name="search"
                       autocomplete="off"
                       placeholder="Click or press 'S' to search, '?' for more options..."
                       type="search">
            </div>
        </form>
    </nav>

    <section id='main' class="content mod">
<h1 class='fqn'><span class='in-band'>Crate <a class='mod' href=''>raw_cpuid</a></span><span class='out-of-band'><span id='render-detail'>
            <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">
                [<span class='inner'>&#x2212;</span>]
            </a>
        </span><a id='src-0' class='srclink' href='../src/raw_cpuid/lib.rs.html#1-856' title='goto source code'>[src]</a></span></h1>
<h2 id='macros' class='section-header'><a href="#macros">Macros</a></h2>
<table>
                    <tr class=' module-item'>
                        <td><a class='macro' href='macro.cpuid!.html'
                               title='raw_cpuid::cpuid!'>cpuid!</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                </table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table>
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CacheInfo.html'
                               title='raw_cpuid::CacheInfo'>CacheInfo</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CacheInfoIter.html'
                               title='raw_cpuid::CacheInfoIter'>CacheInfoIter</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CacheParameter.html'
                               title='raw_cpuid::CacheParameter'>CacheParameter</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CacheParametersIter.html'
                               title='raw_cpuid::CacheParametersIter'>CacheParametersIter</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CpuId.html'
                               title='raw_cpuid::CpuId'>CpuId</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CpuIdCacheInfo.html'
                               title='raw_cpuid::CpuIdCacheInfo'>CpuIdCacheInfo</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CpuIdCacheParameters.html'
                               title='raw_cpuid::CpuIdCacheParameters'>CpuIdCacheParameters</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CpuIdFeatureInfo.html'
                               title='raw_cpuid::CpuIdFeatureInfo'>CpuIdFeatureInfo</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CpuIdResult.html'
                               title='raw_cpuid::CpuIdResult'>CpuIdResult</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.CpuIdVendorInfo.html'
                               title='raw_cpuid::CpuIdVendorInfo'>CpuIdVendorInfo</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.FeatureInfoEcx.html'
                               title='raw_cpuid::FeatureInfoEcx'>FeatureInfoEcx</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='struct' href='struct.FeatureInfoEdx.html'
                               title='raw_cpuid::FeatureInfoEdx'>FeatureInfoEdx</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                </table><h2 id='enums' class='section-header'><a href="#enums">Enums</a></h2>
<table>
                    <tr class=' module-item'>
                        <td><a class='enum' href='enum.CacheType.html'
                               title='raw_cpuid::CacheType'>CacheType</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                </table><h2 id='constants' class='section-header'><a href="#constants">Constants</a></h2>
<table>
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CACHE_INFO_TABLE.html'
                               title='raw_cpuid::CACHE_INFO_TABLE'>CACHE_INFO_TABLE</a></td>
                        <td class='docblock short'>
                             
                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_ACPI.html'
                               title='raw_cpuid::CPU_FEATURE_ACPI'>CPU_FEATURE_ACPI</a></td>
                        <td class='docblock short'>
                             <p>/// Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_AESNI.html'
                               title='raw_cpuid::CPU_FEATURE_AESNI'>CPU_FEATURE_AESNI</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that the processor supports the AESNI instruction extensions.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_APIC.html'
                               title='raw_cpuid::CPU_FEATURE_APIC'>CPU_FEATURE_APIC</a></td>
                        <td class='docblock short'>
                             <p>/// APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_AVX.html'
                               title='raw_cpuid::CPU_FEATURE_AVX'>CPU_FEATURE_AVX</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates the processor supports the AVX instruction extensions.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_CLFSH.html'
                               title='raw_cpuid::CPU_FEATURE_CLFSH'>CPU_FEATURE_CLFSH</a></td>
                        <td class='docblock short'>
                             <p>/// CLFLUSH Instruction. CLFLUSH Instruction is supported.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_CMOV.html'
                               title='raw_cpuid::CPU_FEATURE_CMOV'>CPU_FEATURE_CMOV</a></td>
                        <td class='docblock short'>
                             <p>/// Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_CMPXCHG16B.html'
                               title='raw_cpuid::CPU_FEATURE_CMPXCHG16B'>CPU_FEATURE_CMPXCHG16B</a></td>
                        <td class='docblock short'>
                             <p>/// CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the CMPXCHG8B/CMPXCHG16B Compare and Exchange Bytes section. 14</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_CNXTID.html'
                               title='raw_cpuid::CPU_FEATURE_CNXTID'>CPU_FEATURE_CNXTID</a></td>
                        <td class='docblock short'>
                             <p>/// L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_CX8.html'
                               title='raw_cpuid::CPU_FEATURE_CX8'>CPU_FEATURE_CX8</a></td>
                        <td class='docblock short'>
                             <p>/// CMPXCHG8B Instruction. The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_DCA.html'
                               title='raw_cpuid::CPU_FEATURE_DCA'>CPU_FEATURE_DCA</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_DE.html'
                               title='raw_cpuid::CPU_FEATURE_DE'>CPU_FEATURE_DE</a></td>
                        <td class='docblock short'>
                             <p>/// Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_DS.html'
                               title='raw_cpuid::CPU_FEATURE_DS'>CPU_FEATURE_DS</a></td>
                        <td class='docblock short'>
                             <p>/// Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 23, Introduction to Virtual-Machine Extensions, in the Intel® 64 and IA-32 Architectures Software Developers Manual, Volume 3C).</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_DSCPL.html'
                               title='raw_cpuid::CPU_FEATURE_DSCPL'>CPU_FEATURE_DSCPL</a></td>
                        <td class='docblock short'>
                             <p>/// CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the  Debug Store feature to allow for branch message storage qualified by CPL.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_DTES64.html'
                               title='raw_cpuid::CPU_FEATURE_DTES64'>CPU_FEATURE_DTES64</a></td>
                        <td class='docblock short'>
                             <p>/// 64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_EIST.html'
                               title='raw_cpuid::CPU_FEATURE_EIST'>CPU_FEATURE_EIST</a></td>
                        <td class='docblock short'>
                             <p>/// Enhanced Intel SpeedStep® technology. A value of 1 indicates that the processor supports this technology.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_F16C.html'
                               title='raw_cpuid::CPU_FEATURE_F16C'>CPU_FEATURE_F16C</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_FMA.html'
                               title='raw_cpuid::CPU_FEATURE_FMA'>CPU_FEATURE_FMA</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates the processor supports FMA extensions using YMM state.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_FPU.html'
                               title='raw_cpuid::CPU_FEATURE_FPU'>CPU_FEATURE_FPU</a></td>
                        <td class='docblock short'>
                             <p>/// Floating Point Unit On-Chip. The processor contains an x87 FPU.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_FXSR.html'
                               title='raw_cpuid::CPU_FEATURE_FXSR'>CPU_FEATURE_FXSR</a></td>
                        <td class='docblock short'>
                             <p>/// FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_HTT.html'
                               title='raw_cpuid::CPU_FEATURE_HTT'>CPU_FEATURE_HTT</a></td>
                        <td class='docblock short'>
                             <p>/// Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved.  A value of 1 for HTT indicates the value in CPUID.1.EBX<a href="the%20Maximum%20number%20of%20addressable%20IDs%20for%20logical%20processors%20in%20this%20package">23:16</a> is valid for the package.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_MCA.html'
                               title='raw_cpuid::CPU_FEATURE_MCA'>CPU_FEATURE_MCA</a></td>
                        <td class='docblock short'>
                             <p>/// Machine Check Architecture. The Machine Check Architecture, which provides a compatible mechanism for error reporting in P6 family, Pentium 4, Intel Xeon processors, and future processors, is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_MCE.html'
                               title='raw_cpuid::CPU_FEATURE_MCE'>CPU_FEATURE_MCE</a></td>
                        <td class='docblock short'>
                             <p>/// Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_MMX.html'
                               title='raw_cpuid::CPU_FEATURE_MMX'>CPU_FEATURE_MMX</a></td>
                        <td class='docblock short'>
                             <p>/// Intel MMX Technology. The processor supports the Intel MMX technology.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_MONITOR.html'
                               title='raw_cpuid::CPU_FEATURE_MONITOR'>CPU_FEATURE_MONITOR</a></td>
                        <td class='docblock short'>
                             <p>/// MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_MOVBE.html'
                               title='raw_cpuid::CPU_FEATURE_MOVBE'>CPU_FEATURE_MOVBE</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that the processor supports MOVBE instruction.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_MSR.html'
                               title='raw_cpuid::CPU_FEATURE_MSR'>CPU_FEATURE_MSR</a></td>
                        <td class='docblock short'>
                             <p>/// Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_MTRR.html'
                               title='raw_cpuid::CPU_FEATURE_MTRR'>CPU_FEATURE_MTRR</a></td>
                        <td class='docblock short'>
                             <p>/// Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_OSXSAVE.html'
                               title='raw_cpuid::CPU_FEATURE_OSXSAVE'>CPU_FEATURE_OSXSAVE</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that the OS has enabled XSETBV/XGETBV instructions to access XCR0, and support for processor extended state management using XSAVE/XRSTOR.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PAE.html'
                               title='raw_cpuid::CPU_FEATURE_PAE'>CPU_FEATURE_PAE</a></td>
                        <td class='docblock short'>
                             <p>/// Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PAT.html'
                               title='raw_cpuid::CPU_FEATURE_PAT'>CPU_FEATURE_PAT</a></td>
                        <td class='docblock short'>
                             <p>/// Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PBE.html'
                               title='raw_cpuid::CPU_FEATURE_PBE'>CPU_FEATURE_PBE</a></td>
                        <td class='docblock short'>
                             <p>/// Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PCID.html'
                               title='raw_cpuid::CPU_FEATURE_PCID'>CPU_FEATURE_PCID</a></td>
                        <td class='docblock short'>
                             <p>/// Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and the software may set CR4.PCIDE to 1.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PCLMULQDQ.html'
                               title='raw_cpuid::CPU_FEATURE_PCLMULQDQ'>CPU_FEATURE_PCLMULQDQ</a></td>
                        <td class='docblock short'>
                             <p>/// PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PDCM.html'
                               title='raw_cpuid::CPU_FEATURE_PDCM'>CPU_FEATURE_PDCM</a></td>
                        <td class='docblock short'>
                             <p>/// Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance   and debug feature indication MSR IA32_PERF_CAPABILITIES.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PGE.html'
                               title='raw_cpuid::CPU_FEATURE_PGE'>CPU_FEATURE_PGE</a></td>
                        <td class='docblock short'>
                             <p>/// Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_POPCNT.html'
                               title='raw_cpuid::CPU_FEATURE_POPCNT'>CPU_FEATURE_POPCNT</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that the processor supports the POPCNT instruction.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PSE.html'
                               title='raw_cpuid::CPU_FEATURE_PSE'>CPU_FEATURE_PSE</a></td>
                        <td class='docblock short'>
                             <p>/// Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PSE36.html'
                               title='raw_cpuid::CPU_FEATURE_PSE36'>CPU_FEATURE_PSE36</a></td>
                        <td class='docblock short'>
                             <p>/// 36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_PSN.html'
                               title='raw_cpuid::CPU_FEATURE_PSN'>CPU_FEATURE_PSN</a></td>
                        <td class='docblock short'>
                             <p>/// Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_RDRAND.html'
                               title='raw_cpuid::CPU_FEATURE_RDRAND'>CPU_FEATURE_RDRAND</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that processor supports RDRAND instruction.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_SEP.html'
                               title='raw_cpuid::CPU_FEATURE_SEP'>CPU_FEATURE_SEP</a></td>
                        <td class='docblock short'>
                             <p>/// SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_SMX.html'
                               title='raw_cpuid::CPU_FEATURE_SMX'>CPU_FEATURE_SMX</a></td>
                        <td class='docblock short'>
                             <p>/// Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 5, Safer Mode Extensions Reference.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_SS.html'
                               title='raw_cpuid::CPU_FEATURE_SS'>CPU_FEATURE_SS</a></td>
                        <td class='docblock short'>
                             <p>/// Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_SSE.html'
                               title='raw_cpuid::CPU_FEATURE_SSE'>CPU_FEATURE_SSE</a></td>
                        <td class='docblock short'>
                             <p>/// SSE. The processor supports the SSE extensions.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_SSE2.html'
                               title='raw_cpuid::CPU_FEATURE_SSE2'>CPU_FEATURE_SSE2</a></td>
                        <td class='docblock short'>
                             <p>/// SSE2. The processor supports the SSE2 extensions.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_SSE3.html'
                               title='raw_cpuid::CPU_FEATURE_SSE3'>CPU_FEATURE_SSE3</a></td>
                        <td class='docblock short'>
                             <p>/// Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_SSE41.html'
                               title='raw_cpuid::CPU_FEATURE_SSE41'>CPU_FEATURE_SSE41</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that the processor supports SSE4.1.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_SSE42.html'
                               title='raw_cpuid::CPU_FEATURE_SSE42'>CPU_FEATURE_SSE42</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that the processor supports SSE4.2.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_SSSE3.html'
                               title='raw_cpuid::CPU_FEATURE_SSSE3'>CPU_FEATURE_SSSE3</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_TM.html'
                               title='raw_cpuid::CPU_FEATURE_TM'>CPU_FEATURE_TM</a></td>
                        <td class='docblock short'>
                             <p>/// Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC).</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_TM2.html'
                               title='raw_cpuid::CPU_FEATURE_TM2'>CPU_FEATURE_TM2</a></td>
                        <td class='docblock short'>
                             <p>/// Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_TSC.html'
                               title='raw_cpuid::CPU_FEATURE_TSC'>CPU_FEATURE_TSC</a></td>
                        <td class='docblock short'>
                             <p>/// Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_TSC_DEADLINE.html'
                               title='raw_cpuid::CPU_FEATURE_TSC_DEADLINE'>CPU_FEATURE_TSC_DEADLINE</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that the processors local APIC timer supports one-shot operation using a TSC deadline value.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_VME.html'
                               title='raw_cpuid::CPU_FEATURE_VME'>CPU_FEATURE_VME</a></td>
                        <td class='docblock short'>
                             <p>/// Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_VMX.html'
                               title='raw_cpuid::CPU_FEATURE_VMX'>CPU_FEATURE_VMX</a></td>
                        <td class='docblock short'>
                             <p>/// Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_X2APIC.html'
                               title='raw_cpuid::CPU_FEATURE_X2APIC'>CPU_FEATURE_X2APIC</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that the processor supports x2APIC feature.</p>

                        </td>
                    </tr>
                
                    <tr class=' module-item'>
                        <td><a class='constant' href='constant.CPU_FEATURE_XSAVE.html'
                               title='raw_cpuid::CPU_FEATURE_XSAVE'>CPU_FEATURE_XSAVE</a></td>
                        <td class='docblock short'>
                             <p>/// A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0.</p>

                        </td>
                    </tr>
                </table></section>
    <section id='search' class="content hidden"></section>

    <section class="footer"></section>

    <div id="help" class="hidden">
        <div class="shortcuts">
            <h1>Keyboard shortcuts</h1>
            <dl>
                <dt>?</dt>
                <dd>Show this help dialog</dd>
                <dt>S</dt>
                <dd>Focus the search field</dd>
                <dt>&larrb;</dt>
                <dd>Move up in search results</dd>
                <dt>&rarrb;</dt>
                <dd>Move down in search results</dd>
                <dt>&#9166;</dt>
                <dd>Go to active search result</dd>
            </dl>
        </div>
        <div class="infos">
            <h1>Search tricks</h1>
            <p>
                Prefix searches with a type followed by a colon (e.g.
                <code>fn:</code>) to restrict the search to a given type.
            </p>
            <p>
                Accepted types are: <code>fn</code>, <code>mod</code>,
                <code>struct</code>, <code>enum</code>,
                <code>trait</code>, <code>typedef</code> (or
                <code>tdef</code>).
            </p>
            <p>
                Search functions by type signature (e.g.
                <code>vec -> usize</code>)
            </p>
        </div>
    </div>

    

    <script>
        window.rootPath = "../";
        window.currentCrate = "raw_cpuid";
        window.playgroundUrl = "";
    </script>
    <script src="../jquery.js"></script>
    <script src="../main.js"></script>
    
    <script async src="../search-index.js"></script>
</body>
</html>