
--- /dev/null
+++ b/arch/mips/xburst/soc-4775/include/mach/jzssi.h
@@ -0,0 +1,52 @@
+#ifndef __JZSSI__
+#define __JZSSI__
+struct spi_nor_block_info {
+	u32 blocksize;
+	u8 cmd_blockerase;
+	/* MAX Busytime for block erase, unit: ms */
+	u32 be_maxbusy;
+};
+
+struct spi_nor_platform_data {
+	u32 pagesize;
+	u32 sectorsize;
+	u32 chipsize;
+	u32 erasesize;
+	int id;
+	/* Some NOR flash has different blocksize and block erase command,
+	 *          * One command with One blocksize. */
+	struct spi_nor_block_info *block_info;
+	int num_block_info;
+
+	/* Flash Address size, unit: Bytes */
+	int addrsize;
+
+	/* MAX Busytime for page program, unit: ms */
+	u32 pp_maxbusy;
+	/* MAX Busytime for sector erase, unit: ms */
+	u32 se_maxbusy;
+	/* MAX Busytime for chip erase, unit: ms */
+	u32 ce_maxbusy;
+
+	/* Flash status register num, Max support 3 register */
+	int st_regnum;
+	struct mtd_partition *mtd_partition;
+	int num_partition_info;
+};
+
+struct jz_spi_info {
+	u8	chnl;				/* the chanel of SSI controller */
+	u16	bus_num;			/* spi_master.bus_num */
+	unsigned is_pllclk:1;			/* source clock: 1---pllclk;0---exclk */
+	unsigned long	max_clk;
+	unsigned long	board_size;		/* spi_master.num_chipselect */
+	struct spi_board_info	*board_info; 	/* link to spi devices info */
+	u32	 num_chipselect;
+	u32	 allow_cs_same;
+	unsigned int chipselect[2];
+
+	void (*set_cs)(struct jz_spi_info *spi, u8 cs,unsigned int pol); /* be defined by spi devices driver user */
+	void (*pins_config)(void);		/* configure spi function pins (CLK,DR,RT) by user if need. */
+};
+
+#endif
