{"vcs1":{"timestamp_begin":1711620960.878746886, "rt":1.19, "ut":0.25, "st":0.16}}
{"vcselab":{"timestamp_begin":1711620962.150213133, "rt":0.91, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1711620963.128477897, "rt":0.45, "ut":0.16, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711620960.272231522}
{"VCS_COMP_START_TIME": 1711620960.272231522}
{"VCS_COMP_END_TIME": 1711620964.777659749}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329640}}
{"stitch_vcselab": {"peak_mem": 215172}}
