{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "546f0a2e",
   "metadata": {},
   "source": [
    "### Chapter 13: Constrained Random Verification\n",
    "\n",
    "Constrained Random Verification (CRV) is one of the most powerful features of SystemVerilog for creating comprehensive testbenches. It allows you to generate random stimulus while maintaining control over the test scenarios through constraints."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94e945e0",
   "metadata": {},
   "source": [
    "#### Introduction to Random Variables\n",
    "\n",
    "SystemVerilog provides two types of random variables:\n",
    "- `rand` - Random variable\n",
    "- `randc` - Random cyclic variable"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bda1c3df",
   "metadata": {},
   "source": [
    "##### Basic Random Variables\n",
    "\n",
    "```systemverilog\n",
    "class packet;\n",
    "    rand bit [7:0] length;     // Random 8-bit value\n",
    "    rand bit [31:0] data;      // Random 32-bit value\n",
    "    randc bit [3:0] ptype;     // Random cyclic 4-bit value\n",
    "    \n",
    "    // Non-random variables\n",
    "    bit [15:0] checksum;       // Regular variable\n",
    "    \n",
    "    function void post_randomize();\n",
    "        checksum = calculate_checksum();\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "75c598c8",
   "metadata": {},
   "source": [
    "##### rand vs randc\n",
    "\n",
    "```systemverilog\n",
    "class example;\n",
    "    rand bit [2:0] rand_var;    // Can repeat values\n",
    "    randc bit [2:0] randc_var;  // Cycles through all values before repeating\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"rand_var = %0d, randc_var = %0d\", rand_var, randc_var);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Test the difference\n",
    "example ex = new();\n",
    "for(int i = 0; i < 10; i++) begin\n",
    "    ex.randomize();\n",
    "    ex.display();\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c98213c3",
   "metadata": {},
   "source": [
    "#### Constraint Blocks\n",
    "\n",
    "Constraints define the legal space for random variable generation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a888fbe7",
   "metadata": {},
   "source": [
    "##### Basic Constraint Syntax\n",
    "\n",
    "```systemverilog\n",
    "class ethernet_frame;\n",
    "    rand bit [15:0] length;\n",
    "    rand bit [7:0] frame_type;\n",
    "    rand bit [47:0] dest_addr;\n",
    "    rand bit [47:0] src_addr;\n",
    "    \n",
    "    // Constraint block\n",
    "    constraint valid_length {\n",
    "        length >= 64;\n",
    "        length <= 1518;\n",
    "    }\n",
    "    \n",
    "    constraint valid_frame_type {\n",
    "        frame_type inside {8'h08, 8'h06, 8'h35, 8'h86};\n",
    "    }\n",
    "    \n",
    "    constraint addr_constraint {\n",
    "        dest_addr != src_addr;  // Source and destination must be different\n",
    "        dest_addr[0] == 1'b0;   // Unicast destination\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d7d1990f",
   "metadata": {},
   "source": [
    "##### Multiple Constraints\n",
    "\n",
    "```systemverilog\n",
    "class transaction;\n",
    "    rand bit [31:0] addr;\n",
    "    rand bit [7:0] data;\n",
    "    rand bit [3:0] burst_length;\n",
    "    \n",
    "    constraint addr_align {\n",
    "        addr[1:0] == 2'b00;  // Word aligned\n",
    "    }\n",
    "    \n",
    "    constraint addr_range {\n",
    "        addr >= 32'h1000_0000;\n",
    "        addr <= 32'h2000_0000;\n",
    "    }\n",
    "    \n",
    "    constraint burst_size {\n",
    "        burst_length inside {1, 2, 4, 8, 16};\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "028a04d1",
   "metadata": {},
   "source": [
    "#### Constraint Expressions\n",
    "\n",
    "SystemVerilog supports various types of constraint expressions."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "710b95a7",
   "metadata": {},
   "source": [
    "##### Arithmetic Constraints\n",
    "\n",
    "```systemverilog\n",
    "class math_constraints;\n",
    "    rand int a, b, c;\n",
    "    \n",
    "    constraint arithmetic {\n",
    "        a + b == c;\n",
    "        a > 0;\n",
    "        b > 0;\n",
    "        c < 1000;\n",
    "    }\n",
    "    \n",
    "    constraint modulo {\n",
    "        a % 4 == 0;  // a must be divisible by 4\n",
    "    }\n",
    "    \n",
    "    constraint power_of_two {\n",
    "        $countones(b) == 1;  // b must be power of 2\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "84010142",
   "metadata": {},
   "source": [
    "##### Logical Constraints\n",
    "\n",
    "```systemverilog\n",
    "class logic_constraints;\n",
    "    rand bit [7:0] opcode;\n",
    "    rand bit enable;\n",
    "    rand bit [3:0] mode;\n",
    "    \n",
    "    constraint logic_rules {\n",
    "        // Implication\n",
    "        (opcode == 8'hFF) -> (enable == 1'b1);\n",
    "        \n",
    "        // Equivalence\n",
    "        (mode == 4'h0) <-> (enable == 1'b0);\n",
    "        \n",
    "        // Complex logical expression\n",
    "        (opcode inside {8'h10, 8'h20}) && (mode != 4'hF);\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "49edbaf8",
   "metadata": {},
   "source": [
    "##### Set Membership Constraints\n",
    "\n",
    "```systemverilog\n",
    "class membership_example;\n",
    "    rand bit [7:0] priority;\n",
    "    rand bit [3:0] category;\n",
    "    \n",
    "    constraint priority_levels {\n",
    "        priority inside {1, 2, 4, 8, 16, 32};\n",
    "    }\n",
    "    \n",
    "    constraint category_constraint {\n",
    "        // Exclude certain values\n",
    "        !(category inside {4'h0, 4'hF});\n",
    "        \n",
    "        // Weighted inside\n",
    "        category dist {\n",
    "            [1:3]   := 50,  // Values 1-3 with weight 50 each\n",
    "            [4:6]   :/ 30,  // Values 4-6 sharing total weight 30\n",
    "            [7:14]  := 10   // Values 7-14 with weight 10 each\n",
    "        };\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d385ba04",
   "metadata": {},
   "source": [
    "#### Distribution Constraints\n",
    "\n",
    "Distribution constraints control the probability of random value generation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "271ba409",
   "metadata": {},
   "source": [
    "##### Basic Distribution\n",
    "\n",
    "```systemverilog\n",
    "class packet_generator;\n",
    "    rand bit [1:0] packet_type;\n",
    "    rand bit [7:0] packet_size;\n",
    "    \n",
    "    constraint packet_distribution {\n",
    "        // := assigns weight to each value/range\n",
    "        packet_type dist {\n",
    "            2'b00 := 40,  // 40% probability\n",
    "            2'b01 := 30,  // 30% probability\n",
    "            2'b10 := 20,  // 20% probability\n",
    "            2'b11 := 10   // 10% probability\n",
    "        };\n",
    "        \n",
    "        // :/ divides total weight among range\n",
    "        packet_size dist {\n",
    "            [1:64]    :/ 50,  // Small packets: 50% total\n",
    "            [65:256]  :/ 30,  // Medium packets: 30% total\n",
    "            [257:512] :/ 20   // Large packets: 20% total\n",
    "        };\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "95cb13f6",
   "metadata": {},
   "source": [
    "##### Advanced Distribution Examples\n",
    "\n",
    "```systemverilog\n",
    "class advanced_distribution;\n",
    "    rand bit [31:0] address;\n",
    "    rand bit [7:0] burst_length;\n",
    "    rand bit error_inject;\n",
    "    \n",
    "    constraint address_dist {\n",
    "        address dist {\n",
    "            [32'h0000_0000 : 32'h0FFF_FFFF] := 60,  // Low memory\n",
    "            [32'h1000_0000 : 32'h1FFF_FFFF] := 30,  // Mid memory\n",
    "            [32'h2000_0000 : 32'h2FFF_FFFF] := 10   // High memory\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    constraint burst_dist {\n",
    "        burst_length dist {\n",
    "            1       := 40,  // Single beat most common\n",
    "            [2:4]   :/ 30,  // Short bursts\n",
    "            [5:8]   :/ 20,  // Medium bursts\n",
    "            [9:16]  :/ 10   // Long bursts least common\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    constraint error_rate {\n",
    "        error_inject dist {\n",
    "            1'b0 := 95,  // 95% no error\n",
    "            1'b1 := 5    // 5% error injection\n",
    "        };\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eef87e59",
   "metadata": {},
   "source": [
    "#### Constraint Inheritance\n",
    "\n",
    "Classes can inherit and modify constraints from parent classes.\n",
    "\n",
    "##### Basic Inheritance\n",
    "\n",
    "```systemverilog\n",
    "class base_packet;\n",
    "    rand bit [7:0] length;\n",
    "    rand bit [3:0] ptype;\n",
    "    \n",
    "    constraint base_length {\n",
    "        length >= 8;\n",
    "        length <= 64;\n",
    "    }\n",
    "    \n",
    "    constraint base_type {\n",
    "        ptype inside {4'h1, 4'h2, 4'h3};\n",
    "    }\n",
    "endclass\n",
    "\n",
    "class extended_packet extends base_packet;\n",
    "    rand bit [15:0] extended_field;\n",
    "    \n",
    "    // Override parent constraint\n",
    "    constraint base_length {\n",
    "        length >= 16;    // More restrictive\n",
    "        length <= 128;   // Less restrictive\n",
    "    }\n",
    "    \n",
    "    // Add new constraint\n",
    "    constraint extended_constraint {\n",
    "        extended_field != 16'h0000;\n",
    "        extended_field != 16'hFFFF;\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b0a7b2aa",
   "metadata": {},
   "source": [
    "##### Constraint Mode Control\n",
    "\n",
    "```systemverilog\n",
    "class configurable_packet;\n",
    "    rand bit [7:0] data;\n",
    "    rand bit [3:0] cmd;\n",
    "    \n",
    "    constraint data_range {\n",
    "        data inside {[1:100]};\n",
    "    }\n",
    "    \n",
    "    constraint cmd_constraint {\n",
    "        cmd != 4'h0;\n",
    "        cmd != 4'hF;\n",
    "    }\n",
    "    \n",
    "    function void configure_for_debug();\n",
    "        // Disable constraints for debug mode\n",
    "        data_range.constraint_mode(0);\n",
    "        cmd_constraint.constraint_mode(0);\n",
    "    endfunction\n",
    "    \n",
    "    function void configure_for_normal();\n",
    "        // Re-enable constraints\n",
    "        data_range.constraint_mode(1);\n",
    "        cmd_constraint.constraint_mode(1);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d8cdf9cf",
   "metadata": {},
   "source": [
    "#### solve...before Constraints\n",
    "\n",
    "The `solve...before` construct controls the order of variable solving."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "73f4ca9c",
   "metadata": {},
   "source": [
    "##### Basic solve...before\n",
    "\n",
    "```systemverilog\n",
    "class ordered_solving;\n",
    "    rand bit [7:0] x, y, z;\n",
    "    \n",
    "    constraint order_constraint {\n",
    "        solve x before y;\n",
    "        solve y before z;\n",
    "        \n",
    "        x + y == z;\n",
    "        x inside {[1:10]};\n",
    "        y inside {[1:10]};\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8e75cd59",
   "metadata": {},
   "source": [
    "##### Complex Ordering Example\n",
    "\n",
    "```systemverilog\n",
    "class memory_transaction;\n",
    "    rand bit [31:0] base_addr;\n",
    "    rand bit [31:0] offset;\n",
    "    rand bit [31:0] final_addr;\n",
    "    rand bit [7:0] burst_length;\n",
    "    rand bit [2:0] burst_size;\n",
    "    \n",
    "    constraint solve_order {\n",
    "        solve base_addr before offset;\n",
    "        solve offset before final_addr;\n",
    "        solve burst_size before burst_length;\n",
    "    }\n",
    "    \n",
    "    constraint address_calc {\n",
    "        final_addr == base_addr + offset;\n",
    "        base_addr % 4096 == 0;  // Page aligned\n",
    "        offset < 4096;          // Within page\n",
    "    }\n",
    "    \n",
    "    constraint burst_relationship {\n",
    "        burst_length <= (8 << burst_size);  // burst_size determines max length\n",
    "        burst_length inside {1, 2, 4, 8, 16};\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "391629bc",
   "metadata": {},
   "source": [
    "#### Advanced Constraint Techniques"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "352740bb",
   "metadata": {},
   "source": [
    "##### Conditional Constraints\n",
    "\n",
    "```systemverilog\n",
    "class conditional_packet;\n",
    "    rand bit [1:0] packet_type;\n",
    "    rand bit [7:0] length;\n",
    "    rand bit [15:0] payload_length;\n",
    "    rand bit has_header;\n",
    "    \n",
    "    constraint conditional_logic {\n",
    "        // If-else constraint\n",
    "        if (packet_type == 2'b00) {\n",
    "            length inside {[8:16]};\n",
    "            has_header == 1'b0;\n",
    "        } else if (packet_type == 2'b01) {\n",
    "            length inside {[17:64]};\n",
    "            has_header == 1'b1;\n",
    "        } else {\n",
    "            length inside {[65:255]};\n",
    "            has_header == 1'b1;\n",
    "        }\n",
    "        \n",
    "        // Implication constraint\n",
    "        has_header -> (payload_length == length - 8);\n",
    "        !has_header -> (payload_length == length);\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "919245b3",
   "metadata": {},
   "source": [
    "##### Array Constraints\n",
    "\n",
    "```systemverilog\n",
    "class array_constraints;\n",
    "    rand bit [7:0] data[];\n",
    "    rand int size;\n",
    "    \n",
    "    constraint array_size {\n",
    "        size inside {[4:16]};\n",
    "        data.size() == size;\n",
    "    }\n",
    "    \n",
    "    constraint array_content {\n",
    "        foreach(data[i]) {\n",
    "            data[i] != 8'h00;\n",
    "            data[i] != 8'hFF;\n",
    "            if (i > 0) data[i] != data[i-1];  // No consecutive duplicates\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    constraint array_sum {\n",
    "        data.sum() with (int'(item)) < 1000;\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3fe6c7b8",
   "metadata": {},
   "source": [
    "##### Constraint Functions\n",
    "\n",
    "```systemverilog\n",
    "class function_constraints;\n",
    "    rand bit [7:0] value1, value2, value3;\n",
    "    \n",
    "    function bit is_prime(int n);\n",
    "        if (n < 2) return 0;\n",
    "        for (int i = 2; i * i <= n; i++) begin\n",
    "            if (n % i == 0) return 0;\n",
    "        end\n",
    "        return 1;\n",
    "    endfunction\n",
    "    \n",
    "    constraint using_functions {\n",
    "        is_prime(value1);\n",
    "        value2 == fibonacci(value1);  // Assuming fibonacci function exists\n",
    "        value3 inside {get_valid_values()};  // Function returning array\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb9691b1",
   "metadata": {},
   "source": [
    "#### Practical Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f007fadb",
   "metadata": {},
   "source": [
    "##### Complete Test Environment\n",
    "\n",
    "```systemverilog\n",
    "class network_packet;\n",
    "    rand bit [47:0] dest_mac;\n",
    "    rand bit [47:0] src_mac;\n",
    "    rand bit [15:0] ether_type;\n",
    "    rand bit [7:0] payload[];\n",
    "    rand int payload_size;\n",
    "    \n",
    "    // Ethernet constraints\n",
    "    constraint mac_constraints {\n",
    "        dest_mac[0] == 1'b0;  // Unicast\n",
    "        src_mac != dest_mac;\n",
    "        src_mac != 48'h0;\n",
    "    }\n",
    "    \n",
    "    constraint ether_type_constraint {\n",
    "        ether_type dist {\n",
    "            16'h0800 := 60,  // IPv4\n",
    "            16'h0806 := 20,  // ARP\n",
    "            16'h86DD := 15,  // IPv6\n",
    "            16'h8100 := 5    // VLAN\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    constraint payload_constraint {\n",
    "        payload_size inside {[46:1500]};  // Ethernet payload range\n",
    "        payload.size() == payload_size;\n",
    "        foreach(payload[i]) {\n",
    "            payload[i] != 8'h00;  // Avoid null bytes\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    function void post_randomize();\n",
    "        $display(\"Generated packet: dest=%h, src=%h, type=%h, size=%0d\",\n",
    "                dest_mac, src_mac, ether_type, payload_size);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Test program\n",
    "program test_random_packets;\n",
    "    network_packet pkt;\n",
    "    \n",
    "    initial begin\n",
    "        pkt = new();\n",
    "        \n",
    "        repeat(10) begin\n",
    "            if (pkt.randomize()) begin\n",
    "                // Use the packet\n",
    "                send_packet(pkt);\n",
    "            end else begin\n",
    "                $error(\"Randomization failed!\");\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endprogram\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8f5936d6",
   "metadata": {},
   "source": [
    "##### Constraint Debugging\n",
    "\n",
    "```systemverilog\n",
    "class debug_constraints;\n",
    "    rand bit [7:0] a, b, c;\n",
    "    \n",
    "    constraint debug_c1 {\n",
    "        a + b == c;\n",
    "    }\n",
    "    \n",
    "    constraint debug_c2 {\n",
    "        a inside {[10:20]};\n",
    "    }\n",
    "    \n",
    "    constraint debug_c3 {\n",
    "        b inside {[30:40]};\n",
    "    }\n",
    "    \n",
    "    constraint debug_c4 {\n",
    "        c inside {[35:45]};  // This might over-constrain\n",
    "    }\n",
    "    \n",
    "    function void debug_randomization();\n",
    "        int success_count = 0;\n",
    "        \n",
    "        for (int i = 0; i < 100; i++) begin\n",
    "            if (this.randomize()) begin\n",
    "                success_count++;\n",
    "                $display(\"Success %0d: a=%0d, b=%0d, c=%0d\", \n",
    "                        success_count, a, b, c);\n",
    "            end else begin\n",
    "                $display(\"Randomization failed at attempt %0d\", i);\n",
    "                // Try disabling constraints one by one to debug\n",
    "                debug_c4.constraint_mode(0);\n",
    "                if (this.randomize()) begin\n",
    "                    $display(\"Issue was with debug_c4 constraint\");\n",
    "                end\n",
    "                debug_c4.constraint_mode(1);\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        $display(\"Success rate: %0d%%\", success_count);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9739ecd8",
   "metadata": {},
   "source": [
    "#### Best Practices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2f94203d",
   "metadata": {},
   "source": [
    "##### Constraint Organization\n",
    "- Group related constraints together\n",
    "- Use meaningful constraint names\n",
    "- Document complex constraint logic"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c35368d1",
   "metadata": {},
   "source": [
    "##### Performance Considerations\n",
    "```systemverilog\n",
    "class performance_tips;\n",
    "    rand bit [31:0] addr;\n",
    "    rand bit [7:0] data[];\n",
    "    \n",
    "    // Good: Simple, efficient constraint\n",
    "    constraint addr_align {\n",
    "        addr[1:0] == 2'b00;\n",
    "    }\n",
    "    \n",
    "    // Avoid: Complex constraint that's hard to solve\n",
    "    constraint complex_bad {\n",
    "        foreach(data[i]) {\n",
    "            foreach(data[j]) {\n",
    "                if (i != j) data[i] != data[j];  // Very expensive\n",
    "            }\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    // Better: More efficient uniqueness constraint\n",
    "    constraint unique_data {\n",
    "        foreach(data[i]) {\n",
    "            foreach(data[j]) {\n",
    "                (i < j) -> (data[i] != data[j]);\n",
    "            }\n",
    "        }\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "02eb8ff4",
   "metadata": {},
   "source": [
    "##### Debugging Strategies\n",
    "- Use constraint_mode() to isolate issues\n",
    "- Implement good post_randomize() functions\n",
    "- Add constraint guards for impossible conditions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c95bb695",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Constrained Random Verification provides powerful capabilities for generating comprehensive test scenarios:\n",
    "\n",
    "- **Random Variables**: Use `rand` for general randomization, `randc` for cyclic coverage\n",
    "- **Constraints**: Define legal value spaces with various expression types\n",
    "- **Distributions**: Control probability of value generation\n",
    "- **Inheritance**: Extend and modify constraints in derived classes\n",
    "- **solve...before**: Control variable solving order\n",
    "- **Advanced Techniques**: Conditional constraints, arrays, and functions\n",
    "\n",
    "The key to effective CRV is balancing randomness with meaningful constraints that create realistic and comprehensive test scenarios while maintaining solver efficiency.\n",
    "\n",
    "This completes Chapter 13 on Constrained Random Verification, providing the foundation for building sophisticated verification environments in SystemVerilog."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
