<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\ETHENET\ethernet_g\impl\synthesize\rev_1\Gbit_PHY_test_RGMII.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\ETHENET\ethernet_g\src\Gbit_PHY_test_RGMII.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\ETHENET\ethernet_g\src\Gbit_PHY_test_RGMII.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C7/I6</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 24 11:45:28 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>172</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>888</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>PHY1_rxc</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>I_phy1_rxc </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PHY1_rxc</td>
<td>125.000(MHz)</td>
<td>158.577(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>PHY1_rxc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PHY1_rxc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.694</td>
<td>u_la0_top/triger_level_cnt_Z[0]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CE</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>6.229</td>
</tr>
<tr>
<td>2</td>
<td>2.161</td>
<td>u_la0_top/triger_level_cnt_Z[0]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CE</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.762</td>
</tr>
<tr>
<td>3</td>
<td>2.511</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.390</td>
</tr>
<tr>
<td>4</td>
<td>2.577</td>
<td>u_la0_top/triger_level_cnt_Z[0]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.346</td>
</tr>
<tr>
<td>5</td>
<td>2.580</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel[3]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.321</td>
</tr>
<tr>
<td>6</td>
<td>2.594</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.307</td>
</tr>
<tr>
<td>7</td>
<td>2.606</td>
<td>u_la0_top/triger_level_cnt_Z[0]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.317</td>
</tr>
<tr>
<td>8</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>9</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>10</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>11</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>12</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>13</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>14</td>
<td>2.768</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.132</td>
</tr>
<tr>
<td>15</td>
<td>2.768</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.132</td>
</tr>
<tr>
<td>16</td>
<td>2.768</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.132</td>
</tr>
<tr>
<td>17</td>
<td>2.768</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.132</td>
</tr>
<tr>
<td>18</td>
<td>2.774</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.127</td>
</tr>
<tr>
<td>19</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>20</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>21</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>22</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>23</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>24</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>25</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.097</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/WREA</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.242</td>
</tr>
<tr>
<td>2</td>
<td>0.368</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>3</td>
<td>0.528</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>4</td>
<td>0.528</td>
<td>u_la0_top/rst_ao_syn_Z/Q</td>
<td>u_la0_top/rst_ao_Z/D</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>5</td>
<td>0.543</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.556</td>
</tr>
<tr>
<td>6</td>
<td>0.582</td>
<td>u_la0_top/triger_level_cnt_Z[3]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[3]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.595</td>
</tr>
<tr>
<td>7</td>
<td>0.585</td>
<td>u_la0_top/triger_level_cnt_Z[0]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[0]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>8</td>
<td>0.646</td>
<td>u_la0_top/capture_window_sel_Z[2]/Q</td>
<td>u_la0_top/capture_window_sel_Z[2]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.660</td>
</tr>
<tr>
<td>9</td>
<td>0.648</td>
<td>u_la0_top/triger_level_cnt_Z[1]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.661</td>
</tr>
<tr>
<td>10</td>
<td>0.649</td>
<td>u_la0_top/capture_window_sel_Z[0]/Q</td>
<td>u_la0_top/capture_window_sel_Z[0]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.663</td>
</tr>
<tr>
<td>11</td>
<td>0.670</td>
<td>u_la0_top/triger_level_cnt_Z[2]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[2]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>12</td>
<td>0.671</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>13</td>
<td>0.671</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.723</td>
</tr>
<tr>
<td>15</td>
<td>0.732</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.746</td>
</tr>
<tr>
<td>16</td>
<td>0.741</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.754</td>
</tr>
<tr>
<td>17</td>
<td>0.789</td>
<td>u_la0_top/capture_window_sel_Z[1]/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.802</td>
</tr>
<tr>
<td>18</td>
<td>0.809</td>
<td>u_la0_top/capture_window_sel[3]/Q</td>
<td>u_la0_top/capture_window_sel[3]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.822</td>
</tr>
<tr>
<td>19</td>
<td>0.825</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.838</td>
</tr>
<tr>
<td>20</td>
<td>0.833</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/ADA11</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.931</td>
</tr>
<tr>
<td>21</td>
<td>0.842</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/D</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.856</td>
</tr>
<tr>
<td>22</td>
<td>0.850</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI3</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.107</td>
</tr>
<tr>
<td>23</td>
<td>0.850</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI2</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.107</td>
</tr>
<tr>
<td>24</td>
<td>0.850</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI1</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.107</td>
</tr>
<tr>
<td>25</td>
<td>0.850</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI0</td>
<td>PHY1_rxc:[R]</td>
<td>PHY1_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.107</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.511</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.390</td>
</tr>
<tr>
<td>2</td>
<td>2.580</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel[3]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.321</td>
</tr>
<tr>
<td>3</td>
<td>2.594</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.307</td>
</tr>
<tr>
<td>4</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>5</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>6</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>7</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>8</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>9</td>
<td>2.760</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.141</td>
</tr>
<tr>
<td>10</td>
<td>2.768</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.132</td>
</tr>
<tr>
<td>11</td>
<td>2.768</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.132</td>
</tr>
<tr>
<td>12</td>
<td>2.768</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.132</td>
</tr>
<tr>
<td>13</td>
<td>2.768</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.132</td>
</tr>
<tr>
<td>14</td>
<td>2.774</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.127</td>
</tr>
<tr>
<td>15</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>16</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>17</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>18</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>19</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>20</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>21</td>
<td>2.795</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.105</td>
</tr>
<tr>
<td>22</td>
<td>2.826</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.075</td>
</tr>
<tr>
<td>23</td>
<td>2.892</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.009</td>
</tr>
<tr>
<td>24</td>
<td>2.892</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/PRESET</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>1.009</td>
</tr>
<tr>
<td>25</td>
<td>3.080</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>4.000</td>
<td>0.022</td>
<td>0.821</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.514</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.550</td>
</tr>
<tr>
<td>2</td>
<td>4.514</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.550</td>
</tr>
<tr>
<td>3</td>
<td>4.526</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/trigger_seq_start_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.562</td>
</tr>
<tr>
<td>4</td>
<td>4.526</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.562</td>
</tr>
<tr>
<td>5</td>
<td>4.526</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.562</td>
</tr>
<tr>
<td>6</td>
<td>4.526</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.562</td>
</tr>
<tr>
<td>7</td>
<td>4.526</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_end_dly_Z/PRESET</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.562</td>
</tr>
<tr>
<td>8</td>
<td>4.529</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.566</td>
</tr>
<tr>
<td>9</td>
<td>4.529</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.566</td>
</tr>
<tr>
<td>10</td>
<td>4.529</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.566</td>
</tr>
<tr>
<td>11</td>
<td>4.529</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.566</td>
</tr>
<tr>
<td>12</td>
<td>4.529</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.566</td>
</tr>
<tr>
<td>13</td>
<td>4.536</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.572</td>
</tr>
<tr>
<td>14</td>
<td>4.536</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.572</td>
</tr>
<tr>
<td>15</td>
<td>4.536</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.572</td>
</tr>
<tr>
<td>16</td>
<td>4.536</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.572</td>
</tr>
<tr>
<td>17</td>
<td>4.536</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.572</td>
</tr>
<tr>
<td>18</td>
<td>4.536</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.572</td>
</tr>
<tr>
<td>19</td>
<td>4.664</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.700</td>
</tr>
<tr>
<td>20</td>
<td>4.679</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.715</td>
</tr>
<tr>
<td>21</td>
<td>4.679</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.715</td>
</tr>
<tr>
<td>22</td>
<td>4.679</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.715</td>
</tr>
<tr>
<td>23</td>
<td>4.679</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.715</td>
</tr>
<tr>
<td>24</td>
<td>4.679</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.715</td>
</tr>
<tr>
<td>25</td>
<td>4.679</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
<td>PHY1_rxc:[F]</td>
<td>PHY1_rxc:[R]</td>
<td>-4.000</td>
<td>0.012</td>
<td>0.715</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>test_d_Z[7]</td>
</tr>
<tr>
<td>2</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>test_d_Z[5]</td>
</tr>
<tr>
<td>3</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>test_d_Z[1]</td>
</tr>
<tr>
<td>4</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>5</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td>6</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
<tr>
<td>7</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td>8</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td>9</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>10</td>
<td>2.720</td>
<td>3.920</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>PHY1_rxc</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>u_la0_top/un1_match_final_3_x_cZ/I1</td>
</tr>
<tr>
<td>3.100</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_3_x_cZ/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ/I0</td>
</tr>
<tr>
<td>3.753</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td>u_la0_top/triger_level_cnt_0_sqmuxa_cZ/I2</td>
</tr>
<tr>
<td>4.792</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>5.023</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/g0_0_1_cZ/I3</td>
</tr>
<tr>
<td>5.689</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/g0_0_1_cZ/F</td>
</tr>
<tr>
<td>6.165</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/g0_3_cZ/I0</td>
</tr>
<tr>
<td>6.824</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/g0_3_cZ/F</td>
</tr>
<tr>
<td>7.251</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.972, 47.718%; route: 2.978, 47.813%; tC2Q: 0.278, 4.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>u_la0_top/un1_match_final_3_x_cZ/I1</td>
</tr>
<tr>
<td>3.100</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_3_x_cZ/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ/I0</td>
</tr>
<tr>
<td>3.753</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td>u_la0_top/triger_level_cnt_0_sqmuxa_cZ/I2</td>
</tr>
<tr>
<td>4.792</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/g0_2/I3</td>
</tr>
<tr>
<td>5.501</td>
<td>0.445</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/g0_2/F</td>
</tr>
<tr>
<td>5.705</td>
<td>0.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/g0_0_cZ/I0</td>
</tr>
<tr>
<td>6.097</td>
<td>0.392</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/g0_0_cZ/F</td>
</tr>
<tr>
<td>6.784</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.485, 43.135%; route: 2.998, 52.033%; tC2Q: 0.278, 4.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.434</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/match_sep/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.111, 79.969%; tC2Q: 0.278, 20.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>u_la0_top/un1_match_final_3_x_cZ/I1</td>
</tr>
<tr>
<td>3.100</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_3_x_cZ/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ/I0</td>
</tr>
<tr>
<td>3.753</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td>u_la0_top/triger_level_cnt_0_sqmuxa_cZ/I2</td>
</tr>
<tr>
<td>4.792</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en7_cZ/I1</td>
</tr>
<tr>
<td>6.368</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en7_cZ/F</td>
</tr>
<tr>
<td>6.368</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.332, 43.618%; route: 2.736, 51.174%; tC2Q: 0.278, 5.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.365</td>
<td>1.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel[3]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.042, 78.922%; tC2Q: 0.278, 21.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.351</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 78.699%; tC2Q: 0.278, 21.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.442</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>u_la0_top/un1_match_final_3_x_cZ/I1</td>
</tr>
<tr>
<td>3.100</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_3_x_cZ/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ/I0</td>
</tr>
<tr>
<td>3.753</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_0_sqmuxa_1_cZ/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td>u_la0_top/triger_level_cnt_0_sqmuxa_cZ/I2</td>
</tr>
<tr>
<td>4.792</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>5.655</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[4]/I2</td>
</tr>
<tr>
<td>6.339</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[4]/F</td>
</tr>
<tr>
<td>6.339</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.332, 43.855%; route: 2.707, 50.908%; tC2Q: 0.278, 5.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.177</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 75.415%; tC2Q: 0.278, 24.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.177</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 75.415%; tC2Q: 0.278, 24.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.177</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 75.415%; tC2Q: 0.278, 24.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.177</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 75.415%; tC2Q: 0.278, 24.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.172</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.849, 75.301%; tC2Q: 0.278, 24.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>1.145</td>
<td>0.145</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.241</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[0]/Q</td>
</tr>
<tr>
<td>1.346</td>
<td>0.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 36.787%; tC2Q: 0.241, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[0]/Q</td>
</tr>
<tr>
<td>1.506</td>
<td>0.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.299, 55.230%; tC2Q: 0.242, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_syn_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_syn_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_syn_Z/Q</td>
</tr>
<tr>
<td>5.518</td>
<td>0.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.011</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td>5.025</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.299, 55.230%; tC2Q: 0.242, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.314, 56.429%; tC2Q: 0.242, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[3]/I1</td>
</tr>
<tr>
<td>1.559</td>
<td>0.348</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[3]/F</td>
</tr>
<tr>
<td>1.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.348, 58.507%; route: 0.004, 0.740%; tC2Q: 0.242, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>1.214</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[0]/I1</td>
</tr>
<tr>
<td>1.562</td>
<td>0.348</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[0]/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.348, 58.220%; route: 0.007, 1.227%; tC2Q: 0.242, 40.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[2]/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_la0_top/capture_window_sel_3_cZ[2]/I0</td>
</tr>
<tr>
<td>1.624</td>
<td>0.413</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/capture_window_sel_3_cZ[2]/F</td>
</tr>
<tr>
<td>1.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 62.583%; route: 0.004, 0.667%; tC2Q: 0.242, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/Q</td>
</tr>
<tr>
<td>1.213</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[1]/I2</td>
</tr>
<tr>
<td>1.626</td>
<td>0.413</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[1]/F</td>
</tr>
<tr>
<td>1.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 62.445%; route: 0.006, 0.887%; tC2Q: 0.242, 36.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[0]/Q</td>
</tr>
<tr>
<td>1.214</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_3_cZ[0]/I2</td>
</tr>
<tr>
<td>1.627</td>
<td>0.413</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/capture_window_sel_3_cZ[0]/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 62.306%; route: 0.007, 1.107%; tC2Q: 0.242, 36.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[2]/I0</td>
</tr>
<tr>
<td>1.648</td>
<td>0.437</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[2]/F</td>
</tr>
<tr>
<td>1.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.437, 63.897%; route: 0.004, 0.644%; tC2Q: 0.242, 35.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[8]/I1</td>
</tr>
<tr>
<td>1.649</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[8]/F</td>
</tr>
<tr>
<td>1.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 40.662%; route: 0.164, 23.934%; tC2Q: 0.242, 35.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[9]/I1</td>
</tr>
<tr>
<td>1.649</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[9]/F</td>
</tr>
<tr>
<td>1.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 40.662%; route: 0.164, 23.934%; tC2Q: 0.242, 35.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[0]/Q</td>
</tr>
<tr>
<td>1.688</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.481, 66.495%; tC2Q: 0.242, 33.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>1.710</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 67.488%; tC2Q: 0.242, 32.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[9]/I0</td>
</tr>
<tr>
<td>1.719</td>
<td>0.348</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[9]/F</td>
</tr>
<tr>
<td>1.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.348, 46.138%; route: 0.164, 21.725%; tC2Q: 0.242, 32.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.241</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/capture_window_sel_3_cZ[1]/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.413</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/capture_window_sel_3_cZ[1]/F</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 51.456%; route: 0.148, 18.478%; tC2Q: 0.241, 30.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel[3]/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.241</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel[3]/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel_3_cZ[3]/I3</td>
</tr>
<tr>
<td>1.787</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/capture_window_sel_3_cZ[3]/F</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel[3]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.437, 53.119%; route: 0.144, 17.549%; tC2Q: 0.241, 29.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[0]/I0</td>
</tr>
<tr>
<td>1.803</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[0]/F</td>
</tr>
<tr>
<td>1.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 33.211%; route: 0.317, 37.872%; tC2Q: 0.242, 28.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/Q</td>
</tr>
<tr>
<td>1.895</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/ADA11</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>1.098</td>
<td>0.098</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 73.950%; tC2Q: 0.242, 26.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_2_cZ[0]/I2</td>
</tr>
<tr>
<td>1.820</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/internal_reg_start_dly_2_cZ[0]/F</td>
</tr>
<tr>
<td>1.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 32.541%; route: 0.335, 39.126%; tC2Q: 0.242, 28.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]/Q</td>
</tr>
<tr>
<td>2.071</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>1.257</td>
<td>0.257</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.097%; tC2Q: 0.242, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]/Q</td>
</tr>
<tr>
<td>2.071</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>1.257</td>
<td>0.257</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.097%; tC2Q: 0.242, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[1]/Q</td>
</tr>
<tr>
<td>2.071</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>1.257</td>
<td>0.257</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.097%; tC2Q: 0.242, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]/Q</td>
</tr>
<tr>
<td>2.071</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>1.257</td>
<td>0.257</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.097%; tC2Q: 0.242, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.434</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/match_sep/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.111, 79.969%; tC2Q: 0.278, 20.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.365</td>
<td>1.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel[3]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.042, 78.922%; tC2Q: 0.278, 21.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.351</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 78.699%; tC2Q: 0.278, 21.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.185</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 75.599%; tC2Q: 0.278, 24.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.177</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 75.415%; tC2Q: 0.278, 24.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.177</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 75.415%; tC2Q: 0.278, 24.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.177</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 75.415%; tC2Q: 0.278, 24.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.177</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 75.415%; tC2Q: 0.278, 24.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.172</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.849, 75.301%; tC2Q: 0.278, 24.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.150</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 74.816%; tC2Q: 0.278, 25.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.120</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.797, 74.107%; tC2Q: 0.278, 25.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.053</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 72.404%; tC2Q: 0.278, 27.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>6.053</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.730, 72.404%; tC2Q: 0.278, 27.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.323</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.866</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.819</td>
<td>0.819</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>9.022</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLK</td>
</tr>
<tr>
<td>8.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td>8.945</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.825, 78.990%; route: 0.219, 21.010%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 66.093%; tC2Q: 0.278, 33.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.819, 80.116%; route: 0.203, 19.884%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.527</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.308, 55.946%; tC2Q: 0.242, 44.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.527</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.308, 55.946%; tC2Q: 0.242, 44.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.539</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/trigger_seq_start_Z/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 56.880%; tC2Q: 0.242, 43.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.539</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 56.880%; tC2Q: 0.242, 43.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.539</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 56.880%; tC2Q: 0.242, 43.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.539</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 56.880%; tC2Q: 0.242, 43.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.539</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_dly_Z/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>u_la0_top/capture_end_dly_Z/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 56.880%; tC2Q: 0.242, 43.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.542</td>
<td>0.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.323, 57.155%; tC2Q: 0.242, 42.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.542</td>
<td>0.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.323, 57.155%; tC2Q: 0.242, 42.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.542</td>
<td>0.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.323, 57.155%; tC2Q: 0.242, 42.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.542</td>
<td>0.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.323, 57.155%; tC2Q: 0.242, 42.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.542</td>
<td>0.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.323, 57.155%; tC2Q: 0.242, 42.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.549</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 57.642%; tC2Q: 0.242, 42.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.549</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 57.642%; tC2Q: 0.242, 42.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.549</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 57.642%; tC2Q: 0.242, 42.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.549</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 57.642%; tC2Q: 0.242, 42.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.549</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 57.642%; tC2Q: 0.242, 42.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.549</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 57.642%; tC2Q: 0.242, 42.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.677</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.458, 65.383%; tC2Q: 0.242, 34.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.691</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 66.101%; tC2Q: 0.242, 33.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.691</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 66.101%; tC2Q: 0.242, 33.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.691</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 66.101%; tC2Q: 0.242, 33.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.691</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 66.101%; tC2Q: 0.242, 33.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.691</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 66.101%; tC2Q: 0.242, 33.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY1_rxc:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY1_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.813</td>
<td>0.813</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>4.976</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.242</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>5.691</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>IOB27[A]</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td>1.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.813, 83.267%; route: 0.163, 16.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 66.101%; tC2Q: 0.242, 33.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.811, 84.033%; route: 0.154, 15.967%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test_d_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>test_d_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>test_d_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test_d_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>test_d_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>test_d_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test_d_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>test_d_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>test_d_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_in_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.920</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>4.825</td>
<td>0.825</td>
<td>tINS</td>
<td>FF</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>5.044</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PHY1_rxc</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/I</td>
</tr>
<tr>
<td>8.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>I_phy1_rxc_ibuf/O</td>
</tr>
<tr>
<td>8.965</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>70</td>
<td>I_phy1_rxc_c</td>
<td>3.911</td>
<td>0.219</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[0]</td>
<td>5.690</td>
<td>1.471</td>
</tr>
<tr>
<td>1</td>
<td>Phy1_rxdv</td>
<td>3.911</td>
<td>3.250</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[7]</td>
<td>4.525</td>
<td>2.750</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[5]</td>
<td>6.627</td>
<td>0.648</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[6]</td>
<td>4.060</td>
<td>3.215</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[3]</td>
<td>4.562</td>
<td>2.599</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[4]</td>
<td>4.801</td>
<td>2.474</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[1]</td>
<td>5.246</td>
<td>1.915</td>
</tr>
<tr>
<td>1</td>
<td>test_d_2[2]</td>
<td>4.688</td>
<td>2.473</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R55C19</td>
<td>8.33%</td>
</tr>
<tr>
<td>R55C16</td>
<td>5.56%</td>
</tr>
<tr>
<td>R55C18</td>
<td>5.56%</td>
</tr>
<tr>
<td>R55C26</td>
<td>5.56%</td>
</tr>
<tr>
<td>R55C24</td>
<td>4.17%</td>
</tr>
<tr>
<td>R55C25</td>
<td>2.78%</td>
</tr>
<tr>
<td>R23C2</td>
<td>2.78%</td>
</tr>
<tr>
<td>R54C19</td>
<td>2.78%</td>
</tr>
<tr>
<td>R55C1</td>
<td>2.78%</td>
</tr>
<tr>
<td>R55C7</td>
<td>2.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PHY1_rxc -period 8 -waveform {0 4} [get_ports {I_phy1_rxc}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
