#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun 22 11:32:15 2020
# Process ID: 27592
# Current directory: /home/ruinan/code/verilog_test/hello_world/hello_world.runs/synth_1
# Command line: vivado -log block.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source block.tcl
# Log file: /home/ruinan/code/verilog_test/hello_world/hello_world.runs/synth_1/block.vds
# Journal file: /home/ruinan/code/verilog_test/hello_world/hello_world.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source block.tcl -notrace
Command: synth_design -top block -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27621 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1288.383 ; gain = 86.996 ; free physical = 130 ; free virtual = 9233
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'block' [/home/ruinan/code/verilog_test/hello_world/hello_world.srcs/sources_1/new/block.v:23]
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed.  [/home/ruinan/code/verilog_test/hello_world/hello_world.srcs/sources_1/new/block.v:32]
INFO: [Synth 8-256] done synthesizing module 'block' (1#1) [/home/ruinan/code/verilog_test/hello_world/hello_world.srcs/sources_1/new/block.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.914 ; gain = 128.527 ; free physical = 180 ; free virtual = 9249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.914 ; gain = 128.527 ; free physical = 175 ; free virtual = 9248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.918 ; gain = 136.531 ; free physical = 166 ; free virtual = 9247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.926 ; gain = 144.539 ; free physical = 150 ; free virtual = 9240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'b_reg[0]' (FDRE) to 'a_reg[0]'
INFO: [Synth 8-3886] merging instance 'a_reg[0]' (FDRE) to 'a_reg[1]'
INFO: [Synth 8-3886] merging instance 'b_reg[1]' (FDRE) to 'a_reg[1]'
INFO: [Synth 8-3886] merging instance 'a_reg[1]' (FDRE) to 'a_reg[3]'
INFO: [Synth 8-3886] merging instance 'b_reg[2]' (FDSE) to 'a_reg[2]'
INFO: [Synth 8-3886] merging instance 'a_reg[2]' (FDSE) to 'b_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\b_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\result_o_reg[4] )
WARNING: [Synth 8-3332] Sequential element (result_o_reg[4]) is unused and will be removed from module block.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[2]) is unused and will be removed from module block.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[1]) is unused and will be removed from module block.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[0]) is unused and will be removed from module block.
WARNING: [Synth 8-3332] Sequential element (a_reg[3]) is unused and will be removed from module block.
WARNING: [Synth 8-3332] Sequential element (b_reg[3]) is unused and will be removed from module block.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 128 ; free virtual = 9084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 127 ; free virtual = 9084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 128 ; free virtual = 9083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 128 ; free virtual = 9083
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 128 ; free virtual = 9083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 128 ; free virtual = 9083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 128 ; free virtual = 9083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 128 ; free virtual = 9083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 128 ; free virtual = 9083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     1|
|4     |IBUF |     2|
|5     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 128 ; free virtual = 9083
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.262 ; gain = 254.875 ; free physical = 130 ; free virtual = 9085
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.270 ; gain = 254.875 ; free physical = 130 ; free virtual = 9085
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1538.285 ; gain = 361.727 ; free physical = 200 ; free virtual = 9063
INFO: [Common 17-1381] The checkpoint '/home/ruinan/code/verilog_test/hello_world/hello_world.runs/synth_1/block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file block_utilization_synth.rpt -pb block_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1562.297 ; gain = 0.000 ; free physical = 195 ; free virtual = 9064
INFO: [Common 17-206] Exiting Vivado at Mon Jun 22 11:32:52 2020...
