Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/usr/local/share/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/usr/local/share/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/usr/local/share/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/34-openroad-cts/controller.odb'…
Reading design constraints file at '/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 10
[INFO] Setting input delay to: 10
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 8 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |   0.034 |   0.000 | _119_/D
    final |       0 |      13 |            0 |   0.101 |   0.000 | _108_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 13 hold buffers.
Placement Analysis
---------------------------------
total displacement         95.1 u
average displacement        0.5 u
max displacement            8.7 u
original HPWL            2127.3 u
legalized HPWL           2293.5 u
delta HPWL                    8 %

[INFO DPL-0020] Mirrored 48 instances
[INFO DPL-0021] HPWL before            2293.5 u
[INFO DPL-0022] HPWL after             2202.6 u
[INFO DPL-0023] HPWL delta               -4.0 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 60      75.07
  Clock buffer                              4      88.84
  Timing Repair Buffer                     34     235.23
  Inverter                                  8      30.03
  Sequential cell                          20     401.64
  Multi-Input combinational cell           44     375.36
  Total                                   190    1281.23
Writing OpenROAD database to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/36-openroad-resizertimingpostcts/controller.odb'…
Writing netlist to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/36-openroad-resizertimingpostcts/controller.nl.v'…
Writing powered netlist to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/36-openroad-resizertimingpostcts/controller.pnl.v'…
Writing layout to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/36-openroad-resizertimingpostcts/controller.def'…
Writing timing constraints to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/36-openroad-resizertimingpostcts/controller.sdc'…
