0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/temp/gits/CompOrg/Lab_1/Lab_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/temp/gits/CompOrg/Lab_1/Lab_1.srcs/sim_1/new/test_bench.v,1517715303,verilog,,,,test_bench,,,,,,,,
C:/Users/temp/gits/CompOrg/Lab_1/Lab_1.srcs/sources_1/new/module.v,1517715480,verilog,,C:/Users/temp/gits/CompOrg/Lab_1/Lab_1.srcs/sim_1/new/test_bench.v,,Adder;FullAdder,,,,,,,,
