//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30411180
// Cuda compilation tools, release 11.5, V11.5.50
// Based on NVVM 7.0.1
//

.version 7.5
.target sm_70
.address_size 64

	// .globl	g2p2g
// _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E has been demoted
// _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h900ece0c5caf62b3E has been demoted
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry g2p2g(
	.param .f32 g2p2g_param_0,
	.param .u64 g2p2g_param_1,
	.param .u64 g2p2g_param_2,
	.param .u64 g2p2g_param_3,
	.param .u64 g2p2g_param_4,
	.param .u64 g2p2g_param_5,
	.param .u64 g2p2g_param_6,
	.param .u64 g2p2g_param_7,
	.param .align 8 .b8 g2p2g_param_8[72],
	.param .align 8 .b8 g2p2g_param_9[72],
	.param .u32 g2p2g_param_10,
	.param .u8 g2p2g_param_11
)
{
	.local .align 16 .b8 	__local_depot0[112];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<841>;
	.reg .b16 	%rs<48>;
	.reg .f32 	%f<5610>;
	.reg .b32 	%r<1806>;
	.reg .f64 	%fd<27>;
	.reg .b64 	%rd<1592>;
	// demoted variable
	.shared .align 4 .b8 _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E[2304];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f987, [g2p2g_param_0];
	ld.param.u64 	%rd363, [g2p2g_param_1];
	ld.param.u64 	%rd364, [g2p2g_param_2];
	ld.param.u64 	%rd365, [g2p2g_param_3];
	ld.param.u64 	%rd366, [g2p2g_param_4];
	ld.param.u64 	%rd367, [g2p2g_param_5];
	ld.param.u64 	%rd368, [g2p2g_param_6];
	ld.param.u8 	%r314, [g2p2g_param_11];
	ld.param.u8 	%r315, [g2p2g_param_11+1];
	prmt.b32 	%r316, %r315, %r314, 30212;
	and.b32  	%r317, %r316, 1;
	setp.eq.b32 	%p24, %r317, 1;
	ld.param.u64 	%rd383, [g2p2g_param_9+64];
	ld.param.u64 	%rd382, [g2p2g_param_9+56];
	ld.param.u64 	%rd381, [g2p2g_param_9+48];
	ld.param.u64 	%rd380, [g2p2g_param_9+32];
	ld.param.u64 	%rd378, [g2p2g_param_9+16];
	ld.param.u64 	%rd377, [g2p2g_param_9+8];
	ld.param.f32 	%f989, [g2p2g_param_9];
	ld.param.u64 	%rd376, [g2p2g_param_8+64];
	ld.param.u32 	%r311, [g2p2g_param_8+40];
	ld.param.u64 	%rd373, [g2p2g_param_8+32];
	ld.param.u64 	%rd370, [g2p2g_param_8+8];
	cvta.to.global.u64 	%rd2, %rd370;
	cvta.to.global.u64 	%rd3, %rd373;
	cvta.to.global.u64 	%rd5, %rd380;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ntid.x;
	setp.eq.s32 	%p25, %r2, 0;
	@%p25 bra 	$L__BB0_664;

	mov.u32 	%r318, %ctaid.x;
	selp.b64 	%rd384, %rd382, %rd381, %p24;
	cvta.to.global.u64 	%rd385, %rd384;
	mul.wide.u32 	%rd386, %r318, 8;
	add.s64 	%rd6, %rd385, %rd386;
	mov.u32 	%r319, 64;
	div.u32 	%r3, %r319, %r2;
	cvt.u64.u32 	%rd7, %r3;
	mul.wide.u32 	%rd8, %r3, %r1;
	setp.gt.u64 	%p26, %rd8, 127;
	@%p26 bra 	$L__BB0_663;

	ld.global.u32 	%r4, [%rd6+4];
	ld.global.u32 	%r320, [%rd6];
	cvta.to.global.u64 	%rd387, %rd378;
	mul.wide.u32 	%rd388, %r320, 24;
	add.s64 	%rd389, %rd387, %rd388;
	ld.global.u64 	%rd390, [%rd389];
	ld.global.v2.u32 	{%r321, %r322}, [%rd389+8];
	bfe.u64 	%rd9, %rd8, 4, 1;
	bfe.u64 	%rd10, %rd8, 5, 1;
	add.s64 	%rd391, %rd9, %rd390;
	and.b64  	%rd392, %rd391, 4294967295;
	shl.b64 	%rd393, %rd8, 27;
	and.b64  	%rd394, %rd393, 4294967296;
	add.s64 	%rd395, %rd394, %rd390;
	and.b64  	%rd396, %rd395, -4294967296;
	or.b64  	%rd11, %rd396, %rd392;
	shr.u64 	%rd397, %rd11, 16;
	xor.b64  	%rd398, %rd397, %rd11;
	mul.lo.s64 	%rd399, %rd398, 2246822507;
	shr.u64 	%rd400, %rd399, 13;
	xor.b64  	%rd401, %rd400, %rd399;
	mul.lo.s64 	%rd402, %rd401, 3266489909;
	shr.u64 	%rd403, %rd402, 16;
	xor.b64  	%rd12, %rd403, %rd402;
	cvt.u64.u32 	%rd404, %r311;
	add.s64 	%rd13, %rd404, -1;
	and.b64  	%rd1493, %rd12, %rd13;
	shl.b64 	%rd405, %rd1493, 4;
	add.s64 	%rd406, %rd3, %rd405;
	ld.global.u64 	%rd15, [%rd406];
	setp.eq.s64 	%p27, %rd15, %rd11;
	@%p27 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_3;

$L__BB0_16:
	setp.gt.u32 	%p38, %r2, 64;
	@%p38 bra 	$L__BB0_38;
	bra.uni 	$L__BB0_17;

$L__BB0_3:
	setp.eq.s64 	%p28, %rd15, -1;
	@%p28 bra 	$L__BB0_9;

$L__BB0_5:
	add.s64 	%rd407, %rd1493, 1;
	and.b64  	%rd1493, %rd407, %rd13;
	shl.b64 	%rd408, %rd1493, 4;
	add.s64 	%rd409, %rd3, %rd408;
	ld.global.u64 	%rd18, [%rd409];
	setp.eq.s64 	%p29, %rd18, %rd11;
	@%p29 bra 	$L__BB0_8;

	setp.ne.s64 	%p30, %rd18, -1;
	@%p30 bra 	$L__BB0_5;

	setp.lt.u32 	%p31, %r2, 65;
	@%p31 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_38;

$L__BB0_9:
	setp.gt.u32 	%p33, %r2, 64;
	@%p33 bra 	$L__BB0_38;

$L__BB0_10:
	and.b64  	%rd19, %rd8, 15;
	add.s64 	%rd20, %rd19, %rd7;
	shl.b64 	%rd21, %rd9, 2;
	shl.b64 	%rd22, %rd10, 2;
	add.s64 	%rd410, %rd19, 1;
	max.u64 	%rd23, %rd410, %rd20;
	sub.s64 	%rd411, %rd23, %rd8;
	and.b64  	%rd1495, %rd411, 3;
	setp.eq.s64 	%p34, %rd1495, 0;
	mov.u64 	%rd1501, %rd19;
	@%p34 bra 	$L__BB0_13;

	mov.u32 	%r323, 0;
	mov.u32 	%r324, -1;
	mov.u64 	%rd1494, %rd19;

$L__BB0_12:
	.pragma "nounroll";
	add.s64 	%rd1501, %rd1494, 1;
	bfe.u64 	%rd412, %rd1494, 2, 2;
	and.b64  	%rd413, %rd1494, 3;
	or.b64  	%rd414, %rd413, %rd21;
	or.b64  	%rd415, %rd412, %rd22;
	shl.b64 	%rd416, %rd415, 3;
	or.b64  	%rd417, %rd414, %rd416;
	mul.lo.s64 	%rd418, %rd417, 36;
	mov.u64 	%rd419, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	mov.u64 	%rd420, 0;
	add.s64 	%rd421, %rd419, %rd418;
	st.shared.u32 	[%rd421+16], %rd420;
	st.shared.u32 	[%rd421+12], %rd420;
	st.shared.u32 	[%rd421+28], %r323;
	st.shared.u32 	[%rd421+24], %r323;
	st.shared.u32 	[%rd421+20], %r323;
	st.shared.u32 	[%rd421+4], %r323;
	st.shared.u32 	[%rd421+8], %r323;
	st.shared.u32 	[%rd421], %r323;
	st.shared.u32 	[%rd421+32], %r324;
	add.s64 	%rd1495, %rd1495, -1;
	setp.ne.s64 	%p35, %rd1495, 0;
	mov.u64 	%rd1494, %rd1501;
	@%p35 bra 	$L__BB0_12;

$L__BB0_13:
	not.b64 	%rd422, %rd19;
	add.s64 	%rd423, %rd23, %rd422;
	setp.lt.u64 	%p36, %rd423, 3;
	@%p36 bra 	$L__BB0_38;

	add.s64 	%rd424, %rd1501, 3;
	and.b64  	%rd425, %rd424, 3;
	add.s64 	%rd426, %rd1501, 1;
	and.b64  	%rd427, %rd426, 3;
	and.b64  	%rd428, %rd1501, 3;
	or.b64  	%rd30, %rd428, %rd21;
	or.b64  	%rd31, %rd427, %rd21;
	or.b64  	%rd32, %rd425, %rd21;
	shr.u64 	%rd1500, %rd424, 2;
	add.s64 	%rd429, %rd1501, 2;
	shr.u64 	%rd1499, %rd429, 2;
	shr.u64 	%rd1498, %rd1501, 2;
	shr.u64 	%rd1497, %rd426, 2;
	mov.u32 	%r325, 0;
	mov.u32 	%r326, -1;

$L__BB0_15:
	and.b64  	%rd430, %rd1498, 3;
	or.b64  	%rd431, %rd430, %rd22;
	shl.b64 	%rd432, %rd431, 3;
	or.b64  	%rd433, %rd30, %rd432;
	mul.lo.s64 	%rd434, %rd433, 36;
	mov.u64 	%rd435, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	mov.u64 	%rd436, 0;
	add.s64 	%rd437, %rd435, %rd434;
	st.shared.u32 	[%rd437+16], %rd436;
	st.shared.u32 	[%rd437+12], %rd436;
	st.shared.u32 	[%rd437+28], %r325;
	st.shared.u32 	[%rd437+24], %r325;
	st.shared.u32 	[%rd437+20], %r325;
	st.shared.u32 	[%rd437+4], %r325;
	st.shared.u32 	[%rd437+8], %r325;
	st.shared.u32 	[%rd437], %r325;
	st.shared.u32 	[%rd437+32], %r326;
	and.b64  	%rd438, %rd1497, 3;
	or.b64  	%rd439, %rd438, %rd22;
	shl.b64 	%rd440, %rd439, 3;
	or.b64  	%rd441, %rd31, %rd440;
	mul.lo.s64 	%rd442, %rd441, 36;
	add.s64 	%rd443, %rd435, %rd442;
	st.shared.u32 	[%rd443+16], %rd436;
	st.shared.u32 	[%rd443+12], %rd436;
	st.shared.u32 	[%rd443+28], %r325;
	st.shared.u32 	[%rd443+24], %r325;
	st.shared.u32 	[%rd443+20], %r325;
	st.shared.u32 	[%rd443+4], %r325;
	st.shared.u32 	[%rd443+8], %r325;
	st.shared.u32 	[%rd443], %r325;
	st.shared.u32 	[%rd443+32], %r326;
	and.b64  	%rd444, %rd1499, 3;
	or.b64  	%rd445, %rd444, %rd22;
	shl.b64 	%rd446, %rd445, 3;
	or.b64  	%rd447, %rd30, %rd446;
	xor.b64  	%rd448, %rd447, 2;
	mul.lo.s64 	%rd449, %rd448, 36;
	add.s64 	%rd450, %rd435, %rd449;
	st.shared.u32 	[%rd450+16], %rd436;
	st.shared.u32 	[%rd450+12], %rd436;
	st.shared.u32 	[%rd450+28], %r325;
	st.shared.u32 	[%rd450+24], %r325;
	st.shared.u32 	[%rd450+20], %r325;
	st.shared.u32 	[%rd450+4], %r325;
	st.shared.u32 	[%rd450+8], %r325;
	st.shared.u32 	[%rd450], %r325;
	st.shared.u32 	[%rd450+32], %r326;
	and.b64  	%rd451, %rd1500, 3;
	or.b64  	%rd452, %rd451, %rd22;
	shl.b64 	%rd453, %rd452, 3;
	or.b64  	%rd454, %rd32, %rd453;
	mul.lo.s64 	%rd455, %rd454, 36;
	add.s64 	%rd456, %rd435, %rd455;
	st.shared.u32 	[%rd456+16], %rd436;
	st.shared.u32 	[%rd456+12], %rd436;
	st.shared.u32 	[%rd456+28], %r325;
	st.shared.u32 	[%rd456+24], %r325;
	st.shared.u32 	[%rd456+20], %r325;
	st.shared.u32 	[%rd456+4], %r325;
	st.shared.u32 	[%rd456+8], %r325;
	st.shared.u32 	[%rd456], %r325;
	st.shared.u32 	[%rd456+32], %r326;
	add.s64 	%rd1500, %rd1500, 1;
	add.s64 	%rd1499, %rd1499, 1;
	add.s64 	%rd1498, %rd1498, 1;
	add.s64 	%rd1497, %rd1497, 1;
	add.s64 	%rd1501, %rd1501, 4;
	setp.lt.u64 	%p37, %rd1501, %rd20;
	@%p37 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_38;

$L__BB0_8:
	setp.lt.u32 	%p32, %r2, 65;
	@%p32 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_38;

$L__BB0_17:
	and.b64  	%rd49, %rd8, 15;
	add.s64 	%rd50, %rd49, %rd7;
	shl.b64 	%rd457, %rd1493, 4;
	add.s64 	%rd458, %rd3, %rd457;
	shl.b64 	%rd51, %rd9, 2;
	shl.b64 	%rd52, %rd10, 2;
	ld.global.u32 	%r327, [%rd458+8];
	mul.wide.u32 	%rd53, %r327, 16;
	add.s64 	%rd459, %rd49, 1;
	max.u64 	%rd54, %rd459, %rd50;
	sub.s64 	%rd460, %rd54, %rd8;
	and.b64  	%rd1504, %rd460, 3;
	setp.eq.s64 	%p39, %rd1504, 0;
	mov.u64 	%rd1510, %rd49;
	@%p39 bra 	$L__BB0_23;

	mov.u32 	%r330, 0;
	mov.u32 	%r331, -1;
	mov.u64 	%rd1503, %rd49;

$L__BB0_19:
	.pragma "nounroll";
	add.s64 	%rd1510, %rd1503, 1;
	bfe.u64 	%rd461, %rd1503, 2, 2;
	and.b64  	%rd462, %rd1503, 3;
	or.b64  	%rd463, %rd462, %rd51;
	or.b64  	%rd464, %rd461, %rd52;
	shl.b64 	%rd465, %rd464, 3;
	or.b64  	%rd466, %rd463, %rd465;
	or.b64  	%rd467, %rd462, %rd53;
	and.b64  	%rd468, %rd1503, 12;
	or.b64  	%rd59, %rd467, %rd468;
	mul.lo.s64 	%rd469, %rd466, 36;
	mov.u64 	%rd470, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	add.s64 	%rd60, %rd470, %rd469;
	setp.gt.u64 	%p40, %rd376, %rd59;
	@%p40 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_20;

$L__BB0_21:
	mul.lo.s64 	%rd472, %rd59, 20;
	add.s64 	%rd473, %rd2, %rd472;
	ld.global.u32 	%rd474, [%rd473+4];
	ld.global.u32 	%rd475, [%rd473+8];
	bfi.b64 	%rd476, %rd475, %rd474, 32, 32;
	st.shared.u32 	[%rd60+12], %rd476;
	shr.u64 	%rd477, %rd476, 32;
	st.shared.u32 	[%rd60+16], %rd477;
	ld.global.u32 	%r329, [%rd473+12];
	st.shared.u32 	[%rd60+28], %r329;
	bra.uni 	$L__BB0_22;

$L__BB0_20:
	mov.u64 	%rd471, 0;
	st.shared.u32 	[%rd60+16], %rd471;
	st.shared.u32 	[%rd60+12], %rd471;
	st.shared.u32 	[%rd60+28], %r330;

$L__BB0_22:
	st.shared.u32 	[%rd60+24], %r330;
	st.shared.u32 	[%rd60+20], %r330;
	st.shared.u32 	[%rd60+4], %r330;
	st.shared.u32 	[%rd60+8], %r330;
	st.shared.u32 	[%rd60], %r330;
	st.shared.u32 	[%rd60+32], %r331;
	add.s64 	%rd1504, %rd1504, -1;
	setp.ne.s64 	%p41, %rd1504, 0;
	mov.u64 	%rd1503, %rd1510;
	@%p41 bra 	$L__BB0_19;

$L__BB0_23:
	not.b64 	%rd478, %rd49;
	add.s64 	%rd479, %rd54, %rd478;
	setp.lt.u64 	%p42, %rd479, 3;
	@%p42 bra 	$L__BB0_38;

	add.s64 	%rd480, %rd1510, 3;
	and.b64  	%rd481, %rd480, 3;
	and.b64  	%rd482, %rd1510, 3;
	xor.b64  	%rd483, %rd482, 2;
	add.s64 	%rd484, %rd1510, 1;
	and.b64  	%rd485, %rd484, 3;
	or.b64  	%rd63, %rd482, %rd51;
	or.b64  	%rd64, %rd482, %rd53;
	or.b64  	%rd65, %rd485, %rd51;
	or.b64  	%rd66, %rd485, %rd53;
	or.b64  	%rd67, %rd483, %rd51;
	or.b64  	%rd68, %rd483, %rd53;
	or.b64  	%rd69, %rd481, %rd51;
	or.b64  	%rd70, %rd481, %rd53;
	shr.u64 	%rd1509, %rd480, 2;
	add.s64 	%rd486, %rd1510, 2;
	shr.u64 	%rd1508, %rd486, 2;
	shr.u64 	%rd1507, %rd1510, 2;
	shr.u64 	%rd1506, %rd484, 2;
	mov.u32 	%r334, 0;
	mov.u32 	%r335, -1;

$L__BB0_25:
	and.b64  	%rd487, %rd1507, 3;
	or.b64  	%rd488, %rd487, %rd52;
	shl.b64 	%rd489, %rd488, 3;
	or.b64  	%rd490, %rd63, %rd489;
	shl.b64 	%rd491, %rd1507, 2;
	and.b64  	%rd492, %rd491, 12;
	or.b64  	%rd80, %rd64, %rd492;
	mul.lo.s64 	%rd493, %rd490, 36;
	mov.u64 	%rd494, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	add.s64 	%rd81, %rd494, %rd493;
	setp.gt.u64 	%p43, %rd376, %rd80;
	@%p43 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_26;

$L__BB0_27:
	mul.lo.s64 	%rd496, %rd80, 20;
	add.s64 	%rd497, %rd2, %rd496;
	ld.global.u32 	%rd498, [%rd497+4];
	ld.global.u32 	%rd499, [%rd497+8];
	bfi.b64 	%rd500, %rd499, %rd498, 32, 32;
	st.shared.u32 	[%rd81+12], %rd500;
	shr.u64 	%rd501, %rd500, 32;
	st.shared.u32 	[%rd81+16], %rd501;
	ld.global.u32 	%r333, [%rd497+12];
	st.shared.u32 	[%rd81+28], %r333;
	bra.uni 	$L__BB0_28;

$L__BB0_26:
	mov.u64 	%rd495, 0;
	st.shared.u32 	[%rd81+16], %rd495;
	st.shared.u32 	[%rd81+12], %rd495;
	st.shared.u32 	[%rd81+28], %r334;

$L__BB0_28:
	st.shared.u32 	[%rd81+24], %r334;
	st.shared.u32 	[%rd81+20], %r334;
	st.shared.u32 	[%rd81+4], %r334;
	st.shared.u32 	[%rd81+8], %r334;
	st.shared.u32 	[%rd81], %r334;
	st.shared.u32 	[%rd81+32], %r335;
	and.b64  	%rd502, %rd1506, 3;
	or.b64  	%rd503, %rd502, %rd52;
	shl.b64 	%rd504, %rd503, 3;
	or.b64  	%rd505, %rd65, %rd504;
	shl.b64 	%rd506, %rd1506, 2;
	and.b64  	%rd507, %rd506, 12;
	or.b64  	%rd82, %rd66, %rd507;
	mul.lo.s64 	%rd508, %rd505, 36;
	add.s64 	%rd83, %rd494, %rd508;
	setp.gt.u64 	%p44, %rd376, %rd82;
	@%p44 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_29;

$L__BB0_30:
	mul.lo.s64 	%rd511, %rd82, 20;
	add.s64 	%rd512, %rd2, %rd511;
	ld.global.u32 	%rd513, [%rd512+4];
	ld.global.u32 	%rd514, [%rd512+8];
	bfi.b64 	%rd515, %rd514, %rd513, 32, 32;
	st.shared.u32 	[%rd83+12], %rd515;
	shr.u64 	%rd516, %rd515, 32;
	st.shared.u32 	[%rd83+16], %rd516;
	ld.global.u32 	%r337, [%rd512+12];
	st.shared.u32 	[%rd83+28], %r337;
	bra.uni 	$L__BB0_31;

$L__BB0_29:
	mov.u64 	%rd510, 0;
	st.shared.u32 	[%rd83+16], %rd510;
	st.shared.u32 	[%rd83+12], %rd510;
	st.shared.u32 	[%rd83+28], %r334;

$L__BB0_31:
	st.shared.u32 	[%rd83+24], %r334;
	st.shared.u32 	[%rd83+20], %r334;
	st.shared.u32 	[%rd83+4], %r334;
	st.shared.u32 	[%rd83+8], %r334;
	st.shared.u32 	[%rd83], %r334;
	st.shared.u32 	[%rd83+32], %r335;
	and.b64  	%rd517, %rd1508, 3;
	or.b64  	%rd518, %rd517, %rd52;
	shl.b64 	%rd519, %rd518, 3;
	or.b64  	%rd520, %rd67, %rd519;
	shl.b64 	%rd521, %rd1508, 2;
	and.b64  	%rd522, %rd521, 12;
	or.b64  	%rd84, %rd68, %rd522;
	mul.lo.s64 	%rd523, %rd520, 36;
	add.s64 	%rd85, %rd494, %rd523;
	setp.gt.u64 	%p45, %rd376, %rd84;
	@%p45 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;

$L__BB0_33:
	mul.lo.s64 	%rd526, %rd84, 20;
	add.s64 	%rd527, %rd2, %rd526;
	ld.global.u32 	%rd528, [%rd527+4];
	ld.global.u32 	%rd529, [%rd527+8];
	bfi.b64 	%rd530, %rd529, %rd528, 32, 32;
	st.shared.u32 	[%rd85+12], %rd530;
	shr.u64 	%rd531, %rd530, 32;
	st.shared.u32 	[%rd85+16], %rd531;
	ld.global.u32 	%r341, [%rd527+12];
	st.shared.u32 	[%rd85+28], %r341;
	bra.uni 	$L__BB0_34;

$L__BB0_32:
	mov.u64 	%rd525, 0;
	st.shared.u32 	[%rd85+16], %rd525;
	st.shared.u32 	[%rd85+12], %rd525;
	st.shared.u32 	[%rd85+28], %r334;

$L__BB0_34:
	st.shared.u32 	[%rd85+24], %r334;
	st.shared.u32 	[%rd85+20], %r334;
	st.shared.u32 	[%rd85+4], %r334;
	st.shared.u32 	[%rd85+8], %r334;
	st.shared.u32 	[%rd85], %r334;
	st.shared.u32 	[%rd85+32], %r335;
	add.s64 	%rd1510, %rd1510, 4;
	and.b64  	%rd532, %rd1509, 3;
	or.b64  	%rd533, %rd532, %rd52;
	shl.b64 	%rd534, %rd533, 3;
	or.b64  	%rd535, %rd69, %rd534;
	shl.b64 	%rd536, %rd1509, 2;
	and.b64  	%rd537, %rd536, 12;
	or.b64  	%rd87, %rd70, %rd537;
	mul.lo.s64 	%rd538, %rd535, 36;
	add.s64 	%rd88, %rd494, %rd538;
	setp.gt.u64 	%p46, %rd376, %rd87;
	@%p46 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_35;

$L__BB0_36:
	mul.lo.s64 	%rd541, %rd87, 20;
	add.s64 	%rd542, %rd2, %rd541;
	ld.global.u32 	%rd543, [%rd542+4];
	ld.global.u32 	%rd544, [%rd542+8];
	bfi.b64 	%rd545, %rd544, %rd543, 32, 32;
	st.shared.u32 	[%rd88+12], %rd545;
	shr.u64 	%rd546, %rd545, 32;
	st.shared.u32 	[%rd88+16], %rd546;
	ld.global.u32 	%r345, [%rd542+12];
	st.shared.u32 	[%rd88+28], %r345;
	bra.uni 	$L__BB0_37;

$L__BB0_35:
	mov.u64 	%rd540, 0;
	st.shared.u32 	[%rd88+16], %rd540;
	st.shared.u32 	[%rd88+12], %rd540;
	st.shared.u32 	[%rd88+28], %r334;

$L__BB0_37:
	st.shared.u32 	[%rd88+24], %r334;
	st.shared.u32 	[%rd88+20], %r334;
	st.shared.u32 	[%rd88+4], %r334;
	st.shared.u32 	[%rd88+8], %r334;
	st.shared.u32 	[%rd88], %r334;
	st.shared.u32 	[%rd88+32], %r335;
	add.s64 	%rd1509, %rd1509, 1;
	add.s64 	%rd1508, %rd1508, 1;
	add.s64 	%rd1507, %rd1507, 1;
	add.s64 	%rd1506, %rd1506, 1;
	setp.lt.u64 	%p47, %rd1510, %rd50;
	@%p47 bra 	$L__BB0_25;

$L__BB0_38:
	bar.sync 	0;
	add.s32 	%r348, %r322, %r321;
	add.s32 	%r7, %r4, %r1;
	setp.ge.u32 	%p48, %r7, %r348;
	@%p48 bra 	$L__BB0_639;

	cvta.to.global.u64 	%rd547, %rd368;
	mul.wide.u32 	%rd548, %r7, 4;
	add.s64 	%rd549, %rd547, %rd548;
	ld.global.u32 	%r8, [%rd549];
	cvta.to.global.u64 	%rd550, %rd363;
	mul.wide.u32 	%rd551, %r8, 32;
	add.s64 	%rd552, %rd550, %rd551;
	ld.global.v4.u8 	{%rs7, %rs8, %rs9, %rs10}, [%rd552];
	ld.global.u32 	%rd553, [%rd552+4];
	ld.global.u32 	%rd554, [%rd552+8];
	bfi.b64 	%rd93, %rd554, %rd553, 32, 32;
	ld.global.u32 	%r9, [%rd552+12];
	ld.global.u64 	%rd94, [%rd552+16];
	ld.global.v2.u32 	{%r349, %r350}, [%rd552+24];
	cvta.to.global.u64 	%rd555, %rd364;
	mul.wide.u32 	%rd556, %r8, 8;
	add.s64 	%rd557, %rd555, %rd556;
	ld.global.f32 	%f2, [%rd557];
	ld.global.f32 	%f3, [%rd557+4];
	cvta.to.global.u64 	%rd558, %rd365;
	add.s64 	%rd559, %rd558, %rd556;
	ld.global.u32 	%rd560, [%rd559];
	ld.global.u32 	%rd561, [%rd559+4];
	bfi.b64 	%rd562, %rd561, %rd560, 32, 32;
	add.u64 	%rd564, %SPL, 96;
	st.local.u64 	[%rd564], %rd562;
	cvta.to.global.u64 	%rd565, %rd366;
	add.s64 	%rd566, %rd565, %rd551;
	ld.global.f32 	%f4, [%rd566];
	ld.global.f32 	%f5, [%rd566+4];
	ld.global.f32 	%f6, [%rd566+8];
	ld.global.f32 	%f7, [%rd566+12];
	ld.global.f32 	%f5500, [%rd566+16];
	ld.global.f32 	%f5499, [%rd566+20];
	ld.global.f32 	%f10, [%rd566+24];
	add.u64 	%rd568, %SPL, 64;
	st.local.v4.f32 	[%rd568], {%f7, %f5500, %f5499, %f10};
	ld.global.f32 	%f5501, [%rd566+28];
	cvta.to.global.u64 	%rd569, %rd367;
	add.s64 	%rd570, %rd569, %rd556;
	ld.global.u32 	%r12, [%rd570];
	ld.global.u32 	%r1805, [%rd570+4];
	mul.f32 	%f993, %f989, %f989;
	mov.f32 	%f994, 0f40800000;
	div.rn.f32 	%f12, %f994, %f993;
	div.rn.f32 	%f995, %f2, %f989;
	div.rn.f32 	%f996, %f3, %f989;
	mov.b32 	%r351, %f995;
	and.b32  	%r352, %r351, -2147483648;
	or.b32  	%r353, %r352, 1056964608;
	mov.b32 	%f997, %r353;
	add.rz.f32 	%f998, %f995, %f997;
	cvt.rzi.f32.f32 	%f13, %f998;
	mov.b32 	%r354, %f996;
	and.b32  	%r355, %r354, -2147483648;
	or.b32  	%r356, %r355, 1056964608;
	mov.b32 	%f999, %r356;
	add.rz.f32 	%f1000, %f996, %f999;
	cvt.rzi.f32.f32 	%f14, %f1000;
	add.f32 	%f1001, %f13, 0fBF800000;
	add.f32 	%f1002, %f14, 0fBF800000;
	mul.f32 	%f1003, %f989, %f1001;
	mul.f32 	%f1004, %f989, %f1002;
	sub.f32 	%f15, %f1003, %f2;
	sub.f32 	%f16, %f1004, %f3;
	add.u64 	%rd572, %SPL, 80;
	mov.u64 	%rd573, 0;
	st.local.v2.u64 	[%rd572], {%rd573, %rd573};
	neg.f32 	%f1005, %f15;
	div.rn.f32 	%f17, %f1005, %f989;
	mov.f32 	%f1006, 0f3FC00000;
	sub.f32 	%f18, %f1006, %f17;
	mov.f32 	%f1009, 0f40000000;
	abs.f32 	%f21, %f18;
	setp.lt.f32 	%p49, %f21, 0f00800000;
	mul.f32 	%f1011, %f21, 0f4B800000;
	selp.f32 	%f1012, %f1011, %f21, %p49;
	selp.f32 	%f1013, 0fC3170000, 0fC2FE0000, %p49;
	mov.b32 	%r357, %f1012;
	and.b32  	%r358, %r357, 8388607;
	or.b32  	%r359, %r358, 1065353216;
	mov.b32 	%f1014, %r359;
	shr.u32 	%r360, %r357, 23;
	cvt.rn.f32.u32 	%f1015, %r360;
	add.f32 	%f1016, %f1013, %f1015;
	setp.gt.f32 	%p50, %f1014, 0f3FB504F3;
	mul.f32 	%f1017, %f1014, 0f3F000000;
	add.f32 	%f1018, %f1016, 0f3F800000;
	selp.f32 	%f1019, %f1018, %f1016, %p50;
	selp.f32 	%f1020, %f1017, %f1014, %p50;
	add.f32 	%f1021, %f1020, 0fBF800000;
	add.f32 	%f991, %f1020, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f990,%f991;
	// end inline asm
	add.f32 	%f1022, %f1021, %f1021;
	mul.f32 	%f1023, %f990, %f1022;
	mul.f32 	%f1024, %f1023, %f1023;
	mov.f32 	%f1025, 0f3C4CAF63;
	mov.f32 	%f1026, 0f3B18F0FE;
	fma.rn.f32 	%f1027, %f1026, %f1024, %f1025;
	mov.f32 	%f1028, 0f3DAAAABD;
	fma.rn.f32 	%f1029, %f1027, %f1024, %f1028;
	mul.rn.f32 	%f1030, %f1029, %f1024;
	mul.rn.f32 	%f1031, %f1030, %f1023;
	sub.f32 	%f1032, %f1021, %f1023;
	add.f32 	%f1033, %f1032, %f1032;
	neg.f32 	%f1034, %f1023;
	fma.rn.f32 	%f1035, %f1034, %f1021, %f1033;
	mul.rn.f32 	%f1036, %f990, %f1035;
	add.f32 	%f1037, %f1031, %f1023;
	sub.f32 	%f1038, %f1023, %f1037;
	add.f32 	%f1039, %f1031, %f1038;
	add.f32 	%f1040, %f1036, %f1039;
	add.f32 	%f1041, %f1037, %f1040;
	sub.f32 	%f1042, %f1037, %f1041;
	add.f32 	%f1043, %f1040, %f1042;
	mov.f32 	%f1044, 0f3F317200;
	mul.rn.f32 	%f1045, %f1019, %f1044;
	mov.f32 	%f1046, 0f35BFBE8E;
	mul.rn.f32 	%f1047, %f1019, %f1046;
	add.f32 	%f1048, %f1045, %f1041;
	sub.f32 	%f1049, %f1045, %f1048;
	add.f32 	%f1050, %f1041, %f1049;
	add.f32 	%f1051, %f1043, %f1050;
	add.f32 	%f1052, %f1047, %f1051;
	add.f32 	%f1053, %f1048, %f1052;
	sub.f32 	%f1054, %f1048, %f1053;
	add.f32 	%f1055, %f1052, %f1054;
	mul.rn.f32 	%f1056, %f1009, %f1053;
	neg.f32 	%f1057, %f1056;
	fma.rn.f32 	%f1058, %f1009, %f1053, %f1057;
	fma.rn.f32 	%f1059, %f1009, %f1055, %f1058;
	mov.f32 	%f1060, 0f00000000;
	fma.rn.f32 	%f1061, %f1060, %f1053, %f1059;
	add.rn.f32 	%f1062, %f1056, %f1061;
	neg.f32 	%f1063, %f1062;
	add.rn.f32 	%f1064, %f1056, %f1063;
	add.rn.f32 	%f1065, %f1064, %f1061;
	mov.b32 	%r361, %f1062;
	setp.eq.s32 	%p51, %r361, 1118925336;
	add.s32 	%r362, %r361, -1;
	mov.b32 	%f1066, %r362;
	add.f32 	%f1067, %f1065, 0f37000000;
	selp.f32 	%f22, %f1067, %f1065, %p51;
	selp.f32 	%f1068, %f1066, %f1062, %p51;
	mov.f32 	%f1069, 0f3FB8AA3B;
	mul.rn.f32 	%f1070, %f1068, %f1069;
	cvt.rzi.f32.f32 	%f1071, %f1070;
	abs.f32 	%f1072, %f1071;
	setp.gt.f32 	%p52, %f1072, 0f42FC0000;
	mov.b32 	%r363, %f1071;
	and.b32  	%r364, %r363, -2147483648;
	or.b32  	%r365, %r364, 1123811328;
	mov.b32 	%f1073, %r365;
	selp.f32 	%f1074, %f1073, %f1071, %p52;
	mov.f32 	%f1075, 0fBF317218;
	fma.rn.f32 	%f1076, %f1074, %f1075, %f1068;
	mov.f32 	%f1077, 0f3102E308;
	fma.rn.f32 	%f1078, %f1074, %f1077, %f1076;
	mul.f32 	%f1079, %f1078, 0f3FB8AA3B;
	add.f32 	%f1080, %f1074, 0f4B40007F;
	mov.b32 	%r366, %f1080;
	shl.b32 	%r367, %r366, 23;
	mov.b32 	%f1081, %r367;
	ex2.approx.ftz.f32 	%f1082, %f1079;
	mul.f32 	%f23, %f1082, %f1081;
	setp.eq.f32 	%p53, %f23, 0f7F800000;
	mov.f32 	%f5426, 0f7F800000;
	@%p53 bra 	$L__BB0_41;

	fma.rn.f32 	%f5426, %f23, %f22, %f23;

$L__BB0_41:
	mov.f32 	%f5158, 0f3F800000;
	cvt.rzi.f32.f32 	%f5157, %f5158;
	add.f32 	%f5156, %f5157, %f5157;
	mov.f32 	%f5155, 0f40000000;
	sub.f32 	%f5154, %f5155, %f5156;
	abs.f32 	%f5153, %f5154;
	setp.lt.f32 	%p54, %f18, 0f00000000;
	setp.eq.f32 	%p55, %f5153, 0f3F800000;
	and.pred  	%p1, %p54, %p55;
	setp.eq.f32 	%p56, %f18, 0f00000000;
	@%p56 bra 	$L__BB0_45;
	bra.uni 	$L__BB0_42;

$L__BB0_45:
	add.f32 	%f1087, %f18, %f18;
	selp.f32 	%f5428, %f1087, 0f00000000, %p55;
	bra.uni 	$L__BB0_46;

$L__BB0_42:
	mov.b32 	%r368, %f5426;
	xor.b32  	%r369, %r368, -2147483648;
	mov.b32 	%f1083, %r369;
	selp.f32 	%f5428, %f1083, %f5426, %p1;
	setp.geu.f32 	%p57, %f18, 0f00000000;
	@%p57 bra 	$L__BB0_46;

	cvt.rzi.f32.f32 	%f1085, %f1009;
	setp.eq.f32 	%p58, %f1085, 0f40000000;
	@%p58 bra 	$L__BB0_46;

	mov.f32 	%f5428, 0f7FFFFFFF;

$L__BB0_46:
	add.f32 	%f1088, %f21, 0f40000000;
	mov.b32 	%r370, %f1088;
	setp.lt.s32 	%p60, %r370, 2139095040;
	@%p60 bra 	$L__BB0_51;

	setp.gtu.f32 	%p61, %f21, 0f7F800000;
	@%p61 bra 	$L__BB0_50;
	bra.uni 	$L__BB0_48;

$L__BB0_50:
	add.f32 	%f5428, %f18, 0f40000000;
	bra.uni 	$L__BB0_51;

$L__BB0_48:
	setp.neu.f32 	%p62, %f21, 0f7F800000;
	@%p62 bra 	$L__BB0_51;

	selp.f32 	%f5428, 0fFF800000, 0f7F800000, %p1;

$L__BB0_51:
	mov.f32 	%f5382, 0f3102E308;
	mov.f32 	%f5381, 0fBF317218;
	mov.f32 	%f5380, 0f3FB8AA3B;
	mov.f32 	%f5379, 0f35BFBE8E;
	mov.f32 	%f5378, 0f3F317200;
	mov.f32 	%f5377, 0f3DAAAABD;
	mov.f32 	%f5376, 0f3C4CAF63;
	mov.f32 	%f5375, 0f3B18F0FE;
	mul.f32 	%f1092, %f5428, 0f3F000000;
	setp.eq.f32 	%p63, %f18, 0f3F800000;
	selp.f32 	%f32, 0f3F000000, %f1092, %p63;
	add.f32 	%f33, %f17, 0fBF800000;
	abs.f32 	%f34, %f33;
	setp.lt.f32 	%p64, %f34, 0f00800000;
	mul.f32 	%f1093, %f34, 0f4B800000;
	selp.f32 	%f1094, %f1093, %f34, %p64;
	selp.f32 	%f1095, 0fC3170000, 0fC2FE0000, %p64;
	mov.b32 	%r371, %f1094;
	and.b32  	%r372, %r371, 8388607;
	or.b32  	%r373, %r372, 1065353216;
	mov.b32 	%f1096, %r373;
	shr.u32 	%r374, %r371, 23;
	cvt.rn.f32.u32 	%f1097, %r374;
	add.f32 	%f1098, %f1095, %f1097;
	setp.gt.f32 	%p65, %f1096, 0f3FB504F3;
	mul.f32 	%f1099, %f1096, 0f3F000000;
	add.f32 	%f1100, %f1098, 0f3F800000;
	selp.f32 	%f1101, %f1100, %f1098, %p65;
	selp.f32 	%f1102, %f1099, %f1096, %p65;
	add.f32 	%f1103, %f1102, 0fBF800000;
	add.f32 	%f1090, %f1102, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1089,%f1090;
	// end inline asm
	add.f32 	%f1104, %f1103, %f1103;
	mul.f32 	%f1106, %f1089, %f1104;
	mul.f32 	%f1107, %f1106, %f1106;
	fma.rn.f32 	%f1110, %f5375, %f1107, %f5376;
	fma.rn.f32 	%f1112, %f1110, %f1107, %f5377;
	mul.rn.f32 	%f1113, %f1112, %f1107;
	mul.rn.f32 	%f1114, %f1113, %f1106;
	sub.f32 	%f1115, %f1103, %f1106;
	add.f32 	%f1116, %f1115, %f1115;
	neg.f32 	%f1117, %f1106;
	fma.rn.f32 	%f1118, %f1117, %f1103, %f1116;
	mul.rn.f32 	%f1119, %f1089, %f1118;
	add.f32 	%f1120, %f1114, %f1106;
	sub.f32 	%f1121, %f1106, %f1120;
	add.f32 	%f1122, %f1114, %f1121;
	add.f32 	%f1123, %f1119, %f1122;
	add.f32 	%f1124, %f1120, %f1123;
	sub.f32 	%f1125, %f1120, %f1124;
	add.f32 	%f1126, %f1123, %f1125;
	mul.rn.f32 	%f1128, %f1101, %f5378;
	mul.rn.f32 	%f1130, %f1101, %f5379;
	add.f32 	%f1131, %f1128, %f1124;
	sub.f32 	%f1132, %f1128, %f1131;
	add.f32 	%f1133, %f1124, %f1132;
	add.f32 	%f1134, %f1126, %f1133;
	add.f32 	%f1135, %f1130, %f1134;
	add.f32 	%f1136, %f1131, %f1135;
	sub.f32 	%f1137, %f1131, %f1136;
	add.f32 	%f1138, %f1135, %f1137;
	mul.rn.f32 	%f1139, %f1009, %f1136;
	neg.f32 	%f1140, %f1139;
	fma.rn.f32 	%f1141, %f1009, %f1136, %f1140;
	fma.rn.f32 	%f1142, %f1009, %f1138, %f1141;
	fma.rn.f32 	%f1144, %f1060, %f1136, %f1142;
	add.rn.f32 	%f1145, %f1139, %f1144;
	neg.f32 	%f1146, %f1145;
	add.rn.f32 	%f1147, %f1139, %f1146;
	add.rn.f32 	%f1148, %f1147, %f1144;
	mov.b32 	%r375, %f1145;
	setp.eq.s32 	%p66, %r375, 1118925336;
	add.s32 	%r376, %r375, -1;
	mov.b32 	%f1149, %r376;
	add.f32 	%f1150, %f1148, 0f37000000;
	selp.f32 	%f35, %f1150, %f1148, %p66;
	selp.f32 	%f1151, %f1149, %f1145, %p66;
	mul.rn.f32 	%f1153, %f1151, %f5380;
	cvt.rzi.f32.f32 	%f1154, %f1153;
	abs.f32 	%f1155, %f1154;
	setp.gt.f32 	%p67, %f1155, 0f42FC0000;
	mov.b32 	%r377, %f1154;
	and.b32  	%r378, %r377, -2147483648;
	or.b32  	%r379, %r378, 1123811328;
	mov.b32 	%f1156, %r379;
	selp.f32 	%f1157, %f1156, %f1154, %p67;
	fma.rn.f32 	%f1159, %f1157, %f5381, %f1151;
	fma.rn.f32 	%f1161, %f1157, %f5382, %f1159;
	mul.f32 	%f1162, %f1161, 0f3FB8AA3B;
	add.f32 	%f1163, %f1157, 0f4B40007F;
	mov.b32 	%r380, %f1163;
	shl.b32 	%r381, %r380, 23;
	mov.b32 	%f1164, %r381;
	ex2.approx.ftz.f32 	%f1165, %f1162;
	mul.f32 	%f36, %f1165, %f1164;
	setp.eq.f32 	%p68, %f36, 0f7F800000;
	mov.f32 	%f5429, 0f7F800000;
	@%p68 bra 	$L__BB0_53;

	fma.rn.f32 	%f5429, %f36, %f35, %f36;

$L__BB0_53:
	setp.lt.f32 	%p69, %f33, 0f00000000;
	and.pred  	%p2, %p69, %p55;
	setp.eq.f32 	%p71, %f33, 0f00000000;
	@%p71 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_54;

$L__BB0_57:
	add.f32 	%f1170, %f33, %f33;
	selp.f32 	%f5431, %f1170, 0f00000000, %p55;
	bra.uni 	$L__BB0_58;

$L__BB0_54:
	mov.b32 	%r382, %f5429;
	xor.b32  	%r383, %r382, -2147483648;
	mov.b32 	%f1166, %r383;
	selp.f32 	%f5431, %f1166, %f5429, %p2;
	setp.geu.f32 	%p72, %f33, 0f00000000;
	@%p72 bra 	$L__BB0_58;

	cvt.rzi.f32.f32 	%f1168, %f1009;
	setp.eq.f32 	%p73, %f1168, 0f40000000;
	@%p73 bra 	$L__BB0_58;

	mov.f32 	%f5431, 0f7FFFFFFF;

$L__BB0_58:
	add.f32 	%f1171, %f34, 0f40000000;
	mov.b32 	%r384, %f1171;
	setp.lt.s32 	%p75, %r384, 2139095040;
	@%p75 bra 	$L__BB0_63;

	setp.gtu.f32 	%p76, %f34, 0f7F800000;
	@%p76 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_60;

$L__BB0_62:
	add.f32 	%f5431, %f33, 0f40000000;
	bra.uni 	$L__BB0_63;

$L__BB0_60:
	setp.neu.f32 	%p77, %f34, 0f7F800000;
	@%p77 bra 	$L__BB0_63;

	selp.f32 	%f5431, 0fFF800000, 0f7F800000, %p2;

$L__BB0_63:
	mov.f32 	%f5390, 0f3102E308;
	mov.f32 	%f5389, 0fBF317218;
	mov.f32 	%f5388, 0f3FB8AA3B;
	mov.f32 	%f5387, 0f35BFBE8E;
	mov.f32 	%f5386, 0f3F317200;
	mov.f32 	%f5385, 0f3DAAAABD;
	mov.f32 	%f5384, 0f3C4CAF63;
	mov.f32 	%f5383, 0f3B18F0FE;
	mov.f32 	%f1175, 0f3F400000;
	sub.f32 	%f1176, %f1175, %f5431;
	setp.eq.f32 	%p78, %f33, 0f3F800000;
	selp.f32 	%f45, 0fBE800000, %f1176, %p78;
	add.f32 	%f46, %f17, 0fBF000000;
	abs.f32 	%f47, %f46;
	setp.lt.f32 	%p79, %f47, 0f00800000;
	mul.f32 	%f1177, %f47, 0f4B800000;
	selp.f32 	%f1178, %f1177, %f47, %p79;
	selp.f32 	%f1179, 0fC3170000, 0fC2FE0000, %p79;
	mov.b32 	%r385, %f1178;
	and.b32  	%r386, %r385, 8388607;
	or.b32  	%r387, %r386, 1065353216;
	mov.b32 	%f1180, %r387;
	shr.u32 	%r388, %r385, 23;
	cvt.rn.f32.u32 	%f1181, %r388;
	add.f32 	%f1182, %f1179, %f1181;
	setp.gt.f32 	%p80, %f1180, 0f3FB504F3;
	mul.f32 	%f1183, %f1180, 0f3F000000;
	add.f32 	%f1184, %f1182, 0f3F800000;
	selp.f32 	%f1185, %f1184, %f1182, %p80;
	selp.f32 	%f1186, %f1183, %f1180, %p80;
	add.f32 	%f1187, %f1186, 0fBF800000;
	add.f32 	%f1173, %f1186, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1172,%f1173;
	// end inline asm
	add.f32 	%f1188, %f1187, %f1187;
	mul.f32 	%f1190, %f1172, %f1188;
	mul.f32 	%f1191, %f1190, %f1190;
	fma.rn.f32 	%f1194, %f5383, %f1191, %f5384;
	fma.rn.f32 	%f1196, %f1194, %f1191, %f5385;
	mul.rn.f32 	%f1197, %f1196, %f1191;
	mul.rn.f32 	%f1198, %f1197, %f1190;
	sub.f32 	%f1199, %f1187, %f1190;
	add.f32 	%f1200, %f1199, %f1199;
	neg.f32 	%f1201, %f1190;
	fma.rn.f32 	%f1202, %f1201, %f1187, %f1200;
	mul.rn.f32 	%f1203, %f1172, %f1202;
	add.f32 	%f1204, %f1198, %f1190;
	sub.f32 	%f1205, %f1190, %f1204;
	add.f32 	%f1206, %f1198, %f1205;
	add.f32 	%f1207, %f1203, %f1206;
	add.f32 	%f1208, %f1204, %f1207;
	sub.f32 	%f1209, %f1204, %f1208;
	add.f32 	%f1210, %f1207, %f1209;
	mul.rn.f32 	%f1212, %f1185, %f5386;
	mul.rn.f32 	%f1214, %f1185, %f5387;
	add.f32 	%f1215, %f1212, %f1208;
	sub.f32 	%f1216, %f1212, %f1215;
	add.f32 	%f1217, %f1208, %f1216;
	add.f32 	%f1218, %f1210, %f1217;
	add.f32 	%f1219, %f1214, %f1218;
	add.f32 	%f1220, %f1215, %f1219;
	sub.f32 	%f1221, %f1215, %f1220;
	add.f32 	%f1222, %f1219, %f1221;
	mul.rn.f32 	%f1223, %f1009, %f1220;
	neg.f32 	%f1224, %f1223;
	fma.rn.f32 	%f1225, %f1009, %f1220, %f1224;
	fma.rn.f32 	%f1226, %f1009, %f1222, %f1225;
	fma.rn.f32 	%f1228, %f1060, %f1220, %f1226;
	add.rn.f32 	%f1229, %f1223, %f1228;
	neg.f32 	%f1230, %f1229;
	add.rn.f32 	%f1231, %f1223, %f1230;
	add.rn.f32 	%f1232, %f1231, %f1228;
	mov.b32 	%r389, %f1229;
	setp.eq.s32 	%p81, %r389, 1118925336;
	add.s32 	%r390, %r389, -1;
	mov.b32 	%f1233, %r390;
	add.f32 	%f1234, %f1232, 0f37000000;
	selp.f32 	%f48, %f1234, %f1232, %p81;
	selp.f32 	%f1235, %f1233, %f1229, %p81;
	mul.rn.f32 	%f1237, %f1235, %f5388;
	cvt.rzi.f32.f32 	%f1238, %f1237;
	abs.f32 	%f1239, %f1238;
	setp.gt.f32 	%p82, %f1239, 0f42FC0000;
	mov.b32 	%r391, %f1238;
	and.b32  	%r392, %r391, -2147483648;
	or.b32  	%r393, %r392, 1123811328;
	mov.b32 	%f1240, %r393;
	selp.f32 	%f1241, %f1240, %f1238, %p82;
	fma.rn.f32 	%f1243, %f1241, %f5389, %f1235;
	fma.rn.f32 	%f1245, %f1241, %f5390, %f1243;
	mul.f32 	%f1246, %f1245, 0f3FB8AA3B;
	add.f32 	%f1247, %f1241, 0f4B40007F;
	mov.b32 	%r394, %f1247;
	shl.b32 	%r395, %r394, 23;
	mov.b32 	%f1248, %r395;
	ex2.approx.ftz.f32 	%f1249, %f1246;
	mul.f32 	%f49, %f1249, %f1248;
	setp.eq.f32 	%p83, %f49, 0f7F800000;
	mov.f32 	%f5432, 0f7F800000;
	@%p83 bra 	$L__BB0_65;

	fma.rn.f32 	%f5432, %f49, %f48, %f49;

$L__BB0_65:
	setp.lt.f32 	%p84, %f46, 0f00000000;
	and.pred  	%p3, %p84, %p55;
	setp.eq.f32 	%p86, %f46, 0f00000000;
	@%p86 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_66;

$L__BB0_69:
	add.f32 	%f1254, %f46, %f46;
	selp.f32 	%f5434, %f1254, 0f00000000, %p55;
	bra.uni 	$L__BB0_70;

$L__BB0_66:
	mov.b32 	%r396, %f5432;
	xor.b32  	%r397, %r396, -2147483648;
	mov.b32 	%f1250, %r397;
	selp.f32 	%f5434, %f1250, %f5432, %p3;
	setp.geu.f32 	%p87, %f46, 0f00000000;
	@%p87 bra 	$L__BB0_70;

	cvt.rzi.f32.f32 	%f1252, %f1009;
	setp.eq.f32 	%p88, %f1252, 0f40000000;
	@%p88 bra 	$L__BB0_70;

	mov.f32 	%f5434, 0f7FFFFFFF;

$L__BB0_70:
	add.f32 	%f1255, %f47, 0f40000000;
	mov.b32 	%r398, %f1255;
	setp.lt.s32 	%p90, %r398, 2139095040;
	@%p90 bra 	$L__BB0_75;

	setp.gtu.f32 	%p91, %f47, 0f7F800000;
	@%p91 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_72;

$L__BB0_74:
	add.f32 	%f5434, %f46, 0f40000000;
	bra.uni 	$L__BB0_75;

$L__BB0_72:
	setp.neu.f32 	%p92, %f47, 0f7F800000;
	@%p92 bra 	$L__BB0_75;

	selp.f32 	%f5434, 0fFF800000, 0f7F800000, %p3;

$L__BB0_75:
	mov.f32 	%f5398, 0f3102E308;
	mov.f32 	%f5397, 0fBF317218;
	mov.f32 	%f5396, 0f3FB8AA3B;
	mov.f32 	%f5395, 0f35BFBE8E;
	mov.f32 	%f5394, 0f3F317200;
	mov.f32 	%f5393, 0f3DAAAABD;
	mov.f32 	%f5392, 0f3C4CAF63;
	mov.f32 	%f5391, 0f3B18F0FE;
	mov.f32 	%f5149, 0f3FC00000;
	mul.f32 	%f1259, %f5434, 0f3F000000;
	setp.eq.f32 	%p93, %f46, 0f3F800000;
	selp.f32 	%f58, 0f3F000000, %f1259, %p93;
	neg.f32 	%f1260, %f16;
	div.rn.f32 	%f59, %f1260, %f989;
	sub.f32 	%f60, %f5149, %f59;
	abs.f32 	%f61, %f60;
	setp.lt.f32 	%p94, %f61, 0f00800000;
	mul.f32 	%f1262, %f61, 0f4B800000;
	selp.f32 	%f1263, %f1262, %f61, %p94;
	selp.f32 	%f1264, 0fC3170000, 0fC2FE0000, %p94;
	mov.b32 	%r399, %f1263;
	and.b32  	%r400, %r399, 8388607;
	or.b32  	%r401, %r400, 1065353216;
	mov.b32 	%f1265, %r401;
	shr.u32 	%r402, %r399, 23;
	cvt.rn.f32.u32 	%f1266, %r402;
	add.f32 	%f1267, %f1264, %f1266;
	setp.gt.f32 	%p95, %f1265, 0f3FB504F3;
	mul.f32 	%f1268, %f1265, 0f3F000000;
	add.f32 	%f1269, %f1267, 0f3F800000;
	selp.f32 	%f1270, %f1269, %f1267, %p95;
	selp.f32 	%f1271, %f1268, %f1265, %p95;
	add.f32 	%f1272, %f1271, 0fBF800000;
	add.f32 	%f1257, %f1271, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1256,%f1257;
	// end inline asm
	add.f32 	%f1273, %f1272, %f1272;
	mul.f32 	%f1275, %f1256, %f1273;
	mul.f32 	%f1276, %f1275, %f1275;
	fma.rn.f32 	%f1279, %f5391, %f1276, %f5392;
	fma.rn.f32 	%f1281, %f1279, %f1276, %f5393;
	mul.rn.f32 	%f1282, %f1281, %f1276;
	mul.rn.f32 	%f1283, %f1282, %f1275;
	sub.f32 	%f1284, %f1272, %f1275;
	add.f32 	%f1285, %f1284, %f1284;
	neg.f32 	%f1286, %f1275;
	fma.rn.f32 	%f1287, %f1286, %f1272, %f1285;
	mul.rn.f32 	%f1288, %f1256, %f1287;
	add.f32 	%f1289, %f1283, %f1275;
	sub.f32 	%f1290, %f1275, %f1289;
	add.f32 	%f1291, %f1283, %f1290;
	add.f32 	%f1292, %f1288, %f1291;
	add.f32 	%f1293, %f1289, %f1292;
	sub.f32 	%f1294, %f1289, %f1293;
	add.f32 	%f1295, %f1292, %f1294;
	mul.rn.f32 	%f1297, %f1270, %f5394;
	mul.rn.f32 	%f1299, %f1270, %f5395;
	add.f32 	%f1300, %f1297, %f1293;
	sub.f32 	%f1301, %f1297, %f1300;
	add.f32 	%f1302, %f1293, %f1301;
	add.f32 	%f1303, %f1295, %f1302;
	add.f32 	%f1304, %f1299, %f1303;
	add.f32 	%f1305, %f1300, %f1304;
	sub.f32 	%f1306, %f1300, %f1305;
	add.f32 	%f1307, %f1304, %f1306;
	mul.rn.f32 	%f1308, %f1009, %f1305;
	neg.f32 	%f1309, %f1308;
	fma.rn.f32 	%f1310, %f1009, %f1305, %f1309;
	fma.rn.f32 	%f1311, %f1009, %f1307, %f1310;
	fma.rn.f32 	%f1313, %f1060, %f1305, %f1311;
	add.rn.f32 	%f1314, %f1308, %f1313;
	neg.f32 	%f1315, %f1314;
	add.rn.f32 	%f1316, %f1308, %f1315;
	add.rn.f32 	%f1317, %f1316, %f1313;
	mov.b32 	%r403, %f1314;
	setp.eq.s32 	%p96, %r403, 1118925336;
	add.s32 	%r404, %r403, -1;
	mov.b32 	%f1318, %r404;
	add.f32 	%f1319, %f1317, 0f37000000;
	selp.f32 	%f62, %f1319, %f1317, %p96;
	selp.f32 	%f1320, %f1318, %f1314, %p96;
	mul.rn.f32 	%f1322, %f1320, %f5396;
	cvt.rzi.f32.f32 	%f1323, %f1322;
	abs.f32 	%f1324, %f1323;
	setp.gt.f32 	%p97, %f1324, 0f42FC0000;
	mov.b32 	%r405, %f1323;
	and.b32  	%r406, %r405, -2147483648;
	or.b32  	%r407, %r406, 1123811328;
	mov.b32 	%f1325, %r407;
	selp.f32 	%f1326, %f1325, %f1323, %p97;
	fma.rn.f32 	%f1328, %f1326, %f5397, %f1320;
	fma.rn.f32 	%f1330, %f1326, %f5398, %f1328;
	mul.f32 	%f1331, %f1330, 0f3FB8AA3B;
	add.f32 	%f1332, %f1326, 0f4B40007F;
	mov.b32 	%r408, %f1332;
	shl.b32 	%r409, %r408, 23;
	mov.b32 	%f1333, %r409;
	ex2.approx.ftz.f32 	%f1334, %f1331;
	mul.f32 	%f63, %f1334, %f1333;
	setp.eq.f32 	%p98, %f63, 0f7F800000;
	mov.f32 	%f5435, 0f7F800000;
	@%p98 bra 	$L__BB0_77;

	fma.rn.f32 	%f5435, %f63, %f62, %f63;

$L__BB0_77:
	setp.lt.f32 	%p99, %f60, 0f00000000;
	and.pred  	%p4, %p99, %p55;
	setp.eq.f32 	%p101, %f60, 0f00000000;
	@%p101 bra 	$L__BB0_81;
	bra.uni 	$L__BB0_78;

$L__BB0_81:
	add.f32 	%f1339, %f60, %f60;
	selp.f32 	%f5437, %f1339, 0f00000000, %p55;
	bra.uni 	$L__BB0_82;

$L__BB0_78:
	mov.b32 	%r410, %f5435;
	xor.b32  	%r411, %r410, -2147483648;
	mov.b32 	%f1335, %r411;
	selp.f32 	%f5437, %f1335, %f5435, %p4;
	setp.geu.f32 	%p102, %f60, 0f00000000;
	@%p102 bra 	$L__BB0_82;

	cvt.rzi.f32.f32 	%f1337, %f1009;
	setp.eq.f32 	%p103, %f1337, 0f40000000;
	@%p103 bra 	$L__BB0_82;

	mov.f32 	%f5437, 0f7FFFFFFF;

$L__BB0_82:
	add.f32 	%f1340, %f61, 0f40000000;
	mov.b32 	%r412, %f1340;
	setp.lt.s32 	%p105, %r412, 2139095040;
	@%p105 bra 	$L__BB0_87;

	setp.gtu.f32 	%p106, %f61, 0f7F800000;
	@%p106 bra 	$L__BB0_86;
	bra.uni 	$L__BB0_84;

$L__BB0_86:
	add.f32 	%f5437, %f60, 0f40000000;
	bra.uni 	$L__BB0_87;

$L__BB0_84:
	setp.neu.f32 	%p107, %f61, 0f7F800000;
	@%p107 bra 	$L__BB0_87;

	selp.f32 	%f5437, 0fFF800000, 0f7F800000, %p4;

$L__BB0_87:
	mov.f32 	%f5351, 0f3102E308;
	mov.f32 	%f5350, 0fBF317218;
	mov.f32 	%f5349, 0f3FB8AA3B;
	mov.f32 	%f5348, 0f35BFBE8E;
	mov.f32 	%f5347, 0f3F317200;
	mov.f32 	%f5346, 0f3DAAAABD;
	mov.f32 	%f5345, 0f3C4CAF63;
	mov.f32 	%f5344, 0f3B18F0FE;
	mul.f32 	%f1344, %f5437, 0f3F000000;
	setp.eq.f32 	%p108, %f60, 0f3F800000;
	selp.f32 	%f72, 0f3F000000, %f1344, %p108;
	add.f32 	%f73, %f59, 0fBF800000;
	abs.f32 	%f74, %f73;
	setp.lt.f32 	%p109, %f74, 0f00800000;
	mul.f32 	%f1345, %f74, 0f4B800000;
	selp.f32 	%f1346, %f1345, %f74, %p109;
	selp.f32 	%f1347, 0fC3170000, 0fC2FE0000, %p109;
	mov.b32 	%r413, %f1346;
	and.b32  	%r414, %r413, 8388607;
	or.b32  	%r415, %r414, 1065353216;
	mov.b32 	%f1348, %r415;
	shr.u32 	%r416, %r413, 23;
	cvt.rn.f32.u32 	%f1349, %r416;
	add.f32 	%f1350, %f1347, %f1349;
	setp.gt.f32 	%p110, %f1348, 0f3FB504F3;
	mul.f32 	%f1351, %f1348, 0f3F000000;
	add.f32 	%f1352, %f1350, 0f3F800000;
	selp.f32 	%f1353, %f1352, %f1350, %p110;
	selp.f32 	%f1354, %f1351, %f1348, %p110;
	add.f32 	%f1355, %f1354, 0fBF800000;
	add.f32 	%f1342, %f1354, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1341,%f1342;
	// end inline asm
	add.f32 	%f1356, %f1355, %f1355;
	mul.f32 	%f1358, %f1341, %f1356;
	mul.f32 	%f1359, %f1358, %f1358;
	fma.rn.f32 	%f1362, %f5344, %f1359, %f5345;
	fma.rn.f32 	%f1364, %f1362, %f1359, %f5346;
	mul.rn.f32 	%f1365, %f1364, %f1359;
	mul.rn.f32 	%f1366, %f1365, %f1358;
	sub.f32 	%f1367, %f1355, %f1358;
	add.f32 	%f1368, %f1367, %f1367;
	neg.f32 	%f1369, %f1358;
	fma.rn.f32 	%f1370, %f1369, %f1355, %f1368;
	mul.rn.f32 	%f1371, %f1341, %f1370;
	add.f32 	%f1372, %f1366, %f1358;
	sub.f32 	%f1373, %f1358, %f1372;
	add.f32 	%f1374, %f1366, %f1373;
	add.f32 	%f1375, %f1371, %f1374;
	add.f32 	%f1376, %f1372, %f1375;
	sub.f32 	%f1377, %f1372, %f1376;
	add.f32 	%f1378, %f1375, %f1377;
	mul.rn.f32 	%f1380, %f1353, %f5347;
	mul.rn.f32 	%f1382, %f1353, %f5348;
	add.f32 	%f1383, %f1380, %f1376;
	sub.f32 	%f1384, %f1380, %f1383;
	add.f32 	%f1385, %f1376, %f1384;
	add.f32 	%f1386, %f1378, %f1385;
	add.f32 	%f1387, %f1382, %f1386;
	add.f32 	%f1388, %f1383, %f1387;
	sub.f32 	%f1389, %f1383, %f1388;
	add.f32 	%f1390, %f1387, %f1389;
	mul.rn.f32 	%f1391, %f1009, %f1388;
	neg.f32 	%f1392, %f1391;
	fma.rn.f32 	%f1393, %f1009, %f1388, %f1392;
	fma.rn.f32 	%f1394, %f1009, %f1390, %f1393;
	fma.rn.f32 	%f1396, %f1060, %f1388, %f1394;
	add.rn.f32 	%f1397, %f1391, %f1396;
	neg.f32 	%f1398, %f1397;
	add.rn.f32 	%f1399, %f1391, %f1398;
	add.rn.f32 	%f1400, %f1399, %f1396;
	mov.b32 	%r417, %f1397;
	setp.eq.s32 	%p111, %r417, 1118925336;
	add.s32 	%r418, %r417, -1;
	mov.b32 	%f1401, %r418;
	add.f32 	%f1402, %f1400, 0f37000000;
	selp.f32 	%f75, %f1402, %f1400, %p111;
	selp.f32 	%f1403, %f1401, %f1397, %p111;
	mul.rn.f32 	%f1405, %f1403, %f5349;
	cvt.rzi.f32.f32 	%f1406, %f1405;
	abs.f32 	%f1407, %f1406;
	setp.gt.f32 	%p112, %f1407, 0f42FC0000;
	mov.b32 	%r419, %f1406;
	and.b32  	%r420, %r419, -2147483648;
	or.b32  	%r421, %r420, 1123811328;
	mov.b32 	%f1408, %r421;
	selp.f32 	%f1409, %f1408, %f1406, %p112;
	fma.rn.f32 	%f1411, %f1409, %f5350, %f1403;
	fma.rn.f32 	%f1413, %f1409, %f5351, %f1411;
	mul.f32 	%f1414, %f1413, 0f3FB8AA3B;
	add.f32 	%f1415, %f1409, 0f4B40007F;
	mov.b32 	%r422, %f1415;
	shl.b32 	%r423, %r422, 23;
	mov.b32 	%f1416, %r423;
	ex2.approx.ftz.f32 	%f1417, %f1414;
	mul.f32 	%f76, %f1417, %f1416;
	setp.eq.f32 	%p113, %f76, 0f7F800000;
	mov.f32 	%f5438, 0f7F800000;
	@%p113 bra 	$L__BB0_89;

	fma.rn.f32 	%f5438, %f76, %f75, %f76;

$L__BB0_89:
	setp.lt.f32 	%p114, %f73, 0f00000000;
	and.pred  	%p5, %p114, %p55;
	setp.eq.f32 	%p116, %f73, 0f00000000;
	@%p116 bra 	$L__BB0_93;
	bra.uni 	$L__BB0_90;

$L__BB0_93:
	add.f32 	%f1422, %f73, %f73;
	selp.f32 	%f5440, %f1422, 0f00000000, %p55;
	bra.uni 	$L__BB0_94;

$L__BB0_90:
	mov.b32 	%r424, %f5438;
	xor.b32  	%r425, %r424, -2147483648;
	mov.b32 	%f1418, %r425;
	selp.f32 	%f5440, %f1418, %f5438, %p5;
	setp.geu.f32 	%p117, %f73, 0f00000000;
	@%p117 bra 	$L__BB0_94;

	cvt.rzi.f32.f32 	%f1420, %f1009;
	setp.eq.f32 	%p118, %f1420, 0f40000000;
	@%p118 bra 	$L__BB0_94;

	mov.f32 	%f5440, 0f7FFFFFFF;

$L__BB0_94:
	add.f32 	%f1423, %f74, 0f40000000;
	mov.b32 	%r426, %f1423;
	setp.lt.s32 	%p120, %r426, 2139095040;
	@%p120 bra 	$L__BB0_99;

	setp.gtu.f32 	%p121, %f74, 0f7F800000;
	@%p121 bra 	$L__BB0_98;
	bra.uni 	$L__BB0_96;

$L__BB0_98:
	add.f32 	%f5440, %f73, 0f40000000;
	bra.uni 	$L__BB0_99;

$L__BB0_96:
	setp.neu.f32 	%p122, %f74, 0f7F800000;
	@%p122 bra 	$L__BB0_99;

	selp.f32 	%f5440, 0fFF800000, 0f7F800000, %p5;

$L__BB0_99:
	mov.f32 	%f5359, 0f3102E308;
	mov.f32 	%f5358, 0fBF317218;
	mov.f32 	%f5357, 0f3FB8AA3B;
	mov.f32 	%f5356, 0f35BFBE8E;
	mov.f32 	%f5355, 0f3F317200;
	mov.f32 	%f5354, 0f3DAAAABD;
	mov.f32 	%f5353, 0f3C4CAF63;
	mov.f32 	%f5352, 0f3B18F0FE;
	mov.f32 	%f5167, 0f3F400000;
	sub.f32 	%f1428, %f5167, %f5440;
	setp.eq.f32 	%p123, %f73, 0f3F800000;
	selp.f32 	%f85, 0fBE800000, %f1428, %p123;
	add.f32 	%f86, %f59, 0fBF000000;
	abs.f32 	%f87, %f86;
	setp.lt.f32 	%p124, %f87, 0f00800000;
	mul.f32 	%f1429, %f87, 0f4B800000;
	selp.f32 	%f1430, %f1429, %f87, %p124;
	selp.f32 	%f1431, 0fC3170000, 0fC2FE0000, %p124;
	mov.b32 	%r427, %f1430;
	and.b32  	%r428, %r427, 8388607;
	or.b32  	%r429, %r428, 1065353216;
	mov.b32 	%f1432, %r429;
	shr.u32 	%r430, %r427, 23;
	cvt.rn.f32.u32 	%f1433, %r430;
	add.f32 	%f1434, %f1431, %f1433;
	setp.gt.f32 	%p125, %f1432, 0f3FB504F3;
	mul.f32 	%f1435, %f1432, 0f3F000000;
	add.f32 	%f1436, %f1434, 0f3F800000;
	selp.f32 	%f1437, %f1436, %f1434, %p125;
	selp.f32 	%f1438, %f1435, %f1432, %p125;
	add.f32 	%f1439, %f1438, 0fBF800000;
	add.f32 	%f1425, %f1438, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1424,%f1425;
	// end inline asm
	add.f32 	%f1440, %f1439, %f1439;
	mul.f32 	%f1442, %f1424, %f1440;
	mul.f32 	%f1443, %f1442, %f1442;
	fma.rn.f32 	%f1446, %f5352, %f1443, %f5353;
	fma.rn.f32 	%f1448, %f1446, %f1443, %f5354;
	mul.rn.f32 	%f1449, %f1448, %f1443;
	mul.rn.f32 	%f1450, %f1449, %f1442;
	sub.f32 	%f1451, %f1439, %f1442;
	add.f32 	%f1452, %f1451, %f1451;
	neg.f32 	%f1453, %f1442;
	fma.rn.f32 	%f1454, %f1453, %f1439, %f1452;
	mul.rn.f32 	%f1455, %f1424, %f1454;
	add.f32 	%f1456, %f1450, %f1442;
	sub.f32 	%f1457, %f1442, %f1456;
	add.f32 	%f1458, %f1450, %f1457;
	add.f32 	%f1459, %f1455, %f1458;
	add.f32 	%f1460, %f1456, %f1459;
	sub.f32 	%f1461, %f1456, %f1460;
	add.f32 	%f1462, %f1459, %f1461;
	mul.rn.f32 	%f1464, %f1437, %f5355;
	mul.rn.f32 	%f1466, %f1437, %f5356;
	add.f32 	%f1467, %f1464, %f1460;
	sub.f32 	%f1468, %f1464, %f1467;
	add.f32 	%f1469, %f1460, %f1468;
	add.f32 	%f1470, %f1462, %f1469;
	add.f32 	%f1471, %f1466, %f1470;
	add.f32 	%f1472, %f1467, %f1471;
	sub.f32 	%f1473, %f1467, %f1472;
	add.f32 	%f1474, %f1471, %f1473;
	mul.rn.f32 	%f1475, %f1009, %f1472;
	neg.f32 	%f1476, %f1475;
	fma.rn.f32 	%f1477, %f1009, %f1472, %f1476;
	fma.rn.f32 	%f1478, %f1009, %f1474, %f1477;
	fma.rn.f32 	%f1480, %f1060, %f1472, %f1478;
	add.rn.f32 	%f1481, %f1475, %f1480;
	neg.f32 	%f1482, %f1481;
	add.rn.f32 	%f1483, %f1475, %f1482;
	add.rn.f32 	%f1484, %f1483, %f1480;
	mov.b32 	%r431, %f1481;
	setp.eq.s32 	%p126, %r431, 1118925336;
	add.s32 	%r432, %r431, -1;
	mov.b32 	%f1485, %r432;
	add.f32 	%f1486, %f1484, 0f37000000;
	selp.f32 	%f88, %f1486, %f1484, %p126;
	selp.f32 	%f1487, %f1485, %f1481, %p126;
	mul.rn.f32 	%f1489, %f1487, %f5357;
	cvt.rzi.f32.f32 	%f1490, %f1489;
	abs.f32 	%f1491, %f1490;
	setp.gt.f32 	%p127, %f1491, 0f42FC0000;
	mov.b32 	%r433, %f1490;
	and.b32  	%r434, %r433, -2147483648;
	or.b32  	%r435, %r434, 1123811328;
	mov.b32 	%f1492, %r435;
	selp.f32 	%f1493, %f1492, %f1490, %p127;
	fma.rn.f32 	%f1495, %f1493, %f5358, %f1487;
	fma.rn.f32 	%f1497, %f1493, %f5359, %f1495;
	mul.f32 	%f1498, %f1497, 0f3FB8AA3B;
	add.f32 	%f1499, %f1493, 0f4B40007F;
	mov.b32 	%r436, %f1499;
	shl.b32 	%r437, %r436, 23;
	mov.b32 	%f1500, %r437;
	ex2.approx.ftz.f32 	%f1501, %f1498;
	mul.f32 	%f89, %f1501, %f1500;
	setp.eq.f32 	%p128, %f89, 0f7F800000;
	mov.f32 	%f5441, 0f7F800000;
	@%p128 bra 	$L__BB0_101;

	fma.rn.f32 	%f5441, %f89, %f88, %f89;

$L__BB0_101:
	setp.lt.f32 	%p129, %f86, 0f00000000;
	and.pred  	%p6, %p129, %p55;
	setp.eq.f32 	%p131, %f86, 0f00000000;
	@%p131 bra 	$L__BB0_105;
	bra.uni 	$L__BB0_102;

$L__BB0_105:
	add.f32 	%f1506, %f86, %f86;
	selp.f32 	%f5443, %f1506, 0f00000000, %p55;
	bra.uni 	$L__BB0_106;

$L__BB0_102:
	mov.b32 	%r438, %f5441;
	xor.b32  	%r439, %r438, -2147483648;
	mov.b32 	%f1502, %r439;
	selp.f32 	%f5443, %f1502, %f5441, %p6;
	setp.geu.f32 	%p132, %f86, 0f00000000;
	@%p132 bra 	$L__BB0_106;

	cvt.rzi.f32.f32 	%f1504, %f1009;
	setp.eq.f32 	%p133, %f1504, 0f40000000;
	@%p133 bra 	$L__BB0_106;

	mov.f32 	%f5443, 0f7FFFFFFF;

$L__BB0_106:
	add.f32 	%f1507, %f87, 0f40000000;
	mov.b32 	%r440, %f1507;
	setp.lt.s32 	%p135, %r440, 2139095040;
	@%p135 bra 	$L__BB0_111;

	setp.gtu.f32 	%p136, %f87, 0f7F800000;
	@%p136 bra 	$L__BB0_110;
	bra.uni 	$L__BB0_108;

$L__BB0_110:
	add.f32 	%f5443, %f86, 0f40000000;
	bra.uni 	$L__BB0_111;

$L__BB0_108:
	setp.neu.f32 	%p137, %f87, 0f7F800000;
	@%p137 bra 	$L__BB0_111;

	selp.f32 	%f5443, 0fFF800000, 0f7F800000, %p6;

$L__BB0_111:
	add.f32 	%f5152, %f13, 0fBF800000;
	mul.f32 	%f5151, %f989, %f5152;
	sub.f32 	%f5150, %f5151, %f2;
	add.u64 	%rd1456, %SPL, 96;
	ld.param.u64 	%rd1455, [g2p2g_param_7];
	add.u64 	%rd1453, %SPL, 80;
	mul.f32 	%f1508, %f5443, 0f3F000000;
	setp.eq.f32 	%p138, %f86, 0f3F800000;
	selp.f32 	%f1509, 0f3F000000, %f1508, %p138;
	max.f32 	%f1510, %f13, 0fCF000000;
	cvt.rzi.s32.f32 	%r441, %f1510;
	add.s32 	%r442, %r441, -2;
	setp.gt.f32 	%p139, %f13, 0f4EFFFFFF;
	selp.b32 	%r443, 2147483645, %r442, %p139;
	setp.num.f32 	%p140, %f13, %f13;
	selp.b32 	%r444, %r443, -2, %p140;
	cvt.rn.f32.s32 	%f1511, %r444;
	mul.f32 	%f1512, %f1511, 0f3E800000;
	cvt.rmi.f32.f32 	%f1513, %f1512;
	setp.gt.f32 	%p141, %f1513, 0f4EFFFFFF;
	max.f32 	%f1514, %f1513, 0fCF000000;
	cvt.rzi.s32.f32 	%r445, %f1514;
	setp.num.f32 	%p142, %f1513, %f1513;
	shl.b32 	%r446, %r445, 2;
	selp.b32 	%r447, -4, %r446, %p141;
	selp.b32 	%r448, %r447, 0, %p142;
	sub.s32 	%r449, %r444, %r448;
	max.f32 	%f1515, %f14, 0fCF000000;
	cvt.rzi.s32.f32 	%r450, %f1515;
	add.s32 	%r451, %r450, -2;
	setp.gt.f32 	%p143, %f14, 0f4EFFFFFF;
	selp.b32 	%r452, 2147483645, %r451, %p143;
	setp.num.f32 	%p144, %f14, %f14;
	selp.b32 	%r453, %r452, -2, %p144;
	cvt.rn.f32.s32 	%f1516, %r453;
	mul.f32 	%f1517, %f1516, 0f3E800000;
	cvt.rmi.f32.f32 	%f1518, %f1517;
	setp.gt.f32 	%p145, %f1518, 0f4EFFFFFF;
	max.f32 	%f1519, %f1518, 0fCF000000;
	cvt.rzi.s32.f32 	%r454, %f1519;
	setp.num.f32 	%p146, %f1518, %f1518;
	shl.b32 	%r455, %r454, 2;
	selp.b32 	%r456, -4, %r455, %p145;
	selp.b32 	%r457, %r456, 0, %p146;
	sub.s32 	%r458, %r453, %r457;
	cvt.u64.u32 	%rd574, %r458;
	cvt.u64.u32 	%rd575, %r449;
	bfi.b64 	%rd576, %rd574, %rd575, 32, 32;
	mul.wide.u32 	%rd577, %r458, 8;
	and.b64  	%rd578, %rd577, 4294967288;
	add.s64 	%rd579, %rd576, %rd578;
	add.s64 	%rd95, %rd579, 9;
	and.b64  	%rd580, %rd95, 4294967295;
	add.f32 	%f98, %f989, %f989;
	add.f32 	%f1520, %f5150, %f98;
	add.f32 	%f1521, %f16, %f98;
	mul.f32 	%f1522, %f58, %f1509;
	mul.lo.s64 	%rd581, %rd580, 36;
	mov.u64 	%rd582, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	add.s64 	%rd583, %rd582, %rd581;
	ld.shared.u32 	%rd584, [%rd583+660];
	ld.shared.u32 	%rd585, [%rd583+664];
	bfi.b64 	%rd586, %rd585, %rd584, 32, 32;
	cvt.u32.u64 	%r459, %rd586;
	mov.b32 	%f1523, %r459;
	shr.u64 	%rd587, %rd586, 32;
	cvt.u32.u64 	%r460, %rd587;
	mov.b32 	%f1524, %r460;
	fma.rn.f32 	%f1525, %f1522, %f1523, 0f00000000;
	fma.rn.f32 	%f1526, %f1522, %f1524, 0f00000000;
	mul.f32 	%f1527, %f12, %f1522;
	mul.f32 	%f1528, %f1527, %f1523;
	mul.f32 	%f1529, %f1527, %f1524;
	fma.rn.f32 	%f1530, %f1520, %f1528, 0f00000000;
	fma.rn.f32 	%f1531, %f1520, %f1529, 0f00000000;
	fma.rn.f32 	%f1532, %f1521, %f1528, 0f00000000;
	fma.rn.f32 	%f1533, %f1521, %f1529, 0f00000000;
	ld.shared.f32 	%f1534, [%rd583+664];
	mul.f32 	%f1535, %f1521, %f1534;
	fma.rn.f32 	%f1536, %f1520, %f1523, %f1535;
	mul.f32 	%f1537, %f1522, %f1536;
	fma.rn.f32 	%f1538, %f12, %f1537, 0f00000000;
	mul.f32 	%f99, %f989, 0f00000000;
	add.f32 	%f1539, %f16, %f99;
	ld.shared.u32 	%rd588, [%rd583+84];
	ld.shared.u32 	%rd589, [%rd583+88];
	bfi.b64 	%rd590, %rd589, %rd588, 32, 32;
	cvt.u32.u64 	%r461, %rd590;
	mov.b32 	%f1540, %r461;
	mul.f32 	%f1541, %f58, %f72;
	shr.u64 	%rd591, %rd590, 32;
	cvt.u32.u64 	%r462, %rd591;
	mov.b32 	%f1542, %r462;
	fma.rn.f32 	%f1543, %f1541, %f1540, %f1525;
	fma.rn.f32 	%f1544, %f1541, %f1542, %f1526;
	mul.f32 	%f1545, %f12, %f1541;
	mul.f32 	%f1546, %f1545, %f1540;
	mul.f32 	%f1547, %f1545, %f1542;
	fma.rn.f32 	%f1548, %f1520, %f1546, %f1530;
	fma.rn.f32 	%f1549, %f1520, %f1547, %f1531;
	fma.rn.f32 	%f1550, %f1539, %f1546, %f1532;
	fma.rn.f32 	%f1551, %f1539, %f1547, %f1533;
	ld.shared.f32 	%f1552, [%rd583+88];
	mul.f32 	%f1553, %f1539, %f1552;
	fma.rn.f32 	%f1554, %f1520, %f1540, %f1553;
	mul.f32 	%f1555, %f1541, %f1554;
	fma.rn.f32 	%f1556, %f12, %f1555, %f1538;
	ld.shared.u32 	%rd592, [%rd583+372];
	ld.shared.u32 	%rd593, [%rd583+376];
	bfi.b64 	%rd594, %rd593, %rd592, 32, 32;
	cvt.u32.u64 	%r463, %rd594;
	mov.b32 	%f1557, %r463;
	mul.f32 	%f1558, %f58, %f85;
	shr.u64 	%rd595, %rd594, 32;
	cvt.u32.u64 	%r464, %rd595;
	mov.b32 	%f1559, %r464;
	fma.rn.f32 	%f1560, %f1558, %f1557, %f1543;
	fma.rn.f32 	%f1561, %f1558, %f1559, %f1544;
	mul.f32 	%f1562, %f12, %f1558;
	mul.f32 	%f1563, %f1562, %f1557;
	mul.f32 	%f1564, %f1562, %f1559;
	add.f32 	%f1565, %f16, %f989;
	fma.rn.f32 	%f1566, %f1520, %f1563, %f1548;
	fma.rn.f32 	%f1567, %f1520, %f1564, %f1549;
	fma.rn.f32 	%f1568, %f1565, %f1563, %f1550;
	fma.rn.f32 	%f1569, %f1565, %f1564, %f1551;
	ld.shared.f32 	%f1570, [%rd583+376];
	mul.f32 	%f1571, %f1565, %f1570;
	fma.rn.f32 	%f1572, %f1520, %f1557, %f1571;
	mul.f32 	%f1573, %f1558, %f1572;
	fma.rn.f32 	%f1574, %f12, %f1573, %f1556;
	add.f32 	%f1575, %f5150, %f99;
	mul.f32 	%f1576, %f32, %f1509;
	ld.shared.u32 	%rd596, [%rd583+588];
	ld.shared.u32 	%rd597, [%rd583+592];
	bfi.b64 	%rd598, %rd597, %rd596, 32, 32;
	cvt.u32.u64 	%r465, %rd598;
	mov.b32 	%f1577, %r465;
	shr.u64 	%rd599, %rd598, 32;
	cvt.u32.u64 	%r466, %rd599;
	mov.b32 	%f1578, %r466;
	fma.rn.f32 	%f1579, %f1576, %f1577, %f1560;
	fma.rn.f32 	%f1580, %f1576, %f1578, %f1561;
	mul.f32 	%f1581, %f12, %f1576;
	mul.f32 	%f1582, %f1581, %f1577;
	mul.f32 	%f1583, %f1581, %f1578;
	fma.rn.f32 	%f1584, %f1575, %f1582, %f1566;
	fma.rn.f32 	%f1585, %f1575, %f1583, %f1567;
	fma.rn.f32 	%f1586, %f1521, %f1582, %f1568;
	fma.rn.f32 	%f1587, %f1521, %f1583, %f1569;
	ld.shared.f32 	%f1588, [%rd583+592];
	mul.f32 	%f1589, %f1521, %f1588;
	fma.rn.f32 	%f1590, %f1575, %f1577, %f1589;
	mul.f32 	%f1591, %f1576, %f1590;
	fma.rn.f32 	%f1592, %f12, %f1591, %f1574;
	ld.shared.u32 	%rd600, [%rd583+12];
	ld.shared.u32 	%rd601, [%rd583+16];
	bfi.b64 	%rd602, %rd601, %rd600, 32, 32;
	cvt.u32.u64 	%r467, %rd602;
	mov.b32 	%f1593, %r467;
	mul.f32 	%f1594, %f32, %f72;
	shr.u64 	%rd603, %rd602, 32;
	cvt.u32.u64 	%r468, %rd603;
	mov.b32 	%f1595, %r468;
	fma.rn.f32 	%f1596, %f1594, %f1593, %f1579;
	fma.rn.f32 	%f1597, %f1594, %f1595, %f1580;
	mul.f32 	%f1598, %f12, %f1594;
	mul.f32 	%f1599, %f1598, %f1593;
	mul.f32 	%f1600, %f1598, %f1595;
	fma.rn.f32 	%f1601, %f1575, %f1599, %f1584;
	fma.rn.f32 	%f1602, %f1575, %f1600, %f1585;
	fma.rn.f32 	%f1603, %f1539, %f1599, %f1586;
	fma.rn.f32 	%f1604, %f1539, %f1600, %f1587;
	ld.shared.f32 	%f1605, [%rd583+16];
	mul.f32 	%f1606, %f1539, %f1605;
	fma.rn.f32 	%f1607, %f1575, %f1593, %f1606;
	mul.f32 	%f1608, %f1594, %f1607;
	fma.rn.f32 	%f1609, %f12, %f1608, %f1592;
	ld.shared.u32 	%rd604, [%rd583+300];
	ld.shared.u32 	%rd605, [%rd583+304];
	bfi.b64 	%rd606, %rd605, %rd604, 32, 32;
	cvt.u32.u64 	%r469, %rd606;
	mov.b32 	%f1610, %r469;
	mul.f32 	%f1611, %f32, %f85;
	shr.u64 	%rd607, %rd606, 32;
	cvt.u32.u64 	%r470, %rd607;
	mov.b32 	%f1612, %r470;
	fma.rn.f32 	%f1613, %f1611, %f1610, %f1596;
	fma.rn.f32 	%f1614, %f1611, %f1612, %f1597;
	mul.f32 	%f1615, %f12, %f1611;
	mul.f32 	%f1616, %f1615, %f1610;
	mul.f32 	%f1617, %f1615, %f1612;
	fma.rn.f32 	%f1618, %f1575, %f1616, %f1601;
	fma.rn.f32 	%f1619, %f1575, %f1617, %f1602;
	fma.rn.f32 	%f1620, %f1565, %f1616, %f1603;
	fma.rn.f32 	%f1621, %f1565, %f1617, %f1604;
	ld.shared.f32 	%f1622, [%rd583+304];
	mul.f32 	%f1623, %f1565, %f1622;
	fma.rn.f32 	%f1624, %f1575, %f1610, %f1623;
	mul.f32 	%f1625, %f1611, %f1624;
	fma.rn.f32 	%f1626, %f12, %f1625, %f1609;
	mul.f32 	%f1627, %f45, %f1509;
	ld.shared.u32 	%rd608, [%rd583+624];
	ld.shared.u32 	%rd609, [%rd583+628];
	bfi.b64 	%rd610, %rd609, %rd608, 32, 32;
	cvt.u32.u64 	%r471, %rd610;
	mov.b32 	%f1628, %r471;
	shr.u64 	%rd611, %rd610, 32;
	cvt.u32.u64 	%r472, %rd611;
	mov.b32 	%f1629, %r472;
	fma.rn.f32 	%f1630, %f1627, %f1628, %f1613;
	fma.rn.f32 	%f1631, %f1627, %f1629, %f1614;
	mul.f32 	%f1632, %f12, %f1627;
	mul.f32 	%f1633, %f1632, %f1628;
	mul.f32 	%f1634, %f1632, %f1629;
	add.f32 	%f1635, %f5150, %f989;
	fma.rn.f32 	%f1636, %f1635, %f1633, %f1618;
	fma.rn.f32 	%f1637, %f1635, %f1634, %f1619;
	fma.rn.f32 	%f1638, %f1521, %f1633, %f1620;
	fma.rn.f32 	%f1639, %f1521, %f1634, %f1621;
	ld.shared.f32 	%f1640, [%rd583+628];
	mul.f32 	%f1641, %f1521, %f1640;
	fma.rn.f32 	%f1642, %f1635, %f1628, %f1641;
	mul.f32 	%f1643, %f1627, %f1642;
	fma.rn.f32 	%f1644, %f12, %f1643, %f1626;
	ld.shared.u32 	%rd612, [%rd583+48];
	ld.shared.u32 	%rd613, [%rd583+52];
	bfi.b64 	%rd614, %rd613, %rd612, 32, 32;
	cvt.u32.u64 	%r473, %rd614;
	mov.b32 	%f1645, %r473;
	mul.f32 	%f1646, %f45, %f72;
	shr.u64 	%rd615, %rd614, 32;
	cvt.u32.u64 	%r474, %rd615;
	mov.b32 	%f1647, %r474;
	fma.rn.f32 	%f1648, %f1646, %f1645, %f1630;
	fma.rn.f32 	%f1649, %f1646, %f1647, %f1631;
	mul.f32 	%f1650, %f12, %f1646;
	mul.f32 	%f1651, %f1650, %f1645;
	mul.f32 	%f1652, %f1650, %f1647;
	fma.rn.f32 	%f1653, %f1635, %f1651, %f1636;
	fma.rn.f32 	%f1654, %f1635, %f1652, %f1637;
	fma.rn.f32 	%f1655, %f1539, %f1651, %f1638;
	fma.rn.f32 	%f1656, %f1539, %f1652, %f1639;
	ld.shared.f32 	%f1657, [%rd583+52];
	mul.f32 	%f1658, %f1539, %f1657;
	fma.rn.f32 	%f1659, %f1635, %f1645, %f1658;
	mul.f32 	%f1660, %f1646, %f1659;
	fma.rn.f32 	%f1661, %f12, %f1660, %f1644;
	ld.shared.u32 	%rd616, [%rd583+336];
	ld.shared.u32 	%rd617, [%rd583+340];
	bfi.b64 	%rd618, %rd617, %rd616, 32, 32;
	cvt.u32.u64 	%r475, %rd618;
	mov.b32 	%f1662, %r475;
	mul.f32 	%f1663, %f45, %f85;
	shr.u64 	%rd619, %rd618, 32;
	cvt.u32.u64 	%r476, %rd619;
	mov.b32 	%f1664, %r476;
	fma.rn.f32 	%f5445, %f1663, %f1662, %f1648;
	fma.rn.f32 	%f5444, %f1663, %f1664, %f1649;
	mul.f32 	%f1665, %f12, %f1663;
	mul.f32 	%f1666, %f1665, %f1662;
	mul.f32 	%f1667, %f1665, %f1664;
	fma.rn.f32 	%f5502, %f1635, %f1666, %f1653;
	fma.rn.f32 	%f5503, %f1635, %f1667, %f1654;
	fma.rn.f32 	%f5504, %f1565, %f1666, %f1655;
	fma.rn.f32 	%f5505, %f1565, %f1667, %f1656;
	ld.shared.f32 	%f1668, [%rd583+340];
	mul.f32 	%f1669, %f1565, %f1668;
	fma.rn.f32 	%f1670, %f1635, %f1662, %f1669;
	mul.f32 	%f1671, %f1663, %f1670;
	fma.rn.f32 	%f106, %f12, %f1671, %f1661;
	st.local.v4.f32 	[%rd1453], {%f5502, %f5503, %f5504, %f5505};
	cvta.to.global.u64 	%rd622, %rd1455;
	mul.lo.s64 	%rd623, %rd94, 96;
	add.s64 	%rd624, %rd622, %rd623;
	mov.b32 	%r477, %f5445;
	mov.b32 	%r478, %f5444;
	st.local.v2.f32 	[%rd1456], {%f5445, %f5444};
	ld.global.u32 	%r14, [%rd624];
	setp.eq.s16 	%p147, %rs9, 0;
	mov.b64 	%rd1520, {%r477, %r478};
	@%p147 bra 	$L__BB0_113;

	add.u64 	%rd1458, %SPL, 96;
	st.local.u64 	[%rd1458], %rd93;
	cvt.u32.u64 	%r479, %rd93;
	mov.b32 	%f5445, %r479;
	shr.u64 	%rd629, %rd93, 32;
	cvt.u32.u64 	%r480, %rd629;
	mov.b32 	%f5444, %r480;
	mov.u64 	%rd1520, %rd93;

$L__BB0_113:
	add.u64 	%rd1462, %SP, 96;
	add.u64 	%rd1514, %SP, 96;
	cvta.to.local.u64 	%rd1512, %rd1514;
	add.s64 	%rd1518, %rd1512, 8;
	mov.u64 	%rd1519, 2;
	mov.u64 	%rd1513, %rd1512;
	mov.u64 	%rd1515, %rd1512;
	mov.u64 	%rd1516, %rd1512;
	mov.u64 	%rd1517, %rd1514;

$L__BB0_114:
	setp.eq.s64 	%p148, %rd1519, 0;
	@%p148 bra 	$L__BB0_121;

	add.s64 	%rd1519, %rd1519, -1;
	add.s64 	%rd631, %rd1512, 8;
	setp.eq.s64 	%p149, %rd1515, %rd1518;
	selp.b64 	%rd1512, %rd631, %rd1512, %p149;
	add.s64 	%rd632, %rd1513, 8;
	selp.b64 	%rd1513, %rd632, %rd1513, %p149;
	add.s64 	%rd633, %rd1514, 8;
	selp.b64 	%rd1514, %rd633, %rd1514, %p149;
	selp.b64 	%rd634, %rd631, %rd1515, %p149;
	selp.b64 	%rd635, %rd632, %rd1516, %p149;
	selp.b64 	%rd636, %rd633, %rd1517, %p149;
	add.s64 	%rd637, %rd1515, 8;
	selp.b64 	%rd1518, %rd637, %rd1518, %p149;
	setp.eq.s64 	%p150, %rd1519, 0;
	add.s64 	%rd638, %rd634, 4;
	add.s64 	%rd639, %rd635, 4;
	add.s64 	%rd640, %rd636, 4;
	selp.b64 	%rd1515, %rd634, %rd638, %p150;
	selp.b64 	%rd1516, %rd635, %rd639, %p150;
	selp.b64 	%rd1517, %rd636, %rd640, %p150;
	ld.local.f32 	%f1672, [%rd635];
	abs.f32 	%f1673, %f1672;
	mul.f32 	%f1674, %f1673, %f987;
	setp.ltu.f32 	%p151, %f1674, %f989;
	@%p151 bra 	$L__BB0_114;

	setp.nan.f32 	%p152, %f5445, %f5445;
	mov.f32 	%f5447, 0f7FC00000;
	mov.f32 	%f5446, %f5447;
	@%p152 bra 	$L__BB0_118;

	mov.b32 	%r481, %f5445;
	setp.gt.s32 	%p153, %r481, -1;
	selp.b64 	%rd641, 65536, 16711680, %p153;
	shr.u32 	%r482, %r481, 23;
	cvt.u16.u32 	%rs12, %r482;
	and.b16  	%rs13, %rs12, 255;
	add.s16 	%rs14, %rs13, -150;
	cvt.u64.u16 	%rd642, %rs14;
	or.b64  	%rd643, %rd642, %rd641;
	mov.b64 	{%r483, %r484}, %rd643;
	mov.b32 	{%rs15, %rs16}, %r483;
	cvt.s16.s8 	%rs17, %rs16;
	setp.lt.s16 	%p154, %rs17, 0;
	selp.f32 	%f5446, 0fBF800000, 0f3F800000, %p154;

$L__BB0_118:
	mul.f32 	%f1677, %f989, %f5446;
	div.rn.f32 	%f1678, %f1677, %f987;
	add.u64 	%rd645, %SPL, 96;
	st.local.f32 	[%rd645], %f1678;
	setp.nan.f32 	%p155, %f5444, %f5444;
	@%p155 bra 	$L__BB0_120;

	mov.b32 	%r485, %f5444;
	setp.gt.s32 	%p156, %r485, -1;
	selp.b64 	%rd646, 65536, 16711680, %p156;
	shr.u32 	%r486, %r485, 23;
	cvt.u16.u32 	%rs18, %r486;
	and.b16  	%rs19, %rs18, 255;
	add.s16 	%rs20, %rs19, -150;
	cvt.u64.u16 	%rd647, %rs20;
	or.b64  	%rd648, %rd647, %rd646;
	mov.b64 	{%r487, %r488}, %rd648;
	mov.b32 	{%rs21, %rs22}, %r487;
	cvt.s16.s8 	%rs23, %rs22;
	setp.lt.s16 	%p157, %rs23, 0;
	selp.f32 	%f5447, 0fBF800000, 0f3F800000, %p157;

$L__BB0_120:
	mul.f32 	%f1679, %f989, %f5447;
	div.rn.f32 	%f1680, %f1679, %f987;
	st.local.f32 	[%rd645+4], %f1680;
	ld.local.u64 	%rd1520, [%rd645];

$L__BB0_121:
	cvt.u32.u64 	%r489, %rd1520;
	mov.b32 	%f1681, %r489;
	shr.u64 	%rd651, %rd1520, 32;
	cvt.u32.u64 	%r490, %rd651;
	mov.b32 	%f1682, %r490;
	fma.rn.f32 	%f119, %f1681, %f987, %f2;
	fma.rn.f32 	%f120, %f1682, %f987, %f3;
	setp.eq.s32 	%p158, %r14, 2;
	@%p158 bra 	$L__BB0_123;
	bra.uni 	$L__BB0_122;

$L__BB0_123:
	mul.f32 	%f1696, %f106, %f987;
	fma.rn.f32 	%f5450, %f1696, %f7, %f7;
	mov.u64 	%rd1521, %rd568;
	bra.uni 	$L__BB0_124;

$L__BB0_122:
	mul.f32 	%f1683, %f5502, %f987;
	mul.f32 	%f1684, %f5503, %f987;
	mul.f32 	%f1685, %f5504, %f987;
	mul.f32 	%f1686, %f1685, %f5500;
	fma.rn.f32 	%f1687, %f1683, %f7, %f1686;
	mul.f32 	%f1688, %f5505, %f987;
	mul.f32 	%f1689, %f1688, %f5500;
	fma.rn.f32 	%f1690, %f1684, %f7, %f1689;
	mul.f32 	%f1691, %f1685, %f10;
	fma.rn.f32 	%f1692, %f1683, %f5499, %f1691;
	mul.f32 	%f1693, %f1688, %f10;
	fma.rn.f32 	%f1694, %f1684, %f5499, %f1693;
	add.f32 	%f5500, %f5500, %f1690;
	add.f32 	%f1695, %f7, %f1687;
	st.local.v2.f32 	[%rd568], {%f1695, %f5500};
	add.f32 	%f5499, %f1692, %f5499;
	st.local.f32 	[%rd568+8], %f5499;
	add.f32 	%f5450, %f1694, %f10;
	add.s64 	%rd1521, %rd568, 12;

$L__BB0_124:
	st.local.f32 	[%rd1521], %f5450;
	ld.global.u32 	%r15, [%rd624+32];
	setp.eq.s32 	%p159, %r15, 5;
	@%p159 bra 	$L__BB0_352;
	bra.uni 	$L__BB0_125;

$L__BB0_352:
	setp.eq.s16 	%p465, %rs8, 0;
	@%p465 bra 	$L__BB0_354;

	mov.f32 	%f5502, 0f00000000;
	add.u64 	%rd1423, %SPL, 80;
	add.u64 	%rd957, %SPL, 96;
	st.local.v2.f32 	[%rd957], {%f5502, %f5502};
	st.local.v4.f32 	[%rd1423], {%f5502, %f5502, %f5502, %f5502};
	mov.f32 	%f5503, %f5502;
	mov.f32 	%f5504, %f5502;
	mov.f32 	%f5505, %f5502;

$L__BB0_354:
	add.u64 	%rd1483, %SPL, 64;
	ld.local.f32 	%f5605, [%rd1483+12];
	ld.local.f32 	%f5515, [%rd1483];
	mul.f32 	%f3214, %f5515, %f5605;
	mul.f32 	%f442, %f5499, %f5500;
	sub.f32 	%f443, %f3214, %f442;
	div.rn.f32 	%f444, %f4, %f5;
	div.rn.f32 	%f3215, %f444, %f443;
	setp.eq.f32 	%p466, %f3215, 0f00000000;
	setp.ne.s16 	%p467, %rs7, 0;
	or.pred  	%p468, %p467, %p466;
	@%p468 bra 	$L__BB0_637;
	bra.uni 	$L__BB0_355;

$L__BB0_637:
	add.u64 	%rd1489, %SPL, 64;
	add.u64 	%rd1254, %SPL, 32;
	mov.u64 	%rd1255, 0;
	st.local.v2.u64 	[%rd1254], {%rd1255, %rd1255};
	mov.u32 	%r1699, 1065353216;
	st.local.u32 	[%rd1254], %r1699;
	st.local.u32 	[%rd1254+12], %r1699;
	ld.local.v2.u64 	{%rd1256, %rd1257}, [%rd1254];
	mov.b64 	{%r1700, %r1701}, %rd1257;
	mov.b64 	{%r1702, %r1703}, %rd1256;
	st.local.v2.u64 	[%rd1489], {%rd1256, %rd1257};
	mov.b32 	%f5515, %r1702;
	mov.b32 	%f5500, %r1703;
	mov.b32 	%f5499, %r1700;
	mov.b32 	%f5605, %r1701;
	mov.b32 	%f5609, %r349;
	mov.u16 	%rs47, 1;
	bra.uni 	$L__BB0_638;

$L__BB0_125:
	add.u64 	%rd1557, %SP, 32;
	cvta.to.local.u64 	%rd1525, %rd1557;
	add.s64 	%rd122, %rd1525, 24;
	cvt.u16.u32 	%rs24, %r15;
	setp.gt.s16 	%p160, %rs24, 2;
	@%p160 bra 	$L__BB0_128;

	setp.eq.s16 	%p163, %rs24, 1;
	@%p163 bra 	$L__BB0_201;

	setp.eq.s16 	%p164, %rs24, 2;
	@%p164 bra 	$L__BB0_157;
	bra.uni 	$L__BB0_295;

$L__BB0_157:
	ld.global.u64 	%rd713, [%rd624+56];
	mul.wide.u32 	%rd714, %r8, 16;
	add.s64 	%rd715, %rd713, %rd714;
	add.s64 	%rd134, %rd715, 4;
	ld.global.f32 	%f159, [%rd624+44];
	ld.global.f32 	%f160, [%rd624+40];
	ld.local.v4.f32 	{%f1884, %f1885, %f1886, %f1887}, [%rd568];
	add.f32 	%f1890, %f1887, %f1884;
	mul.f32 	%f161, %f1890, 0f3F000000;
	sub.f32 	%f1891, %f1884, %f1887;
	mul.f32 	%f1892, %f1891, 0f3F000000;
	add.f32 	%f1895, %f1885, %f1886;
	mul.f32 	%f1896, %f1895, 0f3F000000;
	sub.f32 	%f1897, %f1885, %f1886;
	mul.f32 	%f162, %f1897, 0f3F000000;
	mul.f32 	%f1898, %f162, %f162;
	fma.rn.f32 	%f1899, %f161, %f161, %f1898;
	sqrt.rn.f32 	%f1900, %f1899;
	mul.f32 	%f1901, %f1896, %f1896;
	fma.rn.f32 	%f1902, %f1892, %f1892, %f1901;
	sqrt.rn.f32 	%f1903, %f1902;
	add.f32 	%f163, %f1900, %f1903;
	sub.f32 	%f164, %f1900, %f1903;
	abs.f32 	%f165, %f1892;
	abs.f32 	%f166, %f1896;
	setp.eq.f32 	%p206, %f165, 0f00000000;
	setp.eq.f32 	%p207, %f166, 0f00000000;
	and.pred  	%p208, %p206, %p207;
	mov.b32 	%r58, %f1892;
	mov.b32 	%r608, %f1896;
	and.b32  	%r59, %r608, -2147483648;
	@%p208 bra 	$L__BB0_161;
	bra.uni 	$L__BB0_158;

$L__BB0_161:
	shr.s32 	%r613, %r58, 31;
	and.b32  	%r614, %r613, 1078530011;
	or.b32  	%r615, %r614, %r59;
	mov.b32 	%f5455, %r615;
	bra.uni 	$L__BB0_162;

$L__BB0_355:
	@%p158 bra 	$L__BB0_357;

	abs.f32 	%f3216, %f5515;
	setp.gt.f32 	%p470, %f3216, 0f461C4000;
	@%p470 bra 	$L__BB0_637;

$L__BB0_357:
	ld.global.u16 	%rs5, [%rd624];
	mov.f32 	%f5516, 0f00000000;
	setp.eq.s16 	%p471, %rs5, 0;
	@%p471 bra 	$L__BB0_377;

	setp.ne.s16 	%p472, %rs5, 1;
	@%p472 bra 	$L__BB0_397;

	mov.f32 	%f5327, 0f3102E308;
	mov.f32 	%f5326, 0fBF317218;
	mov.f32 	%f5325, 0f3FB8AA3B;
	mov.f32 	%f5324, 0f35BFBE8E;
	mov.f32 	%f5323, 0f3F317200;
	mov.f32 	%f5322, 0f3DAAAABD;
	mov.f32 	%f5321, 0f3C4CAF63;
	mov.f32 	%f5320, 0f3B18F0FE;
	ld.global.u64 	%rd968, [%rd624+24];
	mul.wide.u32 	%rd969, %r8, 16;
	add.s64 	%rd970, %rd968, %rd969;
	ld.f32 	%f445, [%rd970+8];
	ld.global.f32 	%f446, [%rd624+16];
	mul.f32 	%f3221, %f445, %f446;
	mul.f32 	%f447, %f3221, 0f3F000000;
	mul.f32 	%f3222, %f5499, %f5499;
	fma.rn.f32 	%f3223, %f5515, %f5515, %f3222;
	mul.f32 	%f3224, %f5605, %f5605;
	fma.rn.f32 	%f3225, %f5500, %f5500, %f3224;
	add.f32 	%f3226, %f3223, 0f00000000;
	mov.f32 	%f3227, 0f00000000;
	add.f32 	%f448, %f3226, %f3225;
	mov.f32 	%f3228, 0fBF000000;
	cvt.rzi.f32.f32 	%f3229, %f3228;
	add.f32 	%f3230, %f3229, %f3229;
	mov.f32 	%f3231, 0fBF800000;
	sub.f32 	%f3232, %f3231, %f3230;
	abs.f32 	%f449, %f3232;
	abs.f32 	%f450, %f443;
	setp.lt.f32 	%p473, %f450, 0f00800000;
	mul.f32 	%f3233, %f450, 0f4B800000;
	selp.f32 	%f3234, %f3233, %f450, %p473;
	selp.f32 	%f3235, 0fC3170000, 0fC2FE0000, %p473;
	mov.b32 	%r1149, %f3234;
	and.b32  	%r1150, %r1149, 8388607;
	or.b32  	%r1151, %r1150, 1065353216;
	mov.b32 	%f3236, %r1151;
	shr.u32 	%r1152, %r1149, 23;
	cvt.rn.f32.u32 	%f3237, %r1152;
	add.f32 	%f3238, %f3235, %f3237;
	setp.gt.f32 	%p474, %f3236, 0f3FB504F3;
	mul.f32 	%f3239, %f3236, 0f3F000000;
	add.f32 	%f3240, %f3238, 0f3F800000;
	selp.f32 	%f3241, %f3240, %f3238, %p474;
	selp.f32 	%f3242, %f3239, %f3236, %p474;
	add.f32 	%f3243, %f3242, 0fBF800000;
	add.f32 	%f3219, %f3242, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3218,%f3219;
	// end inline asm
	add.f32 	%f3244, %f3243, %f3243;
	mul.f32 	%f3245, %f3218, %f3244;
	mul.f32 	%f3246, %f3245, %f3245;
	fma.rn.f32 	%f3249, %f5320, %f3246, %f5321;
	fma.rn.f32 	%f3251, %f3249, %f3246, %f5322;
	mul.rn.f32 	%f3252, %f3251, %f3246;
	mul.rn.f32 	%f3253, %f3252, %f3245;
	sub.f32 	%f3254, %f3243, %f3245;
	add.f32 	%f3255, %f3254, %f3254;
	neg.f32 	%f3256, %f3245;
	fma.rn.f32 	%f3257, %f3256, %f3243, %f3255;
	mul.rn.f32 	%f3258, %f3218, %f3257;
	add.f32 	%f3259, %f3253, %f3245;
	sub.f32 	%f3260, %f3245, %f3259;
	add.f32 	%f3261, %f3253, %f3260;
	add.f32 	%f3262, %f3258, %f3261;
	add.f32 	%f3263, %f3259, %f3262;
	sub.f32 	%f3264, %f3259, %f3263;
	add.f32 	%f3265, %f3262, %f3264;
	mul.rn.f32 	%f3267, %f3241, %f5323;
	mul.rn.f32 	%f3269, %f3241, %f5324;
	add.f32 	%f3270, %f3267, %f3263;
	sub.f32 	%f3271, %f3267, %f3270;
	add.f32 	%f3272, %f3263, %f3271;
	add.f32 	%f3273, %f3265, %f3272;
	add.f32 	%f3274, %f3269, %f3273;
	add.f32 	%f3275, %f3270, %f3274;
	sub.f32 	%f3276, %f3270, %f3275;
	add.f32 	%f3277, %f3274, %f3276;
	mul.rn.f32 	%f3278, %f3231, %f3275;
	neg.f32 	%f3279, %f3278;
	fma.rn.f32 	%f3280, %f3231, %f3275, %f3279;
	fma.rn.f32 	%f3281, %f3231, %f3277, %f3280;
	fma.rn.f32 	%f3282, %f3227, %f3275, %f3281;
	add.rn.f32 	%f3283, %f3278, %f3282;
	neg.f32 	%f3284, %f3283;
	add.rn.f32 	%f3285, %f3278, %f3284;
	add.rn.f32 	%f3286, %f3285, %f3282;
	mov.b32 	%r1153, %f3283;
	setp.eq.s32 	%p475, %r1153, 1118925336;
	add.s32 	%r1154, %r1153, -1;
	mov.b32 	%f3287, %r1154;
	add.f32 	%f3288, %f3286, 0f37000000;
	selp.f32 	%f451, %f3288, %f3286, %p475;
	selp.f32 	%f3289, %f3287, %f3283, %p475;
	mul.rn.f32 	%f3291, %f3289, %f5325;
	cvt.rzi.f32.f32 	%f3292, %f3291;
	abs.f32 	%f3293, %f3292;
	setp.gt.f32 	%p476, %f3293, 0f42FC0000;
	mov.b32 	%r1155, %f3292;
	and.b32  	%r1156, %r1155, -2147483648;
	or.b32  	%r1157, %r1156, 1123811328;
	mov.b32 	%f3294, %r1157;
	selp.f32 	%f3295, %f3294, %f3292, %p476;
	fma.rn.f32 	%f3297, %f3295, %f5326, %f3289;
	fma.rn.f32 	%f3299, %f3295, %f5327, %f3297;
	mul.f32 	%f3300, %f3299, 0f3FB8AA3B;
	add.f32 	%f3301, %f3295, 0f4B40007F;
	mov.b32 	%r1158, %f3301;
	shl.b32 	%r1159, %r1158, 23;
	mov.b32 	%f3302, %r1159;
	ex2.approx.ftz.f32 	%f3303, %f3300;
	mul.f32 	%f452, %f3303, %f3302;
	setp.eq.f32 	%p477, %f452, 0f7F800000;
	mov.f32 	%f5506, 0f7F800000;
	@%p477 bra 	$L__BB0_361;

	fma.rn.f32 	%f5506, %f452, %f451, %f452;

$L__BB0_361:
	setp.lt.f32 	%p478, %f443, 0f00000000;
	setp.eq.f32 	%p479, %f449, 0f3F800000;
	and.pred  	%p11, %p478, %p479;
	setp.eq.f32 	%p480, %f443, 0f00000000;
	@%p480 bra 	$L__BB0_365;
	bra.uni 	$L__BB0_362;

$L__BB0_365:
	add.f32 	%f3308, %f443, %f443;
	mov.b32 	%r1162, %f3308;
	or.b32  	%r1163, %r1162, 2139095040;
	mov.b32 	%f3309, %r1163;
	selp.f32 	%f5508, %f3309, 0f7F800000, %p479;
	bra.uni 	$L__BB0_366;

$L__BB0_128:
	setp.eq.s16 	%p161, %rs24, 4;
	@%p161 bra 	$L__BB0_352;

	setp.ne.s16 	%p162, %rs24, 3;
	@%p162 bra 	$L__BB0_295;

	ld.global.u64 	%rd663, [%rd624+56];
	mul.wide.u32 	%rd664, %r8, 16;
	add.s64 	%rd665, %rd663, %rd664;
	add.s64 	%rd123, %rd665, 8;
	ld.local.v4.f32 	{%f1697, %f1698, %f1699, %f1700}, [%rd568];
	add.f32 	%f1703, %f1700, %f1697;
	mul.f32 	%f128, %f1703, 0f3F000000;
	sub.f32 	%f1704, %f1697, %f1700;
	mul.f32 	%f1705, %f1704, 0f3F000000;
	add.f32 	%f1708, %f1698, %f1699;
	mul.f32 	%f1709, %f1708, 0f3F000000;
	sub.f32 	%f1710, %f1698, %f1699;
	mul.f32 	%f129, %f1710, 0f3F000000;
	mul.f32 	%f1711, %f129, %f129;
	fma.rn.f32 	%f1712, %f128, %f128, %f1711;
	sqrt.rn.f32 	%f1713, %f1712;
	mul.f32 	%f1714, %f1709, %f1709;
	fma.rn.f32 	%f1715, %f1705, %f1705, %f1714;
	sqrt.rn.f32 	%f1716, %f1715;
	add.f32 	%f130, %f1713, %f1716;
	sub.f32 	%f131, %f1713, %f1716;
	abs.f32 	%f132, %f1705;
	abs.f32 	%f133, %f1709;
	setp.eq.f32 	%p165, %f132, 0f00000000;
	setp.eq.f32 	%p166, %f133, 0f00000000;
	and.pred  	%p167, %p165, %p166;
	mov.b32 	%r16, %f1705;
	mov.b32 	%r491, %f1709;
	and.b32  	%r17, %r491, -2147483648;
	@%p167 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_131;

$L__BB0_134:
	shr.s32 	%r496, %r16, 31;
	and.b32  	%r497, %r496, 1078530011;
	or.b32  	%r498, %r497, %r17;
	mov.b32 	%f5451, %r498;
	bra.uni 	$L__BB0_135;

$L__BB0_201:
	ld.global.u64 	%rd804, [%rd624+64];
	mul.wide.u32 	%rd805, %r8, 16;
	add.s64 	%rd159, %rd804, %rd805;
	ld.f32 	%f5486, [%rd159];
	ld.global.f32 	%f215, [%rd624+52];
	ld.global.f32 	%f216, [%rd624+56];
	ld.global.f32 	%f217, [%rd624+60];
	ld.local.v2.u64 	{%rd1540, %rd1541}, [%rd568];
	mov.b64 	{%r740, %r741}, %rd1541;
	mov.b64 	{%r742, %r743}, %rd1540;
	mov.b32 	%f2144, %r742;
	mov.b32 	%f2145, %r741;
	add.f32 	%f2146, %f2145, %f2144;
	mul.f32 	%f218, %f2146, 0f3F000000;
	sub.f32 	%f2147, %f2144, %f2145;
	mul.f32 	%f2148, %f2147, 0f3F000000;
	mov.b32 	%f2149, %r743;
	mov.b32 	%f2150, %r740;
	add.f32 	%f2151, %f2149, %f2150;
	mul.f32 	%f2152, %f2151, 0f3F000000;
	sub.f32 	%f2153, %f2149, %f2150;
	mul.f32 	%f219, %f2153, 0f3F000000;
	mul.f32 	%f2154, %f219, %f219;
	fma.rn.f32 	%f2155, %f218, %f218, %f2154;
	sqrt.rn.f32 	%f2156, %f2155;
	mul.f32 	%f2157, %f2152, %f2152;
	fma.rn.f32 	%f2158, %f2148, %f2148, %f2157;
	sqrt.rn.f32 	%f2159, %f2158;
	add.f32 	%f220, %f2156, %f2159;
	sub.f32 	%f2160, %f2156, %f2159;
	setp.lt.f32 	%p268, %f2160, 0f00000000;
	selp.f32 	%f221, 0fBF800000, 0f3F800000, %p268;
	mul.f32 	%f222, %f2160, %f221;
	abs.f32 	%f223, %f2148;
	abs.f32 	%f224, %f2152;
	setp.eq.f32 	%p269, %f223, 0f00000000;
	setp.eq.f32 	%p270, %f224, 0f00000000;
	and.pred  	%p271, %p269, %p270;
	mov.b32 	%r100, %f2148;
	mov.b32 	%r744, %f2152;
	and.b32  	%r101, %r744, -2147483648;
	@%p271 bra 	$L__BB0_205;
	bra.uni 	$L__BB0_202;

$L__BB0_205:
	shr.s32 	%r749, %r100, 31;
	and.b32  	%r750, %r749, 1078530011;
	or.b32  	%r751, %r750, %r101;
	mov.b32 	%f5463, %r751;
	bra.uni 	$L__BB0_206;

$L__BB0_295:
	ld.global.u64 	%rd863, [%rd624+72];
	mul.wide.u32 	%rd864, %r8, 16;
	add.s64 	%rd865, %rd863, %rd864;
	add.s64 	%rd184, %rd865, 4;
	ld.global.u8 	%rs37, [%rd624+64];
	setp.ne.s16 	%p392, %rs37, 0;
	mov.b32 	%f2829, %r349;
	setp.neu.f32 	%p393, %f2829, 0f00000000;
	and.pred  	%p394, %p393, %p392;
	@%p394 bra 	$L__BB0_352;

	ld.local.v4.f32 	{%f2830, %f2831, %f2832, %f2833}, [%rd568];
	add.f32 	%f2836, %f2833, %f2830;
	mul.f32 	%f352, %f2836, 0f3F000000;
	sub.f32 	%f2837, %f2830, %f2833;
	mul.f32 	%f2838, %f2837, 0f3F000000;
	add.f32 	%f2841, %f2831, %f2832;
	mul.f32 	%f2842, %f2841, 0f3F000000;
	sub.f32 	%f2843, %f2831, %f2832;
	mul.f32 	%f353, %f2843, 0f3F000000;
	mul.f32 	%f2844, %f353, %f353;
	fma.rn.f32 	%f2845, %f352, %f352, %f2844;
	sqrt.rn.f32 	%f2846, %f2845;
	mul.f32 	%f2847, %f2842, %f2842;
	fma.rn.f32 	%f2848, %f2838, %f2838, %f2847;
	sqrt.rn.f32 	%f2849, %f2848;
	add.f32 	%f354, %f2846, %f2849;
	sub.f32 	%f2850, %f2846, %f2849;
	setp.lt.f32 	%p395, %f2850, 0f00000000;
	selp.f32 	%f355, 0fBF800000, 0f3F800000, %p395;
	mul.f32 	%f356, %f2850, %f355;
	abs.f32 	%f357, %f2838;
	abs.f32 	%f358, %f2842;
	setp.eq.f32 	%p396, %f357, 0f00000000;
	setp.eq.f32 	%p397, %f358, 0f00000000;
	and.pred  	%p398, %p396, %p397;
	mov.b32 	%r143, %f2838;
	mov.b32 	%r964, %f2842;
	and.b32  	%r144, %r964, -2147483648;
	@%p398 bra 	$L__BB0_300;
	bra.uni 	$L__BB0_297;

$L__BB0_300:
	shr.s32 	%r969, %r143, 31;
	and.b32  	%r970, %r969, 1078530011;
	or.b32  	%r971, %r970, %r144;
	mov.b32 	%f5487, %r971;
	bra.uni 	$L__BB0_301;

$L__BB0_377:
	add.u64 	%rd1487, %SPL, 64;
	ld.global.u64 	%rd977, [%rd624+24];
	mul.wide.u32 	%rd978, %r8, 16;
	add.s64 	%rd979, %rd977, %rd978;
	ld.f32 	%f474, [%rd979+8];
	ld.local.v4.f32 	{%f5515, %f3354, %f3355, %f3356}, [%rd1487];
	mul.f32 	%f3360, %f3356, %f5515;
	mul.f32 	%f3361, %f3355, %f3354;
	sub.f32 	%f476, %f3360, %f3361;
	add.f32 	%f3362, %f3356, %f5515;
	mul.f32 	%f477, %f3362, 0f3F000000;
	sub.f32 	%f3363, %f5515, %f3356;
	mul.f32 	%f3364, %f3363, 0f3F000000;
	add.f32 	%f3365, %f3354, %f3355;
	mul.f32 	%f3366, %f3365, 0f3F000000;
	sub.f32 	%f3367, %f3354, %f3355;
	mul.f32 	%f478, %f3367, 0f3F000000;
	mul.f32 	%f3368, %f478, %f478;
	fma.rn.f32 	%f479, %f477, %f477, %f3368;
	mul.f32 	%f3369, %f3366, %f3366;
	fma.rn.f32 	%f480, %f3364, %f3364, %f3369;
	abs.f32 	%f481, %f3364;
	abs.f32 	%f482, %f3366;
	setp.eq.f32 	%p492, %f481, 0f00000000;
	setp.eq.f32 	%p493, %f482, 0f00000000;
	and.pred  	%p494, %p492, %p493;
	mov.b32 	%r205, %f3364;
	mov.b32 	%r1169, %f3366;
	and.b32  	%r206, %r1169, -2147483648;
	@%p494 bra 	$L__BB0_381;
	bra.uni 	$L__BB0_378;

$L__BB0_381:
	shr.s32 	%r1174, %r205, 31;
	and.b32  	%r1175, %r1174, 1078530011;
	or.b32  	%r1176, %r1175, %r206;
	mov.b32 	%f5513, %r1176;
	bra.uni 	$L__BB0_382;

$L__BB0_202:
	setp.eq.f32 	%p272, %f223, 0f7F800000;
	setp.eq.f32 	%p273, %f224, 0f7F800000;
	and.pred  	%p274, %p272, %p273;
	@%p274 bra 	$L__BB0_204;
	bra.uni 	$L__BB0_203;

$L__BB0_204:
	setp.lt.s32 	%p278, %r100, 0;
	selp.b32 	%r747, 1075235812, 1061752795, %p278;
	or.b32  	%r748, %r747, %r101;
	mov.b32 	%f5463, %r748;
	bra.uni 	$L__BB0_206;

$L__BB0_158:
	setp.eq.f32 	%p209, %f165, 0f7F800000;
	setp.eq.f32 	%p210, %f166, 0f7F800000;
	and.pred  	%p211, %p209, %p210;
	@%p211 bra 	$L__BB0_160;
	bra.uni 	$L__BB0_159;

$L__BB0_160:
	setp.lt.s32 	%p215, %r58, 0;
	selp.b32 	%r611, 1075235812, 1061752795, %p215;
	or.b32  	%r612, %r611, %r59;
	mov.b32 	%f5455, %r612;
	bra.uni 	$L__BB0_162;

$L__BB0_131:
	setp.eq.f32 	%p168, %f132, 0f7F800000;
	setp.eq.f32 	%p169, %f133, 0f7F800000;
	and.pred  	%p170, %p168, %p169;
	@%p170 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_132;

$L__BB0_133:
	setp.lt.s32 	%p174, %r16, 0;
	selp.b32 	%r494, 1075235812, 1061752795, %p174;
	or.b32  	%r495, %r494, %r17;
	mov.b32 	%f5451, %r495;
	bra.uni 	$L__BB0_135;

$L__BB0_378:
	setp.eq.f32 	%p495, %f481, 0f7F800000;
	setp.eq.f32 	%p496, %f482, 0f7F800000;
	and.pred  	%p497, %p495, %p496;
	@%p497 bra 	$L__BB0_380;
	bra.uni 	$L__BB0_379;

$L__BB0_380:
	setp.lt.s32 	%p501, %r205, 0;
	selp.b32 	%r1172, 1075235812, 1061752795, %p501;
	or.b32  	%r1173, %r1172, %r206;
	mov.b32 	%f5513, %r1173;
	bra.uni 	$L__BB0_382;

$L__BB0_362:
	mov.b32 	%r1160, %f5506;
	xor.b32  	%r1161, %r1160, -2147483648;
	mov.b32 	%f3304, %r1161;
	selp.f32 	%f5508, %f3304, %f5506, %p11;
	setp.geu.f32 	%p481, %f443, 0f00000000;
	@%p481 bra 	$L__BB0_366;

	cvt.rzi.f32.f32 	%f3306, %f3231;
	setp.eq.f32 	%p482, %f3306, 0fBF800000;
	@%p482 bra 	$L__BB0_366;

	mov.f32 	%f5508, 0f7FFFFFFF;

$L__BB0_366:
	add.f32 	%f3310, %f450, 0f3F800000;
	mov.b32 	%r1164, %f3310;
	setp.lt.s32 	%p484, %r1164, 2139095040;
	@%p484 bra 	$L__BB0_371;

	setp.gtu.f32 	%p485, %f450, 0f7F800000;
	@%p485 bra 	$L__BB0_370;
	bra.uni 	$L__BB0_368;

$L__BB0_370:
	add.f32 	%f5508, %f443, 0fBF800000;
	bra.uni 	$L__BB0_371;

$L__BB0_203:
	setp.lt.s32 	%p275, %r100, 0;
	min.f32 	%f2161, %f224, %f223;
	max.f32 	%f2162, %f224, %f223;
	div.rn.f32 	%f2163, %f2161, %f2162;
	mul.rn.f32 	%f2164, %f2163, %f2163;
	mov.f32 	%f2165, 0fC0B59883;
	mov.f32 	%f2166, 0fBF52C7EA;
	fma.rn.f32 	%f2167, %f2164, %f2166, %f2165;
	mov.f32 	%f2168, 0fC0D21907;
	fma.rn.f32 	%f2169, %f2167, %f2164, %f2168;
	mul.f32 	%f2170, %f2164, %f2169;
	mul.f32 	%f2171, %f2163, %f2170;
	add.f32 	%f2172, %f2164, 0f41355DC0;
	mov.f32 	%f2173, 0f41E6BD60;
	fma.rn.f32 	%f2174, %f2172, %f2164, %f2173;
	mov.f32 	%f2175, 0f419D92C8;
	fma.rn.f32 	%f2176, %f2174, %f2164, %f2175;
	rcp.rn.f32 	%f2177, %f2176;
	fma.rn.f32 	%f2178, %f2171, %f2177, %f2163;
	mov.f32 	%f2179, 0f3FC90FDB;
	sub.f32 	%f2180, %f2179, %f2178;
	setp.gt.f32 	%p276, %f224, %f223;
	selp.f32 	%f2181, %f2180, %f2178, %p276;
	mov.f32 	%f2182, 0f40490FDB;
	sub.f32 	%f2183, %f2182, %f2181;
	selp.f32 	%f2184, %f2183, %f2181, %p275;
	mov.b32 	%r745, %f2184;
	or.b32  	%r746, %r101, %r745;
	mov.b32 	%f2185, %r746;
	add.f32 	%f2186, %f223, %f224;
	setp.le.f32 	%p277, %f2186, 0f7F800000;
	selp.f32 	%f5463, %f2185, %f2186, %p277;

$L__BB0_206:
	abs.f32 	%f229, %f218;
	setp.eq.f32 	%p279, %f229, 0f00000000;
	abs.f32 	%f230, %f219;
	setp.eq.f32 	%p280, %f230, 0f00000000;
	and.pred  	%p281, %p279, %p280;
	mov.b32 	%r102, %f218;
	mov.b32 	%r752, %f219;
	and.b32  	%r103, %r752, -2147483648;
	@%p281 bra 	$L__BB0_210;
	bra.uni 	$L__BB0_207;

$L__BB0_210:
	shr.s32 	%r757, %r102, 31;
	and.b32  	%r758, %r757, 1078530011;
	or.b32  	%r759, %r758, %r103;
	mov.b32 	%f5464, %r759;
	bra.uni 	$L__BB0_211;

$L__BB0_207:
	setp.eq.f32 	%p282, %f229, 0f7F800000;
	setp.eq.f32 	%p283, %f230, 0f7F800000;
	and.pred  	%p284, %p282, %p283;
	@%p284 bra 	$L__BB0_209;
	bra.uni 	$L__BB0_208;

$L__BB0_209:
	setp.lt.s32 	%p288, %r102, 0;
	selp.b32 	%r755, 1075235812, 1061752795, %p288;
	or.b32  	%r756, %r755, %r103;
	mov.b32 	%f5464, %r756;
	bra.uni 	$L__BB0_211;

$L__BB0_208:
	setp.lt.s32 	%p285, %r102, 0;
	min.f32 	%f2187, %f230, %f229;
	max.f32 	%f2188, %f230, %f229;
	div.rn.f32 	%f2189, %f2187, %f2188;
	mul.rn.f32 	%f2190, %f2189, %f2189;
	mov.f32 	%f2191, 0fC0B59883;
	mov.f32 	%f2192, 0fBF52C7EA;
	fma.rn.f32 	%f2193, %f2190, %f2192, %f2191;
	mov.f32 	%f2194, 0fC0D21907;
	fma.rn.f32 	%f2195, %f2193, %f2190, %f2194;
	mul.f32 	%f2196, %f2190, %f2195;
	mul.f32 	%f2197, %f2189, %f2196;
	add.f32 	%f2198, %f2190, 0f41355DC0;
	mov.f32 	%f2199, 0f41E6BD60;
	fma.rn.f32 	%f2200, %f2198, %f2190, %f2199;
	mov.f32 	%f2201, 0f419D92C8;
	fma.rn.f32 	%f2202, %f2200, %f2190, %f2201;
	rcp.rn.f32 	%f2203, %f2202;
	fma.rn.f32 	%f2204, %f2197, %f2203, %f2189;
	mov.f32 	%f2205, 0f3FC90FDB;
	sub.f32 	%f2206, %f2205, %f2204;
	setp.gt.f32 	%p286, %f230, %f229;
	selp.f32 	%f2207, %f2206, %f2204, %p286;
	mov.f32 	%f2208, 0f40490FDB;
	sub.f32 	%f2209, %f2208, %f2207;
	selp.f32 	%f2210, %f2209, %f2207, %p285;
	mov.b32 	%r753, %f2210;
	or.b32  	%r754, %r103, %r753;
	mov.b32 	%f2211, %r754;
	add.f32 	%f2212, %f229, %f230;
	setp.le.f32 	%p287, %f2212, 0f7F800000;
	selp.f32 	%f5464, %f2211, %f2212, %p287;

$L__BB0_211:
	sub.f32 	%f2213, %f5464, %f5463;
	mul.f32 	%f235, %f2213, 0f3F000000;
	add.f32 	%f2214, %f5463, %f5464;
	mul.f32 	%f236, %f2214, 0f3F000000;
	mul.f32 	%f2215, %f235, 0f3F22F983;
	cvt.rni.s32.f32 	%r1760, %f2215;
	cvt.rn.f32.s32 	%f2216, %r1760;
	mov.f32 	%f2217, 0fBFC90FDA;
	fma.rn.f32 	%f2218, %f2216, %f2217, %f235;
	mov.f32 	%f2219, 0fB3A22168;
	fma.rn.f32 	%f2220, %f2216, %f2219, %f2218;
	mov.f32 	%f2221, 0fA7C234C5;
	fma.rn.f32 	%f5465, %f2216, %f2221, %f2220;
	abs.f32 	%f238, %f235;
	setp.leu.f32 	%p289, %f238, 0f47CE4780;
	@%p289 bra 	$L__BB0_219;

	setp.eq.f32 	%p290, %f238, 0f7F800000;
	@%p290 bra 	$L__BB0_218;
	bra.uni 	$L__BB0_213;

$L__BB0_218:
	mul.rn.f32 	%f5465, %f235, %f1060;
	bra.uni 	$L__BB0_219;

$L__BB0_159:
	setp.lt.s32 	%p212, %r58, 0;
	min.f32 	%f1904, %f166, %f165;
	max.f32 	%f1905, %f166, %f165;
	div.rn.f32 	%f1906, %f1904, %f1905;
	mul.rn.f32 	%f1907, %f1906, %f1906;
	mov.f32 	%f1908, 0fC0B59883;
	mov.f32 	%f1909, 0fBF52C7EA;
	fma.rn.f32 	%f1910, %f1907, %f1909, %f1908;
	mov.f32 	%f1911, 0fC0D21907;
	fma.rn.f32 	%f1912, %f1910, %f1907, %f1911;
	mul.f32 	%f1913, %f1907, %f1912;
	mul.f32 	%f1914, %f1906, %f1913;
	add.f32 	%f1915, %f1907, 0f41355DC0;
	mov.f32 	%f1916, 0f41E6BD60;
	fma.rn.f32 	%f1917, %f1915, %f1907, %f1916;
	mov.f32 	%f1918, 0f419D92C8;
	fma.rn.f32 	%f1919, %f1917, %f1907, %f1918;
	rcp.rn.f32 	%f1920, %f1919;
	fma.rn.f32 	%f1921, %f1914, %f1920, %f1906;
	mov.f32 	%f1922, 0f3FC90FDB;
	sub.f32 	%f1923, %f1922, %f1921;
	setp.gt.f32 	%p213, %f166, %f165;
	selp.f32 	%f1924, %f1923, %f1921, %p213;
	mov.f32 	%f1925, 0f40490FDB;
	sub.f32 	%f1926, %f1925, %f1924;
	selp.f32 	%f1927, %f1926, %f1924, %p212;
	mov.b32 	%r609, %f1927;
	or.b32  	%r610, %r59, %r609;
	mov.b32 	%f1928, %r610;
	add.f32 	%f1929, %f165, %f166;
	setp.le.f32 	%p214, %f1929, 0f7F800000;
	selp.f32 	%f5455, %f1928, %f1929, %p214;

$L__BB0_162:
	abs.f32 	%f171, %f161;
	setp.eq.f32 	%p216, %f171, 0f00000000;
	abs.f32 	%f172, %f162;
	setp.eq.f32 	%p217, %f172, 0f00000000;
	and.pred  	%p218, %p216, %p217;
	mov.b32 	%r60, %f161;
	mov.b32 	%r616, %f162;
	and.b32  	%r61, %r616, -2147483648;
	@%p218 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_163;

$L__BB0_166:
	shr.s32 	%r621, %r60, 31;
	and.b32  	%r622, %r621, 1078530011;
	or.b32  	%r623, %r622, %r61;
	mov.b32 	%f5456, %r623;
	bra.uni 	$L__BB0_167;

$L__BB0_163:
	setp.eq.f32 	%p219, %f171, 0f7F800000;
	setp.eq.f32 	%p220, %f172, 0f7F800000;
	and.pred  	%p221, %p219, %p220;
	@%p221 bra 	$L__BB0_165;
	bra.uni 	$L__BB0_164;

$L__BB0_165:
	setp.lt.s32 	%p225, %r60, 0;
	selp.b32 	%r619, 1075235812, 1061752795, %p225;
	or.b32  	%r620, %r619, %r61;
	mov.b32 	%f5456, %r620;
	bra.uni 	$L__BB0_167;

$L__BB0_132:
	setp.lt.s32 	%p171, %r16, 0;
	min.f32 	%f1717, %f133, %f132;
	max.f32 	%f1718, %f133, %f132;
	div.rn.f32 	%f1719, %f1717, %f1718;
	mul.rn.f32 	%f1720, %f1719, %f1719;
	mov.f32 	%f1721, 0fC0B59883;
	mov.f32 	%f1722, 0fBF52C7EA;
	fma.rn.f32 	%f1723, %f1720, %f1722, %f1721;
	mov.f32 	%f1724, 0fC0D21907;
	fma.rn.f32 	%f1725, %f1723, %f1720, %f1724;
	mul.f32 	%f1726, %f1720, %f1725;
	mul.f32 	%f1727, %f1719, %f1726;
	add.f32 	%f1728, %f1720, 0f41355DC0;
	mov.f32 	%f1729, 0f41E6BD60;
	fma.rn.f32 	%f1730, %f1728, %f1720, %f1729;
	mov.f32 	%f1731, 0f419D92C8;
	fma.rn.f32 	%f1732, %f1730, %f1720, %f1731;
	rcp.rn.f32 	%f1733, %f1732;
	fma.rn.f32 	%f1734, %f1727, %f1733, %f1719;
	mov.f32 	%f1735, 0f3FC90FDB;
	sub.f32 	%f1736, %f1735, %f1734;
	setp.gt.f32 	%p172, %f133, %f132;
	selp.f32 	%f1737, %f1736, %f1734, %p172;
	mov.f32 	%f1738, 0f40490FDB;
	sub.f32 	%f1739, %f1738, %f1737;
	selp.f32 	%f1740, %f1739, %f1737, %p171;
	mov.b32 	%r492, %f1740;
	or.b32  	%r493, %r17, %r492;
	mov.b32 	%f1741, %r493;
	add.f32 	%f1742, %f132, %f133;
	setp.le.f32 	%p173, %f1742, 0f7F800000;
	selp.f32 	%f5451, %f1741, %f1742, %p173;

$L__BB0_135:
	abs.f32 	%f138, %f128;
	setp.eq.f32 	%p175, %f138, 0f00000000;
	abs.f32 	%f139, %f129;
	setp.eq.f32 	%p176, %f139, 0f00000000;
	and.pred  	%p177, %p175, %p176;
	mov.b32 	%r18, %f128;
	mov.b32 	%r499, %f129;
	and.b32  	%r19, %r499, -2147483648;
	@%p177 bra 	$L__BB0_139;
	bra.uni 	$L__BB0_136;

$L__BB0_139:
	shr.s32 	%r504, %r18, 31;
	and.b32  	%r505, %r504, 1078530011;
	or.b32  	%r506, %r505, %r19;
	mov.b32 	%f5452, %r506;
	bra.uni 	$L__BB0_140;

$L__BB0_136:
	setp.eq.f32 	%p178, %f138, 0f7F800000;
	setp.eq.f32 	%p179, %f139, 0f7F800000;
	and.pred  	%p180, %p178, %p179;
	@%p180 bra 	$L__BB0_138;
	bra.uni 	$L__BB0_137;

$L__BB0_138:
	setp.lt.s32 	%p184, %r18, 0;
	selp.b32 	%r502, 1075235812, 1061752795, %p184;
	or.b32  	%r503, %r502, %r19;
	mov.b32 	%f5452, %r503;
	bra.uni 	$L__BB0_140;

$L__BB0_164:
	setp.lt.s32 	%p222, %r60, 0;
	min.f32 	%f1930, %f172, %f171;
	max.f32 	%f1931, %f172, %f171;
	div.rn.f32 	%f1932, %f1930, %f1931;
	mul.rn.f32 	%f1933, %f1932, %f1932;
	mov.f32 	%f1934, 0fC0B59883;
	mov.f32 	%f1935, 0fBF52C7EA;
	fma.rn.f32 	%f1936, %f1933, %f1935, %f1934;
	mov.f32 	%f1937, 0fC0D21907;
	fma.rn.f32 	%f1938, %f1936, %f1933, %f1937;
	mul.f32 	%f1939, %f1933, %f1938;
	mul.f32 	%f1940, %f1932, %f1939;
	add.f32 	%f1941, %f1933, 0f41355DC0;
	mov.f32 	%f1942, 0f41E6BD60;
	fma.rn.f32 	%f1943, %f1941, %f1933, %f1942;
	mov.f32 	%f1944, 0f419D92C8;
	fma.rn.f32 	%f1945, %f1943, %f1933, %f1944;
	rcp.rn.f32 	%f1946, %f1945;
	fma.rn.f32 	%f1947, %f1940, %f1946, %f1932;
	mov.f32 	%f1948, 0f3FC90FDB;
	sub.f32 	%f1949, %f1948, %f1947;
	setp.gt.f32 	%p223, %f172, %f171;
	selp.f32 	%f1950, %f1949, %f1947, %p223;
	mov.f32 	%f1951, 0f40490FDB;
	sub.f32 	%f1952, %f1951, %f1950;
	selp.f32 	%f1953, %f1952, %f1950, %p222;
	mov.b32 	%r617, %f1953;
	or.b32  	%r618, %r61, %r617;
	mov.b32 	%f1954, %r618;
	add.f32 	%f1955, %f171, %f172;
	setp.le.f32 	%p224, %f1955, 0f7F800000;
	selp.f32 	%f5456, %f1954, %f1955, %p224;

$L__BB0_167:
	sub.f32 	%f1956, %f5456, %f5455;
	mul.f32 	%f177, %f1956, 0f3F000000;
	add.f32 	%f1957, %f5455, %f5456;
	mul.f32 	%f178, %f1957, 0f3F000000;
	mul.f32 	%f1958, %f177, 0f3F22F983;
	cvt.rni.s32.f32 	%r1750, %f1958;
	cvt.rn.f32.s32 	%f1959, %r1750;
	mov.f32 	%f1960, 0fBFC90FDA;
	fma.rn.f32 	%f1961, %f1959, %f1960, %f177;
	mov.f32 	%f1962, 0fB3A22168;
	fma.rn.f32 	%f1963, %f1959, %f1962, %f1961;
	mov.f32 	%f1964, 0fA7C234C5;
	fma.rn.f32 	%f5457, %f1959, %f1964, %f1963;
	abs.f32 	%f180, %f177;
	setp.leu.f32 	%p226, %f180, 0f47CE4780;
	@%p226 bra 	$L__BB0_175;

	setp.eq.f32 	%p227, %f180, 0f7F800000;
	@%p227 bra 	$L__BB0_174;
	bra.uni 	$L__BB0_169;

$L__BB0_174:
	mul.rn.f32 	%f5457, %f177, %f1060;
	bra.uni 	$L__BB0_175;

$L__BB0_137:
	setp.lt.s32 	%p181, %r18, 0;
	min.f32 	%f1743, %f139, %f138;
	max.f32 	%f1744, %f139, %f138;
	div.rn.f32 	%f1745, %f1743, %f1744;
	mul.rn.f32 	%f1746, %f1745, %f1745;
	mov.f32 	%f1747, 0fC0B59883;
	mov.f32 	%f1748, 0fBF52C7EA;
	fma.rn.f32 	%f1749, %f1746, %f1748, %f1747;
	mov.f32 	%f1750, 0fC0D21907;
	fma.rn.f32 	%f1751, %f1749, %f1746, %f1750;
	mul.f32 	%f1752, %f1746, %f1751;
	mul.f32 	%f1753, %f1745, %f1752;
	add.f32 	%f1754, %f1746, 0f41355DC0;
	mov.f32 	%f1755, 0f41E6BD60;
	fma.rn.f32 	%f1756, %f1754, %f1746, %f1755;
	mov.f32 	%f1757, 0f419D92C8;
	fma.rn.f32 	%f1758, %f1756, %f1746, %f1757;
	rcp.rn.f32 	%f1759, %f1758;
	fma.rn.f32 	%f1760, %f1753, %f1759, %f1745;
	mov.f32 	%f1761, 0f3FC90FDB;
	sub.f32 	%f1762, %f1761, %f1760;
	setp.gt.f32 	%p182, %f139, %f138;
	selp.f32 	%f1763, %f1762, %f1760, %p182;
	mov.f32 	%f1764, 0f40490FDB;
	sub.f32 	%f1765, %f1764, %f1763;
	selp.f32 	%f1766, %f1765, %f1763, %p181;
	mov.b32 	%r500, %f1766;
	or.b32  	%r501, %r19, %r500;
	mov.b32 	%f1767, %r501;
	add.f32 	%f1768, %f138, %f139;
	setp.le.f32 	%p183, %f1768, 0f7F800000;
	selp.f32 	%f5452, %f1767, %f1768, %p183;

$L__BB0_140:
	sub.f32 	%f1769, %f5452, %f5451;
	mul.f32 	%f144, %f1769, 0f3F000000;
	add.f32 	%f1770, %f5451, %f5452;
	mul.f32 	%f145, %f1770, 0f3F000000;
	mul.f32 	%f1771, %f144, 0f3F22F983;
	cvt.rni.s32.f32 	%r1740, %f1771;
	cvt.rn.f32.s32 	%f1772, %r1740;
	mov.f32 	%f1773, 0fBFC90FDA;
	fma.rn.f32 	%f1774, %f1772, %f1773, %f144;
	mov.f32 	%f1775, 0fB3A22168;
	fma.rn.f32 	%f1776, %f1772, %f1775, %f1774;
	mov.f32 	%f1777, 0fA7C234C5;
	fma.rn.f32 	%f5453, %f1772, %f1777, %f1776;
	abs.f32 	%f147, %f144;
	setp.leu.f32 	%p185, %f147, 0f47CE4780;
	@%p185 bra 	$L__BB0_148;

	setp.eq.f32 	%p186, %f147, 0f7F800000;
	@%p186 bra 	$L__BB0_147;
	bra.uni 	$L__BB0_142;

$L__BB0_147:
	mul.rn.f32 	%f5453, %f144, %f1060;
	bra.uni 	$L__BB0_148;

$L__BB0_297:
	setp.eq.f32 	%p399, %f357, 0f7F800000;
	setp.eq.f32 	%p400, %f358, 0f7F800000;
	and.pred  	%p401, %p399, %p400;
	@%p401 bra 	$L__BB0_299;
	bra.uni 	$L__BB0_298;

$L__BB0_299:
	setp.lt.s32 	%p405, %r143, 0;
	selp.b32 	%r967, 1075235812, 1061752795, %p405;
	or.b32  	%r968, %r967, %r144;
	mov.b32 	%f5487, %r968;
	bra.uni 	$L__BB0_301;

$L__BB0_368:
	setp.neu.f32 	%p486, %f450, 0f7F800000;
	@%p486 bra 	$L__BB0_371;

	selp.f32 	%f5508, 0f80000000, 0f00000000, %p11;

$L__BB0_371:
	setp.eq.f32 	%p487, %f443, 0f3F800000;
	selp.f32 	%f3311, 0f3F800000, %f5508, %p487;
	fma.rn.f32 	%f3312, %f448, %f3311, 0fC0000000;
	mul.f32 	%f461, %f447, %f3312;
	setp.lt.f32 	%p488, %f443, 0f3F800000;
	@%p488 bra 	$L__BB0_375;
	bra.uni 	$L__BB0_372;

$L__BB0_375:
	mov.b32 	%f3350, %r349;
	mul.f32 	%f3351, %f3350, 0f3F7FBE77;
	mul.f32 	%f5511, %f3350, %f3351;
	mov.f32 	%f5510, 0f3A83126F;
	mov.f32 	%f5512, %f461;
	bra.uni 	$L__BB0_376;

$L__BB0_372:
	ld.global.f32 	%f462, [%rd624+12];
	mul.f32 	%f3313, %f443, 0f4B000000;
	setp.lt.f32 	%p489, %f443, 0f00800000;
	selp.f32 	%f463, %f3313, %f443, %p489;
	selp.f32 	%f3314, 0fC1B80000, 0f00000000, %p489;
	mov.b32 	%r1165, %f463;
	add.s32 	%r1166, %r1165, -1059760811;
	and.b32  	%r1167, %r1166, -8388608;
	sub.s32 	%r1168, %r1165, %r1167;
	mov.b32 	%f3315, %r1168;
	cvt.rn.f32.s32 	%f3316, %r1167;
	mov.f32 	%f3317, 0f34000000;
	fma.rn.f32 	%f3318, %f3316, %f3317, %f3314;
	add.f32 	%f3319, %f3315, 0fBF800000;
	mov.f32 	%f3320, 0f3E1039F6;
	mov.f32 	%f3321, 0fBE055027;
	fma.rn.f32 	%f3322, %f3321, %f3319, %f3320;
	mov.f32 	%f3323, 0fBDF8CDCC;
	fma.rn.f32 	%f3324, %f3322, %f3319, %f3323;
	mov.f32 	%f3325, 0f3E0F2955;
	fma.rn.f32 	%f3326, %f3324, %f3319, %f3325;
	mov.f32 	%f3327, 0fBE2AD8B9;
	fma.rn.f32 	%f3328, %f3326, %f3319, %f3327;
	mov.f32 	%f3329, 0f3E4CED0B;
	fma.rn.f32 	%f3330, %f3328, %f3319, %f3329;
	mov.f32 	%f3331, 0fBE7FFF22;
	fma.rn.f32 	%f3332, %f3330, %f3319, %f3331;
	mov.f32 	%f3333, 0f3EAAAA78;
	fma.rn.f32 	%f3334, %f3332, %f3319, %f3333;
	fma.rn.f32 	%f3336, %f3334, %f3319, %f3228;
	mul.f32 	%f3337, %f3319, %f3336;
	fma.rn.f32 	%f3338, %f3337, %f3319, %f3319;
	mov.f32 	%f3339, 0f3F317218;
	fma.rn.f32 	%f5509, %f3318, %f3339, %f3338;
	setp.lt.u32 	%p490, %r1165, 2139095040;
	@%p490 bra 	$L__BB0_374;

	mov.f32 	%f3340, 0f7F800000;
	fma.rn.f32 	%f5509, %f463, %f3340, %f3340;

$L__BB0_374:
	setp.eq.f32 	%p491, %f463, 0f00000000;
	selp.f32 	%f3341, 0fFF800000, %f5509, %p491;
	mul.f32 	%f3342, %f446, 0f3F2AAAAB;
	mul.f32 	%f3343, %f445, %f462;
	fma.rn.f32 	%f3344, %f445, %f3342, %f3343;
	mul.f32 	%f3345, %f3344, 0f3F000000;
	fma.rn.f32 	%f3346, %f443, %f443, 0fBF800000;
	mul.f32 	%f3347, %f3346, 0f3F000000;
	sub.f32 	%f3348, %f3347, %f3341;
	mul.f32 	%f5510, %f3345, %f3348;
	mov.b32 	%f5512, %r349;
	mov.f32 	%f5511, %f461;

$L__BB0_376:
	add.f32 	%f3352, %f5510, %f5511;
	mul.f32 	%f5516, %f3352, %f5512;
	bra.uni 	$L__BB0_397;

$L__BB0_379:
	setp.lt.s32 	%p498, %r205, 0;
	min.f32 	%f3370, %f482, %f481;
	max.f32 	%f3371, %f482, %f481;
	div.rn.f32 	%f3372, %f3370, %f3371;
	mul.rn.f32 	%f3373, %f3372, %f3372;
	mov.f32 	%f3374, 0fC0B59883;
	mov.f32 	%f3375, 0fBF52C7EA;
	fma.rn.f32 	%f3376, %f3373, %f3375, %f3374;
	mov.f32 	%f3377, 0fC0D21907;
	fma.rn.f32 	%f3378, %f3376, %f3373, %f3377;
	mul.f32 	%f3379, %f3373, %f3378;
	mul.f32 	%f3380, %f3372, %f3379;
	add.f32 	%f3381, %f3373, 0f41355DC0;
	mov.f32 	%f3382, 0f41E6BD60;
	fma.rn.f32 	%f3383, %f3381, %f3373, %f3382;
	mov.f32 	%f3384, 0f419D92C8;
	fma.rn.f32 	%f3385, %f3383, %f3373, %f3384;
	rcp.rn.f32 	%f3386, %f3385;
	fma.rn.f32 	%f3387, %f3380, %f3386, %f3372;
	mov.f32 	%f3388, 0f3FC90FDB;
	sub.f32 	%f3389, %f3388, %f3387;
	setp.gt.f32 	%p499, %f482, %f481;
	selp.f32 	%f3390, %f3389, %f3387, %p499;
	mov.f32 	%f3391, 0f40490FDB;
	sub.f32 	%f3392, %f3391, %f3390;
	selp.f32 	%f3393, %f3392, %f3390, %p498;
	mov.b32 	%r1170, %f3393;
	or.b32  	%r1171, %r206, %r1170;
	mov.b32 	%f3394, %r1171;
	add.f32 	%f3395, %f481, %f482;
	setp.le.f32 	%p500, %f3395, 0f7F800000;
	selp.f32 	%f5513, %f3394, %f3395, %p500;

$L__BB0_382:
	abs.f32 	%f487, %f477;
	setp.eq.f32 	%p502, %f487, 0f00000000;
	abs.f32 	%f488, %f478;
	setp.eq.f32 	%p503, %f488, 0f00000000;
	and.pred  	%p504, %p502, %p503;
	mov.b32 	%r207, %f477;
	mov.b32 	%r1177, %f478;
	and.b32  	%r208, %r1177, -2147483648;
	@%p504 bra 	$L__BB0_386;
	bra.uni 	$L__BB0_383;

$L__BB0_386:
	shr.s32 	%r1182, %r207, 31;
	and.b32  	%r1183, %r1182, 1078530011;
	or.b32  	%r1184, %r1183, %r208;
	mov.b32 	%f5514, %r1184;
	bra.uni 	$L__BB0_387;

$L__BB0_383:
	setp.eq.f32 	%p505, %f487, 0f7F800000;
	setp.eq.f32 	%p506, %f488, 0f7F800000;
	and.pred  	%p507, %p505, %p506;
	@%p507 bra 	$L__BB0_385;
	bra.uni 	$L__BB0_384;

$L__BB0_385:
	setp.lt.s32 	%p511, %r207, 0;
	selp.b32 	%r1180, 1075235812, 1061752795, %p511;
	or.b32  	%r1181, %r1180, %r208;
	mov.b32 	%f5514, %r1181;
	bra.uni 	$L__BB0_387;

$L__BB0_384:
	setp.lt.s32 	%p508, %r207, 0;
	min.f32 	%f3396, %f488, %f487;
	max.f32 	%f3397, %f488, %f487;
	div.rn.f32 	%f3398, %f3396, %f3397;
	mul.rn.f32 	%f3399, %f3398, %f3398;
	mov.f32 	%f3400, 0fC0B59883;
	mov.f32 	%f3401, 0fBF52C7EA;
	fma.rn.f32 	%f3402, %f3399, %f3401, %f3400;
	mov.f32 	%f3403, 0fC0D21907;
	fma.rn.f32 	%f3404, %f3402, %f3399, %f3403;
	mul.f32 	%f3405, %f3399, %f3404;
	mul.f32 	%f3406, %f3398, %f3405;
	add.f32 	%f3407, %f3399, 0f41355DC0;
	mov.f32 	%f3408, 0f41E6BD60;
	fma.rn.f32 	%f3409, %f3407, %f3399, %f3408;
	mov.f32 	%f3410, 0f419D92C8;
	fma.rn.f32 	%f3411, %f3409, %f3399, %f3410;
	rcp.rn.f32 	%f3412, %f3411;
	fma.rn.f32 	%f3413, %f3406, %f3412, %f3398;
	mov.f32 	%f3414, 0f3FC90FDB;
	sub.f32 	%f3415, %f3414, %f3413;
	setp.gt.f32 	%p509, %f488, %f487;
	selp.f32 	%f3416, %f3415, %f3413, %p509;
	mov.f32 	%f3417, 0f40490FDB;
	sub.f32 	%f3418, %f3417, %f3416;
	selp.f32 	%f3419, %f3418, %f3416, %p508;
	mov.b32 	%r1178, %f3419;
	or.b32  	%r1179, %r208, %r1178;
	mov.b32 	%f3420, %r1179;
	add.f32 	%f3421, %f487, %f488;
	setp.le.f32 	%p510, %f3421, 0f7F800000;
	selp.f32 	%f5514, %f3420, %f3421, %p510;

$L__BB0_387:
	sub.f32 	%f3422, %f5514, %f5513;
	mul.f32 	%f493, %f3422, 0f3F000000;
	add.f32 	%f3423, %f5513, %f5514;
	mul.f32 	%f494, %f3423, 0f3F000000;
	abs.f32 	%f3424, %f493;
	setp.leu.f32 	%p512, %f3424, 0f47CE4780;
	setp.eq.f32 	%p513, %f3424, 0f7F800000;
	or.pred  	%p514, %p512, %p513;
	@%p514 bra 	$L__BB0_391;

	mov.b32 	%r1187, %f493;
	shl.b32 	%r1188, %r1187, 8;
	or.b32  	%r209, %r1188, -2147483648;
	add.u64 	%rd983, %SP, 32;
	add.u64 	%rd1565, %SPL, 32;
	mov.u32 	%r1781, 0;
	mov.u64 	%rd1564, __cudart_i2opi_f;
	mov.u32 	%r1782, %r1781;

$L__BB0_389:
	.pragma "nounroll";
	mov.u32 	%r211, %r1782;
	ld.global.nc.u32 	%r1191, [%rd1564];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1189, %r1191, %r209, %r211;
	madc.hi.u32     %r1782, %r1191, %r209,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1565], %r1189;
	add.s64 	%rd1565, %rd1565, 4;
	add.s64 	%rd1564, %rd1564, 4;
	add.s32 	%r1781, %r1781, 1;
	setp.ne.s32 	%p515, %r1781, 6;
	@%p515 bra 	$L__BB0_389;

	mov.u32 	%r1196, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1194, %r1196, %r209, %r211;
	madc.hi.u32     %r1195, %r1196, %r209,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd985, %rd983;
	st.local.u32 	[%rd985+24], %r1195;

$L__BB0_391:
	abs.f32 	%f3425, %f494;
	setp.leu.f32 	%p516, %f3425, 0f47CE4780;
	setp.eq.f32 	%p517, %f3425, 0f7F800000;
	or.pred  	%p518, %p516, %p517;
	@%p518 bra 	$L__BB0_395;

	mov.b32 	%r1201, %f494;
	shl.b32 	%r1202, %r1201, 8;
	or.b32  	%r214, %r1202, -2147483648;
	add.u64 	%rd987, %SP, 32;
	add.u64 	%rd1567, %SPL, 32;
	mov.u32 	%r1783, 0;
	mov.u64 	%rd1566, __cudart_i2opi_f;
	mov.u32 	%r1784, %r1783;

$L__BB0_393:
	.pragma "nounroll";
	mov.u32 	%r216, %r1784;
	ld.global.nc.u32 	%r1205, [%rd1566];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1203, %r1205, %r214, %r216;
	madc.hi.u32     %r1784, %r1205, %r214,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1567], %r1203;
	add.s64 	%rd1567, %rd1567, 4;
	add.s64 	%rd1566, %rd1566, 4;
	add.s32 	%r1783, %r1783, 1;
	setp.ne.s32 	%p519, %r1783, 6;
	@%p519 bra 	$L__BB0_393;

	mov.u32 	%r1210, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1208, %r1210, %r214, %r216;
	madc.hi.u32     %r1209, %r1210, %r214,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd989, %rd987;
	st.local.u32 	[%rd989+24], %r1209;

$L__BB0_395:
	sqrt.rn.f32 	%f3426, %f479;
	sqrt.rn.f32 	%f3427, %f480;
	sub.f32 	%f3428, %f3426, %f3427;
	add.f32 	%f3429, %f3426, %f3427;
	add.f32 	%f3430, %f3429, 0fBF800000;
	mov.f32 	%f3431, 0f00000000;
	max.f32 	%f3432, %f3430, %f3431;
	setp.lt.f32 	%p520, %f3428, 0f00000000;
	selp.f32 	%f3433, 0fBF800000, 0f3F800000, %p520;
	fma.rn.f32 	%f3434, %f3428, %f3433, 0fBF800000;
	max.f32 	%f3435, %f3434, %f3431;
	ld.global.f32 	%f3436, [%rd624+20];
	mul.f32 	%f3437, %f474, %f3436;
	mul.f32 	%f3438, %f3435, %f3435;
	fma.rn.f32 	%f3439, %f3432, %f3432, %f3438;
	add.f32 	%f3440, %f3439, 0f00000000;
	mul.f32 	%f5516, %f3437, %f3440;
	setp.lt.f32 	%p521, %f476, 0f3F800000;
	@%p521 bra 	$L__BB0_397;

	add.f32 	%f3441, %f476, 0fBF800000;
	ld.global.f32 	%f3442, [%rd624+16];
	mul.f32 	%f3443, %f474, %f3442;
	mul.f32 	%f3444, %f3443, 0f3F000000;
	mul.f32 	%f3445, %f3441, %f3444;
	fma.rn.f32 	%f5516, %f3441, %f3445, %f5516;

$L__BB0_397:
	mov.b32 	%f3446, %r1805;
	max.f32 	%f499, %f3446, %f5516;
	ld.global.u32 	%r219, [%rd624+80];
	setp.eq.s32 	%p522, %r219, 2;
	add.u64 	%rd256, %SPL, 0;
	mov.b32 	%f5609, %r349;
	@%p522 bra 	$L__BB0_479;

	and.b16  	%rs41, %rs5, 3;
	setp.eq.s16 	%p523, %rs41, 1;
	@%p523 bra 	$L__BB0_419;

	setp.eq.s16 	%p524, %rs41, 2;
	@%p524 bra 	$L__BB0_402;

	setp.ne.s16 	%p525, %rs41, 3;
	@%p525 bra 	$L__BB0_434;

	mov.u64 	%rd1572, 0;
	mov.u64 	%rd1573, %rd1572;
	bra.uni 	$L__BB0_466;

$L__BB0_402:
	mov.f32 	%f5311, 0f3102E308;
	mov.f32 	%f5310, 0fBF317218;
	mov.f32 	%f5309, 0f3FB8AA3B;
	mov.f32 	%f5308, 0f35BFBE8E;
	mov.f32 	%f5307, 0f3F317200;
	mov.f32 	%f5306, 0f3DAAAABD;
	mov.f32 	%f5305, 0f3C4CAF63;
	mov.f32 	%f5304, 0f3B18F0FE;
	ld.global.f32 	%f501, [%rd624+8];
	div.rn.f32 	%f3450, %f444, %f5515;
	div.rn.f32 	%f502, %f3450, %f444;
	ld.global.u32 	%r220, [%rd624+12];
	cvt.rn.f32.s32 	%f503, %r220;
	mul.f32 	%f3451, %f503, 0f3F000000;
	cvt.rzi.f32.f32 	%f3452, %f3451;
	add.f32 	%f3453, %f3452, %f3452;
	sub.f32 	%f3454, %f503, %f3453;
	abs.f32 	%f504, %f3454;
	abs.f32 	%f505, %f502;
	setp.lt.f32 	%p526, %f505, 0f00800000;
	mul.f32 	%f3455, %f505, 0f4B800000;
	selp.f32 	%f3456, %f3455, %f505, %p526;
	selp.f32 	%f3457, 0fC3170000, 0fC2FE0000, %p526;
	mov.b32 	%r1213, %f3456;
	and.b32  	%r1214, %r1213, 8388607;
	or.b32  	%r1215, %r1214, 1065353216;
	mov.b32 	%f3458, %r1215;
	shr.u32 	%r1216, %r1213, 23;
	cvt.rn.f32.u32 	%f3459, %r1216;
	add.f32 	%f3460, %f3457, %f3459;
	setp.gt.f32 	%p527, %f3458, 0f3FB504F3;
	mul.f32 	%f3461, %f3458, 0f3F000000;
	add.f32 	%f3462, %f3460, 0f3F800000;
	selp.f32 	%f3463, %f3462, %f3460, %p527;
	selp.f32 	%f3464, %f3461, %f3458, %p527;
	add.f32 	%f3465, %f3464, 0fBF800000;
	add.f32 	%f3448, %f3464, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3447,%f3448;
	// end inline asm
	add.f32 	%f3466, %f3465, %f3465;
	mul.f32 	%f3467, %f3447, %f3466;
	mul.f32 	%f3468, %f3467, %f3467;
	fma.rn.f32 	%f3471, %f5304, %f3468, %f5305;
	fma.rn.f32 	%f3473, %f3471, %f3468, %f5306;
	mul.rn.f32 	%f3474, %f3473, %f3468;
	mul.rn.f32 	%f3475, %f3474, %f3467;
	sub.f32 	%f3476, %f3465, %f3467;
	add.f32 	%f3477, %f3476, %f3476;
	neg.f32 	%f3478, %f3467;
	fma.rn.f32 	%f3479, %f3478, %f3465, %f3477;
	mul.rn.f32 	%f3480, %f3447, %f3479;
	add.f32 	%f3481, %f3475, %f3467;
	sub.f32 	%f3482, %f3467, %f3481;
	add.f32 	%f3483, %f3475, %f3482;
	add.f32 	%f3484, %f3480, %f3483;
	add.f32 	%f3485, %f3481, %f3484;
	sub.f32 	%f3486, %f3481, %f3485;
	add.f32 	%f3487, %f3484, %f3486;
	mul.rn.f32 	%f3489, %f3463, %f5307;
	mul.rn.f32 	%f3491, %f3463, %f5308;
	add.f32 	%f3492, %f3489, %f3485;
	sub.f32 	%f3493, %f3489, %f3492;
	add.f32 	%f3494, %f3485, %f3493;
	add.f32 	%f3495, %f3487, %f3494;
	add.f32 	%f3496, %f3491, %f3495;
	add.f32 	%f3497, %f3492, %f3496;
	sub.f32 	%f3498, %f3492, %f3497;
	add.f32 	%f3499, %f3496, %f3498;
	abs.f32 	%f506, %f503;
	setp.gt.f32 	%p528, %f506, 0f77F684DF;
	mul.f32 	%f3500, %f503, 0f39000000;
	selp.f32 	%f3501, %f3500, %f503, %p528;
	mul.rn.f32 	%f3502, %f3501, %f3497;
	neg.f32 	%f3503, %f3502;
	fma.rn.f32 	%f3504, %f3501, %f3497, %f3503;
	fma.rn.f32 	%f3505, %f3501, %f3499, %f3504;
	mov.f32 	%f3506, 0f00000000;
	fma.rn.f32 	%f3507, %f3506, %f3497, %f3505;
	add.rn.f32 	%f3508, %f3502, %f3507;
	neg.f32 	%f3509, %f3508;
	add.rn.f32 	%f3510, %f3502, %f3509;
	add.rn.f32 	%f3511, %f3510, %f3507;
	mov.b32 	%r1217, %f3508;
	setp.eq.s32 	%p529, %r1217, 1118925336;
	add.s32 	%r1218, %r1217, -1;
	mov.b32 	%f3512, %r1218;
	add.f32 	%f3513, %f3511, 0f37000000;
	selp.f32 	%f507, %f3513, %f3511, %p529;
	selp.f32 	%f3514, %f3512, %f3508, %p529;
	mul.rn.f32 	%f3516, %f3514, %f5309;
	cvt.rzi.f32.f32 	%f3517, %f3516;
	abs.f32 	%f3518, %f3517;
	setp.gt.f32 	%p530, %f3518, 0f42FC0000;
	mov.b32 	%r1219, %f3517;
	and.b32  	%r1220, %r1219, -2147483648;
	or.b32  	%r1221, %r1220, 1123811328;
	mov.b32 	%f3519, %r1221;
	selp.f32 	%f3520, %f3519, %f3517, %p530;
	fma.rn.f32 	%f3522, %f3520, %f5310, %f3514;
	fma.rn.f32 	%f3524, %f3520, %f5311, %f3522;
	mul.f32 	%f3525, %f3524, 0f3FB8AA3B;
	add.f32 	%f3526, %f3520, 0f4B40007F;
	mov.b32 	%r1222, %f3526;
	shl.b32 	%r1223, %r1222, 23;
	mov.b32 	%f3527, %r1223;
	ex2.approx.ftz.f32 	%f3528, %f3525;
	mul.f32 	%f508, %f3528, %f3527;
	setp.eq.f32 	%p531, %f508, 0f7F800000;
	mov.f32 	%f5517, 0f7F800000;
	@%p531 bra 	$L__BB0_404;

	fma.rn.f32 	%f5517, %f508, %f507, %f508;

$L__BB0_404:
	setp.lt.f32 	%p532, %f502, 0f00000000;
	setp.eq.f32 	%p533, %f504, 0f3F800000;
	and.pred  	%p12, %p532, %p533;
	setp.eq.f32 	%p534, %f502, 0f00000000;
	@%p534 bra 	$L__BB0_408;
	bra.uni 	$L__BB0_405;

$L__BB0_408:
	add.f32 	%f3532, %f502, %f502;
	mov.b32 	%r1226, %f3532;
	selp.b32 	%r1227, %r1226, 0, %p533;
	or.b32  	%r1228, %r1227, 2139095040;
	setp.lt.s32 	%p538, %r220, 0;
	selp.b32 	%r1229, %r1228, %r1227, %p538;
	mov.b32 	%f5519, %r1229;
	bra.uni 	$L__BB0_409;

$L__BB0_419:
	mov.f32 	%f5319, 0f3102E308;
	mov.f32 	%f5318, 0fBF317218;
	mov.f32 	%f5317, 0f3FB8AA3B;
	mov.f32 	%f5316, 0f35BFBE8E;
	mov.f32 	%f5315, 0f3F317200;
	mov.f32 	%f5314, 0f3DAAAABD;
	mov.f32 	%f5313, 0f3C4CAF63;
	mov.f32 	%f5312, 0f3B18F0FE;
	ld.global.u64 	%rd1016, [%rd624+24];
	mul.wide.u32 	%rd1017, %r8, 16;
	add.s64 	%rd1018, %rd1016, %rd1017;
	ld.f32 	%f3576, [%rd1018+8];
	mul.f32 	%f3579, %f5515, %f5605;
	sub.f32 	%f536, %f3579, %f442;
	ld.global.f32 	%f3580, [%rd624+16];
	mul.f32 	%f3581, %f3580, 0f3F2AAAAB;
	ld.global.f32 	%f3582, [%rd624+12];
	mul.f32 	%f3583, %f3576, %f3582;
	fma.rn.f32 	%f537, %f3576, %f3581, %f3583;
	mul.f32 	%f541, %f3576, %f3580;
	mov.f32 	%f3590, 0fBF800000;
	abs.f32 	%f543, %f536;
	setp.lt.f32 	%p553, %f543, 0f00800000;
	mul.f32 	%f3592, %f543, 0f4B800000;
	selp.f32 	%f3593, %f3592, %f543, %p553;
	selp.f32 	%f3594, 0fC3170000, 0fC2FE0000, %p553;
	mov.b32 	%r1242, %f3593;
	and.b32  	%r1243, %r1242, 8388607;
	or.b32  	%r1244, %r1243, 1065353216;
	mov.b32 	%f3595, %r1244;
	shr.u32 	%r1245, %r1242, 23;
	cvt.rn.f32.u32 	%f3596, %r1245;
	add.f32 	%f3597, %f3594, %f3596;
	setp.gt.f32 	%p554, %f3595, 0f3FB504F3;
	mul.f32 	%f3598, %f3595, 0f3F000000;
	add.f32 	%f3599, %f3597, 0f3F800000;
	selp.f32 	%f3600, %f3599, %f3597, %p554;
	selp.f32 	%f3601, %f3598, %f3595, %p554;
	add.f32 	%f3602, %f3601, 0fBF800000;
	add.f32 	%f3574, %f3601, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3573,%f3574;
	// end inline asm
	add.f32 	%f3603, %f3602, %f3602;
	mul.f32 	%f3604, %f3573, %f3603;
	mul.f32 	%f3605, %f3604, %f3604;
	fma.rn.f32 	%f3608, %f5312, %f3605, %f5313;
	fma.rn.f32 	%f3610, %f3608, %f3605, %f5314;
	mul.rn.f32 	%f3611, %f3610, %f3605;
	mul.rn.f32 	%f3612, %f3611, %f3604;
	sub.f32 	%f3613, %f3602, %f3604;
	add.f32 	%f3614, %f3613, %f3613;
	neg.f32 	%f3615, %f3604;
	fma.rn.f32 	%f3616, %f3615, %f3602, %f3614;
	mul.rn.f32 	%f3617, %f3573, %f3616;
	add.f32 	%f3618, %f3612, %f3604;
	sub.f32 	%f3619, %f3604, %f3618;
	add.f32 	%f3620, %f3612, %f3619;
	add.f32 	%f3621, %f3617, %f3620;
	add.f32 	%f3622, %f3618, %f3621;
	sub.f32 	%f3623, %f3618, %f3622;
	add.f32 	%f3624, %f3621, %f3623;
	mul.rn.f32 	%f3626, %f3600, %f5315;
	mul.rn.f32 	%f3628, %f3600, %f5316;
	add.f32 	%f3629, %f3626, %f3622;
	sub.f32 	%f3630, %f3626, %f3629;
	add.f32 	%f3631, %f3622, %f3630;
	add.f32 	%f3632, %f3624, %f3631;
	add.f32 	%f3633, %f3628, %f3632;
	add.f32 	%f3634, %f3629, %f3633;
	sub.f32 	%f3635, %f3629, %f3634;
	add.f32 	%f3636, %f3633, %f3635;
	mul.rn.f32 	%f3637, %f3590, %f3634;
	neg.f32 	%f3638, %f3637;
	fma.rn.f32 	%f3639, %f3590, %f3634, %f3638;
	fma.rn.f32 	%f3640, %f3590, %f3636, %f3639;
	mov.f32 	%f3641, 0f00000000;
	fma.rn.f32 	%f3642, %f3641, %f3634, %f3640;
	add.rn.f32 	%f3643, %f3637, %f3642;
	neg.f32 	%f3644, %f3643;
	add.rn.f32 	%f3645, %f3637, %f3644;
	add.rn.f32 	%f3646, %f3645, %f3642;
	mov.b32 	%r1246, %f3643;
	setp.eq.s32 	%p555, %r1246, 1118925336;
	add.s32 	%r1247, %r1246, -1;
	mov.b32 	%f3647, %r1247;
	add.f32 	%f3648, %f3646, 0f37000000;
	selp.f32 	%f544, %f3648, %f3646, %p555;
	selp.f32 	%f3649, %f3647, %f3643, %p555;
	mul.rn.f32 	%f3651, %f3649, %f5317;
	cvt.rzi.f32.f32 	%f3652, %f3651;
	abs.f32 	%f3653, %f3652;
	setp.gt.f32 	%p556, %f3653, 0f42FC0000;
	mov.b32 	%r1248, %f3652;
	and.b32  	%r1249, %r1248, -2147483648;
	or.b32  	%r1250, %r1249, 1123811328;
	mov.b32 	%f3654, %r1250;
	selp.f32 	%f3655, %f3654, %f3652, %p556;
	fma.rn.f32 	%f3657, %f3655, %f5318, %f3649;
	fma.rn.f32 	%f3659, %f3655, %f5319, %f3657;
	mul.f32 	%f3660, %f3659, 0f3FB8AA3B;
	add.f32 	%f3661, %f3655, 0f4B40007F;
	mov.b32 	%r1251, %f3661;
	shl.b32 	%r1252, %r1251, 23;
	mov.b32 	%f3662, %r1252;
	ex2.approx.ftz.f32 	%f3663, %f3660;
	mul.f32 	%f545, %f3663, %f3662;
	setp.eq.f32 	%p557, %f545, 0f7F800000;
	mov.f32 	%f5524, 0f7F800000;
	@%p557 bra 	$L__BB0_421;

	fma.rn.f32 	%f5524, %f545, %f544, %f545;

$L__BB0_421:
	mov.f32 	%f5288, 0fBF000000;
	cvt.rzi.f32.f32 	%f5287, %f5288;
	add.f32 	%f5286, %f5287, %f5287;
	mov.f32 	%f5285, 0fBF800000;
	sub.f32 	%f5284, %f5285, %f5286;
	abs.f32 	%f5283, %f5284;
	setp.lt.f32 	%p558, %f536, 0f00000000;
	setp.eq.f32 	%p559, %f5283, 0f3F800000;
	and.pred  	%p13, %p558, %p559;
	setp.eq.f32 	%p560, %f536, 0f00000000;
	@%p560 bra 	$L__BB0_425;
	bra.uni 	$L__BB0_422;

$L__BB0_425:
	add.f32 	%f3668, %f536, %f536;
	mov.b32 	%r1255, %f3668;
	or.b32  	%r1256, %r1255, 2139095040;
	mov.b32 	%f3669, %r1256;
	selp.f32 	%f5526, %f3669, 0f7F800000, %p559;
	bra.uni 	$L__BB0_426;

$L__BB0_434:
	add.u64 	%rd1485, %SPL, 64;
	ld.global.u64 	%rd1027, [%rd624+24];
	mul.wide.u32 	%rd1028, %r8, 16;
	add.s64 	%rd1029, %rd1027, %rd1028;
	ld.f32 	%f581, [%rd1029+8];
	mul.f32 	%f3698, %f5515, %f5605;
	sub.f32 	%f582, %f3698, %f442;
	ld.local.v4.f32 	{%f5515, %f3700, %f3701, %f3702}, [%rd1485];
	add.f32 	%f3704, %f3702, %f5515;
	mul.f32 	%f584, %f3704, 0f3F000000;
	sub.f32 	%f3705, %f5515, %f3702;
	mul.f32 	%f3706, %f3705, 0f3F000000;
	add.f32 	%f3709, %f3700, %f3701;
	mul.f32 	%f3710, %f3709, 0f3F000000;
	sub.f32 	%f3711, %f3700, %f3701;
	mul.f32 	%f585, %f3711, 0f3F000000;
	mul.f32 	%f3712, %f585, %f585;
	fma.rn.f32 	%f3713, %f584, %f584, %f3712;
	sqrt.rn.f32 	%f3714, %f3713;
	mul.f32 	%f3715, %f3710, %f3710;
	fma.rn.f32 	%f3716, %f3706, %f3706, %f3715;
	sqrt.rn.f32 	%f3717, %f3716;
	add.f32 	%f586, %f3714, %f3717;
	sub.f32 	%f587, %f3714, %f3717;
	abs.f32 	%f588, %f3706;
	abs.f32 	%f589, %f3710;
	setp.eq.f32 	%p569, %f588, 0f00000000;
	setp.eq.f32 	%p570, %f589, 0f00000000;
	and.pred  	%p571, %p569, %p570;
	mov.b32 	%r221, %f3706;
	mov.b32 	%r1263, %f3710;
	and.b32  	%r222, %r1263, -2147483648;
	@%p571 bra 	$L__BB0_438;
	bra.uni 	$L__BB0_435;

$L__BB0_438:
	shr.s32 	%r1268, %r221, 31;
	and.b32  	%r1269, %r1268, 1078530011;
	or.b32  	%r1270, %r1269, %r222;
	mov.b32 	%f5535, %r1270;
	bra.uni 	$L__BB0_439;

$L__BB0_435:
	setp.eq.f32 	%p572, %f588, 0f7F800000;
	setp.eq.f32 	%p573, %f589, 0f7F800000;
	and.pred  	%p574, %p572, %p573;
	@%p574 bra 	$L__BB0_437;
	bra.uni 	$L__BB0_436;

$L__BB0_437:
	setp.lt.s32 	%p578, %r221, 0;
	selp.b32 	%r1266, 1075235812, 1061752795, %p578;
	or.b32  	%r1267, %r1266, %r222;
	mov.b32 	%f5535, %r1267;
	bra.uni 	$L__BB0_439;

$L__BB0_213:
	mov.b32 	%r105, %f235;
	bfe.u32 	%r762, %r105, 23, 8;
	add.s32 	%r106, %r762, -128;
	shl.b32 	%r763, %r105, 8;
	or.b32  	%r107, %r763, -2147483648;
	shr.u32 	%r108, %r106, 5;
	add.u64 	%rd811, %SP, 32;
	add.u64 	%rd1537, %SPL, 32;
	mov.u32 	%r1756, 0;
	mov.u64 	%rd1536, __cudart_i2opi_f;
	mov.u32 	%r1757, %r1756;

$L__BB0_214:
	.pragma "nounroll";
	mov.u32 	%r110, %r1757;
	ld.global.nc.u32 	%r766, [%rd1536];
	// begin inline asm
	{
	mad.lo.cc.u32   %r764, %r766, %r107, %r110;
	madc.hi.u32     %r1757, %r766, %r107,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1537], %r764;
	add.s64 	%rd1537, %rd1537, 4;
	add.s64 	%rd1536, %rd1536, 4;
	add.s32 	%r1756, %r1756, 1;
	setp.ne.s32 	%p291, %r1756, 6;
	@%p291 bra 	$L__BB0_214;

	mov.u32 	%r771, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r769, %r771, %r107, %r110;
	madc.hi.u32     %r770, %r771, %r107,  0;
	}
	// end inline asm
	st.local.u32 	[%rd122], %r770;
	mov.u32 	%r774, 4;
	sub.s32 	%r113, %r774, %r108;
	mov.u32 	%r775, 6;
	sub.s32 	%r776, %r775, %r108;
	cvta.to.local.u64 	%rd813, %rd811;
	mul.wide.s32 	%rd814, %r776, 4;
	add.s64 	%rd815, %rd813, %rd814;
	ld.local.u32 	%r1758, [%rd815];
	ld.local.u32 	%r1759, [%rd815+-4];
	and.b32  	%r116, %r106, 31;
	setp.eq.s32 	%p292, %r116, 0;
	@%p292 bra 	$L__BB0_217;

	mov.u32 	%r777, 32;
	sub.s32 	%r778, %r777, %r116;
	shr.u32 	%r779, %r1759, %r778;
	shl.b32 	%r780, %r1758, %r116;
	add.s32 	%r1758, %r779, %r780;
	mul.wide.s32 	%rd818, %r113, 4;
	add.s64 	%rd819, %rd813, %rd818;
	ld.local.u32 	%r781, [%rd819];
	shr.u32 	%r782, %r781, %r778;
	shl.b32 	%r783, %r1759, %r116;
	add.s32 	%r1759, %r782, %r783;

$L__BB0_217:
	and.b32  	%r784, %r105, -2147483648;
	shr.u32 	%r785, %r1759, 30;
	shl.b32 	%r786, %r1758, 2;
	or.b32  	%r787, %r785, %r786;
	shr.u32 	%r788, %r787, 31;
	shr.u32 	%r789, %r1758, 30;
	add.s32 	%r790, %r788, %r789;
	neg.s32 	%r791, %r790;
	setp.eq.s32 	%p293, %r784, 0;
	selp.b32 	%r1760, %r790, %r791, %p293;
	setp.ne.s32 	%p294, %r788, 0;
	xor.b32  	%r792, %r784, -2147483648;
	selp.b32 	%r793, %r792, %r784, %p294;
	selp.b32 	%r794, -1, 0, %p294;
	xor.b32  	%r795, %r787, %r794;
	shl.b32 	%r796, %r1759, 2;
	xor.b32  	%r797, %r796, %r794;
	cvt.u64.u32 	%rd820, %r795;
	cvt.u64.u32 	%rd821, %r797;
	bfi.b64 	%rd822, %rd820, %rd821, 32, 32;
	cvt.rn.f64.s64 	%fd9, %rd822;
	mul.f64 	%fd10, %fd9, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2222, %fd10;
	setp.eq.s32 	%p295, %r793, 0;
	neg.f32 	%f2223, %f2222;
	selp.f32 	%f5465, %f2222, %f2223, %p295;

$L__BB0_219:
	mul.f32 	%f2225, %f236, 0f3F22F983;
	cvt.rni.s32.f32 	%r1765, %f2225;
	cvt.rn.f32.s32 	%f2226, %r1765;
	fma.rn.f32 	%f2228, %f2226, %f2217, %f236;
	fma.rn.f32 	%f2230, %f2226, %f2219, %f2228;
	fma.rn.f32 	%f5466, %f2226, %f2221, %f2230;
	abs.f32 	%f243, %f236;
	setp.leu.f32 	%p296, %f243, 0f47CE4780;
	@%p296 bra 	$L__BB0_227;

	setp.eq.f32 	%p297, %f243, 0f7F800000;
	@%p297 bra 	$L__BB0_226;
	bra.uni 	$L__BB0_221;

$L__BB0_226:
	mul.rn.f32 	%f5466, %f236, %f1060;
	bra.uni 	$L__BB0_227;

$L__BB0_221:
	mov.b32 	%r124, %f236;
	bfe.u32 	%r800, %r124, 23, 8;
	add.s32 	%r125, %r800, -128;
	shl.b32 	%r801, %r124, 8;
	or.b32  	%r126, %r801, -2147483648;
	shr.u32 	%r127, %r125, 5;
	add.u64 	%rd824, %SP, 32;
	add.u64 	%rd1539, %SPL, 32;
	mov.u32 	%r1761, 0;
	mov.u64 	%rd1538, __cudart_i2opi_f;
	mov.u32 	%r1762, %r1761;

$L__BB0_222:
	.pragma "nounroll";
	mov.u32 	%r129, %r1762;
	ld.global.nc.u32 	%r804, [%rd1538];
	// begin inline asm
	{
	mad.lo.cc.u32   %r802, %r804, %r126, %r129;
	madc.hi.u32     %r1762, %r804, %r126,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1539], %r802;
	add.s64 	%rd1539, %rd1539, 4;
	add.s64 	%rd1538, %rd1538, 4;
	add.s32 	%r1761, %r1761, 1;
	setp.ne.s32 	%p298, %r1761, 6;
	@%p298 bra 	$L__BB0_222;

	mov.u32 	%r809, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r807, %r809, %r126, %r129;
	madc.hi.u32     %r808, %r809, %r126,  0;
	}
	// end inline asm
	st.local.u32 	[%rd122], %r808;
	mov.u32 	%r812, 4;
	sub.s32 	%r132, %r812, %r127;
	mov.u32 	%r813, 6;
	sub.s32 	%r814, %r813, %r127;
	cvta.to.local.u64 	%rd826, %rd824;
	mul.wide.s32 	%rd827, %r814, 4;
	add.s64 	%rd828, %rd826, %rd827;
	ld.local.u32 	%r1763, [%rd828];
	ld.local.u32 	%r1764, [%rd828+-4];
	and.b32  	%r135, %r125, 31;
	setp.eq.s32 	%p299, %r135, 0;
	@%p299 bra 	$L__BB0_225;

	mov.u32 	%r815, 32;
	sub.s32 	%r816, %r815, %r135;
	shr.u32 	%r817, %r1764, %r816;
	shl.b32 	%r818, %r1763, %r135;
	add.s32 	%r1763, %r817, %r818;
	mul.wide.s32 	%rd831, %r132, 4;
	add.s64 	%rd832, %rd826, %rd831;
	ld.local.u32 	%r819, [%rd832];
	shr.u32 	%r820, %r819, %r816;
	shl.b32 	%r821, %r1764, %r135;
	add.s32 	%r1764, %r820, %r821;

$L__BB0_225:
	and.b32  	%r822, %r124, -2147483648;
	shr.u32 	%r823, %r1764, 30;
	shl.b32 	%r824, %r1763, 2;
	or.b32  	%r825, %r823, %r824;
	shr.u32 	%r826, %r825, 31;
	shr.u32 	%r827, %r1763, 30;
	add.s32 	%r828, %r826, %r827;
	neg.s32 	%r829, %r828;
	setp.eq.s32 	%p300, %r822, 0;
	selp.b32 	%r1765, %r828, %r829, %p300;
	setp.ne.s32 	%p301, %r826, 0;
	xor.b32  	%r830, %r822, -2147483648;
	selp.b32 	%r831, %r830, %r822, %p301;
	selp.b32 	%r832, -1, 0, %p301;
	xor.b32  	%r833, %r825, %r832;
	shl.b32 	%r834, %r1764, 2;
	xor.b32  	%r835, %r834, %r832;
	cvt.u64.u32 	%rd833, %r833;
	cvt.u64.u32 	%rd834, %r835;
	bfi.b64 	%rd835, %rd833, %rd834, 32, 32;
	cvt.rn.f64.s64 	%fd11, %rd835;
	mul.f64 	%fd12, %fd11, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2232, %fd12;
	setp.eq.s32 	%p302, %r831, 0;
	neg.f32 	%f2233, %f2232;
	selp.f32 	%f5466, %f2232, %f2233, %p302;

$L__BB0_227:
	mov.f32 	%f5162, 0f3F800000;
	mul.f32 	%f2235, %f5465, %f5465;
	mov.f32 	%f2236, 0fBAB607ED;
	mov.f32 	%f2237, 0f37CBAC00;
	fma.rn.f32 	%f2238, %f2237, %f2235, %f2236;
	mov.f32 	%f2239, 0f3D2AAABB;
	fma.rn.f32 	%f2240, %f2238, %f2235, %f2239;
	mov.f32 	%f2241, 0fBEFFFFFF;
	fma.rn.f32 	%f2242, %f2240, %f2235, %f2241;
	fma.rn.f32 	%f2244, %f2242, %f2235, %f5162;
	mov.f32 	%f2245, 0f3C0885E4;
	mov.f32 	%f2246, 0fB94D4153;
	fma.rn.f32 	%f2247, %f2246, %f2235, %f2245;
	mov.f32 	%f2248, 0fBE2AAAA8;
	fma.rn.f32 	%f2249, %f2247, %f2235, %f2248;
	fma.rn.f32 	%f2251, %f2235, %f5465, %f1060;
	fma.rn.f32 	%f2252, %f2249, %f2251, %f5465;
	and.b32  	%r836, %r1760, 1;
	setp.eq.b32 	%p303, %r836, 1;
	selp.f32 	%f2253, %f2244, %f2252, %p303;
	selp.f32 	%f2254, %f2252, %f2244, %p303;
	neg.f32 	%f2255, %f2253;
	and.b32  	%r837, %r1760, 2;
	setp.eq.s32 	%p304, %r837, 0;
	selp.f32 	%f2256, %f2253, %f2255, %p304;
	neg.f32 	%f2257, %f2254;
	add.s32 	%r838, %r1760, 1;
	and.b32  	%r839, %r838, 2;
	setp.eq.s32 	%p305, %r839, 0;
	selp.f32 	%f2258, %f2254, %f2257, %p305;
	mul.f32 	%f2259, %f5466, %f5466;
	fma.rn.f32 	%f2260, %f2237, %f2259, %f2236;
	fma.rn.f32 	%f2261, %f2260, %f2259, %f2239;
	fma.rn.f32 	%f2262, %f2261, %f2259, %f2241;
	fma.rn.f32 	%f2263, %f2262, %f2259, %f5162;
	fma.rn.f32 	%f2264, %f2259, %f5466, %f1060;
	fma.rn.f32 	%f2265, %f2246, %f2259, %f2245;
	fma.rn.f32 	%f2266, %f2265, %f2259, %f2248;
	fma.rn.f32 	%f2267, %f2266, %f2264, %f5466;
	and.b32  	%r840, %r1765, 1;
	setp.eq.b32 	%p306, %r840, 1;
	selp.f32 	%f2268, %f2263, %f2267, %p306;
	selp.f32 	%f2269, %f2267, %f2263, %p306;
	and.b32  	%r841, %r1765, 2;
	setp.eq.s32 	%p307, %r841, 0;
	neg.f32 	%f2270, %f2268;
	selp.f32 	%f2271, %f2268, %f2270, %p307;
	add.s32 	%r842, %r1765, 1;
	and.b32  	%r843, %r842, 2;
	setp.eq.s32 	%p308, %r843, 0;
	neg.f32 	%f2272, %f2269;
	selp.f32 	%f2273, %f2269, %f2272, %p308;
	mov.b32 	%r844, %f2273;
	neg.f32 	%f2274, %f2271;
	mov.b32 	%r845, %f2271;
	cvt.u64.u32 	%rd836, %r845;
	cvt.u64.u32 	%rd837, %r844;
	bfi.b64 	%rd172, %rd836, %rd837, 32, 32;
	mov.b32 	%r846, %f2274;
	cvt.u64.u32 	%rd838, %r846;
	bfi.b64 	%rd173, %rd837, %rd838, 32, 32;
	mul.f32 	%f2275, %f221, %f2256;
	mov.b32 	%r847, %f2275;
	cvt.u64.u32 	%rd839, %r847;
	mov.b32 	%r848, %f2258;
	cvt.u64.u32 	%rd840, %r848;
	bfi.b64 	%rd174, %rd839, %rd840, 32, 32;
	neg.f32 	%f2276, %f2256;
	mov.b32 	%r849, %f2276;
	mul.f32 	%f2277, %f221, %f2258;
	mov.b32 	%r850, %f2277;
	cvt.u64.u32 	%rd841, %r850;
	cvt.u64.u32 	%rd842, %r849;
	bfi.b64 	%rd175, %rd841, %rd842, 32, 32;
	mul.f32 	%f247, %f220, %f220;
	add.f32 	%f2278, %f247, 0f00000000;
	mul.f32 	%f248, %f222, %f222;
	add.f32 	%f249, %f2278, %f248;
	ld.global.f32 	%f250, [%rd624+44];
	neg.f32 	%f2279, %f5486;
	max.f32 	%f2280, %f2279, %f1060;
	mul.f32 	%f251, %f215, %f2280;
	abs.f32 	%f252, %f251;
	setp.ltu.f32 	%p309, %f252, 0f3F800000;
	@%p309 bra 	$L__BB0_229;
	bra.uni 	$L__BB0_228;

$L__BB0_229:
	mul.f32 	%f2302, %f251, %f251;
	mov.f32 	%f2303, 0f394FFF49;
	mov.f32 	%f2304, 0f363D0ADA;
	fma.rn.f32 	%f2305, %f2304, %f2302, %f2303;
	mov.f32 	%f2306, 0f3C08889A;
	fma.rn.f32 	%f2307, %f2305, %f2302, %f2306;
	mov.f32 	%f2308, 0f3E2AAAAB;
	fma.rn.f32 	%f2309, %f2307, %f2302, %f2308;
	mul.f32 	%f2310, %f2302, %f2309;
	fma.rn.f32 	%f5467, %f2310, %f251, %f251;
	bra.uni 	$L__BB0_230;

$L__BB0_228:
	mov.f32 	%f5366, 0f3102E308;
	mov.f32 	%f5365, 0fBF317218;
	mov.f32 	%f5364, 0f3FB8AA3B;
	mul.rn.f32 	%f2282, %f252, %f5364;
	cvt.rzi.f32.f32 	%f2283, %f2282;
	abs.f32 	%f2284, %f2283;
	setp.gt.f32 	%p310, %f2284, 0f42FC0000;
	mov.b32 	%r851, %f2283;
	and.b32  	%r852, %r851, -2147483648;
	or.b32  	%r853, %r852, 1123811328;
	mov.b32 	%f2285, %r853;
	selp.f32 	%f2286, %f2285, %f2283, %p310;
	fma.rn.f32 	%f2288, %f2286, %f5365, %f252;
	fma.rn.f32 	%f2290, %f2286, %f5366, %f2288;
	mul.f32 	%f2291, %f2290, 0f3FB8AA3B;
	add.f32 	%f2292, %f2286, 0f4B40007D;
	mov.b32 	%r854, %f2292;
	shl.b32 	%r855, %r854, 23;
	mov.b32 	%f2293, %r855;
	ex2.approx.ftz.f32 	%f2294, %f2291;
	mul.f32 	%f2295, %f2294, %f2293;
	mov.f32 	%f2296, 0f3E000000;
	div.approx.f32 	%f2297, %f2296, %f2295;
	neg.f32 	%f2298, %f2297;
	fma.rn.f32 	%f2300, %f1009, %f2295, %f2298;
	setp.ge.f32 	%p311, %f252, 0f42B40000;
	selp.f32 	%f2301, 0f7F800000, %f2300, %p311;
	mov.b32 	%r856, %f2301;
	mov.b32 	%r857, %f251;
	and.b32  	%r858, %r857, -2147483648;
	or.b32  	%r859, %r858, %r856;
	mov.b32 	%f5467, %r859;

$L__BB0_230:
	mov.f32 	%f5374, 0f3102E308;
	mov.f32 	%f5373, 0fBF317218;
	mov.f32 	%f5372, 0f3FB8AA3B;
	mov.f32 	%f5371, 0f35BFBE8E;
	mov.f32 	%f5370, 0f3F317200;
	mov.f32 	%f5369, 0f3DAAAABD;
	mov.f32 	%f5368, 0f3C4CAF63;
	mov.f32 	%f5367, 0f3B18F0FE;
	add.f32 	%f2314, %f5467, 0f3727C5AC;
	mul.f32 	%f256, %f250, %f2314;
	ld.global.f32 	%f257, [%rd624+40];
	mov.f32 	%f2318, 0fBF800000;
	mul.f32 	%f259, %f220, %f222;
	abs.f32 	%f260, %f259;
	setp.lt.f32 	%p312, %f260, 0f00800000;
	mul.f32 	%f2320, %f260, 0f4B800000;
	selp.f32 	%f2321, %f2320, %f260, %p312;
	selp.f32 	%f2322, 0fC3170000, 0fC2FE0000, %p312;
	mov.b32 	%r860, %f2321;
	and.b32  	%r861, %r860, 8388607;
	or.b32  	%r862, %r861, 1065353216;
	mov.b32 	%f2323, %r862;
	shr.u32 	%r863, %r860, 23;
	cvt.rn.f32.u32 	%f2324, %r863;
	add.f32 	%f2325, %f2322, %f2324;
	setp.gt.f32 	%p313, %f2323, 0f3FB504F3;
	mul.f32 	%f2326, %f2323, 0f3F000000;
	add.f32 	%f2327, %f2325, 0f3F800000;
	selp.f32 	%f2328, %f2327, %f2325, %p313;
	selp.f32 	%f2329, %f2326, %f2323, %p313;
	add.f32 	%f2330, %f2329, 0fBF800000;
	add.f32 	%f2312, %f2329, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2311,%f2312;
	// end inline asm
	add.f32 	%f2331, %f2330, %f2330;
	mul.f32 	%f2332, %f2311, %f2331;
	mul.f32 	%f2333, %f2332, %f2332;
	fma.rn.f32 	%f2336, %f5367, %f2333, %f5368;
	fma.rn.f32 	%f2338, %f2336, %f2333, %f5369;
	mul.rn.f32 	%f2339, %f2338, %f2333;
	mul.rn.f32 	%f2340, %f2339, %f2332;
	sub.f32 	%f2341, %f2330, %f2332;
	add.f32 	%f2342, %f2341, %f2341;
	neg.f32 	%f2343, %f2332;
	fma.rn.f32 	%f2344, %f2343, %f2330, %f2342;
	mul.rn.f32 	%f2345, %f2311, %f2344;
	add.f32 	%f2346, %f2340, %f2332;
	sub.f32 	%f2347, %f2332, %f2346;
	add.f32 	%f2348, %f2340, %f2347;
	add.f32 	%f2349, %f2345, %f2348;
	add.f32 	%f2350, %f2346, %f2349;
	sub.f32 	%f2351, %f2346, %f2350;
	add.f32 	%f2352, %f2349, %f2351;
	mul.rn.f32 	%f2354, %f2328, %f5370;
	mul.rn.f32 	%f2356, %f2328, %f5371;
	add.f32 	%f2357, %f2354, %f2350;
	sub.f32 	%f2358, %f2354, %f2357;
	add.f32 	%f2359, %f2350, %f2358;
	add.f32 	%f2360, %f2352, %f2359;
	add.f32 	%f2361, %f2356, %f2360;
	add.f32 	%f261, %f2357, %f2361;
	sub.f32 	%f2362, %f2357, %f261;
	add.f32 	%f262, %f2361, %f2362;
	mul.rn.f32 	%f2363, %f2318, %f261;
	neg.f32 	%f2364, %f2363;
	fma.rn.f32 	%f2365, %f2318, %f261, %f2364;
	fma.rn.f32 	%f2366, %f2318, %f262, %f2365;
	fma.rn.f32 	%f2368, %f1060, %f261, %f2366;
	add.rn.f32 	%f2369, %f2363, %f2368;
	neg.f32 	%f2370, %f2369;
	add.rn.f32 	%f2371, %f2363, %f2370;
	add.rn.f32 	%f2372, %f2371, %f2368;
	mov.b32 	%r864, %f2369;
	setp.eq.s32 	%p314, %r864, 1118925336;
	add.s32 	%r865, %r864, -1;
	mov.b32 	%f2373, %r865;
	add.f32 	%f2374, %f2372, 0f37000000;
	selp.f32 	%f263, %f2374, %f2372, %p314;
	selp.f32 	%f2375, %f2373, %f2369, %p314;
	mul.rn.f32 	%f2377, %f2375, %f5372;
	cvt.rzi.f32.f32 	%f2378, %f2377;
	abs.f32 	%f2379, %f2378;
	setp.gt.f32 	%p315, %f2379, 0f42FC0000;
	mov.b32 	%r866, %f2378;
	and.b32  	%r867, %r866, -2147483648;
	or.b32  	%r868, %r867, 1123811328;
	mov.b32 	%f2380, %r868;
	selp.f32 	%f2381, %f2380, %f2378, %p315;
	fma.rn.f32 	%f2383, %f2381, %f5373, %f2375;
	fma.rn.f32 	%f2385, %f2381, %f5374, %f2383;
	mul.f32 	%f2386, %f2385, 0f3FB8AA3B;
	add.f32 	%f2387, %f2381, 0f4B40007F;
	mov.b32 	%r869, %f2387;
	shl.b32 	%r870, %r869, 23;
	mov.b32 	%f2388, %r870;
	ex2.approx.ftz.f32 	%f2389, %f2386;
	mul.f32 	%f264, %f2389, %f2388;
	setp.eq.f32 	%p316, %f264, 0f7F800000;
	mov.f32 	%f5468, 0f7F800000;
	@%p316 bra 	$L__BB0_232;

	fma.rn.f32 	%f5468, %f264, %f263, %f264;

$L__BB0_232:
	mov.f32 	%f5173, 0fBF000000;
	cvt.rzi.f32.f32 	%f5172, %f5173;
	add.f32 	%f5171, %f5172, %f5172;
	mov.f32 	%f5170, 0fBF800000;
	sub.f32 	%f5169, %f5170, %f5171;
	abs.f32 	%f5168, %f5169;
	setp.lt.f32 	%p317, %f259, 0f00000000;
	setp.eq.f32 	%p318, %f5168, 0f3F800000;
	and.pred  	%p7, %p317, %p318;
	setp.eq.f32 	%p319, %f259, 0f00000000;
	@%p319 bra 	$L__BB0_236;
	bra.uni 	$L__BB0_233;

$L__BB0_236:
	add.f32 	%f2394, %f259, %f259;
	mov.b32 	%r873, %f2394;
	or.b32  	%r874, %r873, 2139095040;
	mov.b32 	%f2395, %r874;
	selp.f32 	%f5470, %f2395, 0f7F800000, %p318;
	bra.uni 	$L__BB0_237;

$L__BB0_233:
	mov.b32 	%r871, %f5468;
	xor.b32  	%r872, %r871, -2147483648;
	mov.b32 	%f2390, %r872;
	selp.f32 	%f5470, %f2390, %f5468, %p7;
	setp.geu.f32 	%p320, %f259, 0f00000000;
	@%p320 bra 	$L__BB0_237;

	mov.f32 	%f5148, 0fBF800000;
	cvt.rzi.f32.f32 	%f2392, %f5148;
	setp.eq.f32 	%p321, %f2392, 0fBF800000;
	@%p321 bra 	$L__BB0_237;

	mov.f32 	%f5470, 0f7FFFFFFF;

$L__BB0_237:
	abs.f32 	%f5174, %f259;
	add.f32 	%f2396, %f5174, 0f3F800000;
	mov.b32 	%r142, %f2396;
	setp.lt.s32 	%p323, %r142, 2139095040;
	@%p323 bra 	$L__BB0_242;

	abs.f32 	%f5192, %f259;
	setp.gtu.f32 	%p324, %f5192, 0f7F800000;
	@%p324 bra 	$L__BB0_241;
	bra.uni 	$L__BB0_239;

$L__BB0_241:
	add.f32 	%f5470, %f259, 0fBF800000;
	bra.uni 	$L__BB0_242;

$L__BB0_239:
	abs.f32 	%f5193, %f259;
	setp.neu.f32 	%p325, %f5193, 0f7F800000;
	@%p325 bra 	$L__BB0_242;

	selp.f32 	%f5470, 0f80000000, 0f00000000, %p7;

$L__BB0_242:
	setp.eq.f32 	%p326, %f259, 0f3F800000;
	selp.f32 	%f2397, 0f3F800000, %f5470, %p326;
	mul.f32 	%f2398, %f257, %f2397;
	mul.f32 	%f273, %f249, 0f3F000000;
	sub.f32 	%f2399, %f247, %f273;
	sub.f32 	%f2400, %f248, %f273;
	mul.f32 	%f274, %f2399, %f2398;
	mul.f32 	%f275, %f2400, %f2398;
	rcp.rn.f32 	%f2401, %f259;
	sub.f32 	%f2402, %f259, %f2401;
	mul.f32 	%f2403, %f250, 0f3F000000;
	mul.f32 	%f2404, %f2402, %f2403;
	mul.f32 	%f276, %f259, %f2404;
	neg.f32 	%f277, %f276;
	setp.lt.f32 	%p327, %f256, %f277;
	@%p327 bra 	$L__BB0_277;
	bra.uni 	$L__BB0_243;

$L__BB0_277:
	mov.f32 	%f5343, 0f3102E308;
	mov.f32 	%f5342, 0fBF317218;
	mov.f32 	%f5341, 0f3FB8AA3B;
	mov.f32 	%f5340, 0f35BFBE8E;
	mov.f32 	%f5339, 0f3F317200;
	mov.f32 	%f5338, 0f3DAAAABD;
	mov.f32 	%f5337, 0f3C4CAF63;
	mov.f32 	%f5336, 0f3B18F0FE;
	mov.f32 	%f5190, 0f00000000;
	mul.f32 	%f2692, %f256, 0fC0000000;
	div.rn.f32 	%f2693, %f2692, %f250;
	add.f32 	%f2694, %f2693, 0f3F800000;
	sqrt.rn.f32 	%f330, %f2694;
	mov.f32 	%f2695, 0f3E800000;
	cvt.rzi.f32.f32 	%f2696, %f2695;
	add.f32 	%f2697, %f2696, %f2696;
	mov.f32 	%f2698, 0f3F000000;
	sub.f32 	%f2699, %f2698, %f2697;
	abs.f32 	%f331, %f2699;
	abs.f32 	%f332, %f330;
	setp.lt.f32 	%p373, %f332, 0f00800000;
	mul.f32 	%f2700, %f332, 0f4B800000;
	selp.f32 	%f2701, %f2700, %f332, %p373;
	selp.f32 	%f2702, 0fC3170000, 0fC2FE0000, %p373;
	mov.b32 	%r930, %f2701;
	and.b32  	%r931, %r930, 8388607;
	or.b32  	%r932, %r931, 1065353216;
	mov.b32 	%f2703, %r932;
	shr.u32 	%r933, %r930, 23;
	cvt.rn.f32.u32 	%f2704, %r933;
	add.f32 	%f2705, %f2702, %f2704;
	setp.gt.f32 	%p374, %f2703, 0f3FB504F3;
	mul.f32 	%f2706, %f2703, 0f3F000000;
	add.f32 	%f2707, %f2705, 0f3F800000;
	selp.f32 	%f2708, %f2707, %f2705, %p374;
	selp.f32 	%f2709, %f2706, %f2703, %p374;
	add.f32 	%f2710, %f2709, 0fBF800000;
	add.f32 	%f2690, %f2709, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2689,%f2690;
	// end inline asm
	add.f32 	%f2711, %f2710, %f2710;
	mul.f32 	%f2712, %f2689, %f2711;
	mul.f32 	%f2713, %f2712, %f2712;
	fma.rn.f32 	%f2716, %f5336, %f2713, %f5337;
	fma.rn.f32 	%f2718, %f2716, %f2713, %f5338;
	mul.rn.f32 	%f2719, %f2718, %f2713;
	mul.rn.f32 	%f2720, %f2719, %f2712;
	sub.f32 	%f2721, %f2710, %f2712;
	add.f32 	%f2722, %f2721, %f2721;
	neg.f32 	%f2723, %f2712;
	fma.rn.f32 	%f2724, %f2723, %f2710, %f2722;
	mul.rn.f32 	%f2725, %f2689, %f2724;
	add.f32 	%f2726, %f2720, %f2712;
	sub.f32 	%f2727, %f2712, %f2726;
	add.f32 	%f2728, %f2720, %f2727;
	add.f32 	%f2729, %f2725, %f2728;
	add.f32 	%f2730, %f2726, %f2729;
	sub.f32 	%f2731, %f2726, %f2730;
	add.f32 	%f2732, %f2729, %f2731;
	mul.rn.f32 	%f2734, %f2708, %f5339;
	mul.rn.f32 	%f2736, %f2708, %f5340;
	add.f32 	%f2737, %f2734, %f2730;
	sub.f32 	%f2738, %f2734, %f2737;
	add.f32 	%f2739, %f2730, %f2738;
	add.f32 	%f2740, %f2732, %f2739;
	add.f32 	%f2741, %f2736, %f2740;
	add.f32 	%f2742, %f2737, %f2741;
	sub.f32 	%f2743, %f2737, %f2742;
	add.f32 	%f2744, %f2741, %f2743;
	mul.rn.f32 	%f2745, %f2698, %f2742;
	neg.f32 	%f2746, %f2745;
	fma.rn.f32 	%f2747, %f2698, %f2742, %f2746;
	fma.rn.f32 	%f2748, %f2698, %f2744, %f2747;
	fma.rn.f32 	%f2750, %f5190, %f2742, %f2748;
	add.rn.f32 	%f2751, %f2745, %f2750;
	neg.f32 	%f2752, %f2751;
	add.rn.f32 	%f2753, %f2745, %f2752;
	add.rn.f32 	%f2754, %f2753, %f2750;
	mov.b32 	%r934, %f2751;
	setp.eq.s32 	%p375, %r934, 1118925336;
	add.s32 	%r935, %r934, -1;
	mov.b32 	%f2755, %r935;
	add.f32 	%f2756, %f2754, 0f37000000;
	selp.f32 	%f333, %f2756, %f2754, %p375;
	selp.f32 	%f2757, %f2755, %f2751, %p375;
	mul.rn.f32 	%f2759, %f2757, %f5341;
	cvt.rzi.f32.f32 	%f2760, %f2759;
	abs.f32 	%f2761, %f2760;
	setp.gt.f32 	%p376, %f2761, 0f42FC0000;
	mov.b32 	%r936, %f2760;
	and.b32  	%r937, %r936, -2147483648;
	or.b32  	%r938, %r937, 1123811328;
	mov.b32 	%f2762, %r938;
	selp.f32 	%f2763, %f2762, %f2760, %p376;
	fma.rn.f32 	%f2765, %f2763, %f5342, %f2757;
	fma.rn.f32 	%f2767, %f2763, %f5343, %f2765;
	mul.f32 	%f2768, %f2767, 0f3FB8AA3B;
	add.f32 	%f2769, %f2763, 0f4B40007F;
	mov.b32 	%r939, %f2769;
	shl.b32 	%r940, %r939, 23;
	mov.b32 	%f2770, %r940;
	ex2.approx.ftz.f32 	%f2771, %f2768;
	mul.f32 	%f334, %f2771, %f2770;
	setp.eq.f32 	%p377, %f334, 0f7F800000;
	mov.f32 	%f5481, 0f7F800000;
	@%p377 bra 	$L__BB0_279;

	fma.rn.f32 	%f5481, %f334, %f333, %f334;

$L__BB0_279:
	setp.lt.f32 	%p378, %f330, 0f00000000;
	setp.eq.f32 	%p379, %f331, 0f3F800000;
	and.pred  	%p10, %p378, %p379;
	setp.eq.f32 	%p380, %f330, 0f00000000;
	@%p380 bra 	$L__BB0_283;
	bra.uni 	$L__BB0_280;

$L__BB0_283:
	add.f32 	%f2776, %f330, %f330;
	selp.f32 	%f5483, %f2776, 0f00000000, %p379;
	bra.uni 	$L__BB0_284;

$L__BB0_243:
	mul.f32 	%f278, %f216, %f256;
	setp.gt.f32 	%p328, %f276, %f278;
	add.f32 	%f279, %f216, %f216;
	@%p328 bra 	$L__BB0_260;
	bra.uni 	$L__BB0_244;

$L__BB0_260:
	mov.f32 	%f5335, 0f3102E308;
	mov.f32 	%f5334, 0fBF317218;
	mov.f32 	%f5333, 0f3FB8AA3B;
	mov.f32 	%f5332, 0f35BFBE8E;
	mov.f32 	%f5331, 0f3F317200;
	mov.f32 	%f5330, 0f3DAAAABD;
	mov.f32 	%f5329, 0f3C4CAF63;
	mov.f32 	%f5328, 0f3B18F0FE;
	mov.f32 	%f5188, 0f00000000;
	mul.f32 	%f2552, %f279, %f256;
	div.rn.f32 	%f2553, %f2552, %f250;
	add.f32 	%f2554, %f2553, 0f3F800000;
	sqrt.rn.f32 	%f311, %f2554;
	mov.f32 	%f2558, 0f3F000000;
	abs.f32 	%f313, %f311;
	setp.lt.f32 	%p354, %f313, 0f00800000;
	mul.f32 	%f2560, %f313, 0f4B800000;
	selp.f32 	%f2561, %f2560, %f313, %p354;
	selp.f32 	%f2562, 0fC3170000, 0fC2FE0000, %p354;
	mov.b32 	%r900, %f2561;
	and.b32  	%r901, %r900, 8388607;
	or.b32  	%r902, %r901, 1065353216;
	mov.b32 	%f2563, %r902;
	shr.u32 	%r903, %r900, 23;
	cvt.rn.f32.u32 	%f2564, %r903;
	add.f32 	%f2565, %f2562, %f2564;
	setp.gt.f32 	%p355, %f2563, 0f3FB504F3;
	mul.f32 	%f2566, %f2563, 0f3F000000;
	add.f32 	%f2567, %f2565, 0f3F800000;
	selp.f32 	%f2568, %f2567, %f2565, %p355;
	selp.f32 	%f2569, %f2566, %f2563, %p355;
	add.f32 	%f2570, %f2569, 0fBF800000;
	add.f32 	%f2550, %f2569, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2549,%f2550;
	// end inline asm
	add.f32 	%f2571, %f2570, %f2570;
	mul.f32 	%f2572, %f2549, %f2571;
	mul.f32 	%f2573, %f2572, %f2572;
	fma.rn.f32 	%f2576, %f5328, %f2573, %f5329;
	fma.rn.f32 	%f2578, %f2576, %f2573, %f5330;
	mul.rn.f32 	%f2579, %f2578, %f2573;
	mul.rn.f32 	%f2580, %f2579, %f2572;
	sub.f32 	%f2581, %f2570, %f2572;
	add.f32 	%f2582, %f2581, %f2581;
	neg.f32 	%f2583, %f2572;
	fma.rn.f32 	%f2584, %f2583, %f2570, %f2582;
	mul.rn.f32 	%f2585, %f2549, %f2584;
	add.f32 	%f2586, %f2580, %f2572;
	sub.f32 	%f2587, %f2572, %f2586;
	add.f32 	%f2588, %f2580, %f2587;
	add.f32 	%f2589, %f2585, %f2588;
	add.f32 	%f2590, %f2586, %f2589;
	sub.f32 	%f2591, %f2586, %f2590;
	add.f32 	%f2592, %f2589, %f2591;
	mul.rn.f32 	%f2594, %f2568, %f5331;
	mul.rn.f32 	%f2596, %f2568, %f5332;
	add.f32 	%f2597, %f2594, %f2590;
	sub.f32 	%f2598, %f2594, %f2597;
	add.f32 	%f2599, %f2590, %f2598;
	add.f32 	%f2600, %f2592, %f2599;
	add.f32 	%f2601, %f2596, %f2600;
	add.f32 	%f2602, %f2597, %f2601;
	sub.f32 	%f2603, %f2597, %f2602;
	add.f32 	%f2604, %f2601, %f2603;
	mul.rn.f32 	%f2605, %f2558, %f2602;
	neg.f32 	%f2606, %f2605;
	fma.rn.f32 	%f2607, %f2558, %f2602, %f2606;
	fma.rn.f32 	%f2608, %f2558, %f2604, %f2607;
	fma.rn.f32 	%f2610, %f5188, %f2602, %f2608;
	add.rn.f32 	%f2611, %f2605, %f2610;
	neg.f32 	%f2612, %f2611;
	add.rn.f32 	%f2613, %f2605, %f2612;
	add.rn.f32 	%f2614, %f2613, %f2610;
	mov.b32 	%r904, %f2611;
	setp.eq.s32 	%p356, %r904, 1118925336;
	add.s32 	%r905, %r904, -1;
	mov.b32 	%f2615, %r905;
	add.f32 	%f2616, %f2614, 0f37000000;
	selp.f32 	%f314, %f2616, %f2614, %p356;
	selp.f32 	%f2617, %f2615, %f2611, %p356;
	mul.rn.f32 	%f2619, %f2617, %f5333;
	cvt.rzi.f32.f32 	%f2620, %f2619;
	abs.f32 	%f2621, %f2620;
	setp.gt.f32 	%p357, %f2621, 0f42FC0000;
	mov.b32 	%r906, %f2620;
	and.b32  	%r907, %r906, -2147483648;
	or.b32  	%r908, %r907, 1123811328;
	mov.b32 	%f2622, %r908;
	selp.f32 	%f2623, %f2622, %f2620, %p357;
	fma.rn.f32 	%f2625, %f2623, %f5334, %f2617;
	fma.rn.f32 	%f2627, %f2623, %f5335, %f2625;
	mul.f32 	%f2628, %f2627, 0f3FB8AA3B;
	add.f32 	%f2629, %f2623, 0f4B40007F;
	mov.b32 	%r909, %f2629;
	shl.b32 	%r910, %r909, 23;
	mov.b32 	%f2630, %r910;
	ex2.approx.ftz.f32 	%f2631, %f2628;
	mul.f32 	%f315, %f2631, %f2630;
	setp.eq.f32 	%p358, %f315, 0f7F800000;
	mov.f32 	%f5476, 0f7F800000;
	@%p358 bra 	$L__BB0_262;

	fma.rn.f32 	%f5476, %f315, %f314, %f315;

$L__BB0_262:
	mov.f32 	%f5199, 0f3E800000;
	cvt.rzi.f32.f32 	%f5198, %f5199;
	add.f32 	%f5197, %f5198, %f5198;
	mov.f32 	%f5196, 0f3F000000;
	sub.f32 	%f5195, %f5196, %f5197;
	abs.f32 	%f5194, %f5195;
	setp.lt.f32 	%p359, %f311, 0f00000000;
	setp.eq.f32 	%p360, %f5194, 0f3F800000;
	and.pred  	%p9, %p359, %p360;
	setp.eq.f32 	%p361, %f311, 0f00000000;
	@%p361 bra 	$L__BB0_266;
	bra.uni 	$L__BB0_263;

$L__BB0_266:
	add.f32 	%f2636, %f311, %f311;
	selp.f32 	%f5478, %f2636, 0f00000000, %p360;
	bra.uni 	$L__BB0_267;

$L__BB0_244:
	add.f32 	%f280, %f279, 0f3F800000;
	add.f32 	%f281, %f280, %f280;
	sub.f32 	%f2405, %f278, %f276;
	mul.f32 	%f282, %f217, %f217;
	mul.f32 	%f2406, %f282, %f2405;
	sub.f32 	%f2407, %f277, %f256;
	mul.f32 	%f283, %f2407, %f2406;
	mul.f32 	%f2408, %f275, %f275;
	fma.rn.f32 	%f2409, %f274, %f274, %f2408;
	add.f32 	%f284, %f2409, 0f00000000;
	fma.rn.f32 	%f2410, %f281, %f284, %f283;
	setp.lt.f32 	%p329, %f2410, 0f38D1B717;
	@%p329 bra 	$L__BB0_294;

	ld.global.u8 	%rs34, [%rd624+48];
	setp.eq.s16 	%p330, %rs34, 0;
	setp.leu.f32 	%p331, %f256, 0f38D1B717;
	mov.f32 	%f2411, 0f38D1B717;
	or.pred  	%p332, %p331, %p330;
	add.f32 	%f2412, %f256, 0fB8D1B717;
	setp.leu.f32 	%p333, %f2412, %f277;
	or.pred  	%p334, %p333, %p332;
	sub.f32 	%f2413, %f2411, %f278;
	setp.geu.f32 	%p335, %f2413, %f277;
	sqrt.rn.f32 	%f285, %f284;
	or.pred  	%p336, %p335, %p334;
	@%p336 bra 	$L__BB0_252;

	mov.f32 	%f5164, 0f3F800000;
	sub.f32 	%f2415, %f5164, %f216;
	mul.f32 	%f2416, %f2415, %f256;
	mul.f32 	%f286, %f2416, 0f3F000000;
	add.f32 	%f2417, %f276, %f286;
	fma.rn.f32 	%f2418, %f285, 0fBFB504F3, 0f00000000;
	mul.f32 	%f2419, %f2418, %f2418;
	fma.rn.f32 	%f2420, %f2417, %f2417, %f2419;
	add.f32 	%f2421, %f2420, 0f00000000;
	sqrt.rn.f32 	%f2422, %f2421;
	div.rn.f32 	%f287, %f2417, %f2422;
	div.rn.f32 	%f2423, %f2418, %f2422;
	add.f32 	%f2424, %f278, %f286;
	mul.f32 	%f2425, %f282, %f2424;
	sub.f32 	%f2426, %f286, %f256;
	mul.f32 	%f2427, %f2426, %f2425;
	mul.f32 	%f2428, %f282, %f287;
	add.f32 	%f2429, %f286, %f286;
	sub.f32 	%f2430, %f2429, %f256;
	add.f32 	%f2431, %f278, %f2430;
	mul.f32 	%f288, %f2431, %f2428;
	mul.f32 	%f2432, %f280, %f2423;
	mul.f32 	%f2433, %f2423, %f2432;
	fma.rn.f32 	%f2434, %f287, %f2428, %f2433;
	mul.f32 	%f2435, %f2434, 0fC0800000;
	mul.f32 	%f2436, %f2427, %f2435;
	fma.rn.f32 	%f2437, %f288, %f288, %f2436;
	sqrt.rn.f32 	%f289, %f2437;
	sub.f32 	%f2438, %f289, %f288;
	add.f32 	%f290, %f2434, %f2434;
	div.rn.f32 	%f2439, %f2438, %f290;
	fma.rn.f32 	%f5471, %f287, %f2439, %f286;
	sub.f32 	%f2440, %f277, %f286;
	sub.f32 	%f2441, %f5471, %f286;
	mul.f32 	%f2442, %f2440, %f2441;
	setp.gt.f32 	%p337, %f2442, 0f00000000;
	@%p337 bra 	$L__BB0_248;

	neg.f32 	%f2443, %f288;
	sub.f32 	%f2444, %f2443, %f289;
	div.rn.f32 	%f2445, %f2444, %f290;
	fma.rn.f32 	%f5471, %f287, %f2445, %f286;

$L__BB0_248:
	mul.f32 	%f2446, %f5471, 0fC0000000;
	div.rn.f32 	%f2447, %f2446, %f250;
	add.f32 	%f2448, %f2447, 0f3F800000;
	abs.f32 	%f2449, %f2448;
	sqrt.rn.f32 	%f294, %f2449;
	setp.leu.f32 	%p338, %f294, 0f38D1B717;
	@%p338 bra 	$L__BB0_252;

	mov.f32 	%f5178, 0fBF000000;
	div.rn.f32 	%f2450, %f259, %f294;
	setp.lt.f32 	%p339, %f2450, 0f00800000;
	mul.f32 	%f2451, %f2450, 0f4B000000;
	selp.f32 	%f295, %f2451, %f2450, %p339;
	selp.f32 	%f2452, 0fC1B80000, 0f00000000, %p339;
	mov.b32 	%r875, %f295;
	add.s32 	%r876, %r875, -1059760811;
	and.b32  	%r877, %r876, -8388608;
	sub.s32 	%r878, %r875, %r877;
	mov.b32 	%f2453, %r878;
	cvt.rn.f32.s32 	%f2454, %r877;
	mov.f32 	%f2455, 0f34000000;
	fma.rn.f32 	%f2456, %f2454, %f2455, %f2452;
	add.f32 	%f2457, %f2453, 0fBF800000;
	mov.f32 	%f2458, 0f3E1039F6;
	mov.f32 	%f2459, 0fBE055027;
	fma.rn.f32 	%f2460, %f2459, %f2457, %f2458;
	mov.f32 	%f2461, 0fBDF8CDCC;
	fma.rn.f32 	%f2462, %f2460, %f2457, %f2461;
	mov.f32 	%f2463, 0f3E0F2955;
	fma.rn.f32 	%f2464, %f2462, %f2457, %f2463;
	mov.f32 	%f2465, 0fBE2AD8B9;
	fma.rn.f32 	%f2466, %f2464, %f2457, %f2465;
	mov.f32 	%f2467, 0f3E4CED0B;
	fma.rn.f32 	%f2468, %f2466, %f2457, %f2467;
	mov.f32 	%f2469, 0fBE7FFF22;
	fma.rn.f32 	%f2470, %f2468, %f2457, %f2469;
	mov.f32 	%f2471, 0f3EAAAA78;
	fma.rn.f32 	%f2472, %f2470, %f2457, %f2471;
	fma.rn.f32 	%f2474, %f2472, %f2457, %f5178;
	mul.f32 	%f2475, %f2457, %f2474;
	fma.rn.f32 	%f2476, %f2475, %f2457, %f2457;
	mov.f32 	%f2477, 0f3F317218;
	fma.rn.f32 	%f5472, %f2456, %f2477, %f2476;
	setp.lt.u32 	%p340, %r875, 2139095040;
	@%p340 bra 	$L__BB0_251;

	mov.f32 	%f2478, 0f7F800000;
	fma.rn.f32 	%f5472, %f295, %f2478, %f2478;

$L__BB0_251:
	setp.eq.f32 	%p341, %f295, 0f00000000;
	selp.f32 	%f2479, 0fFF800000, %f5472, %p341;
	add.f32 	%f5486, %f5486, %f2479;

$L__BB0_252:
	mov.f32 	%f5303, 0f3102E308;
	mov.f32 	%f5302, 0fBF317218;
	mov.f32 	%f5301, 0f3FB8AA3B;
	mov.f32 	%f5175, 0f00000000;
	mov.f32 	%f5163, 0f3F800000;
	neg.f32 	%f2481, %f283;
	div.rn.f32 	%f2482, %f2481, %f281;
	sqrt.rn.f32 	%f301, %f2482;
	mov.f32 	%f2483, 0f3F000000;
	cvt.rzi.f32.f32 	%f2484, %f2483;
	add.f32 	%f2485, %f2484, %f2484;
	sub.f32 	%f2487, %f5163, %f2485;
	abs.f32 	%f302, %f2487;
	mul.rn.f32 	%f2488, %f5163, %f261;
	neg.f32 	%f2489, %f2488;
	fma.rn.f32 	%f2490, %f5163, %f261, %f2489;
	fma.rn.f32 	%f2491, %f5163, %f262, %f2490;
	fma.rn.f32 	%f2493, %f5175, %f261, %f2491;
	add.rn.f32 	%f2494, %f2488, %f2493;
	neg.f32 	%f2495, %f2494;
	add.rn.f32 	%f2496, %f2488, %f2495;
	add.rn.f32 	%f2497, %f2496, %f2493;
	mov.b32 	%r879, %f2494;
	setp.eq.s32 	%p342, %r879, 1118925336;
	add.s32 	%r880, %r879, -1;
	mov.b32 	%f2498, %r880;
	add.f32 	%f2499, %f2497, 0f37000000;
	selp.f32 	%f303, %f2499, %f2497, %p342;
	selp.f32 	%f2500, %f2498, %f2494, %p342;
	mul.rn.f32 	%f2502, %f2500, %f5301;
	cvt.rzi.f32.f32 	%f2503, %f2502;
	abs.f32 	%f2504, %f2503;
	setp.gt.f32 	%p343, %f2504, 0f42FC0000;
	mov.b32 	%r881, %f2503;
	and.b32  	%r882, %r881, -2147483648;
	or.b32  	%r883, %r882, 1123811328;
	mov.b32 	%f2505, %r883;
	selp.f32 	%f2506, %f2505, %f2503, %p343;
	fma.rn.f32 	%f2508, %f2506, %f5302, %f2500;
	fma.rn.f32 	%f2510, %f2506, %f5303, %f2508;
	mul.f32 	%f2511, %f2510, 0f3FB8AA3B;
	add.f32 	%f2512, %f2506, 0f4B40007F;
	mov.b32 	%r884, %f2512;
	shl.b32 	%r885, %r884, 23;
	mov.b32 	%f2513, %r885;
	ex2.approx.ftz.f32 	%f2514, %f2511;
	mul.f32 	%f304, %f2514, %f2513;
	setp.eq.f32 	%p344, %f304, 0f7F800000;
	mov.f32 	%f5474, 0f7F800000;
	@%p344 bra 	$L__BB0_254;

	fma.rn.f32 	%f5474, %f304, %f303, %f304;

$L__BB0_254:
	mov.f32 	%f5140, 0f3F800000;
	cvt.rzi.f32.f32 	%f5139, %f5140;
	setp.eq.f32 	%p346, %f302, 0f3F800000;
	and.pred  	%p8, %p317, %p346;
	mov.b32 	%r886, %f5474;
	xor.b32  	%r887, %r886, -2147483648;
	mov.b32 	%f2515, %r887;
	selp.f32 	%f2516, %f2515, %f5474, %p8;
	add.f32 	%f2517, %f259, %f259;
	selp.f32 	%f2518, %f2517, 0f00000000, %p346;
	setp.neu.f32 	%p347, %f5139, 0f3F800000;
	and.pred  	%p348, %p317, %p347;
	selp.f32 	%f2519, 0f7FFFFFFF, %f2516, %p348;
	selp.f32 	%f5475, %f2518, %f2519, %p319;
	@%p323 bra 	$L__BB0_259;

	abs.f32 	%f5176, %f259;
	setp.gtu.f32 	%p351, %f5176, 0f7F800000;
	@%p351 bra 	$L__BB0_258;
	bra.uni 	$L__BB0_256;

$L__BB0_258:
	add.f32 	%f5475, %f259, 0f3F800000;
	bra.uni 	$L__BB0_259;

$L__BB0_280:
	mov.b32 	%r941, %f5481;
	xor.b32  	%r942, %r941, -2147483648;
	mov.b32 	%f2772, %r942;
	selp.f32 	%f5483, %f2772, %f5481, %p10;
	setp.geu.f32 	%p381, %f330, 0f00000000;
	@%p381 bra 	$L__BB0_284;

	cvt.rzi.f32.f32 	%f2774, %f2698;
	setp.eq.f32 	%p382, %f2774, 0f3F000000;
	@%p382 bra 	$L__BB0_284;

	mov.f32 	%f5483, 0f7FFFFFFF;

$L__BB0_284:
	add.f32 	%f2777, %f332, 0f3F000000;
	mov.b32 	%r943, %f2777;
	setp.lt.s32 	%p384, %r943, 2139095040;
	@%p384 bra 	$L__BB0_289;

	setp.gtu.f32 	%p385, %f332, 0f7F800000;
	@%p385 bra 	$L__BB0_288;
	bra.uni 	$L__BB0_286;

$L__BB0_288:
	add.f32 	%f5483, %f330, 0f3F000000;
	bra.uni 	$L__BB0_289;

$L__BB0_169:
	mov.b32 	%r63, %f177;
	bfe.u32 	%r626, %r63, 23, 8;
	add.s32 	%r64, %r626, -128;
	shl.b32 	%r627, %r63, 8;
	or.b32  	%r65, %r627, -2147483648;
	shr.u32 	%r66, %r64, 5;
	add.u64 	%rd719, %SP, 32;
	add.u64 	%rd1527, %SPL, 32;
	mov.u32 	%r1746, 0;
	mov.u64 	%rd1526, __cudart_i2opi_f;
	mov.u32 	%r1747, %r1746;

$L__BB0_170:
	.pragma "nounroll";
	mov.u32 	%r68, %r1747;
	ld.global.nc.u32 	%r630, [%rd1526];
	// begin inline asm
	{
	mad.lo.cc.u32   %r628, %r630, %r65, %r68;
	madc.hi.u32     %r1747, %r630, %r65,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1527], %r628;
	add.s64 	%rd1527, %rd1527, 4;
	add.s64 	%rd1526, %rd1526, 4;
	add.s32 	%r1746, %r1746, 1;
	setp.ne.s32 	%p228, %r1746, 6;
	@%p228 bra 	$L__BB0_170;

	mov.u32 	%r635, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r633, %r635, %r65, %r68;
	madc.hi.u32     %r634, %r635, %r65,  0;
	}
	// end inline asm
	st.local.u32 	[%rd122], %r634;
	mov.u32 	%r638, 4;
	sub.s32 	%r71, %r638, %r66;
	mov.u32 	%r639, 6;
	sub.s32 	%r640, %r639, %r66;
	cvta.to.local.u64 	%rd721, %rd719;
	mul.wide.s32 	%rd722, %r640, 4;
	add.s64 	%rd723, %rd721, %rd722;
	ld.local.u32 	%r1748, [%rd723];
	ld.local.u32 	%r1749, [%rd723+-4];
	and.b32  	%r74, %r64, 31;
	setp.eq.s32 	%p229, %r74, 0;
	@%p229 bra 	$L__BB0_173;

	mov.u32 	%r641, 32;
	sub.s32 	%r642, %r641, %r74;
	shr.u32 	%r643, %r1749, %r642;
	shl.b32 	%r644, %r1748, %r74;
	add.s32 	%r1748, %r643, %r644;
	mul.wide.s32 	%rd726, %r71, 4;
	add.s64 	%rd727, %rd721, %rd726;
	ld.local.u32 	%r645, [%rd727];
	shr.u32 	%r646, %r645, %r642;
	shl.b32 	%r647, %r1749, %r74;
	add.s32 	%r1749, %r646, %r647;

$L__BB0_173:
	and.b32  	%r648, %r63, -2147483648;
	shr.u32 	%r649, %r1749, 30;
	shl.b32 	%r650, %r1748, 2;
	or.b32  	%r651, %r649, %r650;
	shr.u32 	%r652, %r651, 31;
	shr.u32 	%r653, %r1748, 30;
	add.s32 	%r654, %r652, %r653;
	neg.s32 	%r655, %r654;
	setp.eq.s32 	%p230, %r648, 0;
	selp.b32 	%r1750, %r654, %r655, %p230;
	setp.ne.s32 	%p231, %r652, 0;
	xor.b32  	%r656, %r648, -2147483648;
	selp.b32 	%r657, %r656, %r648, %p231;
	selp.b32 	%r658, -1, 0, %p231;
	xor.b32  	%r659, %r651, %r658;
	shl.b32 	%r660, %r1749, 2;
	xor.b32  	%r661, %r660, %r658;
	cvt.u64.u32 	%rd728, %r659;
	cvt.u64.u32 	%rd729, %r661;
	bfi.b64 	%rd730, %rd728, %rd729, 32, 32;
	cvt.rn.f64.s64 	%fd5, %rd730;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1965, %fd6;
	setp.eq.s32 	%p232, %r657, 0;
	neg.f32 	%f1966, %f1965;
	selp.f32 	%f5457, %f1965, %f1966, %p232;

$L__BB0_175:
	mul.f32 	%f1968, %f178, 0f3F22F983;
	cvt.rni.s32.f32 	%r1755, %f1968;
	cvt.rn.f32.s32 	%f1969, %r1755;
	fma.rn.f32 	%f1971, %f1969, %f1960, %f178;
	fma.rn.f32 	%f1973, %f1969, %f1962, %f1971;
	fma.rn.f32 	%f5458, %f1969, %f1964, %f1973;
	abs.f32 	%f185, %f178;
	setp.leu.f32 	%p233, %f185, 0f47CE4780;
	@%p233 bra 	$L__BB0_183;

	setp.eq.f32 	%p234, %f185, 0f7F800000;
	@%p234 bra 	$L__BB0_182;
	bra.uni 	$L__BB0_177;

$L__BB0_182:
	mul.rn.f32 	%f5458, %f178, %f1060;
	bra.uni 	$L__BB0_183;

$L__BB0_142:
	mov.b32 	%r21, %f144;
	bfe.u32 	%r509, %r21, 23, 8;
	add.s32 	%r22, %r509, -128;
	shl.b32 	%r510, %r21, 8;
	or.b32  	%r23, %r510, -2147483648;
	shr.u32 	%r24, %r22, 5;
	cvta.to.local.u64 	%rd1523, %rd1557;
	mov.u32 	%r1736, 0;
	mov.u64 	%rd1522, __cudart_i2opi_f;
	mov.u32 	%r1737, %r1736;

$L__BB0_143:
	.pragma "nounroll";
	mov.u32 	%r26, %r1737;
	ld.global.nc.u32 	%r513, [%rd1522];
	// begin inline asm
	{
	mad.lo.cc.u32   %r511, %r513, %r23, %r26;
	madc.hi.u32     %r1737, %r513, %r23,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1523], %r511;
	add.s64 	%rd1523, %rd1523, 4;
	add.s64 	%rd1522, %rd1522, 4;
	add.s32 	%r1736, %r1736, 1;
	setp.ne.s32 	%p187, %r1736, 6;
	@%p187 bra 	$L__BB0_143;

	mov.u32 	%r518, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r516, %r518, %r23, %r26;
	madc.hi.u32     %r517, %r518, %r23,  0;
	}
	// end inline asm
	st.local.u32 	[%rd122], %r517;
	mov.u32 	%r521, 4;
	sub.s32 	%r29, %r521, %r24;
	mov.u32 	%r522, 6;
	sub.s32 	%r523, %r522, %r24;
	cvta.to.local.u64 	%rd671, %rd1557;
	mul.wide.s32 	%rd672, %r523, 4;
	add.s64 	%rd673, %rd671, %rd672;
	ld.local.u32 	%r1738, [%rd673];
	ld.local.u32 	%r1739, [%rd673+-4];
	and.b32  	%r32, %r22, 31;
	setp.eq.s32 	%p188, %r32, 0;
	@%p188 bra 	$L__BB0_146;

	mov.u32 	%r524, 32;
	sub.s32 	%r525, %r524, %r32;
	shr.u32 	%r526, %r1739, %r525;
	shl.b32 	%r527, %r1738, %r32;
	add.s32 	%r1738, %r526, %r527;
	mul.wide.s32 	%rd676, %r29, 4;
	add.s64 	%rd677, %rd671, %rd676;
	ld.local.u32 	%r528, [%rd677];
	shr.u32 	%r529, %r528, %r525;
	shl.b32 	%r530, %r1739, %r32;
	add.s32 	%r1739, %r529, %r530;

$L__BB0_146:
	and.b32  	%r531, %r21, -2147483648;
	shr.u32 	%r532, %r1739, 30;
	shl.b32 	%r533, %r1738, 2;
	or.b32  	%r534, %r532, %r533;
	shr.u32 	%r535, %r534, 31;
	shr.u32 	%r536, %r1738, 30;
	add.s32 	%r537, %r535, %r536;
	neg.s32 	%r538, %r537;
	setp.eq.s32 	%p189, %r531, 0;
	selp.b32 	%r1740, %r537, %r538, %p189;
	setp.ne.s32 	%p190, %r535, 0;
	xor.b32  	%r539, %r531, -2147483648;
	selp.b32 	%r540, %r539, %r531, %p190;
	selp.b32 	%r541, -1, 0, %p190;
	xor.b32  	%r542, %r534, %r541;
	shl.b32 	%r543, %r1739, 2;
	xor.b32  	%r544, %r543, %r541;
	cvt.u64.u32 	%rd678, %r542;
	cvt.u64.u32 	%rd679, %r544;
	bfi.b64 	%rd680, %rd678, %rd679, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd680;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1778, %fd2;
	setp.eq.s32 	%p191, %r540, 0;
	neg.f32 	%f1779, %f1778;
	selp.f32 	%f5453, %f1778, %f1779, %p191;

$L__BB0_148:
	mul.f32 	%f1781, %f145, 0f3F22F983;
	cvt.rni.s32.f32 	%r1745, %f1781;
	cvt.rn.f32.s32 	%f1782, %r1745;
	fma.rn.f32 	%f1784, %f1782, %f1773, %f145;
	fma.rn.f32 	%f1786, %f1782, %f1775, %f1784;
	fma.rn.f32 	%f5454, %f1782, %f1777, %f1786;
	abs.f32 	%f152, %f145;
	setp.leu.f32 	%p192, %f152, 0f47CE4780;
	@%p192 bra 	$L__BB0_156;

	setp.eq.f32 	%p193, %f152, 0f7F800000;
	@%p193 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_150;

$L__BB0_155:
	mul.rn.f32 	%f5454, %f145, %f1060;
	bra.uni 	$L__BB0_156;

$L__BB0_177:
	mov.b32 	%r82, %f178;
	bfe.u32 	%r664, %r82, 23, 8;
	add.s32 	%r83, %r664, -128;
	shl.b32 	%r665, %r82, 8;
	or.b32  	%r84, %r665, -2147483648;
	shr.u32 	%r85, %r83, 5;
	add.u64 	%rd732, %SP, 32;
	add.u64 	%rd1529, %SPL, 32;
	mov.u32 	%r1751, 0;
	mov.u64 	%rd1528, __cudart_i2opi_f;
	mov.u32 	%r1752, %r1751;

$L__BB0_178:
	.pragma "nounroll";
	mov.u32 	%r87, %r1752;
	ld.global.nc.u32 	%r668, [%rd1528];
	// begin inline asm
	{
	mad.lo.cc.u32   %r666, %r668, %r84, %r87;
	madc.hi.u32     %r1752, %r668, %r84,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1529], %r666;
	add.s64 	%rd1529, %rd1529, 4;
	add.s64 	%rd1528, %rd1528, 4;
	add.s32 	%r1751, %r1751, 1;
	setp.ne.s32 	%p235, %r1751, 6;
	@%p235 bra 	$L__BB0_178;

	mov.u32 	%r673, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r671, %r673, %r84, %r87;
	madc.hi.u32     %r672, %r673, %r84,  0;
	}
	// end inline asm
	st.local.u32 	[%rd122], %r672;
	mov.u32 	%r676, 4;
	sub.s32 	%r90, %r676, %r85;
	mov.u32 	%r677, 6;
	sub.s32 	%r678, %r677, %r85;
	cvta.to.local.u64 	%rd734, %rd732;
	mul.wide.s32 	%rd735, %r678, 4;
	add.s64 	%rd736, %rd734, %rd735;
	ld.local.u32 	%r1753, [%rd736];
	ld.local.u32 	%r1754, [%rd736+-4];
	and.b32  	%r93, %r83, 31;
	setp.eq.s32 	%p236, %r93, 0;
	@%p236 bra 	$L__BB0_181;

	mov.u32 	%r679, 32;
	sub.s32 	%r680, %r679, %r93;
	shr.u32 	%r681, %r1754, %r680;
	shl.b32 	%r682, %r1753, %r93;
	add.s32 	%r1753, %r681, %r682;
	mul.wide.s32 	%rd739, %r90, 4;
	add.s64 	%rd740, %rd734, %rd739;
	ld.local.u32 	%r683, [%rd740];
	shr.u32 	%r684, %r683, %r680;
	shl.b32 	%r685, %r1754, %r93;
	add.s32 	%r1754, %r684, %r685;

$L__BB0_181:
	and.b32  	%r686, %r82, -2147483648;
	shr.u32 	%r687, %r1754, 30;
	shl.b32 	%r688, %r1753, 2;
	or.b32  	%r689, %r687, %r688;
	shr.u32 	%r690, %r689, 31;
	shr.u32 	%r691, %r1753, 30;
	add.s32 	%r692, %r690, %r691;
	neg.s32 	%r693, %r692;
	setp.eq.s32 	%p237, %r686, 0;
	selp.b32 	%r1755, %r692, %r693, %p237;
	setp.ne.s32 	%p238, %r690, 0;
	xor.b32  	%r694, %r686, -2147483648;
	selp.b32 	%r695, %r694, %r686, %p238;
	selp.b32 	%r696, -1, 0, %p238;
	xor.b32  	%r697, %r689, %r696;
	shl.b32 	%r698, %r1754, 2;
	xor.b32  	%r699, %r698, %r696;
	cvt.u64.u32 	%rd741, %r697;
	cvt.u64.u32 	%rd742, %r699;
	bfi.b64 	%rd743, %rd741, %rd742, 32, 32;
	cvt.rn.f64.s64 	%fd7, %rd743;
	mul.f64 	%fd8, %fd7, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1975, %fd8;
	setp.eq.s32 	%p239, %r695, 0;
	neg.f32 	%f1976, %f1975;
	selp.f32 	%f5458, %f1975, %f1976, %p239;

$L__BB0_183:
	mov.f32 	%f5161, 0f3F800000;
	setp.lt.f32 	%p240, %f164, 0f00000000;
	selp.f32 	%f1979, 0fBF800000, 0f3F800000, %p240;
	mul.f32 	%f189, %f164, %f1979;
	mul.f32 	%f1981, %f5457, %f5457;
	mov.f32 	%f1982, 0fBAB607ED;
	mov.f32 	%f1983, 0f37CBAC00;
	fma.rn.f32 	%f1984, %f1983, %f1981, %f1982;
	mov.f32 	%f1985, 0f3D2AAABB;
	fma.rn.f32 	%f1986, %f1984, %f1981, %f1985;
	mov.f32 	%f1987, 0fBEFFFFFF;
	fma.rn.f32 	%f1988, %f1986, %f1981, %f1987;
	fma.rn.f32 	%f1989, %f1988, %f1981, %f5161;
	mov.f32 	%f1990, 0f3C0885E4;
	mov.f32 	%f1991, 0fB94D4153;
	fma.rn.f32 	%f1992, %f1991, %f1981, %f1990;
	mov.f32 	%f1993, 0fBE2AAAA8;
	fma.rn.f32 	%f1994, %f1992, %f1981, %f1993;
	fma.rn.f32 	%f1995, %f1981, %f5457, %f1060;
	fma.rn.f32 	%f1996, %f1994, %f1995, %f5457;
	and.b32  	%r700, %r1750, 1;
	setp.eq.b32 	%p241, %r700, 1;
	selp.f32 	%f1997, %f1989, %f1996, %p241;
	selp.f32 	%f1998, %f1996, %f1989, %p241;
	neg.f32 	%f1999, %f1997;
	and.b32  	%r701, %r1750, 2;
	setp.eq.s32 	%p242, %r701, 0;
	selp.f32 	%f2000, %f1997, %f1999, %p242;
	neg.f32 	%f2001, %f1998;
	add.s32 	%r702, %r1750, 1;
	and.b32  	%r703, %r702, 2;
	setp.eq.s32 	%p243, %r703, 0;
	selp.f32 	%f2002, %f1998, %f2001, %p243;
	mul.f32 	%f2003, %f5458, %f5458;
	fma.rn.f32 	%f2004, %f1983, %f2003, %f1982;
	fma.rn.f32 	%f2005, %f2004, %f2003, %f1985;
	fma.rn.f32 	%f2006, %f2005, %f2003, %f1987;
	fma.rn.f32 	%f2007, %f2006, %f2003, %f5161;
	fma.rn.f32 	%f2008, %f2003, %f5458, %f1060;
	fma.rn.f32 	%f2009, %f1991, %f2003, %f1990;
	fma.rn.f32 	%f2010, %f2009, %f2003, %f1993;
	fma.rn.f32 	%f2011, %f2010, %f2008, %f5458;
	and.b32  	%r704, %r1755, 1;
	setp.eq.b32 	%p244, %r704, 1;
	selp.f32 	%f2012, %f2007, %f2011, %p244;
	selp.f32 	%f2013, %f2011, %f2007, %p244;
	and.b32  	%r705, %r1755, 2;
	setp.eq.s32 	%p245, %r705, 0;
	neg.f32 	%f2014, %f2012;
	selp.f32 	%f2015, %f2012, %f2014, %p245;
	add.s32 	%r706, %r1755, 1;
	and.b32  	%r707, %r706, 2;
	setp.eq.s32 	%p246, %r707, 0;
	neg.f32 	%f2016, %f2013;
	selp.f32 	%f2017, %f2013, %f2016, %p246;
	mov.b32 	%r708, %f2017;
	neg.f32 	%f2018, %f2015;
	mov.b32 	%r709, %f2015;
	cvt.u64.u32 	%rd744, %r709;
	cvt.u64.u32 	%rd745, %r708;
	bfi.b64 	%rd145, %rd744, %rd745, 32, 32;
	mov.b32 	%r710, %f2018;
	cvt.u64.u32 	%rd746, %r710;
	bfi.b64 	%rd146, %rd745, %rd746, 32, 32;
	mul.f32 	%f2019, %f1979, %f2000;
	mov.b32 	%r711, %f2019;
	cvt.u64.u32 	%rd747, %r711;
	mov.b32 	%r712, %f2002;
	cvt.u64.u32 	%rd748, %r712;
	bfi.b64 	%rd147, %rd747, %rd748, 32, 32;
	neg.f32 	%f2020, %f2000;
	mov.b32 	%r713, %f2020;
	mul.f32 	%f2021, %f1979, %f2002;
	mov.b32 	%r714, %f2021;
	cvt.u64.u32 	%rd749, %r714;
	cvt.u64.u32 	%rd750, %r713;
	bfi.b64 	%rd148, %rd749, %rd750, 32, 32;
	mul.f32 	%f2022, %f163, 0f4B000000;
	setp.lt.f32 	%p247, %f163, 0f00800000;
	selp.f32 	%f190, %f2022, %f163, %p247;
	selp.f32 	%f2023, 0fC1B80000, 0f00000000, %p247;
	mov.b32 	%r715, %f190;
	add.s32 	%r716, %r715, -1059760811;
	and.b32  	%r717, %r716, -8388608;
	sub.s32 	%r718, %r715, %r717;
	mov.b32 	%f2024, %r718;
	cvt.rn.f32.s32 	%f2025, %r717;
	mov.f32 	%f2026, 0f34000000;
	fma.rn.f32 	%f2027, %f2025, %f2026, %f2023;
	add.f32 	%f2028, %f2024, 0fBF800000;
	mov.f32 	%f2029, 0f3E1039F6;
	mov.f32 	%f2030, 0fBE055027;
	fma.rn.f32 	%f2031, %f2030, %f2028, %f2029;
	mov.f32 	%f2032, 0fBDF8CDCC;
	fma.rn.f32 	%f2033, %f2031, %f2028, %f2032;
	mov.f32 	%f2034, 0f3E0F2955;
	fma.rn.f32 	%f2035, %f2033, %f2028, %f2034;
	mov.f32 	%f2036, 0fBE2AD8B9;
	fma.rn.f32 	%f2037, %f2035, %f2028, %f2036;
	mov.f32 	%f2038, 0f3E4CED0B;
	fma.rn.f32 	%f2039, %f2037, %f2028, %f2038;
	mov.f32 	%f2040, 0fBE7FFF22;
	fma.rn.f32 	%f2041, %f2039, %f2028, %f2040;
	mov.f32 	%f2042, 0f3EAAAA78;
	fma.rn.f32 	%f2043, %f2041, %f2028, %f2042;
	mov.f32 	%f2044, 0fBF000000;
	fma.rn.f32 	%f2045, %f2043, %f2028, %f2044;
	mul.f32 	%f2046, %f2028, %f2045;
	fma.rn.f32 	%f2047, %f2046, %f2028, %f2028;
	mov.f32 	%f2048, 0f3F317218;
	fma.rn.f32 	%f5459, %f2027, %f2048, %f2047;
	setp.lt.u32 	%p248, %r715, 2139095040;
	@%p248 bra 	$L__BB0_185;

	mov.f32 	%f2049, 0f7F800000;
	fma.rn.f32 	%f5459, %f190, %f2049, %f2049;

$L__BB0_185:
	setp.eq.f32 	%p249, %f190, 0f00000000;
	selp.f32 	%f194, 0fFF800000, %f5459, %p249;
	mul.f32 	%f2050, %f189, 0f4B000000;
	setp.lt.f32 	%p250, %f189, 0f00800000;
	selp.f32 	%f195, %f2050, %f189, %p250;
	selp.f32 	%f2051, 0fC1B80000, 0f00000000, %p250;
	mov.b32 	%r719, %f195;
	add.s32 	%r720, %r719, -1059760811;
	and.b32  	%r721, %r720, -8388608;
	sub.s32 	%r722, %r719, %r721;
	mov.b32 	%f2052, %r722;
	cvt.rn.f32.s32 	%f2053, %r721;
	fma.rn.f32 	%f2055, %f2053, %f2026, %f2051;
	add.f32 	%f2056, %f2052, 0fBF800000;
	fma.rn.f32 	%f2059, %f2030, %f2056, %f2029;
	fma.rn.f32 	%f2061, %f2059, %f2056, %f2032;
	fma.rn.f32 	%f2063, %f2061, %f2056, %f2034;
	fma.rn.f32 	%f2065, %f2063, %f2056, %f2036;
	fma.rn.f32 	%f2067, %f2065, %f2056, %f2038;
	fma.rn.f32 	%f2069, %f2067, %f2056, %f2040;
	fma.rn.f32 	%f2071, %f2069, %f2056, %f2042;
	fma.rn.f32 	%f2073, %f2071, %f2056, %f2044;
	mul.f32 	%f2074, %f2056, %f2073;
	fma.rn.f32 	%f2075, %f2074, %f2056, %f2056;
	fma.rn.f32 	%f5460, %f2055, %f2048, %f2075;
	setp.lt.u32 	%p251, %r719, 2139095040;
	@%p251 bra 	$L__BB0_187;

	mov.f32 	%f2077, 0f7F800000;
	fma.rn.f32 	%f5460, %f195, %f2077, %f2077;

$L__BB0_187:
	mov.u64 	%rd1530, 0;
	setp.eq.f32 	%p252, %f195, 0f00000000;
	selp.f32 	%f199, 0fFF800000, %f5460, %p252;
	mov.b32 	%r723, %f199;
	cvt.u64.u32 	%rd753, %r723;
	mov.b32 	%r724, %f194;
	cvt.u64.u32 	%rd754, %r724;
	bfi.b64 	%rd755, %rd753, %rd754, 32, 32;
	add.u64 	%rd757, %SPL, 16;
	st.local.u64 	[%rd757], %rd755;
	add.u64 	%rd758, %SP, 32;
	add.u64 	%rd759, %SPL, 32;
	st.local.u64 	[%rd759], %rd1530;
	add.u64 	%rd1532, %SP, 0;
	cvta.to.local.u64 	%rd761, %rd1532;
	mov.u64 	%rd1534, 1;
	st.local.u64 	[%rd761], %rd1534;
	setp.le.f32 	%p253, %f199, %f194;
	setp.ge.f32 	%p254, %f199, %f194;
	selp.b16 	%rs25, 1, 2, %p254;
	setp.ltu.f32 	%p255, %f199, %f194;
	selp.b16 	%rs26, -1, 0, %p255;
	selp.b16 	%rs27, %rs26, %rs25, %p253;
	setp.ne.s16 	%p256, %rs27, -1;
	mov.f32 	%f5461, %f199;
	mov.u64 	%rd1531, %rd1534;
	@%p256 bra 	$L__BB0_189;

	add.u64 	%rd765, %SPL, 0;
	mov.u64 	%rd1531, 0;
	st.local.u64 	[%rd765], %rd1531;
	add.u64 	%rd767, %SPL, 32;
	mov.u64 	%rd1530, 1;
	st.local.u64 	[%rd767], %rd1530;
	mov.f32 	%f5461, %f194;

$L__BB0_189:
	setp.ge.f32 	%p257, %f199, %f5461;
	selp.b16 	%rs28, 1, 2, %p257;
	setp.ltu.f32 	%p258, %f199, %f5461;
	selp.b16 	%rs29, -1, 0, %p258;
	setp.le.f32 	%p259, %f199, %f5461;
	selp.b16 	%rs30, %rs29, %rs28, %p259;
	setp.ne.s16 	%p260, %rs30, -1;
	mov.u64 	%rd1533, %rd1531;
	@%p260 bra 	$L__BB0_193;

	shl.b64 	%rd772, %rd1530, 2;
	add.s64 	%rd773, %rd757, %rd772;
	ld.local.f32 	%f2078, [%rd773];
	setp.le.f32 	%p261, %f199, %f2078;
	setp.ge.f32 	%p262, %f199, %f2078;
	selp.b16 	%rs31, 1, 2, %p262;
	setp.ltu.f32 	%p263, %f199, %f2078;
	selp.b16 	%rs32, -1, 0, %p263;
	selp.b16 	%rs33, %rs32, %rs31, %p261;
	setp.ne.s16 	%p264, %rs33, -1;
	@%p264 bra 	$L__BB0_192;

	add.u64 	%rd776, %SPL, 0;
	st.local.u64 	[%rd776], %rd1530;
	mov.u64 	%rd1532, %rd758;

$L__BB0_192:
	cvta.to.local.u64 	%rd777, %rd1532;
	mov.u64 	%rd778, 1;
	st.local.u64 	[%rd777], %rd778;
	ld.local.u64 	%rd1533, [%rd761];
	mov.u64 	%rd1534, %rd1531;

$L__BB0_193:
	ld.f32 	%f201, [%rd134];
	add.f32 	%f2079, %f201, 0fBF800000;
	ld.global.f32 	%f202, [%rd624+48];
	sub.f32 	%f203, %f202, %f2079;
	add.f32 	%f2080, %f194, 0f00000000;
	add.f32 	%f204, %f2080, %f199;
	shl.b64 	%rd786, %rd1534, 2;
	add.s64 	%rd155, %rd757, %rd786;
	ld.local.f32 	%f205, [%rd155];
	add.f32 	%f206, %f160, %f160;
	mul.f32 	%f2081, %f206, %f205;
	fma.rn.f32 	%f2082, %f159, %f204, %f2081;
	setp.gtu.f32 	%p265, %f2082, %f203;
	@%p265 bra 	$L__BB0_195;
	bra.uni 	$L__BB0_352;

$L__BB0_195:
	add.f32 	%f207, %f159, %f206;
	setp.gt.u64 	%p266, %rd1533, 1;
	@%p266 bra 	$L__BB0_200;

	shl.b64 	%rd789, %rd1533, 2;
	add.s64 	%rd790, %rd757, %rd789;
	ld.local.f32 	%f2083, [%rd790];
	sub.f32 	%f2084, %f204, %f205;
	mul.f32 	%f208, %f159, %f2084;
	fma.rn.f32 	%f2085, %f207, %f2083, %f208;
	setp.gtu.f32 	%p267, %f2085, %f203;
	@%p267 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_197;

$L__BB0_198:
	fma.rn.f32 	%f2088, %f159, 0f40400000, %f206;
	div.rn.f32 	%f5462, %f203, %f2088;
	mov.b32 	%r725, %f5462;
	st.local.v2.f32 	[%rd757], {%f5462, %f5462};
	mov.b64 	%rd1535, {%r725, %r725};
	bra.uni 	$L__BB0_199;

$L__BB0_197:
	sub.f32 	%f2086, %f203, %f208;
	div.rn.f32 	%f2087, %f2086, %f207;
	st.local.f32 	[%rd155], %f2087;
	ld.local.f32 	%f5462, [%rd757+4];
	ld.local.u64 	%rd1535, [%rd757];

$L__BB0_199:
	mov.f32 	%f5363, 0f3FB8AA3B;
	cvt.u32.u64 	%r726, %rd1535;
	mov.b32 	%f2089, %r726;
	shr.u64 	%rd798, %rd1535, 32;
	cvt.u32.u64 	%r727, %rd798;
	mov.b32 	%f2090, %r727;
	sub.f32 	%f2091, %f194, %f2089;
	sub.f32 	%f2092, %f199, %f2090;
	mul.f32 	%f2093, %f2092, %f2092;
	fma.rn.f32 	%f2094, %f2091, %f2091, %f2093;
	add.f32 	%f2095, %f2094, 0f00000000;
	sqrt.rn.f32 	%f2096, %f2095;
	ld.global.f32 	%f2097, [%rd624+52];
	fma.rn.f32 	%f2098, %f2097, %f2096, %f201;
	min.f32 	%f2099, %f2098, %f202;
	st.f32 	[%rd134], %f2099;
	mov.f32 	%f2100, 0f3F000000;
	mov.f32 	%f2101, 0f3BBB989D;
	fma.rn.f32 	%f2102, %f2089, %f2101, %f2100;
	mov.f32 	%f2104, 0f437C0000;
	cvt.sat.f32.f32 	%f2105, %f2102;
	mov.f32 	%f2106, 0f4B400001;
	fma.rm.f32 	%f2107, %f2105, %f2104, %f2106;
	add.f32 	%f2108, %f2107, 0fCB40007F;
	neg.f32 	%f2109, %f2108;
	fma.rn.f32 	%f2110, %f2089, %f5363, %f2109;
	mov.f32 	%f2111, 0f32A57060;
	fma.rn.f32 	%f2112, %f2089, %f2111, %f2110;
	mov.b32 	%r728, %f2107;
	shl.b32 	%r729, %r728, 23;
	mov.b32 	%f2113, %r729;
	ex2.approx.ftz.f32 	%f2114, %f2112;
	mul.f32 	%f2115, %f2114, %f2113;
	fma.rn.f32 	%f2116, %f5462, %f2101, %f2100;
	cvt.sat.f32.f32 	%f2117, %f2116;
	fma.rm.f32 	%f2118, %f2117, %f2104, %f2106;
	add.f32 	%f2119, %f2118, 0fCB40007F;
	neg.f32 	%f2120, %f2119;
	fma.rn.f32 	%f2121, %f5462, %f5363, %f2120;
	fma.rn.f32 	%f2122, %f5462, %f2111, %f2121;
	mov.b32 	%r730, %f2118;
	shl.b32 	%r731, %r730, 23;
	mov.b32 	%f2123, %r731;
	ex2.approx.ftz.f32 	%f2124, %f2122;
	mul.f32 	%f2125, %f2124, %f2123;
	mov.b64 	{%r732, %r733}, %rd146;
	mov.b64 	{%r734, %r735}, %rd145;
	mov.b32 	%f2126, %r734;
	mul.f32 	%f2127, %f2126, %f2115;
	mov.b32 	%f2128, %r735;
	mul.f32 	%f2129, %f2128, %f2115;
	mov.b32 	%f2130, %r732;
	mul.f32 	%f2131, %f2130, %f2125;
	mov.b32 	%f2132, %r733;
	mul.f32 	%f2133, %f2132, %f2125;
	mov.b64 	{%r736, %r737}, %rd148;
	mov.b64 	{%r738, %r739}, %rd147;
	mov.b32 	%f2134, %r738;
	mov.b32 	%f2135, %r739;
	mul.f32 	%f2136, %f2135, %f2131;
	mul.f32 	%f2137, %f2135, %f2133;
	fma.rn.f32 	%f5500, %f2134, %f2129, %f2137;
	mov.b32 	%f2138, %r736;
	mov.b32 	%f2139, %r737;
	mul.f32 	%f2140, %f2139, %f2131;
	fma.rn.f32 	%f5499, %f2138, %f2127, %f2140;
	mul.f32 	%f2141, %f2139, %f2133;
	fma.rn.f32 	%f2142, %f2138, %f2129, %f2141;
	fma.rn.f32 	%f2143, %f2134, %f2127, %f2136;
	st.local.v4.f32 	[%rd568], {%f2143, %f5500, %f5499, %f2142};
	bra.uni 	$L__BB0_352;

$L__BB0_150:
	mov.b32 	%r40, %f145;
	bfe.u32 	%r547, %r40, 23, 8;
	add.s32 	%r41, %r547, -128;
	shl.b32 	%r548, %r40, 8;
	or.b32  	%r42, %r548, -2147483648;
	shr.u32 	%r43, %r41, 5;
	mov.u32 	%r1741, 0;
	mov.u64 	%rd1524, __cudart_i2opi_f;
	mov.u32 	%r1742, %r1741;

$L__BB0_151:
	.pragma "nounroll";
	mov.u32 	%r45, %r1742;
	ld.global.nc.u32 	%r551, [%rd1524];
	// begin inline asm
	{
	mad.lo.cc.u32   %r549, %r551, %r42, %r45;
	madc.hi.u32     %r1742, %r551, %r42,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1525], %r549;
	add.s64 	%rd1525, %rd1525, 4;
	add.s64 	%rd1524, %rd1524, 4;
	add.s32 	%r1741, %r1741, 1;
	setp.ne.s32 	%p194, %r1741, 6;
	@%p194 bra 	$L__BB0_151;

	mov.u32 	%r556, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r554, %r556, %r42, %r45;
	madc.hi.u32     %r555, %r556, %r42,  0;
	}
	// end inline asm
	st.local.u32 	[%rd122], %r555;
	mov.u32 	%r559, 4;
	sub.s32 	%r48, %r559, %r43;
	mov.u32 	%r560, 6;
	sub.s32 	%r561, %r560, %r43;
	cvta.to.local.u64 	%rd684, %rd1557;
	mul.wide.s32 	%rd685, %r561, 4;
	add.s64 	%rd686, %rd684, %rd685;
	ld.local.u32 	%r1743, [%rd686];
	ld.local.u32 	%r1744, [%rd686+-4];
	and.b32  	%r51, %r41, 31;
	setp.eq.s32 	%p195, %r51, 0;
	@%p195 bra 	$L__BB0_154;

	mov.u32 	%r562, 32;
	sub.s32 	%r563, %r562, %r51;
	shr.u32 	%r564, %r1744, %r563;
	shl.b32 	%r565, %r1743, %r51;
	add.s32 	%r1743, %r564, %r565;
	mul.wide.s32 	%rd689, %r48, 4;
	add.s64 	%rd690, %rd684, %rd689;
	ld.local.u32 	%r566, [%rd690];
	shr.u32 	%r567, %r566, %r563;
	shl.b32 	%r568, %r1744, %r51;
	add.s32 	%r1744, %r567, %r568;

$L__BB0_154:
	and.b32  	%r569, %r40, -2147483648;
	shr.u32 	%r570, %r1744, 30;
	shl.b32 	%r571, %r1743, 2;
	or.b32  	%r572, %r570, %r571;
	shr.u32 	%r573, %r572, 31;
	shr.u32 	%r574, %r1743, 30;
	add.s32 	%r575, %r573, %r574;
	neg.s32 	%r576, %r575;
	setp.eq.s32 	%p196, %r569, 0;
	selp.b32 	%r1745, %r575, %r576, %p196;
	setp.ne.s32 	%p197, %r573, 0;
	xor.b32  	%r577, %r569, -2147483648;
	selp.b32 	%r578, %r577, %r569, %p197;
	selp.b32 	%r579, -1, 0, %p197;
	xor.b32  	%r580, %r572, %r579;
	shl.b32 	%r581, %r1744, 2;
	xor.b32  	%r582, %r581, %r579;
	cvt.u64.u32 	%rd691, %r580;
	cvt.u64.u32 	%rd692, %r582;
	bfi.b64 	%rd693, %rd691, %rd692, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd693;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1788, %fd4;
	setp.eq.s32 	%p198, %r578, 0;
	neg.f32 	%f1789, %f1788;
	selp.f32 	%f5454, %f1788, %f1789, %p198;

$L__BB0_156:
	mov.f32 	%f5362, 0f3FB8AA3B;
	mov.f32 	%f5160, 0f3F800000;
	setp.lt.f32 	%p199, %f131, 0f00000000;
	selp.f32 	%f1792, 0fBF800000, 0f3F800000, %p199;
	mul.f32 	%f1794, %f131, %f1792;
	mul.f32 	%f1795, %f5453, %f5453;
	mov.f32 	%f1796, 0fBAB607ED;
	mov.f32 	%f1797, 0f37CBAC00;
	fma.rn.f32 	%f1798, %f1797, %f1795, %f1796;
	mov.f32 	%f1799, 0f3D2AAABB;
	fma.rn.f32 	%f1800, %f1798, %f1795, %f1799;
	mov.f32 	%f1801, 0fBEFFFFFF;
	fma.rn.f32 	%f1802, %f1800, %f1795, %f1801;
	fma.rn.f32 	%f1803, %f1802, %f1795, %f5160;
	mov.f32 	%f1804, 0f3C0885E4;
	mov.f32 	%f1805, 0fB94D4153;
	fma.rn.f32 	%f1806, %f1805, %f1795, %f1804;
	mov.f32 	%f1807, 0fBE2AAAA8;
	fma.rn.f32 	%f1808, %f1806, %f1795, %f1807;
	fma.rn.f32 	%f1809, %f1795, %f5453, %f1060;
	fma.rn.f32 	%f1810, %f1808, %f1809, %f5453;
	and.b32  	%r583, %r1740, 1;
	setp.eq.b32 	%p200, %r583, 1;
	selp.f32 	%f1811, %f1803, %f1810, %p200;
	selp.f32 	%f1812, %f1810, %f1803, %p200;
	neg.f32 	%f1813, %f1811;
	and.b32  	%r584, %r1740, 2;
	setp.eq.s32 	%p201, %r584, 0;
	selp.f32 	%f1814, %f1811, %f1813, %p201;
	neg.f32 	%f1815, %f1812;
	add.s32 	%r585, %r1740, 1;
	and.b32  	%r586, %r585, 2;
	setp.eq.s32 	%p202, %r586, 0;
	selp.f32 	%f1816, %f1812, %f1815, %p202;
	mul.f32 	%f1817, %f5454, %f5454;
	fma.rn.f32 	%f1818, %f1797, %f1817, %f1796;
	fma.rn.f32 	%f1819, %f1818, %f1817, %f1799;
	fma.rn.f32 	%f1820, %f1819, %f1817, %f1801;
	fma.rn.f32 	%f1821, %f1820, %f1817, %f5160;
	fma.rn.f32 	%f1822, %f1817, %f5454, %f1060;
	fma.rn.f32 	%f1823, %f1805, %f1817, %f1804;
	fma.rn.f32 	%f1824, %f1823, %f1817, %f1807;
	fma.rn.f32 	%f1825, %f1824, %f1822, %f5454;
	and.b32  	%r587, %r1745, 1;
	setp.eq.b32 	%p203, %r587, 1;
	selp.f32 	%f1826, %f1821, %f1825, %p203;
	selp.f32 	%f1827, %f1825, %f1821, %p203;
	and.b32  	%r588, %r1745, 2;
	setp.eq.s32 	%p204, %r588, 0;
	neg.f32 	%f1828, %f1826;
	selp.f32 	%f1829, %f1826, %f1828, %p204;
	add.s32 	%r589, %r1745, 1;
	and.b32  	%r590, %r589, 2;
	setp.eq.s32 	%p205, %r590, 0;
	neg.f32 	%f1830, %f1827;
	selp.f32 	%f1831, %f1827, %f1830, %p205;
	mov.b32 	%r591, %f1831;
	neg.f32 	%f1832, %f1829;
	mov.b32 	%r592, %f1829;
	cvt.u64.u32 	%rd694, %r592;
	mov.b32 	%r593, %f1832;
	cvt.u64.u32 	%rd695, %r593;
	cvt.u64.u32 	%rd696, %r591;
	bfi.b64 	%rd697, %rd696, %rd695, 32, 32;
	mov.b64 	{%r594, %r595}, %rd697;
	bfi.b64 	%rd698, %rd694, %rd696, 32, 32;
	mov.b64 	{%r596, %r597}, %rd698;
	mul.f32 	%f1833, %f1792, %f1814;
	mov.b32 	%r598, %f1833;
	cvt.u64.u32 	%rd699, %r598;
	mov.b32 	%r599, %f1816;
	cvt.u64.u32 	%rd700, %r599;
	neg.f32 	%f1834, %f1814;
	mov.b32 	%r600, %f1834;
	mul.f32 	%f1835, %f1792, %f1816;
	mov.b32 	%r601, %f1835;
	cvt.u64.u32 	%rd701, %r601;
	cvt.u64.u32 	%rd702, %r600;
	bfi.b64 	%rd703, %rd701, %rd702, 32, 32;
	mov.b64 	{%r602, %r603}, %rd703;
	bfi.b64 	%rd704, %rd699, %rd700, 32, 32;
	mov.b64 	{%r604, %r605}, %rd704;
	ld.global.f32 	%f1836, [%rd624+40];
	sub.f32 	%f1837, %f5160, %f1836;
	max.f32 	%f1838, %f130, %f1837;
	ld.global.f32 	%f1839, [%rd624+44];
	add.f32 	%f1840, %f1839, 0f3F800000;
	min.f32 	%f1841, %f1838, %f1840;
	max.f32 	%f1842, %f1794, %f1837;
	min.f32 	%f1843, %f1842, %f1840;
	mul.f32 	%f1844, %f1841, %f1843;
	mul.f32 	%f1845, %f130, %f1794;
	div.rn.f32 	%f1846, %f1845, %f1844;
	mul.f32 	%f5501, %f5501, %f1846;
	sub.f32 	%f1847, %f5160, %f5501;
	ld.global.f32 	%f1848, [%rd624+48];
	mul.f32 	%f1849, %f1848, %f1847;
	mov.f32 	%f1850, 0f3F000000;
	mov.f32 	%f1851, 0f3BBB989D;
	fma.rn.f32 	%f1852, %f1849, %f1851, %f1850;
	mov.f32 	%f1854, 0f437C0000;
	cvt.sat.f32.f32 	%f1855, %f1852;
	mov.f32 	%f1856, 0f4B400001;
	fma.rm.f32 	%f1857, %f1855, %f1854, %f1856;
	add.f32 	%f1858, %f1857, 0fCB40007F;
	neg.f32 	%f1859, %f1858;
	fma.rn.f32 	%f1860, %f1849, %f5362, %f1859;
	mov.f32 	%f1861, 0f32A57060;
	fma.rn.f32 	%f1862, %f1849, %f1861, %f1860;
	mov.b32 	%r606, %f1857;
	shl.b32 	%r607, %r606, 23;
	mov.b32 	%f1863, %r607;
	ex2.approx.ftz.f32 	%f1864, %f1862;
	mul.f32 	%f1865, %f1864, %f1863;
	st.f32 	[%rd123], %f1865;
	mov.b32 	%f1866, %r596;
	mul.f32 	%f1867, %f1841, %f1866;
	mov.b32 	%f1868, %r597;
	mul.f32 	%f1869, %f1841, %f1868;
	mov.b32 	%f1870, %r594;
	mul.f32 	%f1871, %f1843, %f1870;
	mov.b32 	%f1872, %r595;
	mul.f32 	%f1873, %f1843, %f1872;
	mov.b32 	%f1874, %r604;
	mov.b32 	%f1875, %r605;
	mul.f32 	%f1876, %f1875, %f1871;
	mul.f32 	%f1877, %f1875, %f1873;
	fma.rn.f32 	%f5500, %f1874, %f1869, %f1877;
	mov.b32 	%f1878, %r602;
	mov.b32 	%f1879, %r603;
	mul.f32 	%f1880, %f1879, %f1871;
	fma.rn.f32 	%f5499, %f1878, %f1867, %f1880;
	mul.f32 	%f1881, %f1879, %f1873;
	fma.rn.f32 	%f1882, %f1878, %f1869, %f1881;
	fma.rn.f32 	%f1883, %f1874, %f1867, %f1876;
	st.local.v4.f32 	[%rd568], {%f1883, %f5500, %f5499, %f1882};
	bra.uni 	$L__BB0_352;

$L__BB0_405:
	mov.b32 	%r1224, %f5517;
	xor.b32  	%r1225, %r1224, -2147483648;
	mov.b32 	%f3529, %r1225;
	selp.f32 	%f5519, %f3529, %f5517, %p12;
	setp.geu.f32 	%p535, %f502, 0f00000000;
	@%p535 bra 	$L__BB0_409;

	cvt.rn.f32.s32 	%f5282, %r220;
	cvt.rzi.f32.f32 	%f3530, %f5282;
	setp.eq.f32 	%p536, %f3530, %f5282;
	@%p536 bra 	$L__BB0_409;

	mov.f32 	%f5519, 0f7FFFFFFF;

$L__BB0_409:
	cvt.rn.f32.s32 	%f5206, %r220;
	abs.f32 	%f5205, %f5206;
	abs.f32 	%f5204, %f502;
	add.f32 	%f3533, %f5204, %f5205;
	mov.b32 	%r1230, %f3533;
	setp.lt.s32 	%p539, %r1230, 2139095040;
	@%p539 bra 	$L__BB0_416;

	cvt.rn.f32.s32 	%f5276, %r220;
	abs.f32 	%f5275, %f5276;
	abs.f32 	%f5274, %f502;
	setp.gtu.f32 	%p540, %f5274, 0f7F800000;
	setp.gtu.f32 	%p541, %f5275, 0f7F800000;
	or.pred  	%p542, %p540, %p541;
	@%p542 bra 	$L__BB0_415;
	bra.uni 	$L__BB0_411;

$L__BB0_415:
	cvt.rn.f32.s32 	%f5281, %r220;
	add.f32 	%f5519, %f502, %f5281;
	bra.uni 	$L__BB0_416;

$L__BB0_422:
	mov.b32 	%r1253, %f5524;
	xor.b32  	%r1254, %r1253, -2147483648;
	mov.b32 	%f3664, %r1254;
	selp.f32 	%f5526, %f3664, %f5524, %p13;
	setp.geu.f32 	%p561, %f536, 0f00000000;
	@%p561 bra 	$L__BB0_426;

	mov.f32 	%f5300, 0fBF800000;
	cvt.rzi.f32.f32 	%f3666, %f5300;
	setp.eq.f32 	%p562, %f3666, 0fBF800000;
	@%p562 bra 	$L__BB0_426;

	mov.f32 	%f5526, 0f7FFFFFFF;

$L__BB0_426:
	add.f32 	%f3670, %f543, 0f3F800000;
	mov.b32 	%r1257, %f3670;
	setp.lt.s32 	%p564, %r1257, 2139095040;
	@%p564 bra 	$L__BB0_431;

	setp.gtu.f32 	%p565, %f543, 0f7F800000;
	@%p565 bra 	$L__BB0_430;
	bra.uni 	$L__BB0_428;

$L__BB0_430:
	add.f32 	%f5526, %f536, 0fBF800000;
	bra.uni 	$L__BB0_431;

$L__BB0_286:
	setp.neu.f32 	%p386, %f332, 0f7F800000;
	@%p386 bra 	$L__BB0_289;

	selp.f32 	%f5483, 0fFF800000, 0f7F800000, %p10;

$L__BB0_289:
	ld.global.u8 	%rs36, [%rd624+48];
	setp.eq.s16 	%p387, %rs36, 0;
	@%p387 bra 	$L__BB0_293;

	mov.f32 	%f5191, 0fBF000000;
	div.rn.f32 	%f2778, %f259, %f330;
	setp.lt.f32 	%p388, %f2778, 0f00800000;
	mul.f32 	%f2779, %f2778, 0f4B000000;
	selp.f32 	%f343, %f2779, %f2778, %p388;
	selp.f32 	%f2780, 0fC1B80000, 0f00000000, %p388;
	mov.b32 	%r944, %f343;
	add.s32 	%r945, %r944, -1059760811;
	and.b32  	%r946, %r945, -8388608;
	sub.s32 	%r947, %r944, %r946;
	mov.b32 	%f2781, %r947;
	cvt.rn.f32.s32 	%f2782, %r946;
	mov.f32 	%f2783, 0f34000000;
	fma.rn.f32 	%f2784, %f2782, %f2783, %f2780;
	add.f32 	%f2785, %f2781, 0fBF800000;
	mov.f32 	%f2786, 0f3E1039F6;
	mov.f32 	%f2787, 0fBE055027;
	fma.rn.f32 	%f2788, %f2787, %f2785, %f2786;
	mov.f32 	%f2789, 0fBDF8CDCC;
	fma.rn.f32 	%f2790, %f2788, %f2785, %f2789;
	mov.f32 	%f2791, 0f3E0F2955;
	fma.rn.f32 	%f2792, %f2790, %f2785, %f2791;
	mov.f32 	%f2793, 0fBE2AD8B9;
	fma.rn.f32 	%f2794, %f2792, %f2785, %f2793;
	mov.f32 	%f2795, 0f3E4CED0B;
	fma.rn.f32 	%f2796, %f2794, %f2785, %f2795;
	mov.f32 	%f2797, 0fBE7FFF22;
	fma.rn.f32 	%f2798, %f2796, %f2785, %f2797;
	mov.f32 	%f2799, 0f3EAAAA78;
	fma.rn.f32 	%f2800, %f2798, %f2785, %f2799;
	fma.rn.f32 	%f2802, %f2800, %f2785, %f5191;
	mul.f32 	%f2803, %f2785, %f2802;
	fma.rn.f32 	%f2804, %f2803, %f2785, %f2785;
	mov.f32 	%f2805, 0f3F317218;
	fma.rn.f32 	%f5484, %f2784, %f2805, %f2804;
	setp.lt.u32 	%p389, %r944, 2139095040;
	@%p389 bra 	$L__BB0_292;

	mov.f32 	%f2806, 0f7F800000;
	fma.rn.f32 	%f5484, %f343, %f2806, %f2806;

$L__BB0_292:
	setp.eq.f32 	%p390, %f343, 0f00000000;
	selp.f32 	%f2807, 0fFF800000, %f5484, %p390;
	add.f32 	%f5486, %f5486, %f2807;

$L__BB0_293:
	setp.eq.f32 	%p391, %f330, 0f3F800000;
	selp.f32 	%f2808, 0f3F800000, %f5483, %p391;
	mov.b64 	{%r948, %r949}, %rd173;
	mov.b64 	{%r950, %r951}, %rd172;
	mov.b32 	%f2809, %r950;
	mul.f32 	%f2810, %f2809, %f2808;
	mov.b32 	%f2811, %r951;
	mul.f32 	%f2812, %f2811, %f2808;
	mov.b32 	%f2813, %r948;
	mul.f32 	%f2814, %f2813, %f2808;
	mov.b32 	%f2815, %r949;
	mul.f32 	%f2816, %f2815, %f2808;
	mov.b64 	{%r952, %r953}, %rd175;
	mov.b64 	{%r954, %r955}, %rd174;
	mov.b32 	%f2817, %r954;
	mov.b32 	%f2818, %r955;
	mul.f32 	%f2819, %f2818, %f2814;
	mul.f32 	%f2820, %f2818, %f2816;
	mov.b32 	%f2821, %r952;
	mov.b32 	%f2822, %r953;
	mul.f32 	%f2823, %f2822, %f2814;
	mul.f32 	%f2824, %f2822, %f2816;
	fma.rn.f32 	%f2825, %f2817, %f2812, %f2820;
	mov.b32 	%r956, %f2825;
	fma.rn.f32 	%f2826, %f2817, %f2810, %f2819;
	mov.b32 	%r957, %f2826;
	fma.rn.f32 	%f2827, %f2821, %f2812, %f2824;
	mov.b32 	%r958, %f2827;
	fma.rn.f32 	%f2828, %f2821, %f2810, %f2823;
	mov.b32 	%r959, %f2828;
	mov.b64 	%rd1541, {%r959, %r958};
	mov.b64 	%rd1540, {%r957, %r956};
	bra.uni 	$L__BB0_294;

$L__BB0_298:
	setp.lt.s32 	%p402, %r143, 0;
	min.f32 	%f2851, %f358, %f357;
	max.f32 	%f2852, %f358, %f357;
	div.rn.f32 	%f2853, %f2851, %f2852;
	mul.rn.f32 	%f2854, %f2853, %f2853;
	mov.f32 	%f2855, 0fC0B59883;
	mov.f32 	%f2856, 0fBF52C7EA;
	fma.rn.f32 	%f2857, %f2854, %f2856, %f2855;
	mov.f32 	%f2858, 0fC0D21907;
	fma.rn.f32 	%f2859, %f2857, %f2854, %f2858;
	mul.f32 	%f2860, %f2854, %f2859;
	mul.f32 	%f2861, %f2853, %f2860;
	add.f32 	%f2862, %f2854, 0f41355DC0;
	mov.f32 	%f2863, 0f41E6BD60;
	fma.rn.f32 	%f2864, %f2862, %f2854, %f2863;
	mov.f32 	%f2865, 0f419D92C8;
	fma.rn.f32 	%f2866, %f2864, %f2854, %f2865;
	rcp.rn.f32 	%f2867, %f2866;
	fma.rn.f32 	%f2868, %f2861, %f2867, %f2853;
	mov.f32 	%f2869, 0f3FC90FDB;
	sub.f32 	%f2870, %f2869, %f2868;
	setp.gt.f32 	%p403, %f358, %f357;
	selp.f32 	%f2871, %f2870, %f2868, %p403;
	mov.f32 	%f2872, 0f40490FDB;
	sub.f32 	%f2873, %f2872, %f2871;
	selp.f32 	%f2874, %f2873, %f2871, %p402;
	mov.b32 	%r965, %f2874;
	or.b32  	%r966, %r144, %r965;
	mov.b32 	%f2875, %r966;
	add.f32 	%f2876, %f357, %f358;
	setp.le.f32 	%p404, %f2876, 0f7F800000;
	selp.f32 	%f5487, %f2875, %f2876, %p404;

$L__BB0_301:
	abs.f32 	%f363, %f352;
	setp.eq.f32 	%p406, %f363, 0f00000000;
	abs.f32 	%f364, %f353;
	setp.eq.f32 	%p407, %f364, 0f00000000;
	and.pred  	%p408, %p406, %p407;
	mov.b32 	%r145, %f352;
	mov.b32 	%r972, %f353;
	and.b32  	%r146, %r972, -2147483648;
	@%p408 bra 	$L__BB0_305;
	bra.uni 	$L__BB0_302;

$L__BB0_305:
	shr.s32 	%r977, %r145, 31;
	and.b32  	%r978, %r977, 1078530011;
	or.b32  	%r979, %r978, %r146;
	mov.b32 	%f5488, %r979;
	bra.uni 	$L__BB0_306;

$L__BB0_302:
	setp.eq.f32 	%p409, %f363, 0f7F800000;
	setp.eq.f32 	%p410, %f364, 0f7F800000;
	and.pred  	%p411, %p409, %p410;
	@%p411 bra 	$L__BB0_304;
	bra.uni 	$L__BB0_303;

$L__BB0_304:
	setp.lt.s32 	%p415, %r145, 0;
	selp.b32 	%r975, 1075235812, 1061752795, %p415;
	or.b32  	%r976, %r975, %r146;
	mov.b32 	%f5488, %r976;
	bra.uni 	$L__BB0_306;

$L__BB0_303:
	setp.lt.s32 	%p412, %r145, 0;
	min.f32 	%f2877, %f364, %f363;
	max.f32 	%f2878, %f364, %f363;
	div.rn.f32 	%f2879, %f2877, %f2878;
	mul.rn.f32 	%f2880, %f2879, %f2879;
	mov.f32 	%f2881, 0fC0B59883;
	mov.f32 	%f2882, 0fBF52C7EA;
	fma.rn.f32 	%f2883, %f2880, %f2882, %f2881;
	mov.f32 	%f2884, 0fC0D21907;
	fma.rn.f32 	%f2885, %f2883, %f2880, %f2884;
	mul.f32 	%f2886, %f2880, %f2885;
	mul.f32 	%f2887, %f2879, %f2886;
	add.f32 	%f2888, %f2880, 0f41355DC0;
	mov.f32 	%f2889, 0f41E6BD60;
	fma.rn.f32 	%f2890, %f2888, %f2880, %f2889;
	mov.f32 	%f2891, 0f419D92C8;
	fma.rn.f32 	%f2892, %f2890, %f2880, %f2891;
	rcp.rn.f32 	%f2893, %f2892;
	fma.rn.f32 	%f2894, %f2887, %f2893, %f2879;
	mov.f32 	%f2895, 0f3FC90FDB;
	sub.f32 	%f2896, %f2895, %f2894;
	setp.gt.f32 	%p413, %f364, %f363;
	selp.f32 	%f2897, %f2896, %f2894, %p413;
	mov.f32 	%f2898, 0f40490FDB;
	sub.f32 	%f2899, %f2898, %f2897;
	selp.f32 	%f2900, %f2899, %f2897, %p412;
	mov.b32 	%r973, %f2900;
	or.b32  	%r974, %r146, %r973;
	mov.b32 	%f2901, %r974;
	add.f32 	%f2902, %f363, %f364;
	setp.le.f32 	%p414, %f2902, 0f7F800000;
	selp.f32 	%f5488, %f2901, %f2902, %p414;

$L__BB0_306:
	sub.f32 	%f2903, %f5488, %f5487;
	mul.f32 	%f369, %f2903, 0f3F000000;
	add.f32 	%f2904, %f5487, %f5488;
	mul.f32 	%f370, %f2904, 0f3F000000;
	mul.f32 	%f2905, %f369, 0f3F22F983;
	cvt.rni.s32.f32 	%r1770, %f2905;
	cvt.rn.f32.s32 	%f2906, %r1770;
	mov.f32 	%f2907, 0fBFC90FDA;
	fma.rn.f32 	%f2908, %f2906, %f2907, %f369;
	mov.f32 	%f2909, 0fB3A22168;
	fma.rn.f32 	%f2910, %f2906, %f2909, %f2908;
	mov.f32 	%f2911, 0fA7C234C5;
	fma.rn.f32 	%f5489, %f2906, %f2911, %f2910;
	abs.f32 	%f372, %f369;
	setp.leu.f32 	%p416, %f372, 0f47CE4780;
	@%p416 bra 	$L__BB0_314;

	setp.eq.f32 	%p417, %f372, 0f7F800000;
	@%p417 bra 	$L__BB0_313;
	bra.uni 	$L__BB0_308;

$L__BB0_313:
	mul.rn.f32 	%f5489, %f369, %f1060;
	bra.uni 	$L__BB0_314;

$L__BB0_411:
	cvt.rn.f32.s32 	%f5278, %r220;
	abs.f32 	%f5277, %f5278;
	setp.eq.f32 	%p543, %f5277, 0f7F800000;
	@%p543 bra 	$L__BB0_414;
	bra.uni 	$L__BB0_412;

$L__BB0_414:
	abs.f32 	%f5280, %f502;
	setp.gt.f32 	%p546, %f5280, 0f3F800000;
	selp.b32 	%r1234, 2139095040, 0, %p546;
	xor.b32  	%r1235, %r1234, 2139095040;
	setp.lt.s32 	%p547, %r220, 0;
	selp.b32 	%r1236, %r1235, %r1234, %p547;
	mov.b32 	%f3534, %r1236;
	setp.eq.f32 	%p548, %f502, 0fBF800000;
	selp.f32 	%f5519, 0f3F800000, %f3534, %p548;
	bra.uni 	$L__BB0_416;

$L__BB0_428:
	setp.neu.f32 	%p566, %f543, 0f7F800000;
	@%p566 bra 	$L__BB0_431;

	selp.f32 	%f5526, 0f80000000, 0f00000000, %p13;

$L__BB0_431:
	mov.f32 	%f5295, 0f00000000;
	mul.f32 	%f5294, %f5499, %f5605;
	fma.rn.f32 	%f5293, %f5515, %f5500, %f5294;
	mul.f32 	%f5292, %f5605, %f5605;
	fma.rn.f32 	%f5291, %f5500, %f5500, %f5292;
	mul.f32 	%f5290, %f5499, %f5499;
	fma.rn.f32 	%f5289, %f5515, %f5515, %f5290;
	add.u64 	%rd1479, %SPL, 0;
	setp.eq.f32 	%p567, %f536, 0f3F800000;
	mov.u32 	%r1258, 1065353216;
	selp.f32 	%f3671, 0f3F800000, %f5526, %p567;
	mul.f32 	%f3672, %f541, %f3671;
	add.f32 	%f3673, %f5289, 0f00000000;
	add.f32 	%f3674, %f3673, %f5291;
	mul.f32 	%f3675, %f3674, 0f3F000000;
	sub.f32 	%f3676, %f5289, %f3675;
	sub.f32 	%f3677, %f5291, %f3675;
	mul.f32 	%f5527, %f3676, %f3672;
	mul.f32 	%f5528, %f5293, %f3672;
	mul.f32 	%f5530, %f3677, %f3672;
	fma.rn.f32 	%f3678, %f536, %f536, 0fBF800000;
	mul.f32 	%f3679, %f537, 0f3F000000;
	mul.f32 	%f3680, %f3678, %f3679;
	add.u64 	%rd1020, %SPL, 32;
	st.local.v4.f32 	[%rd1020], {%f5295, %f5295, %f5295, %f5295};
	mov.u64 	%rd1021, 0;
	st.local.v2.u64 	[%rd1479], {%rd1021, %rd1021};
	st.local.u32 	[%rd1479], %r1258;
	st.local.u32 	[%rd1479+12], %r1258;
	ld.local.v4.f32 	{%f3682, %f3683, %f3684, %f3685}, [%rd1479];
	mul.f32 	%f5531, %f3680, %f3682;
	mul.f32 	%f5532, %f3680, %f3683;
	mul.f32 	%f5533, %f3680, %f3684;
	mul.f32 	%f5534, %f3680, %f3685;
	setp.ltu.f32 	%p568, %f536, 0f3F800000;
	mov.f32 	%f5529, %f5528;
	@%p568 bra 	$L__BB0_433;

	mov.f32 	%f5296, 0f00000000;
	add.f32 	%f5527, %f5527, %f5531;
	add.f32 	%f570, %f5528, %f5532;
	add.f32 	%f5529, %f5528, %f5533;
	add.f32 	%f5530, %f5530, %f5534;
	st.local.v4.f32 	[%rd1020], {%f5296, %f5296, %f5296, %f5296};
	mov.f32 	%f5528, %f570;
	mov.f32 	%f5531, %f5296;
	mov.f32 	%f5532, %f5296;
	mov.f32 	%f5533, %f5296;
	mov.f32 	%f5534, %f5296;

$L__BB0_433:
	mov.b32 	%f5299, %r349;
	mul.f32 	%f5298, %f5299, 0f3F7FBE77;
	fma.rn.f32 	%f5297, %f5299, %f5298, 0f3A83126F;
	fma.rn.f32 	%f3694, %f5297, %f5529, %f5533;
	mov.b32 	%r1259, %f3694;
	fma.rn.f32 	%f3695, %f5297, %f5530, %f5534;
	mov.b32 	%r1260, %f3695;
	fma.rn.f32 	%f3696, %f5297, %f5527, %f5531;
	mov.b32 	%r1261, %f3696;
	fma.rn.f32 	%f3697, %f5297, %f5528, %f5532;
	mov.b32 	%r1262, %f3697;
	mov.b64 	%rd1572, {%r1261, %r1262};
	mov.b64 	%rd1573, {%r1259, %r1260};
	bra.uni 	$L__BB0_466;

$L__BB0_436:
	setp.lt.s32 	%p575, %r221, 0;
	min.f32 	%f3718, %f589, %f588;
	max.f32 	%f3719, %f589, %f588;
	div.rn.f32 	%f3720, %f3718, %f3719;
	mul.rn.f32 	%f3721, %f3720, %f3720;
	mov.f32 	%f3722, 0fC0B59883;
	mov.f32 	%f3723, 0fBF52C7EA;
	fma.rn.f32 	%f3724, %f3721, %f3723, %f3722;
	mov.f32 	%f3725, 0fC0D21907;
	fma.rn.f32 	%f3726, %f3724, %f3721, %f3725;
	mul.f32 	%f3727, %f3721, %f3726;
	mul.f32 	%f3728, %f3720, %f3727;
	add.f32 	%f3729, %f3721, 0f41355DC0;
	mov.f32 	%f3730, 0f41E6BD60;
	fma.rn.f32 	%f3731, %f3729, %f3721, %f3730;
	mov.f32 	%f3732, 0f419D92C8;
	fma.rn.f32 	%f3733, %f3731, %f3721, %f3732;
	rcp.rn.f32 	%f3734, %f3733;
	fma.rn.f32 	%f3735, %f3728, %f3734, %f3720;
	mov.f32 	%f3736, 0f3FC90FDB;
	sub.f32 	%f3737, %f3736, %f3735;
	setp.gt.f32 	%p576, %f589, %f588;
	selp.f32 	%f3738, %f3737, %f3735, %p576;
	mov.f32 	%f3739, 0f40490FDB;
	sub.f32 	%f3740, %f3739, %f3738;
	selp.f32 	%f3741, %f3740, %f3738, %p575;
	mov.b32 	%r1264, %f3741;
	or.b32  	%r1265, %r222, %r1264;
	mov.b32 	%f3742, %r1265;
	add.f32 	%f3743, %f588, %f589;
	setp.le.f32 	%p577, %f3743, 0f7F800000;
	selp.f32 	%f5535, %f3742, %f3743, %p577;

$L__BB0_439:
	abs.f32 	%f594, %f584;
	setp.eq.f32 	%p579, %f594, 0f00000000;
	abs.f32 	%f595, %f585;
	setp.eq.f32 	%p580, %f595, 0f00000000;
	and.pred  	%p581, %p579, %p580;
	mov.b32 	%r223, %f584;
	mov.b32 	%r1271, %f585;
	and.b32  	%r224, %r1271, -2147483648;
	@%p581 bra 	$L__BB0_443;
	bra.uni 	$L__BB0_440;

$L__BB0_443:
	shr.s32 	%r1276, %r223, 31;
	and.b32  	%r1277, %r1276, 1078530011;
	or.b32  	%r1278, %r1277, %r224;
	mov.b32 	%f5536, %r1278;
	bra.uni 	$L__BB0_444;

$L__BB0_440:
	setp.eq.f32 	%p582, %f594, 0f7F800000;
	setp.eq.f32 	%p583, %f595, 0f7F800000;
	and.pred  	%p584, %p582, %p583;
	@%p584 bra 	$L__BB0_442;
	bra.uni 	$L__BB0_441;

$L__BB0_442:
	setp.lt.s32 	%p588, %r223, 0;
	selp.b32 	%r1274, 1075235812, 1061752795, %p588;
	or.b32  	%r1275, %r1274, %r224;
	mov.b32 	%f5536, %r1275;
	bra.uni 	$L__BB0_444;

$L__BB0_441:
	setp.lt.s32 	%p585, %r223, 0;
	min.f32 	%f3744, %f595, %f594;
	max.f32 	%f3745, %f595, %f594;
	div.rn.f32 	%f3746, %f3744, %f3745;
	mul.rn.f32 	%f3747, %f3746, %f3746;
	mov.f32 	%f3748, 0fC0B59883;
	mov.f32 	%f3749, 0fBF52C7EA;
	fma.rn.f32 	%f3750, %f3747, %f3749, %f3748;
	mov.f32 	%f3751, 0fC0D21907;
	fma.rn.f32 	%f3752, %f3750, %f3747, %f3751;
	mul.f32 	%f3753, %f3747, %f3752;
	mul.f32 	%f3754, %f3746, %f3753;
	add.f32 	%f3755, %f3747, 0f41355DC0;
	mov.f32 	%f3756, 0f41E6BD60;
	fma.rn.f32 	%f3757, %f3755, %f3747, %f3756;
	mov.f32 	%f3758, 0f419D92C8;
	fma.rn.f32 	%f3759, %f3757, %f3747, %f3758;
	rcp.rn.f32 	%f3760, %f3759;
	fma.rn.f32 	%f3761, %f3754, %f3760, %f3746;
	mov.f32 	%f3762, 0f3FC90FDB;
	sub.f32 	%f3763, %f3762, %f3761;
	setp.gt.f32 	%p586, %f595, %f594;
	selp.f32 	%f3764, %f3763, %f3761, %p586;
	mov.f32 	%f3765, 0f40490FDB;
	sub.f32 	%f3766, %f3765, %f3764;
	selp.f32 	%f3767, %f3766, %f3764, %p585;
	mov.b32 	%r1272, %f3767;
	or.b32  	%r1273, %r224, %r1272;
	mov.b32 	%f3768, %r1273;
	add.f32 	%f3769, %f594, %f595;
	setp.le.f32 	%p587, %f3769, 0f7F800000;
	selp.f32 	%f5536, %f3768, %f3769, %p587;

$L__BB0_444:
	sub.f32 	%f3770, %f5536, %f5535;
	mul.f32 	%f600, %f3770, 0f3F000000;
	add.f32 	%f3771, %f5535, %f5536;
	mul.f32 	%f601, %f3771, 0f3F000000;
	mul.f32 	%f3772, %f600, 0f3F22F983;
	cvt.rni.s32.f32 	%r1789, %f3772;
	cvt.rn.f32.s32 	%f3773, %r1789;
	mov.f32 	%f3774, 0fBFC90FDA;
	fma.rn.f32 	%f3775, %f3773, %f3774, %f600;
	mov.f32 	%f3776, 0fB3A22168;
	fma.rn.f32 	%f3777, %f3773, %f3776, %f3775;
	mov.f32 	%f3778, 0fA7C234C5;
	fma.rn.f32 	%f5537, %f3773, %f3778, %f3777;
	abs.f32 	%f603, %f600;
	setp.leu.f32 	%p589, %f603, 0f47CE4780;
	@%p589 bra 	$L__BB0_452;

	setp.eq.f32 	%p590, %f603, 0f7F800000;
	@%p590 bra 	$L__BB0_451;
	bra.uni 	$L__BB0_446;

$L__BB0_451:
	mov.f32 	%f3781, 0f00000000;
	mul.rn.f32 	%f5537, %f600, %f3781;
	bra.uni 	$L__BB0_452;

$L__BB0_263:
	mov.b32 	%r911, %f5476;
	xor.b32  	%r912, %r911, -2147483648;
	mov.b32 	%f2632, %r912;
	selp.f32 	%f5478, %f2632, %f5476, %p9;
	setp.geu.f32 	%p362, %f311, 0f00000000;
	@%p362 bra 	$L__BB0_267;

	mov.f32 	%f5203, 0f3F000000;
	cvt.rzi.f32.f32 	%f2634, %f5203;
	setp.eq.f32 	%p363, %f2634, 0f3F000000;
	@%p363 bra 	$L__BB0_267;

	mov.f32 	%f5478, 0f7FFFFFFF;

$L__BB0_267:
	abs.f32 	%f5200, %f311;
	add.f32 	%f2637, %f5200, 0f3F000000;
	mov.b32 	%r913, %f2637;
	setp.lt.s32 	%p365, %r913, 2139095040;
	@%p365 bra 	$L__BB0_272;

	abs.f32 	%f5201, %f311;
	setp.gtu.f32 	%p366, %f5201, 0f7F800000;
	@%p366 bra 	$L__BB0_271;
	bra.uni 	$L__BB0_269;

$L__BB0_271:
	add.f32 	%f5478, %f311, 0f3F000000;
	bra.uni 	$L__BB0_272;

$L__BB0_308:
	mov.b32 	%r148, %f369;
	bfe.u32 	%r982, %r148, 23, 8;
	add.s32 	%r149, %r982, -128;
	shl.b32 	%r983, %r148, 8;
	or.b32  	%r150, %r983, -2147483648;
	shr.u32 	%r151, %r149, 5;
	add.u64 	%rd869, %SP, 32;
	add.u64 	%rd1543, %SPL, 32;
	mov.u32 	%r1766, 0;
	mov.u64 	%rd1542, __cudart_i2opi_f;
	mov.u32 	%r1767, %r1766;

$L__BB0_309:
	.pragma "nounroll";
	mov.u32 	%r153, %r1767;
	ld.global.nc.u32 	%r986, [%rd1542];
	// begin inline asm
	{
	mad.lo.cc.u32   %r984, %r986, %r150, %r153;
	madc.hi.u32     %r1767, %r986, %r150,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1543], %r984;
	add.s64 	%rd1543, %rd1543, 4;
	add.s64 	%rd1542, %rd1542, 4;
	add.s32 	%r1766, %r1766, 1;
	setp.ne.s32 	%p418, %r1766, 6;
	@%p418 bra 	$L__BB0_309;

	mov.u32 	%r991, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r989, %r991, %r150, %r153;
	madc.hi.u32     %r990, %r991, %r150,  0;
	}
	// end inline asm
	st.local.u32 	[%rd122], %r990;
	mov.u32 	%r994, 4;
	sub.s32 	%r156, %r994, %r151;
	mov.u32 	%r995, 6;
	sub.s32 	%r996, %r995, %r151;
	cvta.to.local.u64 	%rd871, %rd869;
	mul.wide.s32 	%rd872, %r996, 4;
	add.s64 	%rd873, %rd871, %rd872;
	ld.local.u32 	%r1768, [%rd873];
	ld.local.u32 	%r1769, [%rd873+-4];
	and.b32  	%r159, %r149, 31;
	setp.eq.s32 	%p419, %r159, 0;
	@%p419 bra 	$L__BB0_312;

	mov.u32 	%r997, 32;
	sub.s32 	%r998, %r997, %r159;
	shr.u32 	%r999, %r1769, %r998;
	shl.b32 	%r1000, %r1768, %r159;
	add.s32 	%r1768, %r999, %r1000;
	mul.wide.s32 	%rd876, %r156, 4;
	add.s64 	%rd877, %rd871, %rd876;
	ld.local.u32 	%r1001, [%rd877];
	shr.u32 	%r1002, %r1001, %r998;
	shl.b32 	%r1003, %r1769, %r159;
	add.s32 	%r1769, %r1002, %r1003;

$L__BB0_312:
	and.b32  	%r1004, %r148, -2147483648;
	shr.u32 	%r1005, %r1769, 30;
	shl.b32 	%r1006, %r1768, 2;
	or.b32  	%r1007, %r1005, %r1006;
	shr.u32 	%r1008, %r1007, 31;
	shr.u32 	%r1009, %r1768, 30;
	add.s32 	%r1010, %r1008, %r1009;
	neg.s32 	%r1011, %r1010;
	setp.eq.s32 	%p420, %r1004, 0;
	selp.b32 	%r1770, %r1010, %r1011, %p420;
	setp.ne.s32 	%p421, %r1008, 0;
	xor.b32  	%r1012, %r1004, -2147483648;
	selp.b32 	%r1013, %r1012, %r1004, %p421;
	selp.b32 	%r1014, -1, 0, %p421;
	xor.b32  	%r1015, %r1007, %r1014;
	shl.b32 	%r1016, %r1769, 2;
	xor.b32  	%r1017, %r1016, %r1014;
	cvt.u64.u32 	%rd878, %r1015;
	cvt.u64.u32 	%rd879, %r1017;
	bfi.b64 	%rd880, %rd878, %rd879, 32, 32;
	cvt.rn.f64.s64 	%fd13, %rd880;
	mul.f64 	%fd14, %fd13, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2912, %fd14;
	setp.eq.s32 	%p422, %r1013, 0;
	neg.f32 	%f2913, %f2912;
	selp.f32 	%f5489, %f2912, %f2913, %p422;

$L__BB0_314:
	mul.f32 	%f2915, %f370, 0f3F22F983;
	cvt.rni.s32.f32 	%r1775, %f2915;
	cvt.rn.f32.s32 	%f2916, %r1775;
	fma.rn.f32 	%f2918, %f2916, %f2907, %f370;
	fma.rn.f32 	%f2920, %f2916, %f2909, %f2918;
	fma.rn.f32 	%f5490, %f2916, %f2911, %f2920;
	abs.f32 	%f377, %f370;
	setp.leu.f32 	%p423, %f377, 0f47CE4780;
	@%p423 bra 	$L__BB0_322;

	setp.eq.f32 	%p424, %f377, 0f7F800000;
	@%p424 bra 	$L__BB0_321;
	bra.uni 	$L__BB0_316;

$L__BB0_321:
	mul.rn.f32 	%f5490, %f370, %f1060;
	bra.uni 	$L__BB0_322;

$L__BB0_316:
	mov.b32 	%r167, %f370;
	bfe.u32 	%r1020, %r167, 23, 8;
	add.s32 	%r168, %r1020, -128;
	shl.b32 	%r1021, %r167, 8;
	or.b32  	%r169, %r1021, -2147483648;
	shr.u32 	%r170, %r168, 5;
	add.u64 	%rd882, %SP, 32;
	add.u64 	%rd1545, %SPL, 32;
	mov.u32 	%r1771, 0;
	mov.u64 	%rd1544, __cudart_i2opi_f;
	mov.u32 	%r1772, %r1771;

$L__BB0_317:
	.pragma "nounroll";
	mov.u32 	%r172, %r1772;
	ld.global.nc.u32 	%r1024, [%rd1544];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1022, %r1024, %r169, %r172;
	madc.hi.u32     %r1772, %r1024, %r169,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1545], %r1022;
	add.s64 	%rd1545, %rd1545, 4;
	add.s64 	%rd1544, %rd1544, 4;
	add.s32 	%r1771, %r1771, 1;
	setp.ne.s32 	%p425, %r1771, 6;
	@%p425 bra 	$L__BB0_317;

	mov.u32 	%r1029, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1027, %r1029, %r169, %r172;
	madc.hi.u32     %r1028, %r1029, %r169,  0;
	}
	// end inline asm
	st.local.u32 	[%rd122], %r1028;
	mov.u32 	%r1032, 4;
	sub.s32 	%r175, %r1032, %r170;
	mov.u32 	%r1033, 6;
	sub.s32 	%r1034, %r1033, %r170;
	cvta.to.local.u64 	%rd884, %rd882;
	mul.wide.s32 	%rd885, %r1034, 4;
	add.s64 	%rd886, %rd884, %rd885;
	ld.local.u32 	%r1773, [%rd886];
	ld.local.u32 	%r1774, [%rd886+-4];
	and.b32  	%r178, %r168, 31;
	setp.eq.s32 	%p426, %r178, 0;
	@%p426 bra 	$L__BB0_320;

	mov.u32 	%r1035, 32;
	sub.s32 	%r1036, %r1035, %r178;
	shr.u32 	%r1037, %r1774, %r1036;
	shl.b32 	%r1038, %r1773, %r178;
	add.s32 	%r1773, %r1037, %r1038;
	mul.wide.s32 	%rd889, %r175, 4;
	add.s64 	%rd890, %rd884, %rd889;
	ld.local.u32 	%r1039, [%rd890];
	shr.u32 	%r1040, %r1039, %r1036;
	shl.b32 	%r1041, %r1774, %r178;
	add.s32 	%r1774, %r1040, %r1041;

$L__BB0_320:
	and.b32  	%r1042, %r167, -2147483648;
	shr.u32 	%r1043, %r1774, 30;
	shl.b32 	%r1044, %r1773, 2;
	or.b32  	%r1045, %r1043, %r1044;
	shr.u32 	%r1046, %r1045, 31;
	shr.u32 	%r1047, %r1773, 30;
	add.s32 	%r1048, %r1046, %r1047;
	neg.s32 	%r1049, %r1048;
	setp.eq.s32 	%p427, %r1042, 0;
	selp.b32 	%r1775, %r1048, %r1049, %p427;
	setp.ne.s32 	%p428, %r1046, 0;
	xor.b32  	%r1050, %r1042, -2147483648;
	selp.b32 	%r1051, %r1050, %r1042, %p428;
	selp.b32 	%r1052, -1, 0, %p428;
	xor.b32  	%r1053, %r1045, %r1052;
	shl.b32 	%r1054, %r1774, 2;
	xor.b32  	%r1055, %r1054, %r1052;
	cvt.u64.u32 	%rd891, %r1053;
	cvt.u64.u32 	%rd892, %r1055;
	bfi.b64 	%rd893, %rd891, %rd892, 32, 32;
	cvt.rn.f64.s64 	%fd15, %rd893;
	mul.f64 	%fd16, %fd15, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2922, %fd16;
	setp.eq.s32 	%p429, %r1051, 0;
	neg.f32 	%f2923, %f2922;
	selp.f32 	%f5490, %f2922, %f2923, %p429;

$L__BB0_322:
	mov.f32 	%f5360, 0f3FB8AA3B;
	mov.f32 	%f5159, 0f3F800000;
	mul.f32 	%f2925, %f5489, %f5489;
	mov.f32 	%f2926, 0fBAB607ED;
	mov.f32 	%f2927, 0f37CBAC00;
	fma.rn.f32 	%f2928, %f2927, %f2925, %f2926;
	mov.f32 	%f2929, 0f3D2AAABB;
	fma.rn.f32 	%f2930, %f2928, %f2925, %f2929;
	mov.f32 	%f2931, 0fBEFFFFFF;
	fma.rn.f32 	%f2932, %f2930, %f2925, %f2931;
	fma.rn.f32 	%f2934, %f2932, %f2925, %f5159;
	mov.f32 	%f2935, 0f3C0885E4;
	mov.f32 	%f5492, 0fB94D4153;
	fma.rn.f32 	%f2937, %f5492, %f2925, %f2935;
	mov.f32 	%f2938, 0fBE2AAAA8;
	fma.rn.f32 	%f2939, %f2937, %f2925, %f2938;
	fma.rn.f32 	%f2941, %f2925, %f5489, %f1060;
	fma.rn.f32 	%f2942, %f2939, %f2941, %f5489;
	and.b32  	%r1056, %r1770, 1;
	setp.eq.b32 	%p430, %r1056, 1;
	selp.f32 	%f2943, %f2934, %f2942, %p430;
	selp.f32 	%f2944, %f2942, %f2934, %p430;
	neg.f32 	%f2945, %f2943;
	and.b32  	%r1057, %r1770, 2;
	setp.eq.s32 	%p431, %r1057, 0;
	selp.f32 	%f2946, %f2943, %f2945, %p431;
	neg.f32 	%f2947, %f2944;
	add.s32 	%r1058, %r1770, 1;
	and.b32  	%r1059, %r1058, 2;
	setp.eq.s32 	%p432, %r1059, 0;
	selp.f32 	%f2948, %f2944, %f2947, %p432;
	mul.f32 	%f2949, %f5490, %f5490;
	fma.rn.f32 	%f2950, %f2927, %f2949, %f2926;
	fma.rn.f32 	%f2951, %f2950, %f2949, %f2929;
	fma.rn.f32 	%f2952, %f2951, %f2949, %f2931;
	fma.rn.f32 	%f2953, %f2952, %f2949, %f5159;
	fma.rn.f32 	%f2954, %f2949, %f5490, %f1060;
	fma.rn.f32 	%f2955, %f5492, %f2949, %f2935;
	fma.rn.f32 	%f2956, %f2955, %f2949, %f2938;
	fma.rn.f32 	%f2957, %f2956, %f2954, %f5490;
	and.b32  	%r1060, %r1775, 1;
	setp.eq.b32 	%p433, %r1060, 1;
	selp.f32 	%f2958, %f2953, %f2957, %p433;
	selp.f32 	%f2959, %f2957, %f2953, %p433;
	and.b32  	%r1061, %r1775, 2;
	setp.eq.s32 	%p434, %r1061, 0;
	neg.f32 	%f2960, %f2958;
	selp.f32 	%f2961, %f2958, %f2960, %p434;
	add.s32 	%r1062, %r1775, 1;
	and.b32  	%r1063, %r1062, 2;
	setp.eq.s32 	%p435, %r1063, 0;
	neg.f32 	%f2962, %f2959;
	selp.f32 	%f2963, %f2959, %f2962, %p435;
	mov.b32 	%r1064, %f2963;
	neg.f32 	%f2964, %f2961;
	mov.b32 	%r1065, %f2961;
	cvt.u64.u32 	%rd894, %r1065;
	cvt.u64.u32 	%rd895, %r1064;
	bfi.b64 	%rd195, %rd894, %rd895, 32, 32;
	mov.b32 	%r1066, %f2964;
	cvt.u64.u32 	%rd896, %r1066;
	bfi.b64 	%rd196, %rd895, %rd896, 32, 32;
	mul.f32 	%f2965, %f355, %f2946;
	mov.b32 	%r1067, %f2965;
	cvt.u64.u32 	%rd897, %r1067;
	mov.b32 	%r1068, %f2948;
	cvt.u64.u32 	%rd898, %r1068;
	bfi.b64 	%rd197, %rd897, %rd898, 32, 32;
	neg.f32 	%f2966, %f2946;
	mov.b32 	%r1069, %f2966;
	mul.f32 	%f2967, %f355, %f2948;
	mov.b32 	%r1070, %f2967;
	cvt.u64.u32 	%rd899, %r1070;
	cvt.u64.u32 	%rd900, %r1069;
	bfi.b64 	%rd198, %rd899, %rd900, 32, 32;
	ld.global.f32 	%f2968, [%rd624+44];
	ld.f32 	%f2969, [%rd184];
	mul.f32 	%f2970, %f2969, %f2968;
	ld.global.f32 	%f2971, [%rd624+52];
	sub.f32 	%f2972, %f2970, %f2971;
	ld.global.f32 	%f2973, [%rd624+48];
	mul.f32 	%f2974, %f2969, %f2973;
	neg.f32 	%f2975, %f2974;
	mov.f32 	%f2976, 0f3F000000;
	mov.f32 	%f2977, 0f3BBB989D;
	fma.rn.f32 	%f2978, %f2975, %f2977, %f2976;
	mov.f32 	%f2980, 0f437C0000;
	cvt.sat.f32.f32 	%f2981, %f2978;
	mov.f32 	%f2982, 0f4B400001;
	fma.rm.f32 	%f2983, %f2981, %f2980, %f2982;
	add.f32 	%f2984, %f2983, 0fCB40007F;
	neg.f32 	%f2985, %f2984;
	fma.rn.f32 	%f2986, %f2975, %f5360, %f2985;
	mov.f32 	%f2987, 0f32A57060;
	fma.rn.f32 	%f2988, %f2975, %f2987, %f2986;
	mov.b32 	%r1071, %f2983;
	shl.b32 	%r1072, %r1071, 23;
	mov.b32 	%f2989, %r1072;
	ex2.approx.ftz.f32 	%f2990, %f2988;
	mul.f32 	%f2991, %f2990, %f2989;
	ld.global.f32 	%f2992, [%rd624+40];
	fma.rn.f32 	%f381, %f2972, %f2991, %f2992;
	mul.f32 	%f2993, %f381, 0f3F22F983;
	cvt.rni.s32.f32 	%r1780, %f2993;
	cvt.rn.f32.s32 	%f2994, %r1780;
	fma.rn.f32 	%f2996, %f2994, %f2907, %f381;
	fma.rn.f32 	%f2998, %f2994, %f2909, %f2996;
	fma.rn.f32 	%f5491, %f2994, %f2911, %f2998;
	abs.f32 	%f383, %f381;
	setp.leu.f32 	%p436, %f383, 0f47CE4780;
	@%p436 bra 	$L__BB0_330;

	setp.eq.f32 	%p437, %f383, 0f7F800000;
	@%p437 bra 	$L__BB0_329;
	bra.uni 	$L__BB0_324;

$L__BB0_329:
	mul.rn.f32 	%f5491, %f381, %f1060;
	bra.uni 	$L__BB0_330;

$L__BB0_324:
	mov.b32 	%r186, %f381;
	bfe.u32 	%r1075, %r186, 23, 8;
	add.s32 	%r187, %r1075, -128;
	shl.b32 	%r1076, %r186, 8;
	or.b32  	%r188, %r1076, -2147483648;
	shr.u32 	%r189, %r187, 5;
	add.u64 	%rd905, %SP, 32;
	add.u64 	%rd1547, %SPL, 32;
	mov.u32 	%r1776, 0;
	mov.u64 	%rd1546, __cudart_i2opi_f;
	mov.u32 	%r1777, %r1776;

$L__BB0_325:
	.pragma "nounroll";
	mov.u32 	%r191, %r1777;
	ld.global.nc.u32 	%r1079, [%rd1546];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1077, %r1079, %r188, %r191;
	madc.hi.u32     %r1777, %r1079, %r188,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1547], %r1077;
	add.s64 	%rd1547, %rd1547, 4;
	add.s64 	%rd1546, %rd1546, 4;
	add.s32 	%r1776, %r1776, 1;
	setp.ne.s32 	%p438, %r1776, 6;
	@%p438 bra 	$L__BB0_325;

	mov.u32 	%r1084, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1082, %r1084, %r188, %r191;
	madc.hi.u32     %r1083, %r1084, %r188,  0;
	}
	// end inline asm
	st.local.u32 	[%rd122], %r1083;
	mov.u32 	%r1087, 4;
	sub.s32 	%r194, %r1087, %r189;
	mov.u32 	%r1088, 6;
	sub.s32 	%r1089, %r1088, %r189;
	cvta.to.local.u64 	%rd907, %rd905;
	mul.wide.s32 	%rd908, %r1089, 4;
	add.s64 	%rd909, %rd907, %rd908;
	ld.local.u32 	%r1778, [%rd909];
	ld.local.u32 	%r1779, [%rd909+-4];
	and.b32  	%r197, %r187, 31;
	setp.eq.s32 	%p439, %r197, 0;
	@%p439 bra 	$L__BB0_328;

	mov.u32 	%r1090, 32;
	sub.s32 	%r1091, %r1090, %r197;
	shr.u32 	%r1092, %r1779, %r1091;
	shl.b32 	%r1093, %r1778, %r197;
	add.s32 	%r1778, %r1092, %r1093;
	mul.wide.s32 	%rd912, %r194, 4;
	add.s64 	%rd913, %rd907, %rd912;
	ld.local.u32 	%r1094, [%rd913];
	shr.u32 	%r1095, %r1094, %r1091;
	shl.b32 	%r1096, %r1779, %r197;
	add.s32 	%r1779, %r1095, %r1096;

$L__BB0_328:
	and.b32  	%r1097, %r186, -2147483648;
	shr.u32 	%r1098, %r1779, 30;
	shl.b32 	%r1099, %r1778, 2;
	or.b32  	%r1100, %r1098, %r1099;
	shr.u32 	%r1101, %r1100, 31;
	shr.u32 	%r1102, %r1778, 30;
	add.s32 	%r1103, %r1101, %r1102;
	neg.s32 	%r1104, %r1103;
	setp.eq.s32 	%p440, %r1097, 0;
	selp.b32 	%r1780, %r1103, %r1104, %p440;
	setp.ne.s32 	%p441, %r1101, 0;
	xor.b32  	%r1105, %r1097, -2147483648;
	selp.b32 	%r1106, %r1105, %r1097, %p441;
	selp.b32 	%r1107, -1, 0, %p441;
	xor.b32  	%r1108, %r1100, %r1107;
	shl.b32 	%r1109, %r1779, 2;
	xor.b32  	%r1110, %r1109, %r1107;
	cvt.u64.u32 	%rd914, %r1108;
	cvt.u64.u32 	%rd915, %r1110;
	bfi.b64 	%rd916, %rd914, %rd915, 32, 32;
	cvt.rn.f64.s64 	%fd17, %rd916;
	mul.f64 	%fd18, %fd17, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3000, %fd18;
	setp.eq.s32 	%p442, %r1106, 0;
	neg.f32 	%f3001, %f3000;
	selp.f32 	%f5491, %f3000, %f3001, %p442;

$L__BB0_330:
	and.b32  	%r204, %r1780, 1;
	setp.eq.s32 	%p443, %r204, 0;
	selp.f32 	%f387, %f5491, 0f3F800000, %p443;
	mul.rn.f32 	%f388, %f5491, %f5491;
	@%p443 bra 	$L__BB0_332;

	fma.rn.f32 	%f5492, %f2927, %f388, %f2926;

$L__BB0_332:
	selp.f32 	%f3006, 0f3C0885E4, 0f3D2AAABB, %p443;
	fma.rn.f32 	%f3007, %f5492, %f388, %f3006;
	selp.f32 	%f3008, 0fBE2AAAA8, 0fBEFFFFFF, %p443;
	fma.rn.f32 	%f3009, %f3007, %f388, %f3008;
	fma.rn.f32 	%f3011, %f388, %f387, %f1060;
	fma.rn.f32 	%f5493, %f3009, %f3011, %f387;
	and.b32  	%r1111, %r1780, 2;
	setp.eq.s32 	%p445, %r1111, 0;
	@%p445 bra 	$L__BB0_334;

	mov.f32 	%f3013, 0fBF800000;
	fma.rn.f32 	%f5493, %f5493, %f3013, %f1060;

$L__BB0_334:
	ld.f32 	%f394, [%rd184+8];
	mul.f32 	%f3014, %f354, 0f4B000000;
	setp.lt.f32 	%p446, %f354, 0f00800000;
	selp.f32 	%f395, %f3014, %f354, %p446;
	selp.f32 	%f3015, 0fC1B80000, 0f00000000, %p446;
	mov.b32 	%r1112, %f395;
	add.s32 	%r1113, %r1112, -1059760811;
	and.b32  	%r1114, %r1113, -8388608;
	sub.s32 	%r1115, %r1112, %r1114;
	mov.b32 	%f3016, %r1115;
	cvt.rn.f32.s32 	%f3017, %r1114;
	mov.f32 	%f3018, 0f34000000;
	fma.rn.f32 	%f3019, %f3017, %f3018, %f3015;
	add.f32 	%f3020, %f3016, 0fBF800000;
	mov.f32 	%f3021, 0f3E1039F6;
	mov.f32 	%f3022, 0fBE055027;
	fma.rn.f32 	%f3023, %f3022, %f3020, %f3021;
	mov.f32 	%f3024, 0fBDF8CDCC;
	fma.rn.f32 	%f3025, %f3023, %f3020, %f3024;
	mov.f32 	%f3026, 0f3E0F2955;
	fma.rn.f32 	%f3027, %f3025, %f3020, %f3026;
	mov.f32 	%f3028, 0fBE2AD8B9;
	fma.rn.f32 	%f3029, %f3027, %f3020, %f3028;
	mov.f32 	%f3030, 0f3E4CED0B;
	fma.rn.f32 	%f3031, %f3029, %f3020, %f3030;
	mov.f32 	%f3032, 0fBE7FFF22;
	fma.rn.f32 	%f3033, %f3031, %f3020, %f3032;
	mov.f32 	%f3034, 0f3EAAAA78;
	fma.rn.f32 	%f3035, %f3033, %f3020, %f3034;
	mov.f32 	%f3036, 0fBF000000;
	fma.rn.f32 	%f3037, %f3035, %f3020, %f3036;
	mul.f32 	%f3038, %f3020, %f3037;
	fma.rn.f32 	%f3039, %f3038, %f3020, %f3020;
	mov.f32 	%f3040, 0f3F317218;
	fma.rn.f32 	%f5494, %f3019, %f3040, %f3039;
	setp.lt.u32 	%p447, %r1112, 2139095040;
	@%p447 bra 	$L__BB0_336;

	mov.f32 	%f3041, 0f7F800000;
	fma.rn.f32 	%f5494, %f395, %f3041, %f3041;

$L__BB0_336:
	setp.eq.f32 	%p448, %f395, 0f00000000;
	selp.f32 	%f399, 0fFF800000, %f5494, %p448;
	mul.f32 	%f3042, %f356, 0f4B000000;
	setp.lt.f32 	%p449, %f356, 0f00800000;
	selp.f32 	%f400, %f3042, %f356, %p449;
	selp.f32 	%f3043, 0fC1B80000, 0f00000000, %p449;
	mov.b32 	%r1116, %f400;
	add.s32 	%r1117, %r1116, -1059760811;
	and.b32  	%r1118, %r1117, -8388608;
	sub.s32 	%r1119, %r1116, %r1118;
	mov.b32 	%f3044, %r1119;
	cvt.rn.f32.s32 	%f3045, %r1118;
	fma.rn.f32 	%f3047, %f3045, %f3018, %f3043;
	add.f32 	%f3048, %f3044, 0fBF800000;
	fma.rn.f32 	%f3051, %f3022, %f3048, %f3021;
	fma.rn.f32 	%f3053, %f3051, %f3048, %f3024;
	fma.rn.f32 	%f3055, %f3053, %f3048, %f3026;
	fma.rn.f32 	%f3057, %f3055, %f3048, %f3028;
	fma.rn.f32 	%f3059, %f3057, %f3048, %f3030;
	fma.rn.f32 	%f3061, %f3059, %f3048, %f3032;
	fma.rn.f32 	%f3063, %f3061, %f3048, %f3034;
	fma.rn.f32 	%f3065, %f3063, %f3048, %f3036;
	mul.f32 	%f3066, %f3048, %f3065;
	fma.rn.f32 	%f3067, %f3066, %f3048, %f3048;
	fma.rn.f32 	%f5495, %f3047, %f3040, %f3067;
	setp.lt.u32 	%p450, %r1116, 2139095040;
	@%p450 bra 	$L__BB0_338;

	mov.f32 	%f3069, 0f7F800000;
	fma.rn.f32 	%f5495, %f400, %f3069, %f3069;

$L__BB0_338:
	mov.u64 	%rd1463, 0;
	setp.eq.f32 	%p451, %f400, 0f00000000;
	selp.f32 	%f3070, 0fFF800000, %f5495, %p451;
	fma.rn.f32 	%f404, %f394, 0f3F000000, %f399;
	fma.rn.f32 	%f405, %f394, 0f3F000000, %f3070;
	add.f32 	%f3071, %f404, 0f00000000;
	add.f32 	%f406, %f3071, %f405;
	mul.f32 	%f3072, %f406, 0f3F000000;
	sub.f32 	%f407, %f404, %f3072;
	mov.b32 	%r1120, %f407;
	sub.f32 	%f408, %f405, %f3072;
	mov.b32 	%r1121, %f408;
	cvt.u64.u32 	%rd918, %r1121;
	cvt.u64.u32 	%rd919, %r1120;
	bfi.b64 	%rd920, %rd918, %rd919, 32, 32;
	add.u64 	%rd1551, %SP, 0;
	cvta.to.local.u64 	%rd1549, %rd1551;
	st.local.u64 	[%rd1549], %rd920;
	cvta.to.local.u64 	%rd1555, %rd1557;
	st.local.u64 	[%rd1555], %rd1463;
	add.s64 	%rd1548, %rd1549, 8;
	add.s64 	%rd1561, %rd1555, 8;
	add.f32 	%f3073, %f5493, %f5493;
	mul.f32 	%f3074, %f3073, 0f3F5105EC;
	mov.f32 	%f3075, 0f40400000;
	sub.f32 	%f3076, %f3075, %f5493;
	div.rn.f32 	%f409, %f3074, %f3076;
	mov.u64 	%rd1562, 2;
	mov.u64 	%rd1550, %rd1549;
	mov.u64 	%rd1552, %rd1549;
	mov.u64 	%rd1553, %rd1549;
	mov.u64 	%rd1554, %rd1551;
	mov.u64 	%rd1556, %rd1555;
	mov.u64 	%rd1558, %rd1555;
	mov.u64 	%rd1559, %rd1555;
	mov.u64 	%rd1560, %rd1557;

$L__BB0_339:
	setp.eq.s64 	%p452, %rd1562, 0;
	@%p452 bra 	$L__BB0_346;

	add.s64 	%rd1562, %rd1562, -1;
	add.s64 	%rd922, %rd1549, 8;
	setp.eq.s64 	%p453, %rd1552, %rd1548;
	selp.b64 	%rd923, %rd922, %rd1552, %p453;
	add.s64 	%rd924, %rd1550, 8;
	selp.b64 	%rd925, %rd924, %rd1553, %p453;
	add.s64 	%rd926, %rd1551, 8;
	selp.b64 	%rd927, %rd926, %rd1554, %p453;
	setp.eq.s64 	%p454, %rd1562, 0;
	add.s64 	%rd928, %rd923, 4;
	add.s64 	%rd929, %rd925, 4;
	add.s64 	%rd930, %rd927, 4;
	selp.b64 	%rd226, %rd923, %rd928, %p454;
	selp.b64 	%rd1553, %rd925, %rd929, %p454;
	selp.b64 	%rd1554, %rd927, %rd930, %p454;
	selp.b64 	%rd1549, %rd922, %rd1549, %p453;
	selp.b64 	%rd1550, %rd924, %rd1550, %p453;
	selp.b64 	%rd1551, %rd926, %rd1551, %p453;
	add.s64 	%rd931, %rd1552, 8;
	selp.b64 	%rd1548, %rd931, %rd1548, %p453;
	add.s64 	%rd932, %rd1558, 8;
	setp.eq.s64 	%p455, %rd1555, %rd1561;
	selp.b64 	%rd933, %rd932, %rd1555, %p455;
	add.s64 	%rd934, %rd1559, 8;
	selp.b64 	%rd935, %rd934, %rd1556, %p455;
	add.s64 	%rd936, %rd1560, 8;
	selp.b64 	%rd937, %rd936, %rd1557, %p455;
	selp.b64 	%rd1558, %rd932, %rd1558, %p455;
	selp.b64 	%rd1559, %rd934, %rd1559, %p455;
	selp.b64 	%rd1560, %rd936, %rd1560, %p455;
	add.s64 	%rd938, %rd1555, 8;
	selp.b64 	%rd1561, %rd938, %rd1561, %p455;
	add.s64 	%rd939, %rd933, 4;
	add.s64 	%rd940, %rd935, 4;
	add.s64 	%rd941, %rd937, 4;
	selp.b64 	%rd1555, %rd933, %rd939, %p454;
	selp.b64 	%rd1556, %rd935, %rd940, %p454;
	selp.b64 	%rd1557, %rd937, %rd941, %p454;
	ld.local.f32 	%f3077, [%rd935];
	ld.local.f32 	%f3078, [%rd925];
	setp.eq.f32 	%p456, %f3078, %f3077;
	mov.u64 	%rd1552, %rd226;
	@%p456 bra 	$L__BB0_339;

	setp.gt.f32 	%p457, %f406, 0f00000000;
	@%p457 bra 	$L__BB0_346;
	bra.uni 	$L__BB0_342;

$L__BB0_346:
	mul.f32 	%f3120, %f405, %f405;
	fma.rn.f32 	%f3121, %f404, %f404, %f3120;
	add.f32 	%f3122, %f3121, 0f00000000;
	sqrt.rn.f32 	%f5496, %f3122;
	mov.u64 	%rd1563, 4575657222473777152;

$L__BB0_347:
	mov.f32 	%f5414, 0f3F317218;
	mov.f32 	%f5413, 0fBF000000;
	mov.f32 	%f5412, 0f3EAAAA78;
	mov.f32 	%f5411, 0fBE7FFF22;
	mov.f32 	%f5410, 0f3E4CED0B;
	mov.f32 	%f5409, 0fBE2AD8B9;
	mov.f32 	%f5408, 0f3E0F2955;
	mov.f32 	%f5407, 0fBDF8CDCC;
	mov.f32 	%f5406, 0f3E1039F6;
	mov.f32 	%f5405, 0fBE055027;
	mov.f32 	%f5404, 0f34000000;
	mov.u64 	%rd1464, 0;
	mov.b32 	%r1128, %f5496;
	cvt.u64.u32 	%rd949, %r1128;
	or.b64  	%rd245, %rd949, %rd1464;
	shr.u64 	%rd950, %rd1563, 32;
	cvt.u32.u64 	%r1129, %rd950;
	cvt.u32.u64 	%r1130, %rd1563;
	mov.b32 	%f414, %r1130;
	mov.b32 	%f415, %r1129;
	mul.f32 	%f416, %f354, %f356;
	setp.lt.f32 	%p459, %f416, 0f00800000;
	mul.f32 	%f3123, %f416, 0f4B000000;
	selp.f32 	%f417, %f3123, %f416, %p459;
	selp.f32 	%f3124, 0fC1B80000, 0f00000000, %p459;
	mov.b32 	%r1131, %f417;
	add.s32 	%r1132, %r1131, -1059760811;
	and.b32  	%r1133, %r1132, -8388608;
	sub.s32 	%r1134, %r1131, %r1133;
	mov.b32 	%f3125, %r1134;
	cvt.rn.f32.s32 	%f3126, %r1133;
	fma.rn.f32 	%f3128, %f3126, %f5404, %f3124;
	add.f32 	%f3129, %f3125, 0fBF800000;
	fma.rn.f32 	%f3132, %f5405, %f3129, %f5406;
	fma.rn.f32 	%f3134, %f3132, %f3129, %f5407;
	fma.rn.f32 	%f3136, %f3134, %f3129, %f5408;
	fma.rn.f32 	%f3138, %f3136, %f3129, %f5409;
	fma.rn.f32 	%f3140, %f3138, %f3129, %f5410;
	fma.rn.f32 	%f3142, %f3140, %f3129, %f5411;
	fma.rn.f32 	%f3144, %f3142, %f3129, %f5412;
	fma.rn.f32 	%f3146, %f3144, %f3129, %f5413;
	mul.f32 	%f3147, %f3129, %f3146;
	fma.rn.f32 	%f3148, %f3147, %f3129, %f3129;
	fma.rn.f32 	%f5497, %f3128, %f5414, %f3148;
	setp.lt.u32 	%p460, %r1131, 2139095040;
	@%p460 bra 	$L__BB0_349;

	mov.f32 	%f3150, 0f7F800000;
	fma.rn.f32 	%f5497, %f417, %f3150, %f3150;

$L__BB0_349:
	mov.f32 	%f5425, 0f3F317218;
	mov.f32 	%f5424, 0fBF000000;
	mov.f32 	%f5423, 0f3EAAAA78;
	mov.f32 	%f5422, 0fBE7FFF22;
	mov.f32 	%f5421, 0f3E4CED0B;
	mov.f32 	%f5420, 0fBE2AD8B9;
	mov.f32 	%f5419, 0f3E0F2955;
	mov.f32 	%f5418, 0fBDF8CDCC;
	mov.f32 	%f5417, 0f3E1039F6;
	mov.f32 	%f5416, 0fBE055027;
	mov.f32 	%f5415, 0f34000000;
	mul.f32 	%f3151, %f414, %f415;
	setp.eq.f32 	%p461, %f417, 0f00000000;
	selp.f32 	%f421, 0fFF800000, %f5497, %p461;
	mul.f32 	%f3152, %f3151, 0f4B000000;
	setp.lt.f32 	%p462, %f3151, 0f00800000;
	selp.f32 	%f422, %f3152, %f3151, %p462;
	selp.f32 	%f3153, 0fC1B80000, 0f00000000, %p462;
	mov.b32 	%r1135, %f422;
	add.s32 	%r1136, %r1135, -1059760811;
	and.b32  	%r1137, %r1136, -8388608;
	sub.s32 	%r1138, %r1135, %r1137;
	mov.b32 	%f3154, %r1138;
	cvt.rn.f32.s32 	%f3155, %r1137;
	fma.rn.f32 	%f3157, %f3155, %f5415, %f3153;
	add.f32 	%f3158, %f3154, 0fBF800000;
	fma.rn.f32 	%f3161, %f5416, %f3158, %f5417;
	fma.rn.f32 	%f3163, %f3161, %f3158, %f5418;
	fma.rn.f32 	%f3165, %f3163, %f3158, %f5419;
	fma.rn.f32 	%f3167, %f3165, %f3158, %f5420;
	fma.rn.f32 	%f3169, %f3167, %f3158, %f5421;
	fma.rn.f32 	%f3171, %f3169, %f3158, %f5422;
	fma.rn.f32 	%f3173, %f3171, %f3158, %f5423;
	fma.rn.f32 	%f3175, %f3173, %f3158, %f5424;
	mul.f32 	%f3176, %f3158, %f3175;
	fma.rn.f32 	%f3177, %f3176, %f3158, %f3158;
	fma.rn.f32 	%f5498, %f3157, %f5425, %f3177;
	setp.lt.u32 	%p463, %r1135, 2139095040;
	div.rn.f32 	%f3179, %f416, %f3151;
	mul.f32 	%f5501, %f5501, %f3179;
	@%p463 bra 	$L__BB0_351;

	mov.f32 	%f3180, 0f7F800000;
	fma.rn.f32 	%f5498, %f422, %f3180, %f3180;

$L__BB0_351:
	add.u64 	%rd1491, %SPL, 64;
	setp.eq.f32 	%p464, %f422, 0f00000000;
	selp.f32 	%f3181, 0fFF800000, %f5498, %p464;
	sub.f32 	%f3182, %f421, %f3181;
	ld.f32 	%f3183, [%rd184+8];
	add.f32 	%f3184, %f3183, %f3182;
	st.f32 	[%rd184+8], %f3184;
	ld.f32 	%f3185, [%rd184];
	shl.b64 	%rd952, %rd245, 32;
	or.b64  	%rd953, %rd952, %rd950;
	mov.b64 	{%r1139, %r1140}, %rd953;
	mov.b32 	%f3186, %r1140;
	add.f32 	%f3187, %f3186, %f3185;
	st.f32 	[%rd184], %f3187;
	mov.b64 	{%r1141, %r1142}, %rd196;
	mov.b64 	{%r1143, %r1144}, %rd195;
	mov.b32 	%f3188, %r1143;
	mul.f32 	%f3189, %f3188, %f414;
	mov.b32 	%f3190, %r1144;
	mul.f32 	%f3191, %f3190, %f414;
	mov.b32 	%f3192, %r1141;
	mul.f32 	%f3193, %f3192, %f415;
	mov.b32 	%f3194, %r1142;
	mul.f32 	%f3195, %f3194, %f415;
	mov.b64 	{%r1145, %r1146}, %rd198;
	mov.b64 	{%r1147, %r1148}, %rd197;
	mov.b32 	%f3196, %r1147;
	mov.b32 	%f3197, %r1148;
	mul.f32 	%f3198, %f3197, %f3193;
	mul.f32 	%f3199, %f3197, %f3195;
	fma.rn.f32 	%f5500, %f3196, %f3191, %f3199;
	mov.b32 	%f3200, %r1145;
	mov.b32 	%f3201, %r1146;
	mul.f32 	%f3202, %f3201, %f3193;
	fma.rn.f32 	%f5499, %f3200, %f3189, %f3202;
	mul.f32 	%f3203, %f3201, %f3195;
	fma.rn.f32 	%f3204, %f3200, %f3191, %f3203;
	fma.rn.f32 	%f3205, %f3196, %f3189, %f3198;
	st.local.v4.f32 	[%rd1491], {%f3205, %f5500, %f5499, %f3204};
	bra.uni 	$L__BB0_352;

$L__BB0_342:
	mul.f32 	%f3079, %f408, %f408;
	fma.rn.f32 	%f3080, %f407, %f407, %f3079;
	add.f32 	%f3081, %f3080, 0f00000000;
	sqrt.rn.f32 	%f410, %f3081;
	ld.global.f32 	%f3082, [%rd624+56];
	ld.global.f32 	%f3083, [%rd624+60];
	add.f32 	%f3084, %f3083, %f3083;
	fma.rn.f32 	%f3085, %f3082, 0f40000000, %f3084;
	div.rn.f32 	%f3086, %f3085, %f3084;
	mul.f32 	%f3087, %f406, %f3086;
	fma.rn.f32 	%f5496, %f409, %f3087, %f410;
	setp.gtu.f32 	%p458, %f5496, 0f00000000;
	@%p458 bra 	$L__BB0_344;
	bra.uni 	$L__BB0_352;

$L__BB0_344:
	mov.f32 	%f5403, 0f32A57060;
	mov.f32 	%f5402, 0f4B400001;
	mov.f32 	%f5401, 0f437C0000;
	mov.f32 	%f5400, 0f3F000000;
	mov.f32 	%f5399, 0f3BBB989D;
	mov.f32 	%f5361, 0f3FB8AA3B;
	div.rn.f32 	%f3088, %f407, %f410;
	mul.f32 	%f3089, %f5496, %f3088;
	div.rn.f32 	%f3090, %f408, %f410;
	mul.f32 	%f3091, %f5496, %f3090;
	sub.f32 	%f3092, %f404, %f3089;
	sub.f32 	%f3093, %f405, %f3091;
	fma.rn.f32 	%f3096, %f3092, %f5399, %f5400;
	cvt.sat.f32.f32 	%f3099, %f3096;
	fma.rm.f32 	%f3101, %f3099, %f5401, %f5402;
	add.f32 	%f3102, %f3101, 0fCB40007F;
	neg.f32 	%f3103, %f3102;
	fma.rn.f32 	%f3104, %f3092, %f5361, %f3103;
	fma.rn.f32 	%f3106, %f3092, %f5403, %f3104;
	mov.b32 	%r1122, %f3101;
	shl.b32 	%r1123, %r1122, 23;
	mov.b32 	%f3107, %r1123;
	ex2.approx.ftz.f32 	%f3108, %f3106;
	mul.f32 	%f3109, %f3108, %f3107;
	fma.rn.f32 	%f3110, %f3093, %f5399, %f5400;
	cvt.sat.f32.f32 	%f3111, %f3110;
	fma.rm.f32 	%f3112, %f3111, %f5401, %f5402;
	add.f32 	%f3113, %f3112, 0fCB40007F;
	neg.f32 	%f3114, %f3113;
	fma.rn.f32 	%f3115, %f3093, %f5361, %f3114;
	fma.rn.f32 	%f3116, %f3093, %f5403, %f3115;
	mov.b32 	%r1124, %f3112;
	shl.b32 	%r1125, %r1124, 23;
	mov.b32 	%f3117, %r1125;
	ex2.approx.ftz.f32 	%f3118, %f3116;
	mul.f32 	%f3119, %f3118, %f3117;
	mov.b32 	%r1126, %f3109;
	mov.b32 	%r1127, %f3119;
	cvt.u64.u32 	%rd945, %r1127;
	cvt.u64.u32 	%rd946, %r1126;
	bfi.b64 	%rd1563, %rd945, %rd946, 32, 32;
	bra.uni 	$L__BB0_347;

$L__BB0_446:
	mov.b32 	%r226, %f600;
	bfe.u32 	%r1281, %r226, 23, 8;
	add.s32 	%r227, %r1281, -128;
	shl.b32 	%r1282, %r226, 8;
	or.b32  	%r228, %r1282, -2147483648;
	shr.u32 	%r229, %r227, 5;
	add.u64 	%rd1033, %SP, 32;
	add.u64 	%rd1569, %SPL, 32;
	mov.u32 	%r1785, 0;
	mov.u64 	%rd1568, __cudart_i2opi_f;
	mov.u32 	%r1786, %r1785;

$L__BB0_447:
	.pragma "nounroll";
	mov.u32 	%r231, %r1786;
	ld.global.nc.u32 	%r1285, [%rd1568];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1283, %r1285, %r228, %r231;
	madc.hi.u32     %r1786, %r1285, %r228,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1569], %r1283;
	add.s64 	%rd1569, %rd1569, 4;
	add.s64 	%rd1568, %rd1568, 4;
	add.s32 	%r1785, %r1785, 1;
	setp.ne.s32 	%p591, %r1785, 6;
	@%p591 bra 	$L__BB0_447;

	mov.u32 	%r1290, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1288, %r1290, %r228, %r231;
	madc.hi.u32     %r1289, %r1290, %r228,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd1035, %rd1033;
	st.local.u32 	[%rd1035+24], %r1289;
	mov.u32 	%r1293, 4;
	sub.s32 	%r234, %r1293, %r229;
	mov.u32 	%r1294, 6;
	sub.s32 	%r1295, %r1294, %r229;
	mul.wide.s32 	%rd1036, %r1295, 4;
	add.s64 	%rd1037, %rd1035, %rd1036;
	ld.local.u32 	%r1787, [%rd1037];
	ld.local.u32 	%r1788, [%rd1037+-4];
	and.b32  	%r237, %r227, 31;
	setp.eq.s32 	%p592, %r237, 0;
	@%p592 bra 	$L__BB0_450;

	mov.u32 	%r1296, 32;
	sub.s32 	%r1297, %r1296, %r237;
	shr.u32 	%r1298, %r1788, %r1297;
	shl.b32 	%r1299, %r1787, %r237;
	add.s32 	%r1787, %r1298, %r1299;
	mul.wide.s32 	%rd1040, %r234, 4;
	add.s64 	%rd1041, %rd1035, %rd1040;
	ld.local.u32 	%r1300, [%rd1041];
	shr.u32 	%r1301, %r1300, %r1297;
	shl.b32 	%r1302, %r1788, %r237;
	add.s32 	%r1788, %r1301, %r1302;

$L__BB0_450:
	and.b32  	%r1303, %r226, -2147483648;
	shr.u32 	%r1304, %r1788, 30;
	shl.b32 	%r1305, %r1787, 2;
	or.b32  	%r1306, %r1304, %r1305;
	shr.u32 	%r1307, %r1306, 31;
	shr.u32 	%r1308, %r1787, 30;
	add.s32 	%r1309, %r1307, %r1308;
	neg.s32 	%r1310, %r1309;
	setp.eq.s32 	%p593, %r1303, 0;
	selp.b32 	%r1789, %r1309, %r1310, %p593;
	setp.ne.s32 	%p594, %r1307, 0;
	xor.b32  	%r1311, %r1303, -2147483648;
	selp.b32 	%r1312, %r1311, %r1303, %p594;
	selp.b32 	%r1313, -1, 0, %p594;
	xor.b32  	%r1314, %r1306, %r1313;
	shl.b32 	%r1315, %r1788, 2;
	xor.b32  	%r1316, %r1315, %r1313;
	cvt.u64.u32 	%rd1042, %r1314;
	cvt.u64.u32 	%rd1043, %r1316;
	bfi.b64 	%rd1044, %rd1042, %rd1043, 32, 32;
	cvt.rn.f64.s64 	%fd19, %rd1044;
	mul.f64 	%fd20, %fd19, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3779, %fd20;
	setp.eq.s32 	%p595, %r1312, 0;
	neg.f32 	%f3780, %f3779;
	selp.f32 	%f5537, %f3779, %f3780, %p595;

$L__BB0_452:
	mul.f32 	%f3782, %f601, 0f3F22F983;
	cvt.rni.s32.f32 	%r1794, %f3782;
	cvt.rn.f32.s32 	%f3783, %r1794;
	fma.rn.f32 	%f3785, %f3783, %f3774, %f601;
	fma.rn.f32 	%f3787, %f3783, %f3776, %f3785;
	fma.rn.f32 	%f5538, %f3783, %f3778, %f3787;
	abs.f32 	%f608, %f601;
	setp.leu.f32 	%p596, %f608, 0f47CE4780;
	@%p596 bra 	$L__BB0_460;

	setp.eq.f32 	%p597, %f608, 0f7F800000;
	@%p597 bra 	$L__BB0_459;
	bra.uni 	$L__BB0_454;

$L__BB0_459:
	mov.f32 	%f3791, 0f00000000;
	mul.rn.f32 	%f5538, %f601, %f3791;
	bra.uni 	$L__BB0_460;

$L__BB0_454:
	mov.b32 	%r245, %f601;
	bfe.u32 	%r1319, %r245, 23, 8;
	add.s32 	%r246, %r1319, -128;
	shl.b32 	%r1320, %r245, 8;
	or.b32  	%r247, %r1320, -2147483648;
	shr.u32 	%r248, %r246, 5;
	add.u64 	%rd1046, %SP, 32;
	add.u64 	%rd1571, %SPL, 32;
	mov.u32 	%r1790, 0;
	mov.u64 	%rd1570, __cudart_i2opi_f;
	mov.u32 	%r1791, %r1790;

$L__BB0_455:
	.pragma "nounroll";
	mov.u32 	%r250, %r1791;
	ld.global.nc.u32 	%r1323, [%rd1570];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1321, %r1323, %r247, %r250;
	madc.hi.u32     %r1791, %r1323, %r247,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1571], %r1321;
	add.s64 	%rd1571, %rd1571, 4;
	add.s64 	%rd1570, %rd1570, 4;
	add.s32 	%r1790, %r1790, 1;
	setp.ne.s32 	%p598, %r1790, 6;
	@%p598 bra 	$L__BB0_455;

	mov.u32 	%r1328, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1326, %r1328, %r247, %r250;
	madc.hi.u32     %r1327, %r1328, %r247,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd1048, %rd1046;
	st.local.u32 	[%rd1048+24], %r1327;
	mov.u32 	%r1331, 4;
	sub.s32 	%r253, %r1331, %r248;
	mov.u32 	%r1332, 6;
	sub.s32 	%r1333, %r1332, %r248;
	mul.wide.s32 	%rd1049, %r1333, 4;
	add.s64 	%rd1050, %rd1048, %rd1049;
	ld.local.u32 	%r1792, [%rd1050];
	ld.local.u32 	%r1793, [%rd1050+-4];
	and.b32  	%r256, %r246, 31;
	setp.eq.s32 	%p599, %r256, 0;
	@%p599 bra 	$L__BB0_458;

	mov.u32 	%r1334, 32;
	sub.s32 	%r1335, %r1334, %r256;
	shr.u32 	%r1336, %r1793, %r1335;
	shl.b32 	%r1337, %r1792, %r256;
	add.s32 	%r1792, %r1336, %r1337;
	mul.wide.s32 	%rd1053, %r253, 4;
	add.s64 	%rd1054, %rd1048, %rd1053;
	ld.local.u32 	%r1338, [%rd1054];
	shr.u32 	%r1339, %r1338, %r1335;
	shl.b32 	%r1340, %r1793, %r256;
	add.s32 	%r1793, %r1339, %r1340;

$L__BB0_458:
	and.b32  	%r1341, %r245, -2147483648;
	shr.u32 	%r1342, %r1793, 30;
	shl.b32 	%r1343, %r1792, 2;
	or.b32  	%r1344, %r1342, %r1343;
	shr.u32 	%r1345, %r1344, 31;
	shr.u32 	%r1346, %r1792, 30;
	add.s32 	%r1347, %r1345, %r1346;
	neg.s32 	%r1348, %r1347;
	setp.eq.s32 	%p600, %r1341, 0;
	selp.b32 	%r1794, %r1347, %r1348, %p600;
	setp.ne.s32 	%p601, %r1345, 0;
	xor.b32  	%r1349, %r1341, -2147483648;
	selp.b32 	%r1350, %r1349, %r1341, %p601;
	selp.b32 	%r1351, -1, 0, %p601;
	xor.b32  	%r1352, %r1344, %r1351;
	shl.b32 	%r1353, %r1793, 2;
	xor.b32  	%r1354, %r1353, %r1351;
	cvt.u64.u32 	%rd1055, %r1352;
	cvt.u64.u32 	%rd1056, %r1354;
	bfi.b64 	%rd1057, %rd1055, %rd1056, 32, 32;
	cvt.rn.f64.s64 	%fd21, %rd1057;
	mul.f64 	%fd22, %fd21, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3789, %fd22;
	setp.eq.s32 	%p602, %r1350, 0;
	neg.f32 	%f3790, %f3789;
	selp.f32 	%f5538, %f3789, %f3790, %p602;

$L__BB0_460:
	mov.f32 	%f5165, 0f3F800000;
	setp.lt.f32 	%p603, %f587, 0f00000000;
	mov.f32 	%f3792, 0f00000000;
	selp.f32 	%f3793, 0fBF800000, 0f3F800000, %p603;
	mul.f32 	%f3795, %f5537, %f5537;
	mov.f32 	%f3796, 0fBAB607ED;
	mov.f32 	%f3797, 0f37CBAC00;
	fma.rn.f32 	%f3798, %f3797, %f3795, %f3796;
	mov.f32 	%f3799, 0f3D2AAABB;
	fma.rn.f32 	%f3800, %f3798, %f3795, %f3799;
	mov.f32 	%f3801, 0fBEFFFFFF;
	fma.rn.f32 	%f3802, %f3800, %f3795, %f3801;
	fma.rn.f32 	%f3803, %f3802, %f3795, %f5165;
	mov.f32 	%f3804, 0f3C0885E4;
	mov.f32 	%f3805, 0fB94D4153;
	fma.rn.f32 	%f3806, %f3805, %f3795, %f3804;
	mov.f32 	%f3807, 0fBE2AAAA8;
	fma.rn.f32 	%f3808, %f3806, %f3795, %f3807;
	fma.rn.f32 	%f3809, %f3795, %f5537, %f3792;
	fma.rn.f32 	%f3810, %f3808, %f3809, %f5537;
	and.b32  	%r1355, %r1789, 1;
	setp.eq.b32 	%p604, %r1355, 1;
	selp.f32 	%f3811, %f3803, %f3810, %p604;
	selp.f32 	%f3812, %f3810, %f3803, %p604;
	neg.f32 	%f3813, %f3811;
	and.b32  	%r1356, %r1789, 2;
	setp.eq.s32 	%p605, %r1356, 0;
	selp.f32 	%f3814, %f3811, %f3813, %p605;
	neg.f32 	%f3815, %f3812;
	add.s32 	%r1357, %r1789, 1;
	and.b32  	%r1358, %r1357, 2;
	setp.eq.s32 	%p606, %r1358, 0;
	selp.f32 	%f3816, %f3812, %f3815, %p606;
	mul.f32 	%f3817, %f5538, %f5538;
	fma.rn.f32 	%f3818, %f3797, %f3817, %f3796;
	fma.rn.f32 	%f3819, %f3818, %f3817, %f3799;
	fma.rn.f32 	%f3820, %f3819, %f3817, %f3801;
	fma.rn.f32 	%f3821, %f3820, %f3817, %f5165;
	fma.rn.f32 	%f3822, %f3817, %f5538, %f3792;
	fma.rn.f32 	%f3823, %f3805, %f3817, %f3804;
	fma.rn.f32 	%f3824, %f3823, %f3817, %f3807;
	fma.rn.f32 	%f3825, %f3824, %f3822, %f5538;
	and.b32  	%r1359, %r1794, 1;
	setp.eq.b32 	%p607, %r1359, 1;
	selp.f32 	%f3826, %f3821, %f3825, %p607;
	selp.f32 	%f3827, %f3825, %f3821, %p607;
	and.b32  	%r1360, %r1794, 2;
	setp.eq.s32 	%p608, %r1360, 0;
	neg.f32 	%f3828, %f3826;
	selp.f32 	%f3829, %f3826, %f3828, %p608;
	add.s32 	%r1361, %r1794, 1;
	and.b32  	%r1362, %r1361, 2;
	setp.eq.s32 	%p609, %r1362, 0;
	neg.f32 	%f3830, %f3827;
	selp.f32 	%f3831, %f3827, %f3830, %p609;
	mov.b32 	%r1363, %f3831;
	neg.f32 	%f3832, %f3829;
	mov.b32 	%r1364, %f3829;
	cvt.u64.u32 	%rd1058, %r1364;
	mov.b32 	%r1365, %f3832;
	cvt.u64.u32 	%rd1059, %r1365;
	cvt.u64.u32 	%rd1060, %r1363;
	bfi.b64 	%rd1061, %rd1060, %rd1059, 32, 32;
	mov.b64 	{%r1366, %r1367}, %rd1061;
	bfi.b64 	%rd1062, %rd1058, %rd1060, 32, 32;
	mov.b64 	{%r1368, %r1369}, %rd1062;
	mul.f32 	%f3833, %f3793, %f3814;
	mov.b32 	%r1370, %f3833;
	cvt.u64.u32 	%rd1063, %r1370;
	mov.b32 	%r1371, %f3816;
	cvt.u64.u32 	%rd1064, %r1371;
	neg.f32 	%f3834, %f3814;
	mov.b32 	%r1372, %f3834;
	mul.f32 	%f3835, %f3793, %f3816;
	mov.b32 	%r1373, %f3835;
	cvt.u64.u32 	%rd1065, %r1373;
	cvt.u64.u32 	%rd1066, %r1372;
	bfi.b64 	%rd1067, %rd1065, %rd1066, 32, 32;
	mov.b64 	{%r1374, %r1375}, %rd1067;
	bfi.b64 	%rd1068, %rd1063, %rd1064, 32, 32;
	mov.b64 	{%r1376, %r1377}, %rd1068;
	add.f32 	%f612, %f586, 0fBF800000;
	fma.rn.f32 	%f613, %f587, %f3793, 0fBF800000;
	mov.b32 	%f3836, %r349;
	setp.eq.f32 	%p610, %f3836, 0f3F800000;
	mov.b32 	%f614, %r1368;
	mov.b32 	%f615, %r1369;
	mov.b32 	%f616, %r1366;
	mov.b32 	%f617, %r1367;
	mov.b32 	%f618, %r1376;
	mov.b32 	%f619, %r1377;
	mov.b32 	%f620, %r1374;
	mov.b32 	%f621, %r1375;
	add.f32 	%f622, %f582, 0fBF800000;
	@%p610 bra 	$L__BB0_465;
	bra.uni 	$L__BB0_461;

$L__BB0_465:
	ld.global.f32 	%f3903, [%rd624+20];
	add.f32 	%f3904, %f3903, %f3903;
	mul.f32 	%f3905, %f581, %f3904;
	mul.f32 	%f3906, %f612, %f614;
	mul.f32 	%f3907, %f612, %f615;
	mul.f32 	%f3908, %f613, %f616;
	mul.f32 	%f3909, %f619, %f3908;
	fma.rn.f32 	%f3910, %f618, %f3906, %f3909;
	mul.f32 	%f3911, %f613, %f617;
	mul.f32 	%f3912, %f619, %f3911;
	fma.rn.f32 	%f3913, %f618, %f3907, %f3912;
	mul.f32 	%f3914, %f621, %f3908;
	fma.rn.f32 	%f3915, %f620, %f3906, %f3914;
	mul.f32 	%f3916, %f621, %f3911;
	fma.rn.f32 	%f3917, %f620, %f3907, %f3916;
	mul.f32 	%f3918, %f3910, %f3905;
	mul.f32 	%f3919, %f3913, %f3905;
	mul.f32 	%f3920, %f3915, %f3905;
	mul.f32 	%f3921, %f3917, %f3905;
	mul.f32 	%f3922, %f5499, %f3920;
	fma.rn.f32 	%f3923, %f5515, %f3918, %f3922;
	mul.f32 	%f3924, %f5499, %f3921;
	fma.rn.f32 	%f3925, %f5515, %f3919, %f3924;
	mul.f32 	%f3926, %f3920, %f5605;
	fma.rn.f32 	%f3927, %f3918, %f5500, %f3926;
	mul.f32 	%f3928, %f3921, %f5605;
	fma.rn.f32 	%f3929, %f3919, %f5500, %f3928;
	ld.global.f32 	%f3930, [%rd624+16];
	mul.f32 	%f3931, %f581, %f3930;
	mul.f32 	%f3932, %f622, %f3931;
	mul.f32 	%f3933, %f582, %f3932;
	add.u64 	%rd1082, %SPL, 32;
	mov.u64 	%rd1083, 0;
	st.local.v2.u64 	[%rd1082], {%rd1083, %rd1083};
	mov.u32 	%r1383, 1065353216;
	st.local.u32 	[%rd1082], %r1383;
	st.local.u32 	[%rd1082+12], %r1383;
	ld.local.v4.f32 	{%f3934, %f3935, %f3936, %f3937}, [%rd1082];
	fma.rn.f32 	%f3942, %f3933, %f3935, %f3925;
	mov.b32 	%r1384, %f3942;
	fma.rn.f32 	%f3943, %f3933, %f3934, %f3923;
	mov.b32 	%r1385, %f3943;
	fma.rn.f32 	%f3944, %f3933, %f3937, %f3929;
	mov.b32 	%r1386, %f3944;
	fma.rn.f32 	%f3945, %f3933, %f3936, %f3927;
	mov.b32 	%r1387, %f3945;
	st.local.v4.f32 	[%rd256], {%f3943, %f3942, %f3945, %f3944};
	mov.b64 	%rd1573, {%r1387, %r1386};
	mov.b64 	%rd1572, {%r1385, %r1384};
	bra.uni 	$L__BB0_466;

$L__BB0_461:
	ld.global.f32 	%f3837, [%rd624+20];
	add.f32 	%f3838, %f3837, %f3837;
	mul.f32 	%f3839, %f581, %f3838;
	max.f32 	%f3841, %f612, %f3792;
	mul.f32 	%f3842, %f614, %f3841;
	mul.f32 	%f3843, %f615, %f3841;
	max.f32 	%f3844, %f613, %f3792;
	mul.f32 	%f3845, %f616, %f3844;
	mul.f32 	%f3846, %f617, %f3844;
	mul.f32 	%f3847, %f619, %f3845;
	fma.rn.f32 	%f3848, %f618, %f3842, %f3847;
	mul.f32 	%f3849, %f619, %f3846;
	fma.rn.f32 	%f3850, %f618, %f3843, %f3849;
	mul.f32 	%f3851, %f621, %f3845;
	fma.rn.f32 	%f3852, %f620, %f3842, %f3851;
	mul.f32 	%f3853, %f621, %f3846;
	fma.rn.f32 	%f3854, %f620, %f3843, %f3853;
	mul.f32 	%f3855, %f3848, %f3839;
	mul.f32 	%f3856, %f3850, %f3839;
	mul.f32 	%f3857, %f3852, %f3839;
	mul.f32 	%f3858, %f3854, %f3839;
	mul.f32 	%f3859, %f5499, %f3857;
	fma.rn.f32 	%f5539, %f5515, %f3855, %f3859;
	mul.f32 	%f3860, %f5499, %f3858;
	fma.rn.f32 	%f5540, %f5515, %f3856, %f3860;
	mul.f32 	%f3861, %f3857, %f5605;
	fma.rn.f32 	%f5541, %f3855, %f5500, %f3861;
	mul.f32 	%f3862, %f3858, %f5605;
	fma.rn.f32 	%f5542, %f3856, %f5500, %f3862;
	min.f32 	%f3863, %f612, %f3792;
	mul.f32 	%f3864, %f614, %f3863;
	mul.f32 	%f3865, %f615, %f3863;
	min.f32 	%f3866, %f613, %f3792;
	mul.f32 	%f3867, %f616, %f3866;
	mul.f32 	%f3868, %f617, %f3866;
	mul.f32 	%f3869, %f619, %f3867;
	fma.rn.f32 	%f3870, %f618, %f3864, %f3869;
	mul.f32 	%f3871, %f619, %f3868;
	fma.rn.f32 	%f3872, %f618, %f3865, %f3871;
	mul.f32 	%f3873, %f621, %f3867;
	fma.rn.f32 	%f3874, %f620, %f3864, %f3873;
	mul.f32 	%f3875, %f621, %f3868;
	fma.rn.f32 	%f3876, %f620, %f3865, %f3875;
	mul.f32 	%f3877, %f3839, %f3870;
	mul.f32 	%f3878, %f3839, %f3872;
	mul.f32 	%f3879, %f3839, %f3874;
	mul.f32 	%f3880, %f3839, %f3876;
	mul.f32 	%f3881, %f5499, %f3879;
	fma.rn.f32 	%f5543, %f5515, %f3877, %f3881;
	mul.f32 	%f3882, %f5499, %f3880;
	fma.rn.f32 	%f5544, %f5515, %f3878, %f3882;
	mul.f32 	%f3883, %f3879, %f5605;
	fma.rn.f32 	%f5545, %f3877, %f5500, %f3883;
	mul.f32 	%f3884, %f3880, %f5605;
	fma.rn.f32 	%f5546, %f3878, %f5500, %f3884;
	ld.global.f32 	%f3885, [%rd624+16];
	mul.f32 	%f3886, %f581, %f3885;
	mul.f32 	%f3887, %f622, %f3886;
	mul.f32 	%f3888, %f582, %f3887;
	add.u64 	%rd1073, %SPL, 32;
	st.local.v4.f32 	[%rd1073], {%f3792, %f3792, %f3792, %f3792};
	mov.u64 	%rd1074, 0;
	st.local.v2.u64 	[%rd256], {%rd1074, %rd1074};
	mov.u32 	%r1378, 1065353216;
	st.local.u32 	[%rd256], %r1378;
	st.local.u32 	[%rd256+12], %r1378;
	ld.local.v4.f32 	{%f3889, %f3890, %f3891, %f3892}, [%rd256];
	mul.f32 	%f631, %f3888, %f3889;
	mul.f32 	%f632, %f3888, %f3890;
	mul.f32 	%f633, %f3888, %f3891;
	mul.f32 	%f634, %f3888, %f3892;
	setp.lt.f32 	%p611, %f582, 0f3F800000;
	@%p611 bra 	$L__BB0_463;
	bra.uni 	$L__BB0_462;

$L__BB0_463:
	add.f32 	%f5543, %f5543, %f631;
	add.f32 	%f5544, %f5544, %f632;
	add.f32 	%f5545, %f5545, %f633;
	add.f32 	%f5546, %f5546, %f634;
	bra.uni 	$L__BB0_464;

$L__BB0_462:
	add.f32 	%f5539, %f5539, %f631;
	add.f32 	%f5540, %f5540, %f632;
	add.f32 	%f5541, %f5541, %f633;
	add.f32 	%f5542, %f5542, %f634;

$L__BB0_464:
	ld.global.u8 	%rs42, [%rd624+8];
	setp.ne.s16 	%p612, %rs42, 0;
	setp.eq.f32 	%p613, %f3836, 0f00000000;
	and.pred  	%p614, %p613, %p612;
	selp.f32 	%f3898, 0f00000000, 0f3F800000, %p614;
	fma.rn.f32 	%f3899, %f5540, %f3898, %f5544;
	mov.b32 	%r1379, %f3899;
	fma.rn.f32 	%f3900, %f5539, %f3898, %f5543;
	mov.b32 	%r1380, %f3900;
	fma.rn.f32 	%f3901, %f5542, %f3898, %f5546;
	mov.b32 	%r1381, %f3901;
	fma.rn.f32 	%f3902, %f5541, %f3898, %f5545;
	mov.b32 	%r1382, %f3902;
	mov.b64 	%rd1573, {%r1382, %r1381};
	mov.b64 	%rd1572, {%r1380, %r1379};
	bra.uni 	$L__BB0_466;

$L__BB0_269:
	abs.f32 	%f5202, %f311;
	setp.neu.f32 	%p367, %f5202, 0f7F800000;
	@%p367 bra 	$L__BB0_272;

	selp.f32 	%f5478, 0fFF800000, 0f7F800000, %p9;

$L__BB0_272:
	ld.global.u8 	%rs35, [%rd624+48];
	setp.eq.s16 	%p368, %rs35, 0;
	@%p368 bra 	$L__BB0_276;

	mov.f32 	%f5189, 0fBF000000;
	div.rn.f32 	%f2638, %f259, %f311;
	setp.lt.f32 	%p369, %f2638, 0f00800000;
	mul.f32 	%f2639, %f2638, 0f4B000000;
	selp.f32 	%f324, %f2639, %f2638, %p369;
	selp.f32 	%f2640, 0fC1B80000, 0f00000000, %p369;
	mov.b32 	%r914, %f324;
	add.s32 	%r915, %r914, -1059760811;
	and.b32  	%r916, %r915, -8388608;
	sub.s32 	%r917, %r914, %r916;
	mov.b32 	%f2641, %r917;
	cvt.rn.f32.s32 	%f2642, %r916;
	mov.f32 	%f2643, 0f34000000;
	fma.rn.f32 	%f2644, %f2642, %f2643, %f2640;
	add.f32 	%f2645, %f2641, 0fBF800000;
	mov.f32 	%f2646, 0f3E1039F6;
	mov.f32 	%f2647, 0fBE055027;
	fma.rn.f32 	%f2648, %f2647, %f2645, %f2646;
	mov.f32 	%f2649, 0fBDF8CDCC;
	fma.rn.f32 	%f2650, %f2648, %f2645, %f2649;
	mov.f32 	%f2651, 0f3E0F2955;
	fma.rn.f32 	%f2652, %f2650, %f2645, %f2651;
	mov.f32 	%f2653, 0fBE2AD8B9;
	fma.rn.f32 	%f2654, %f2652, %f2645, %f2653;
	mov.f32 	%f2655, 0f3E4CED0B;
	fma.rn.f32 	%f2656, %f2654, %f2645, %f2655;
	mov.f32 	%f2657, 0fBE7FFF22;
	fma.rn.f32 	%f2658, %f2656, %f2645, %f2657;
	mov.f32 	%f2659, 0f3EAAAA78;
	fma.rn.f32 	%f2660, %f2658, %f2645, %f2659;
	fma.rn.f32 	%f2662, %f2660, %f2645, %f5189;
	mul.f32 	%f2663, %f2645, %f2662;
	fma.rn.f32 	%f2664, %f2663, %f2645, %f2645;
	mov.f32 	%f2665, 0f3F317218;
	fma.rn.f32 	%f5479, %f2644, %f2665, %f2664;
	setp.lt.u32 	%p370, %r914, 2139095040;
	@%p370 bra 	$L__BB0_275;

	mov.f32 	%f2666, 0f7F800000;
	fma.rn.f32 	%f5479, %f324, %f2666, %f2666;

$L__BB0_275:
	setp.eq.f32 	%p371, %f324, 0f00000000;
	selp.f32 	%f2667, 0fFF800000, %f5479, %p371;
	add.f32 	%f5486, %f5486, %f2667;

$L__BB0_276:
	setp.eq.f32 	%p372, %f311, 0f3F800000;
	selp.f32 	%f2668, 0f3F800000, %f5478, %p372;
	mov.b64 	{%r918, %r919}, %rd173;
	mov.b64 	{%r920, %r921}, %rd172;
	mov.b32 	%f2669, %r920;
	mul.f32 	%f2670, %f2669, %f2668;
	mov.b32 	%f2671, %r921;
	mul.f32 	%f2672, %f2671, %f2668;
	mov.b32 	%f2673, %r918;
	mul.f32 	%f2674, %f2673, %f2668;
	mov.b32 	%f2675, %r919;
	mul.f32 	%f2676, %f2675, %f2668;
	mov.b64 	{%r922, %r923}, %rd175;
	mov.b64 	{%r924, %r925}, %rd174;
	mov.b32 	%f2677, %r924;
	mov.b32 	%f2678, %r925;
	mul.f32 	%f2679, %f2678, %f2674;
	mul.f32 	%f2680, %f2678, %f2676;
	mov.b32 	%f2681, %r922;
	mov.b32 	%f2682, %r923;
	mul.f32 	%f2683, %f2682, %f2674;
	mul.f32 	%f2684, %f2682, %f2676;
	fma.rn.f32 	%f2685, %f2677, %f2672, %f2680;
	mov.b32 	%r926, %f2685;
	fma.rn.f32 	%f2686, %f2677, %f2670, %f2679;
	mov.b32 	%r927, %f2686;
	fma.rn.f32 	%f2687, %f2681, %f2672, %f2684;
	mov.b32 	%r928, %f2687;
	fma.rn.f32 	%f2688, %f2681, %f2670, %f2683;
	mov.b32 	%r929, %f2688;
	mov.b64 	%rd1541, {%r929, %r928};
	mov.b64 	%rd1540, {%r927, %r926};
	bra.uni 	$L__BB0_294;

$L__BB0_412:
	abs.f32 	%f5279, %f502;
	setp.neu.f32 	%p544, %f5279, 0f7F800000;
	@%p544 bra 	$L__BB0_416;

	setp.gt.s32 	%p545, %r220, -1;
	selp.b32 	%r1231, 2139095040, 0, %p545;
	or.b32  	%r1232, %r1231, -2147483648;
	selp.b32 	%r1233, %r1232, %r1231, %p12;
	mov.b32 	%f5519, %r1233;

$L__BB0_416:
	add.u64 	%rd1467, %SPL, 0;
	mov.f32 	%f5207, 0f00000000;
	setp.eq.s32 	%p549, %r220, 0;
	setp.eq.f32 	%p550, %f502, 0f3F800000;
	mov.u32 	%r1237, 1065353216;
	or.pred  	%p551, %p550, %p549;
	add.f32 	%f3535, %f5519, 0fBF800000;
	selp.f32 	%f3536, 0f00000000, %f3535, %p551;
	mul.f32 	%f3537, %f501, %f3536;
	ld.global.f32 	%f3538, [%rd624+20];
	neg.f32 	%f3539, %f3538;
	max.f32 	%f3540, %f3537, %f3539;
	mul.f32 	%f3541, %f5501, %f3540;
	neg.f32 	%f3542, %f3541;
	add.u64 	%rd1009, %SPL, 32;
	st.local.v4.f32 	[%rd1009], {%f5207, %f5207, %f5207, %f5207};
	mov.u64 	%rd1010, 0;
	st.local.v2.u64 	[%rd1467], {%rd1010, %rd1010};
	st.local.u32 	[%rd1467], %r1237;
	st.local.u32 	[%rd1467+12], %r1237;
	ld.local.v4.f32 	{%f3544, %f3545, %f3546, %f3547}, [%rd1467];
	mul.f32 	%f5520, %f3544, %f3542;
	mul.f32 	%f5521, %f3545, %f3542;
	mul.f32 	%f5522, %f3546, %f3542;
	mul.f32 	%f5523, %f3547, %f3542;
	ld.global.f32 	%f526, [%rd624+16];
	setp.eq.f32 	%p552, %f526, 0f00000000;
	@%p552 bra 	$L__BB0_418;

	add.f32 	%f3552, %f5502, %f5502;
	add.f32 	%f3553, %f5504, %f5503;
	add.f32 	%f3554, %f5505, %f5505;
	mul.f32 	%f3555, %f3553, 0f3F000000;
	mul.f32 	%f3556, %f3554, 0f3F000000;
	mul.f32 	%f3557, %f3552, 0f3F000000;
	add.f32 	%f3558, %f3557, 0f00000000;
	add.f32 	%f3559, %f3556, %f3558;
	mul.f32 	%f3560, %f3559, 0f3F000000;
	st.local.v4.f32 	[%rd1009], {%f3557, %f3555, %f3555, %f3556};
	sub.f32 	%f3561, %f3557, %f3560;
	st.local.f32 	[%rd1009], %f3561;
	sub.f32 	%f3562, %f3556, %f3560;
	st.local.f32 	[%rd1009+12], %f3562;
	ld.local.v4.f32 	{%f3563, %f3564, %f3565, %f3566}, [%rd1009];
	add.f32 	%f3567, %f526, %f526;
	mul.f32 	%f3568, %f5501, %f3567;
	fma.rn.f32 	%f5520, %f3568, %f3563, %f5520;
	fma.rn.f32 	%f5521, %f3568, %f3564, %f5521;
	fma.rn.f32 	%f5522, %f3568, %f3565, %f5522;
	fma.rn.f32 	%f5523, %f3568, %f3566, %f5523;

$L__BB0_418:
	mov.b32 	%r1238, %f5520;
	mov.b32 	%r1239, %f5521;
	mov.b64 	%rd1572, {%r1238, %r1239};
	mov.b32 	%r1240, %f5522;
	mov.b32 	%r1241, %f5523;
	mov.b64 	%rd1573, {%r1240, %r1241};

$L__BB0_466:
	setp.eq.s32 	%p616, %r219, 1;
	mov.pred 	%p840, 0;
	@%p616 bra 	$L__BB0_478;

	mov.b64 	{%r1388, %r1389}, %rd1573;
	mov.b64 	{%r1390, %r1391}, %rd1572;
	mov.b32 	%f660, %r1390;
	abs.f32 	%f3946, %f660;
	mov.b32 	%f5549, %r1391;
	abs.f32 	%f3947, %f5549;
	setp.le.f32 	%p617, %f3947, %f3946;
	selp.f32 	%f3948, %f3946, %f3947, %p617;
	mov.b32 	%f662, %r1388;
	abs.f32 	%f3949, %f662;
	setp.le.f32 	%p618, %f3949, %f3948;
	selp.f32 	%f3950, %f3948, %f3949, %p618;
	mov.b32 	%f5550, %r1389;
	abs.f32 	%f3951, %f5550;
	setp.le.f32 	%p619, %f3951, %f3950;
	selp.f32 	%f664, %f3950, %f3951, %p619;
	setp.eq.f32 	%p620, %f664, 0f00000000;
	@%p620 bra 	$L__BB0_469;

	div.rn.f32 	%f5549, %f5549, %f664;
	div.rn.f32 	%f5550, %f5550, %f664;
	mov.b32 	%r1392, %f5549;
	div.rn.f32 	%f3952, %f660, %f664;
	mov.b32 	%r1393, %f3952;
	mov.b64 	%rd1572, {%r1393, %r1392};

$L__BB0_469:
	fma.rn.f32 	%f3954, %f5549, %f5549, 0f00000000;
	sqrt.rn.f32 	%f3955, %f3954;
	setp.ltu.f32 	%p621, %f5549, 0f00000000;
	selp.f32 	%f3956, 0fBF800000, 0f3F800000, %p621;
	neg.f32 	%f3957, %f5549;
	selp.f32 	%f3958, %f3957, %f5549, %p621;
	mul.f32 	%f5551, %f3956, %f3955;
	fma.rn.f32 	%f3959, %f3958, %f3955, %f3954;
	add.f32 	%f670, %f3959, %f3959;
	setp.eq.f32 	%p622, %f670, 0f00000000;
	@%p622 bra 	$L__BB0_471;

	add.f32 	%f3960, %f5549, %f5551;
	sqrt.rn.f32 	%f3961, %f670;
	div.rn.f32 	%f3962, %f3960, %f3961;
	neg.f32 	%f5551, %f5551;
	add.f32 	%f3963, %f3962, %f3962;
	fma.rn.f32 	%f3964, %f5550, %f3963, 0f00000000;
	mul.f32 	%f3965, %f3962, %f3964;
	add.f32 	%f3966, %f3965, 0f00000000;
	sub.f32 	%f3967, %f5550, %f3965;
	sub.f32 	%f3968, %f3967, %f3965;
	add.f32 	%f3969, %f3966, %f3966;
	mul.f32 	%f3970, %f3962, %f3969;
	fma.rn.f32 	%f5550, %f3962, %f3970, %f3968;

$L__BB0_471:
	abs.f32 	%f675, %f5551;
	mov.b64 	{%r263, %r1396}, %rd1572;
	mov.b32 	%f5553, %r263;
	abs.f32 	%f3971, %f675;
	abs.f32 	%f3972, %f5553;
	abs.f32 	%f3973, %f5550;
	add.f32 	%f3974, %f3973, %f3972;
	mul.f32 	%f3975, %f3974, 0f358637BD;
	setp.leu.f32 	%p623, %f3971, %f3975;
	@%p623 bra 	$L__BB0_477;

	mov.b32 	%r1397, %f675;
	cvt.u64.u32 	%rd1088, %r263;
	cvt.u64.u32 	%rd1089, %r1397;
	mov.b32 	%r1398, %f5550;
	cvt.u64.u32 	%rd1090, %r1398;
	mov.u64 	%rd1087, 0;
	bfi.b64 	%rd1091, %rd1090, %rd1089, 32, 32;
	mov.b64 	{%r1399, %r1400}, %rd1091;
	bfi.b64 	%rd1092, %rd1089, %rd1088, 32, 32;
	mov.b64 	{%r1401, %r1402}, %rd1092;
	mov.b32 	%f677, %r1401;
	mov.b32 	%f3976, %r1402;
	mov.b32 	%f3977, %r1399;
	mov.b32 	%f678, %r1400;
	sub.f32 	%f3978, %f677, %f678;
	mul.f32 	%f3979, %f3978, 0f3F000000;
	mul.f32 	%f3980, %f3979, %f3979;
	fma.rn.f32 	%f679, %f3976, %f3977, %f3980;
	setp.ltu.f32 	%p624, %f679, 0f00000000;
	mov.u64 	%rd1575, %rd1087;
	mov.u64 	%rd1576, %rd1087;
	mov.u64 	%rd1577, %rd1087;
	@%p624 bra 	$L__BB0_474;

	sqrt.rn.f32 	%f3981, %f679;
	add.f32 	%f3982, %f678, %f677;
	mul.f32 	%f3983, %f3982, 0f3F000000;
	add.f32 	%f3984, %f3983, %f3981;
	sub.f32 	%f3985, %f3983, %f3981;
	mov.b32 	%r1403, %f3984;
	mov.b32 	%r1404, %f3985;
	cvt.u64.u32 	%rd1095, %r1404;
	cvt.u64.u32 	%rd1096, %r1403;
	bfi.b64 	%rd1097, %rd1095, %rd1096, 32, 32;
	shr.u64 	%rd1576, %rd1097, 32;
	shl.b64 	%rd1575, %rd1097, 32;
	mov.u64 	%rd1577, 1;

$L__BB0_474:
	or.b64  	%rd287, %rd1577, %rd1575;
	or.b64  	%rd288, %rd1087, %rd1576;
	cvt.u32.u64 	%r1405, %rd1575;
	cvt.u32.u64 	%r1406, %rd1577;
	or.b32  	%r1407, %r1406, %r1405;
	setp.eq.s32 	%p625, %r1407, 0;
	@%p625 bra 	$L__BB0_476;

	mov.b64 	{%r1408, %r1409}, %rd288;
	mov.b64 	{%r1410, %r1411}, %rd287;
	mov.b32 	%f5553, %r1411;
	mov.b32 	%f5550, %r1408;

$L__BB0_477:
	mul.f32 	%f3986, %f664, %f5550;
	mul.f32 	%f3987, %f664, %f5553;
	setp.le.f32 	%p626, %f3987, %f3986;
	selp.f32 	%f3988, %f3987, %f3986, %p626;
	setp.ge.f32 	%p627, %f3987, %f3986;
	selp.f32 	%f3989, %f3987, %f3986, %p627;
	ld.global.f32 	%f3990, [%rd624+84];
	setp.gt.f32 	%p628, %f3989, %f3990;
	sub.f32 	%f3991, %f3989, %f3988;
	mul.f32 	%f3992, %f3991, 0f3F000000;
	ld.global.f32 	%f3993, [%rd624+88];
	setp.gt.f32 	%p629, %f3992, %f3993;
	or.pred  	%p840, %p628, %p629;

$L__BB0_478:
	mov.b32 	%f3994, %r349;
	selp.f32 	%f5609, 0f00000000, %f3994, %p840;

$L__BB0_479:
	and.b16  	%rs43, %rs5, 3;
	setp.eq.s16 	%p630, %rs43, 1;
	@%p630 bra 	$L__BB0_499;

	setp.eq.s16 	%p631, %rs43, 2;
	@%p631 bra 	$L__BB0_483;

	setp.ne.s16 	%p632, %rs43, 3;
	@%p632 bra 	$L__BB0_514;

	mov.f32 	%f5583, 0f00000000;
	mov.f32 	%f5584, %f5583;
	mov.f32 	%f5585, %f5583;
	mov.f32 	%f5586, %f5583;
	bra.uni 	$L__BB0_546;

$L__BB0_483:
	mov.f32 	%f5264, 0f3102E308;
	mov.f32 	%f5263, 0fBF317218;
	mov.f32 	%f5262, 0f3FB8AA3B;
	mov.f32 	%f5261, 0f35BFBE8E;
	mov.f32 	%f5260, 0f3F317200;
	mov.f32 	%f5259, 0f3DAAAABD;
	mov.f32 	%f5258, 0f3C4CAF63;
	mov.f32 	%f5257, 0f3B18F0FE;
	ld.global.f32 	%f687, [%rd624+8];
	div.rn.f32 	%f4002, %f444, %f5515;
	div.rn.f32 	%f688, %f4002, %f444;
	ld.global.u32 	%r264, [%rd624+12];
	cvt.rn.f32.s32 	%f689, %r264;
	mul.f32 	%f4003, %f689, 0f3F000000;
	cvt.rzi.f32.f32 	%f4004, %f4003;
	add.f32 	%f4005, %f4004, %f4004;
	sub.f32 	%f4006, %f689, %f4005;
	abs.f32 	%f690, %f4006;
	abs.f32 	%f691, %f688;
	setp.lt.f32 	%p633, %f691, 0f00800000;
	mul.f32 	%f4007, %f691, 0f4B800000;
	selp.f32 	%f4008, %f4007, %f691, %p633;
	selp.f32 	%f4009, 0fC3170000, 0fC2FE0000, %p633;
	mov.b32 	%r1412, %f4008;
	and.b32  	%r1413, %r1412, 8388607;
	or.b32  	%r1414, %r1413, 1065353216;
	mov.b32 	%f4010, %r1414;
	shr.u32 	%r1415, %r1412, 23;
	cvt.rn.f32.u32 	%f4011, %r1415;
	add.f32 	%f4012, %f4009, %f4011;
	setp.gt.f32 	%p634, %f4010, 0f3FB504F3;
	mul.f32 	%f4013, %f4010, 0f3F000000;
	add.f32 	%f4014, %f4012, 0f3F800000;
	selp.f32 	%f4015, %f4014, %f4012, %p634;
	selp.f32 	%f4016, %f4013, %f4010, %p634;
	add.f32 	%f4017, %f4016, 0fBF800000;
	add.f32 	%f4000, %f4016, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3999,%f4000;
	// end inline asm
	add.f32 	%f4018, %f4017, %f4017;
	mul.f32 	%f4019, %f3999, %f4018;
	mul.f32 	%f4020, %f4019, %f4019;
	fma.rn.f32 	%f4023, %f5257, %f4020, %f5258;
	fma.rn.f32 	%f4025, %f4023, %f4020, %f5259;
	mul.rn.f32 	%f4026, %f4025, %f4020;
	mul.rn.f32 	%f4027, %f4026, %f4019;
	sub.f32 	%f4028, %f4017, %f4019;
	add.f32 	%f4029, %f4028, %f4028;
	neg.f32 	%f4030, %f4019;
	fma.rn.f32 	%f4031, %f4030, %f4017, %f4029;
	mul.rn.f32 	%f4032, %f3999, %f4031;
	add.f32 	%f4033, %f4027, %f4019;
	sub.f32 	%f4034, %f4019, %f4033;
	add.f32 	%f4035, %f4027, %f4034;
	add.f32 	%f4036, %f4032, %f4035;
	add.f32 	%f4037, %f4033, %f4036;
	sub.f32 	%f4038, %f4033, %f4037;
	add.f32 	%f4039, %f4036, %f4038;
	mul.rn.f32 	%f4041, %f4015, %f5260;
	mul.rn.f32 	%f4043, %f4015, %f5261;
	add.f32 	%f4044, %f4041, %f4037;
	sub.f32 	%f4045, %f4041, %f4044;
	add.f32 	%f4046, %f4037, %f4045;
	add.f32 	%f4047, %f4039, %f4046;
	add.f32 	%f4048, %f4043, %f4047;
	add.f32 	%f4049, %f4044, %f4048;
	sub.f32 	%f4050, %f4044, %f4049;
	add.f32 	%f4051, %f4048, %f4050;
	abs.f32 	%f692, %f689;
	setp.gt.f32 	%p635, %f692, 0f77F684DF;
	mul.f32 	%f4052, %f689, 0f39000000;
	selp.f32 	%f4053, %f4052, %f689, %p635;
	mul.rn.f32 	%f4054, %f4053, %f4049;
	neg.f32 	%f4055, %f4054;
	fma.rn.f32 	%f4056, %f4053, %f4049, %f4055;
	fma.rn.f32 	%f4057, %f4053, %f4051, %f4056;
	mov.f32 	%f4058, 0f00000000;
	fma.rn.f32 	%f4059, %f4058, %f4049, %f4057;
	add.rn.f32 	%f4060, %f4054, %f4059;
	neg.f32 	%f4061, %f4060;
	add.rn.f32 	%f4062, %f4054, %f4061;
	add.rn.f32 	%f4063, %f4062, %f4059;
	mov.b32 	%r1416, %f4060;
	setp.eq.s32 	%p636, %r1416, 1118925336;
	add.s32 	%r1417, %r1416, -1;
	mov.b32 	%f4064, %r1417;
	add.f32 	%f4065, %f4063, 0f37000000;
	selp.f32 	%f693, %f4065, %f4063, %p636;
	selp.f32 	%f4066, %f4064, %f4060, %p636;
	mul.rn.f32 	%f4068, %f4066, %f5262;
	cvt.rzi.f32.f32 	%f4069, %f4068;
	abs.f32 	%f4070, %f4069;
	setp.gt.f32 	%p637, %f4070, 0f42FC0000;
	mov.b32 	%r1418, %f4069;
	and.b32  	%r1419, %r1418, -2147483648;
	or.b32  	%r1420, %r1419, 1123811328;
	mov.b32 	%f4071, %r1420;
	selp.f32 	%f4072, %f4071, %f4069, %p637;
	fma.rn.f32 	%f4074, %f4072, %f5263, %f4066;
	fma.rn.f32 	%f4076, %f4072, %f5264, %f4074;
	mul.f32 	%f4077, %f4076, 0f3FB8AA3B;
	add.f32 	%f4078, %f4072, 0f4B40007F;
	mov.b32 	%r1421, %f4078;
	shl.b32 	%r1422, %r1421, 23;
	mov.b32 	%f4079, %r1422;
	ex2.approx.ftz.f32 	%f4080, %f4077;
	mul.f32 	%f694, %f4080, %f4079;
	setp.eq.f32 	%p638, %f694, 0f7F800000;
	mov.f32 	%f5556, 0f7F800000;
	@%p638 bra 	$L__BB0_485;

	fma.rn.f32 	%f5556, %f694, %f693, %f694;

$L__BB0_485:
	setp.lt.f32 	%p639, %f688, 0f00000000;
	setp.eq.f32 	%p640, %f690, 0f3F800000;
	and.pred  	%p16, %p639, %p640;
	setp.eq.f32 	%p641, %f688, 0f00000000;
	@%p641 bra 	$L__BB0_489;
	bra.uni 	$L__BB0_486;

$L__BB0_489:
	add.f32 	%f4084, %f688, %f688;
	mov.b32 	%r1425, %f4084;
	selp.b32 	%r1426, %r1425, 0, %p640;
	or.b32  	%r1427, %r1426, 2139095040;
	setp.lt.s32 	%p645, %r264, 0;
	selp.b32 	%r1428, %r1427, %r1426, %p645;
	mov.b32 	%f5558, %r1428;
	bra.uni 	$L__BB0_490;

$L__BB0_499:
	mul.f32 	%f5273, %f5499, %f5500;
	mov.f32 	%f5272, 0f3102E308;
	mov.f32 	%f5271, 0fBF317218;
	mov.f32 	%f5270, 0f3FB8AA3B;
	mov.f32 	%f5269, 0f35BFBE8E;
	mov.f32 	%f5268, 0f3F317200;
	mov.f32 	%f5267, 0f3DAAAABD;
	mov.f32 	%f5266, 0f3C4CAF63;
	mov.f32 	%f5265, 0f3B18F0FE;
	ld.global.u64 	%rd1115, [%rd624+24];
	mul.wide.u32 	%rd1116, %r8, 16;
	add.s64 	%rd1117, %rd1115, %rd1116;
	ld.f32 	%f4128, [%rd1117+8];
	mul.f32 	%f4129, %f5609, 0f3F7FBE77;
	fma.rn.f32 	%f717, %f5609, %f4129, 0f3A83126F;
	mul.f32 	%f4130, %f5515, %f5605;
	sub.f32 	%f718, %f4130, %f5273;
	ld.global.f32 	%f4131, [%rd624+16];
	mul.f32 	%f4132, %f4131, 0f3F2AAAAB;
	ld.global.f32 	%f4133, [%rd624+12];
	mul.f32 	%f4134, %f4128, %f4133;
	fma.rn.f32 	%f719, %f4128, %f4132, %f4134;
	mul.f32 	%f4135, %f5499, %f5499;
	fma.rn.f32 	%f720, %f5515, %f5515, %f4135;
	mul.f32 	%f4136, %f5499, %f5605;
	fma.rn.f32 	%f721, %f5515, %f5500, %f4136;
	mul.f32 	%f4137, %f5605, %f5605;
	fma.rn.f32 	%f722, %f5500, %f5500, %f4137;
	mul.f32 	%f723, %f4128, %f4131;
	mov.f32 	%f4138, 0fBF000000;
	cvt.rzi.f32.f32 	%f4139, %f4138;
	add.f32 	%f4140, %f4139, %f4139;
	mov.f32 	%f4141, 0fBF800000;
	sub.f32 	%f4142, %f4141, %f4140;
	abs.f32 	%f724, %f4142;
	abs.f32 	%f725, %f718;
	setp.lt.f32 	%p660, %f725, 0f00800000;
	mul.f32 	%f4143, %f725, 0f4B800000;
	selp.f32 	%f4144, %f4143, %f725, %p660;
	selp.f32 	%f4145, 0fC3170000, 0fC2FE0000, %p660;
	mov.b32 	%r1437, %f4144;
	and.b32  	%r1438, %r1437, 8388607;
	or.b32  	%r1439, %r1438, 1065353216;
	mov.b32 	%f4146, %r1439;
	shr.u32 	%r1440, %r1437, 23;
	cvt.rn.f32.u32 	%f4147, %r1440;
	add.f32 	%f4148, %f4145, %f4147;
	setp.gt.f32 	%p661, %f4146, 0f3FB504F3;
	mul.f32 	%f4149, %f4146, 0f3F000000;
	add.f32 	%f4150, %f4148, 0f3F800000;
	selp.f32 	%f4151, %f4150, %f4148, %p661;
	selp.f32 	%f4152, %f4149, %f4146, %p661;
	add.f32 	%f4153, %f4152, 0fBF800000;
	add.f32 	%f4126, %f4152, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4125,%f4126;
	// end inline asm
	add.f32 	%f4154, %f4153, %f4153;
	mul.f32 	%f4155, %f4125, %f4154;
	mul.f32 	%f4156, %f4155, %f4155;
	fma.rn.f32 	%f4159, %f5265, %f4156, %f5266;
	fma.rn.f32 	%f4161, %f4159, %f4156, %f5267;
	mul.rn.f32 	%f4162, %f4161, %f4156;
	mul.rn.f32 	%f4163, %f4162, %f4155;
	sub.f32 	%f4164, %f4153, %f4155;
	add.f32 	%f4165, %f4164, %f4164;
	neg.f32 	%f4166, %f4155;
	fma.rn.f32 	%f4167, %f4166, %f4153, %f4165;
	mul.rn.f32 	%f4168, %f4125, %f4167;
	add.f32 	%f4169, %f4163, %f4155;
	sub.f32 	%f4170, %f4155, %f4169;
	add.f32 	%f4171, %f4163, %f4170;
	add.f32 	%f4172, %f4168, %f4171;
	add.f32 	%f4173, %f4169, %f4172;
	sub.f32 	%f4174, %f4169, %f4173;
	add.f32 	%f4175, %f4172, %f4174;
	mul.rn.f32 	%f4177, %f4151, %f5268;
	mul.rn.f32 	%f4179, %f4151, %f5269;
	add.f32 	%f4180, %f4177, %f4173;
	sub.f32 	%f4181, %f4177, %f4180;
	add.f32 	%f4182, %f4173, %f4181;
	add.f32 	%f4183, %f4175, %f4182;
	add.f32 	%f4184, %f4179, %f4183;
	add.f32 	%f4185, %f4180, %f4184;
	sub.f32 	%f4186, %f4180, %f4185;
	add.f32 	%f4187, %f4184, %f4186;
	mul.rn.f32 	%f4188, %f4141, %f4185;
	neg.f32 	%f4189, %f4188;
	fma.rn.f32 	%f4190, %f4141, %f4185, %f4189;
	fma.rn.f32 	%f4191, %f4141, %f4187, %f4190;
	mov.f32 	%f4192, 0f00000000;
	fma.rn.f32 	%f4193, %f4192, %f4185, %f4191;
	add.rn.f32 	%f4194, %f4188, %f4193;
	neg.f32 	%f4195, %f4194;
	add.rn.f32 	%f4196, %f4188, %f4195;
	add.rn.f32 	%f4197, %f4196, %f4193;
	mov.b32 	%r1441, %f4194;
	setp.eq.s32 	%p662, %r1441, 1118925336;
	add.s32 	%r1442, %r1441, -1;
	mov.b32 	%f4198, %r1442;
	add.f32 	%f4199, %f4197, 0f37000000;
	selp.f32 	%f726, %f4199, %f4197, %p662;
	selp.f32 	%f4200, %f4198, %f4194, %p662;
	mul.rn.f32 	%f4202, %f4200, %f5270;
	cvt.rzi.f32.f32 	%f4203, %f4202;
	abs.f32 	%f4204, %f4203;
	setp.gt.f32 	%p663, %f4204, 0f42FC0000;
	mov.b32 	%r1443, %f4203;
	and.b32  	%r1444, %r1443, -2147483648;
	or.b32  	%r1445, %r1444, 1123811328;
	mov.b32 	%f4205, %r1445;
	selp.f32 	%f4206, %f4205, %f4203, %p663;
	fma.rn.f32 	%f4208, %f4206, %f5271, %f4200;
	fma.rn.f32 	%f4210, %f4206, %f5272, %f4208;
	mul.f32 	%f4211, %f4210, 0f3FB8AA3B;
	add.f32 	%f4212, %f4206, 0f4B40007F;
	mov.b32 	%r1446, %f4212;
	shl.b32 	%r1447, %r1446, 23;
	mov.b32 	%f4213, %r1447;
	ex2.approx.ftz.f32 	%f4214, %f4211;
	mul.f32 	%f727, %f4214, %f4213;
	setp.eq.f32 	%p664, %f727, 0f7F800000;
	mov.f32 	%f5559, 0f7F800000;
	@%p664 bra 	$L__BB0_501;

	fma.rn.f32 	%f5559, %f727, %f726, %f727;

$L__BB0_501:
	setp.lt.f32 	%p665, %f718, 0f00000000;
	setp.eq.f32 	%p666, %f724, 0f3F800000;
	and.pred  	%p17, %p665, %p666;
	setp.eq.f32 	%p667, %f718, 0f00000000;
	@%p667 bra 	$L__BB0_505;
	bra.uni 	$L__BB0_502;

$L__BB0_505:
	add.f32 	%f4219, %f718, %f718;
	mov.b32 	%r1450, %f4219;
	or.b32  	%r1451, %r1450, 2139095040;
	mov.b32 	%f4220, %r1451;
	selp.f32 	%f5561, %f4220, 0f7F800000, %p666;
	bra.uni 	$L__BB0_506;

$L__BB0_514:
	mul.f32 	%f5208, %f5499, %f5500;
	add.u64 	%rd1469, %SPL, 64;
	ld.global.u64 	%rd1126, [%rd624+24];
	mul.wide.u32 	%rd1127, %r8, 16;
	add.s64 	%rd1128, %rd1126, %rd1127;
	ld.f32 	%f767, [%rd1128+8];
	mul.f32 	%f4245, %f5515, %f5605;
	sub.f32 	%f768, %f4245, %f5208;
	ld.local.v4.f32 	{%f5515, %f4247, %f4248, %f4249}, [%rd1469];
	add.f32 	%f4251, %f4249, %f5515;
	mul.f32 	%f770, %f4251, 0f3F000000;
	sub.f32 	%f4252, %f5515, %f4249;
	mul.f32 	%f4253, %f4252, 0f3F000000;
	add.f32 	%f4256, %f4247, %f4248;
	mul.f32 	%f4257, %f4256, 0f3F000000;
	sub.f32 	%f4258, %f4247, %f4248;
	mul.f32 	%f771, %f4258, 0f3F000000;
	mul.f32 	%f4259, %f771, %f771;
	fma.rn.f32 	%f4260, %f770, %f770, %f4259;
	sqrt.rn.f32 	%f4261, %f4260;
	mul.f32 	%f4262, %f4257, %f4257;
	fma.rn.f32 	%f4263, %f4253, %f4253, %f4262;
	sqrt.rn.f32 	%f4264, %f4263;
	add.f32 	%f772, %f4261, %f4264;
	sub.f32 	%f773, %f4261, %f4264;
	abs.f32 	%f774, %f4253;
	abs.f32 	%f775, %f4257;
	setp.eq.f32 	%p676, %f774, 0f00000000;
	setp.eq.f32 	%p677, %f775, 0f00000000;
	and.pred  	%p678, %p676, %p677;
	mov.b32 	%r265, %f4253;
	mov.b32 	%r1454, %f4257;
	and.b32  	%r266, %r1454, -2147483648;
	@%p678 bra 	$L__BB0_518;
	bra.uni 	$L__BB0_515;

$L__BB0_518:
	shr.s32 	%r1459, %r265, 31;
	and.b32  	%r1460, %r1459, 1078530011;
	or.b32  	%r1461, %r1460, %r266;
	mov.b32 	%f5570, %r1461;
	bra.uni 	$L__BB0_519;

$L__BB0_515:
	setp.eq.f32 	%p679, %f774, 0f7F800000;
	setp.eq.f32 	%p680, %f775, 0f7F800000;
	and.pred  	%p681, %p679, %p680;
	@%p681 bra 	$L__BB0_517;
	bra.uni 	$L__BB0_516;

$L__BB0_517:
	setp.lt.s32 	%p685, %r265, 0;
	selp.b32 	%r1457, 1075235812, 1061752795, %p685;
	or.b32  	%r1458, %r1457, %r266;
	mov.b32 	%f5570, %r1458;
	bra.uni 	$L__BB0_519;

$L__BB0_486:
	mov.b32 	%r1423, %f5556;
	xor.b32  	%r1424, %r1423, -2147483648;
	mov.b32 	%f4081, %r1424;
	selp.f32 	%f5558, %f4081, %f5556, %p16;
	setp.geu.f32 	%p642, %f688, 0f00000000;
	@%p642 bra 	$L__BB0_490;

	cvt.rzi.f32.f32 	%f4082, %f689;
	setp.eq.f32 	%p643, %f4082, %f689;
	@%p643 bra 	$L__BB0_490;

	mov.f32 	%f5558, 0f7FFFFFFF;

$L__BB0_490:
	add.f32 	%f4085, %f691, %f692;
	mov.b32 	%r1429, %f4085;
	setp.lt.s32 	%p646, %r1429, 2139095040;
	@%p646 bra 	$L__BB0_497;

	setp.gtu.f32 	%p647, %f691, 0f7F800000;
	setp.gtu.f32 	%p648, %f692, 0f7F800000;
	or.pred  	%p649, %p647, %p648;
	@%p649 bra 	$L__BB0_496;
	bra.uni 	$L__BB0_492;

$L__BB0_496:
	add.f32 	%f5558, %f688, %f689;
	bra.uni 	$L__BB0_497;

$L__BB0_502:
	mov.b32 	%r1448, %f5559;
	xor.b32  	%r1449, %r1448, -2147483648;
	mov.b32 	%f4215, %r1449;
	selp.f32 	%f5561, %f4215, %f5559, %p17;
	setp.geu.f32 	%p668, %f718, 0f00000000;
	@%p668 bra 	$L__BB0_506;

	cvt.rzi.f32.f32 	%f4217, %f4141;
	setp.eq.f32 	%p669, %f4217, 0fBF800000;
	@%p669 bra 	$L__BB0_506;

	mov.f32 	%f5561, 0f7FFFFFFF;

$L__BB0_506:
	add.f32 	%f4221, %f725, 0f3F800000;
	mov.b32 	%r1452, %f4221;
	setp.lt.s32 	%p671, %r1452, 2139095040;
	@%p671 bra 	$L__BB0_511;

	setp.gtu.f32 	%p672, %f725, 0f7F800000;
	@%p672 bra 	$L__BB0_510;
	bra.uni 	$L__BB0_508;

$L__BB0_510:
	add.f32 	%f5561, %f718, 0fBF800000;
	bra.uni 	$L__BB0_511;

$L__BB0_492:
	setp.eq.f32 	%p650, %f692, 0f7F800000;
	@%p650 bra 	$L__BB0_495;
	bra.uni 	$L__BB0_493;

$L__BB0_495:
	setp.gt.f32 	%p653, %f691, 0f3F800000;
	selp.b32 	%r1433, 2139095040, 0, %p653;
	xor.b32  	%r1434, %r1433, 2139095040;
	setp.lt.s32 	%p654, %r264, 0;
	selp.b32 	%r1435, %r1434, %r1433, %p654;
	mov.b32 	%f4086, %r1435;
	setp.eq.f32 	%p655, %f688, 0fBF800000;
	selp.f32 	%f5558, 0f3F800000, %f4086, %p655;
	bra.uni 	$L__BB0_497;

$L__BB0_508:
	setp.neu.f32 	%p673, %f725, 0f7F800000;
	@%p673 bra 	$L__BB0_511;

	selp.f32 	%f5561, 0f80000000, 0f00000000, %p17;

$L__BB0_511:
	add.u64 	%rd1477, %SPL, 0;
	setp.eq.f32 	%p674, %f718, 0f3F800000;
	mov.u32 	%r1453, 1065353216;
	selp.f32 	%f4222, 0f3F800000, %f5561, %p674;
	mul.f32 	%f4223, %f723, %f4222;
	add.f32 	%f4224, %f720, 0f00000000;
	add.f32 	%f4225, %f4224, %f722;
	mul.f32 	%f4226, %f4225, 0f3F000000;
	sub.f32 	%f4227, %f720, %f4226;
	sub.f32 	%f4228, %f722, %f4226;
	mul.f32 	%f5562, %f4227, %f4223;
	mul.f32 	%f5563, %f721, %f4223;
	mul.f32 	%f5565, %f4228, %f4223;
	fma.rn.f32 	%f4229, %f718, %f718, 0fBF800000;
	mul.f32 	%f4230, %f719, 0f3F000000;
	mul.f32 	%f4231, %f4229, %f4230;
	add.u64 	%rd1119, %SPL, 32;
	st.local.v4.f32 	[%rd1119], {%f4192, %f4192, %f4192, %f4192};
	mov.u64 	%rd1120, 0;
	st.local.v2.u64 	[%rd1477], {%rd1120, %rd1120};
	st.local.u32 	[%rd1477], %r1453;
	st.local.u32 	[%rd1477+12], %r1453;
	ld.local.v4.f32 	{%f4233, %f4234, %f4235, %f4236}, [%rd1477];
	mul.f32 	%f5566, %f4231, %f4233;
	mul.f32 	%f5567, %f4231, %f4234;
	mul.f32 	%f5568, %f4231, %f4235;
	mul.f32 	%f5569, %f4231, %f4236;
	setp.ltu.f32 	%p675, %f718, 0f3F800000;
	mov.f32 	%f5564, %f5563;
	@%p675 bra 	$L__BB0_513;

	add.f32 	%f5562, %f5562, %f5566;
	add.f32 	%f752, %f5563, %f5567;
	add.f32 	%f5564, %f5563, %f5568;
	add.f32 	%f5565, %f5565, %f5569;
	st.local.v4.f32 	[%rd1119], {%f4192, %f4192, %f4192, %f4192};
	mov.f32 	%f5563, %f752;
	mov.f32 	%f5566, %f4192;
	mov.f32 	%f5567, %f4192;
	mov.f32 	%f5568, %f4192;
	mov.f32 	%f5569, %f4192;

$L__BB0_513:
	fma.rn.f32 	%f5583, %f717, %f5562, %f5566;
	fma.rn.f32 	%f5584, %f717, %f5563, %f5567;
	fma.rn.f32 	%f5585, %f717, %f5564, %f5568;
	fma.rn.f32 	%f5586, %f717, %f5565, %f5569;
	bra.uni 	$L__BB0_546;

$L__BB0_516:
	setp.lt.s32 	%p682, %r265, 0;
	min.f32 	%f4265, %f775, %f774;
	max.f32 	%f4266, %f775, %f774;
	div.rn.f32 	%f4267, %f4265, %f4266;
	mul.rn.f32 	%f4268, %f4267, %f4267;
	mov.f32 	%f4269, 0fC0B59883;
	mov.f32 	%f4270, 0fBF52C7EA;
	fma.rn.f32 	%f4271, %f4268, %f4270, %f4269;
	mov.f32 	%f4272, 0fC0D21907;
	fma.rn.f32 	%f4273, %f4271, %f4268, %f4272;
	mul.f32 	%f4274, %f4268, %f4273;
	mul.f32 	%f4275, %f4267, %f4274;
	add.f32 	%f4276, %f4268, 0f41355DC0;
	mov.f32 	%f4277, 0f41E6BD60;
	fma.rn.f32 	%f4278, %f4276, %f4268, %f4277;
	mov.f32 	%f4279, 0f419D92C8;
	fma.rn.f32 	%f4280, %f4278, %f4268, %f4279;
	rcp.rn.f32 	%f4281, %f4280;
	fma.rn.f32 	%f4282, %f4275, %f4281, %f4267;
	mov.f32 	%f4283, 0f3FC90FDB;
	sub.f32 	%f4284, %f4283, %f4282;
	setp.gt.f32 	%p683, %f775, %f774;
	selp.f32 	%f4285, %f4284, %f4282, %p683;
	mov.f32 	%f4286, 0f40490FDB;
	sub.f32 	%f4287, %f4286, %f4285;
	selp.f32 	%f4288, %f4287, %f4285, %p682;
	mov.b32 	%r1455, %f4288;
	or.b32  	%r1456, %r266, %r1455;
	mov.b32 	%f4289, %r1456;
	add.f32 	%f4290, %f774, %f775;
	setp.le.f32 	%p684, %f4290, 0f7F800000;
	selp.f32 	%f5570, %f4289, %f4290, %p684;

$L__BB0_519:
	abs.f32 	%f780, %f770;
	setp.eq.f32 	%p686, %f780, 0f00000000;
	abs.f32 	%f781, %f771;
	setp.eq.f32 	%p687, %f781, 0f00000000;
	and.pred  	%p688, %p686, %p687;
	mov.b32 	%r267, %f770;
	mov.b32 	%r1462, %f771;
	and.b32  	%r268, %r1462, -2147483648;
	@%p688 bra 	$L__BB0_523;
	bra.uni 	$L__BB0_520;

$L__BB0_523:
	shr.s32 	%r1467, %r267, 31;
	and.b32  	%r1468, %r1467, 1078530011;
	or.b32  	%r1469, %r1468, %r268;
	mov.b32 	%f5571, %r1469;
	bra.uni 	$L__BB0_524;

$L__BB0_520:
	setp.eq.f32 	%p689, %f780, 0f7F800000;
	setp.eq.f32 	%p690, %f781, 0f7F800000;
	and.pred  	%p691, %p689, %p690;
	@%p691 bra 	$L__BB0_522;
	bra.uni 	$L__BB0_521;

$L__BB0_522:
	setp.lt.s32 	%p695, %r267, 0;
	selp.b32 	%r1465, 1075235812, 1061752795, %p695;
	or.b32  	%r1466, %r1465, %r268;
	mov.b32 	%f5571, %r1466;
	bra.uni 	$L__BB0_524;

$L__BB0_521:
	setp.lt.s32 	%p692, %r267, 0;
	min.f32 	%f4291, %f781, %f780;
	max.f32 	%f4292, %f781, %f780;
	div.rn.f32 	%f4293, %f4291, %f4292;
	mul.rn.f32 	%f4294, %f4293, %f4293;
	mov.f32 	%f4295, 0fC0B59883;
	mov.f32 	%f4296, 0fBF52C7EA;
	fma.rn.f32 	%f4297, %f4294, %f4296, %f4295;
	mov.f32 	%f4298, 0fC0D21907;
	fma.rn.f32 	%f4299, %f4297, %f4294, %f4298;
	mul.f32 	%f4300, %f4294, %f4299;
	mul.f32 	%f4301, %f4293, %f4300;
	add.f32 	%f4302, %f4294, 0f41355DC0;
	mov.f32 	%f4303, 0f41E6BD60;
	fma.rn.f32 	%f4304, %f4302, %f4294, %f4303;
	mov.f32 	%f4305, 0f419D92C8;
	fma.rn.f32 	%f4306, %f4304, %f4294, %f4305;
	rcp.rn.f32 	%f4307, %f4306;
	fma.rn.f32 	%f4308, %f4301, %f4307, %f4293;
	mov.f32 	%f4309, 0f3FC90FDB;
	sub.f32 	%f4310, %f4309, %f4308;
	setp.gt.f32 	%p693, %f781, %f780;
	selp.f32 	%f4311, %f4310, %f4308, %p693;
	mov.f32 	%f4312, 0f40490FDB;
	sub.f32 	%f4313, %f4312, %f4311;
	selp.f32 	%f4314, %f4313, %f4311, %p692;
	mov.b32 	%r1463, %f4314;
	or.b32  	%r1464, %r268, %r1463;
	mov.b32 	%f4315, %r1464;
	add.f32 	%f4316, %f780, %f781;
	setp.le.f32 	%p694, %f4316, 0f7F800000;
	selp.f32 	%f5571, %f4315, %f4316, %p694;

$L__BB0_524:
	sub.f32 	%f4317, %f5571, %f5570;
	mul.f32 	%f786, %f4317, 0f3F000000;
	add.f32 	%f4318, %f5570, %f5571;
	mul.f32 	%f787, %f4318, 0f3F000000;
	mul.f32 	%f4319, %f786, 0f3F22F983;
	cvt.rni.s32.f32 	%r1799, %f4319;
	cvt.rn.f32.s32 	%f4320, %r1799;
	mov.f32 	%f4321, 0fBFC90FDA;
	fma.rn.f32 	%f4322, %f4320, %f4321, %f786;
	mov.f32 	%f4323, 0fB3A22168;
	fma.rn.f32 	%f4324, %f4320, %f4323, %f4322;
	mov.f32 	%f4325, 0fA7C234C5;
	fma.rn.f32 	%f5572, %f4320, %f4325, %f4324;
	abs.f32 	%f789, %f786;
	setp.leu.f32 	%p696, %f789, 0f47CE4780;
	@%p696 bra 	$L__BB0_532;

	setp.eq.f32 	%p697, %f789, 0f7F800000;
	@%p697 bra 	$L__BB0_531;
	bra.uni 	$L__BB0_526;

$L__BB0_531:
	mov.f32 	%f4328, 0f00000000;
	mul.rn.f32 	%f5572, %f786, %f4328;
	bra.uni 	$L__BB0_532;

$L__BB0_526:
	mov.b32 	%r270, %f786;
	bfe.u32 	%r1472, %r270, 23, 8;
	add.s32 	%r271, %r1472, -128;
	shl.b32 	%r1473, %r270, 8;
	or.b32  	%r272, %r1473, -2147483648;
	shr.u32 	%r273, %r271, 5;
	add.u64 	%rd1132, %SP, 32;
	add.u64 	%rd1579, %SPL, 32;
	mov.u32 	%r1795, 0;
	mov.u64 	%rd1578, __cudart_i2opi_f;
	mov.u32 	%r1796, %r1795;

$L__BB0_527:
	.pragma "nounroll";
	mov.u32 	%r275, %r1796;
	ld.global.nc.u32 	%r1476, [%rd1578];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1474, %r1476, %r272, %r275;
	madc.hi.u32     %r1796, %r1476, %r272,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1579], %r1474;
	add.s64 	%rd1579, %rd1579, 4;
	add.s64 	%rd1578, %rd1578, 4;
	add.s32 	%r1795, %r1795, 1;
	setp.ne.s32 	%p698, %r1795, 6;
	@%p698 bra 	$L__BB0_527;

	mov.u32 	%r1481, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1479, %r1481, %r272, %r275;
	madc.hi.u32     %r1480, %r1481, %r272,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd1134, %rd1132;
	st.local.u32 	[%rd1134+24], %r1480;
	mov.u32 	%r1484, 4;
	sub.s32 	%r278, %r1484, %r273;
	mov.u32 	%r1485, 6;
	sub.s32 	%r1486, %r1485, %r273;
	mul.wide.s32 	%rd1135, %r1486, 4;
	add.s64 	%rd1136, %rd1134, %rd1135;
	ld.local.u32 	%r1797, [%rd1136];
	ld.local.u32 	%r1798, [%rd1136+-4];
	and.b32  	%r281, %r271, 31;
	setp.eq.s32 	%p699, %r281, 0;
	@%p699 bra 	$L__BB0_530;

	mov.u32 	%r1487, 32;
	sub.s32 	%r1488, %r1487, %r281;
	shr.u32 	%r1489, %r1798, %r1488;
	shl.b32 	%r1490, %r1797, %r281;
	add.s32 	%r1797, %r1489, %r1490;
	mul.wide.s32 	%rd1139, %r278, 4;
	add.s64 	%rd1140, %rd1134, %rd1139;
	ld.local.u32 	%r1491, [%rd1140];
	shr.u32 	%r1492, %r1491, %r1488;
	shl.b32 	%r1493, %r1798, %r281;
	add.s32 	%r1798, %r1492, %r1493;

$L__BB0_530:
	and.b32  	%r1494, %r270, -2147483648;
	shr.u32 	%r1495, %r1798, 30;
	shl.b32 	%r1496, %r1797, 2;
	or.b32  	%r1497, %r1495, %r1496;
	shr.u32 	%r1498, %r1497, 31;
	shr.u32 	%r1499, %r1797, 30;
	add.s32 	%r1500, %r1498, %r1499;
	neg.s32 	%r1501, %r1500;
	setp.eq.s32 	%p700, %r1494, 0;
	selp.b32 	%r1799, %r1500, %r1501, %p700;
	setp.ne.s32 	%p701, %r1498, 0;
	xor.b32  	%r1502, %r1494, -2147483648;
	selp.b32 	%r1503, %r1502, %r1494, %p701;
	selp.b32 	%r1504, -1, 0, %p701;
	xor.b32  	%r1505, %r1497, %r1504;
	shl.b32 	%r1506, %r1798, 2;
	xor.b32  	%r1507, %r1506, %r1504;
	cvt.u64.u32 	%rd1141, %r1505;
	cvt.u64.u32 	%rd1142, %r1507;
	bfi.b64 	%rd1143, %rd1141, %rd1142, 32, 32;
	cvt.rn.f64.s64 	%fd23, %rd1143;
	mul.f64 	%fd24, %fd23, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4326, %fd24;
	setp.eq.s32 	%p702, %r1503, 0;
	neg.f32 	%f4327, %f4326;
	selp.f32 	%f5572, %f4326, %f4327, %p702;

$L__BB0_532:
	mul.f32 	%f4329, %f787, 0f3F22F983;
	cvt.rni.s32.f32 	%r1804, %f4329;
	cvt.rn.f32.s32 	%f4330, %r1804;
	fma.rn.f32 	%f4332, %f4330, %f4321, %f787;
	fma.rn.f32 	%f4334, %f4330, %f4323, %f4332;
	fma.rn.f32 	%f5573, %f4330, %f4325, %f4334;
	abs.f32 	%f794, %f787;
	setp.leu.f32 	%p703, %f794, 0f47CE4780;
	@%p703 bra 	$L__BB0_540;

	setp.eq.f32 	%p704, %f794, 0f7F800000;
	@%p704 bra 	$L__BB0_539;
	bra.uni 	$L__BB0_534;

$L__BB0_539:
	mov.f32 	%f4338, 0f00000000;
	mul.rn.f32 	%f5573, %f787, %f4338;
	bra.uni 	$L__BB0_540;

$L__BB0_534:
	mov.b32 	%r289, %f787;
	bfe.u32 	%r1510, %r289, 23, 8;
	add.s32 	%r290, %r1510, -128;
	shl.b32 	%r1511, %r289, 8;
	or.b32  	%r291, %r1511, -2147483648;
	shr.u32 	%r292, %r290, 5;
	add.u64 	%rd1145, %SP, 32;
	add.u64 	%rd1581, %SPL, 32;
	mov.u32 	%r1800, 0;
	mov.u64 	%rd1580, __cudart_i2opi_f;
	mov.u32 	%r1801, %r1800;

$L__BB0_535:
	.pragma "nounroll";
	mov.u32 	%r294, %r1801;
	ld.global.nc.u32 	%r1514, [%rd1580];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1512, %r1514, %r291, %r294;
	madc.hi.u32     %r1801, %r1514, %r291,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1581], %r1512;
	add.s64 	%rd1581, %rd1581, 4;
	add.s64 	%rd1580, %rd1580, 4;
	add.s32 	%r1800, %r1800, 1;
	setp.ne.s32 	%p705, %r1800, 6;
	@%p705 bra 	$L__BB0_535;

	mov.u32 	%r1519, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1517, %r1519, %r291, %r294;
	madc.hi.u32     %r1518, %r1519, %r291,  0;
	}
	// end inline asm
	cvta.to.local.u64 	%rd1147, %rd1145;
	st.local.u32 	[%rd1147+24], %r1518;
	mov.u32 	%r1522, 4;
	sub.s32 	%r297, %r1522, %r292;
	mov.u32 	%r1523, 6;
	sub.s32 	%r1524, %r1523, %r292;
	mul.wide.s32 	%rd1148, %r1524, 4;
	add.s64 	%rd1149, %rd1147, %rd1148;
	ld.local.u32 	%r1802, [%rd1149];
	ld.local.u32 	%r1803, [%rd1149+-4];
	and.b32  	%r300, %r290, 31;
	setp.eq.s32 	%p706, %r300, 0;
	@%p706 bra 	$L__BB0_538;

	mov.u32 	%r1525, 32;
	sub.s32 	%r1526, %r1525, %r300;
	shr.u32 	%r1527, %r1803, %r1526;
	shl.b32 	%r1528, %r1802, %r300;
	add.s32 	%r1802, %r1527, %r1528;
	mul.wide.s32 	%rd1152, %r297, 4;
	add.s64 	%rd1153, %rd1147, %rd1152;
	ld.local.u32 	%r1529, [%rd1153];
	shr.u32 	%r1530, %r1529, %r1526;
	shl.b32 	%r1531, %r1803, %r300;
	add.s32 	%r1803, %r1530, %r1531;

$L__BB0_538:
	and.b32  	%r1532, %r289, -2147483648;
	shr.u32 	%r1533, %r1803, 30;
	shl.b32 	%r1534, %r1802, 2;
	or.b32  	%r1535, %r1533, %r1534;
	shr.u32 	%r1536, %r1535, 31;
	shr.u32 	%r1537, %r1802, 30;
	add.s32 	%r1538, %r1536, %r1537;
	neg.s32 	%r1539, %r1538;
	setp.eq.s32 	%p707, %r1532, 0;
	selp.b32 	%r1804, %r1538, %r1539, %p707;
	setp.ne.s32 	%p708, %r1536, 0;
	xor.b32  	%r1540, %r1532, -2147483648;
	selp.b32 	%r1541, %r1540, %r1532, %p708;
	selp.b32 	%r1542, -1, 0, %p708;
	xor.b32  	%r1543, %r1535, %r1542;
	shl.b32 	%r1544, %r1803, 2;
	xor.b32  	%r1545, %r1544, %r1542;
	cvt.u64.u32 	%rd1154, %r1543;
	cvt.u64.u32 	%rd1155, %r1545;
	bfi.b64 	%rd1156, %rd1154, %rd1155, 32, 32;
	cvt.rn.f64.s64 	%fd25, %rd1156;
	mul.f64 	%fd26, %fd25, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4336, %fd26;
	setp.eq.s32 	%p709, %r1541, 0;
	neg.f32 	%f4337, %f4336;
	selp.f32 	%f5573, %f4336, %f4337, %p709;

$L__BB0_540:
	mov.f32 	%f5166, 0f3F800000;
	setp.lt.f32 	%p710, %f773, 0f00000000;
	mov.f32 	%f4339, 0f00000000;
	selp.f32 	%f4340, 0fBF800000, 0f3F800000, %p710;
	mul.f32 	%f4342, %f5572, %f5572;
	mov.f32 	%f4343, 0fBAB607ED;
	mov.f32 	%f4344, 0f37CBAC00;
	fma.rn.f32 	%f4345, %f4344, %f4342, %f4343;
	mov.f32 	%f4346, 0f3D2AAABB;
	fma.rn.f32 	%f4347, %f4345, %f4342, %f4346;
	mov.f32 	%f4348, 0fBEFFFFFF;
	fma.rn.f32 	%f4349, %f4347, %f4342, %f4348;
	fma.rn.f32 	%f4350, %f4349, %f4342, %f5166;
	mov.f32 	%f4351, 0f3C0885E4;
	mov.f32 	%f4352, 0fB94D4153;
	fma.rn.f32 	%f4353, %f4352, %f4342, %f4351;
	mov.f32 	%f4354, 0fBE2AAAA8;
	fma.rn.f32 	%f4355, %f4353, %f4342, %f4354;
	fma.rn.f32 	%f4356, %f4342, %f5572, %f4339;
	fma.rn.f32 	%f4357, %f4355, %f4356, %f5572;
	and.b32  	%r1546, %r1799, 1;
	setp.eq.b32 	%p711, %r1546, 1;
	selp.f32 	%f4358, %f4350, %f4357, %p711;
	selp.f32 	%f4359, %f4357, %f4350, %p711;
	neg.f32 	%f4360, %f4358;
	and.b32  	%r1547, %r1799, 2;
	setp.eq.s32 	%p712, %r1547, 0;
	selp.f32 	%f4361, %f4358, %f4360, %p712;
	neg.f32 	%f4362, %f4359;
	add.s32 	%r1548, %r1799, 1;
	and.b32  	%r1549, %r1548, 2;
	setp.eq.s32 	%p713, %r1549, 0;
	selp.f32 	%f4363, %f4359, %f4362, %p713;
	mul.f32 	%f4364, %f5573, %f5573;
	fma.rn.f32 	%f4365, %f4344, %f4364, %f4343;
	fma.rn.f32 	%f4366, %f4365, %f4364, %f4346;
	fma.rn.f32 	%f4367, %f4366, %f4364, %f4348;
	fma.rn.f32 	%f4368, %f4367, %f4364, %f5166;
	fma.rn.f32 	%f4369, %f4364, %f5573, %f4339;
	fma.rn.f32 	%f4370, %f4352, %f4364, %f4351;
	fma.rn.f32 	%f4371, %f4370, %f4364, %f4354;
	fma.rn.f32 	%f4372, %f4371, %f4369, %f5573;
	and.b32  	%r1550, %r1804, 1;
	setp.eq.b32 	%p714, %r1550, 1;
	selp.f32 	%f4373, %f4368, %f4372, %p714;
	selp.f32 	%f4374, %f4372, %f4368, %p714;
	and.b32  	%r1551, %r1804, 2;
	setp.eq.s32 	%p715, %r1551, 0;
	neg.f32 	%f4375, %f4373;
	selp.f32 	%f4376, %f4373, %f4375, %p715;
	add.s32 	%r1552, %r1804, 1;
	and.b32  	%r1553, %r1552, 2;
	setp.eq.s32 	%p716, %r1553, 0;
	neg.f32 	%f4377, %f4374;
	selp.f32 	%f4378, %f4374, %f4377, %p716;
	mov.b32 	%r1554, %f4378;
	neg.f32 	%f4379, %f4376;
	mov.b32 	%r1555, %f4376;
	cvt.u64.u32 	%rd1157, %r1555;
	mov.b32 	%r1556, %f4379;
	cvt.u64.u32 	%rd1158, %r1556;
	cvt.u64.u32 	%rd1159, %r1554;
	bfi.b64 	%rd1160, %rd1159, %rd1158, 32, 32;
	mov.b64 	{%r1557, %r1558}, %rd1160;
	bfi.b64 	%rd1161, %rd1157, %rd1159, 32, 32;
	mov.b64 	{%r1559, %r1560}, %rd1161;
	mul.f32 	%f4380, %f4340, %f4361;
	mov.b32 	%r1561, %f4380;
	cvt.u64.u32 	%rd1162, %r1561;
	mov.b32 	%r1562, %f4363;
	cvt.u64.u32 	%rd1163, %r1562;
	neg.f32 	%f4381, %f4361;
	mov.b32 	%r1563, %f4381;
	mul.f32 	%f4382, %f4340, %f4363;
	mov.b32 	%r1564, %f4382;
	cvt.u64.u32 	%rd1164, %r1564;
	cvt.u64.u32 	%rd1165, %r1563;
	bfi.b64 	%rd1166, %rd1164, %rd1165, 32, 32;
	mov.b64 	{%r1565, %r1566}, %rd1166;
	bfi.b64 	%rd1167, %rd1162, %rd1163, 32, 32;
	mov.b64 	{%r1567, %r1568}, %rd1167;
	add.f32 	%f798, %f772, 0fBF800000;
	fma.rn.f32 	%f799, %f773, %f4340, 0fBF800000;
	mov.b32 	%f800, %r1559;
	mov.b32 	%f801, %r1560;
	mov.b32 	%f802, %r1557;
	mov.b32 	%f803, %r1558;
	mov.b32 	%f804, %r1567;
	mov.b32 	%f805, %r1568;
	mov.b32 	%f806, %r1565;
	mov.b32 	%f807, %r1566;
	add.f32 	%f808, %f768, 0fBF800000;
	setp.eq.f32 	%p717, %f5609, 0f3F800000;
	@%p717 bra 	$L__BB0_545;
	bra.uni 	$L__BB0_541;

$L__BB0_545:
	add.u64 	%rd1473, %SPL, 0;
	ld.global.f32 	%f4444, [%rd624+20];
	add.f32 	%f4445, %f4444, %f4444;
	mul.f32 	%f4446, %f767, %f4445;
	mul.f32 	%f4447, %f798, %f800;
	mul.f32 	%f4448, %f798, %f801;
	mul.f32 	%f4449, %f799, %f802;
	mul.f32 	%f4450, %f805, %f4449;
	fma.rn.f32 	%f4451, %f804, %f4447, %f4450;
	mul.f32 	%f4452, %f799, %f803;
	mul.f32 	%f4453, %f805, %f4452;
	fma.rn.f32 	%f4454, %f804, %f4448, %f4453;
	mul.f32 	%f4455, %f807, %f4449;
	fma.rn.f32 	%f4456, %f806, %f4447, %f4455;
	mul.f32 	%f4457, %f807, %f4452;
	fma.rn.f32 	%f4458, %f806, %f4448, %f4457;
	mul.f32 	%f4459, %f4451, %f4446;
	mul.f32 	%f4460, %f4454, %f4446;
	mul.f32 	%f4461, %f4456, %f4446;
	mul.f32 	%f4462, %f4458, %f4446;
	mul.f32 	%f4463, %f5499, %f4461;
	fma.rn.f32 	%f4464, %f5515, %f4459, %f4463;
	mul.f32 	%f4465, %f5499, %f4462;
	fma.rn.f32 	%f4466, %f5515, %f4460, %f4465;
	mul.f32 	%f4467, %f4461, %f5605;
	fma.rn.f32 	%f4468, %f4459, %f5500, %f4467;
	mul.f32 	%f4469, %f4462, %f5605;
	fma.rn.f32 	%f4470, %f4460, %f5500, %f4469;
	ld.global.f32 	%f4471, [%rd624+16];
	mul.f32 	%f4472, %f767, %f4471;
	mul.f32 	%f4473, %f808, %f4472;
	mul.f32 	%f4474, %f768, %f4473;
	add.u64 	%rd1181, %SPL, 32;
	mov.u64 	%rd1182, 0;
	st.local.v2.u64 	[%rd1181], {%rd1182, %rd1182};
	mov.u32 	%r1570, 1065353216;
	st.local.u32 	[%rd1181], %r1570;
	st.local.u32 	[%rd1181+12], %r1570;
	ld.local.v4.f32 	{%f4475, %f4476, %f4477, %f4478}, [%rd1181];
	fma.rn.f32 	%f5586, %f4474, %f4478, %f4470;
	fma.rn.f32 	%f5585, %f4474, %f4477, %f4468;
	fma.rn.f32 	%f5584, %f4474, %f4476, %f4466;
	fma.rn.f32 	%f5583, %f4474, %f4475, %f4464;
	st.local.v4.f32 	[%rd1473], {%f5583, %f5584, %f5585, %f5586};
	bra.uni 	$L__BB0_546;

$L__BB0_541:
	add.u64 	%rd1471, %SPL, 0;
	ld.global.f32 	%f4383, [%rd624+20];
	add.f32 	%f4384, %f4383, %f4383;
	mul.f32 	%f4385, %f767, %f4384;
	max.f32 	%f4387, %f798, %f4339;
	mul.f32 	%f4388, %f800, %f4387;
	mul.f32 	%f4389, %f801, %f4387;
	max.f32 	%f4390, %f799, %f4339;
	mul.f32 	%f4391, %f802, %f4390;
	mul.f32 	%f4392, %f803, %f4390;
	mul.f32 	%f4393, %f805, %f4391;
	fma.rn.f32 	%f4394, %f804, %f4388, %f4393;
	mul.f32 	%f4395, %f805, %f4392;
	fma.rn.f32 	%f4396, %f804, %f4389, %f4395;
	mul.f32 	%f4397, %f807, %f4391;
	fma.rn.f32 	%f4398, %f806, %f4388, %f4397;
	mul.f32 	%f4399, %f807, %f4392;
	fma.rn.f32 	%f4400, %f806, %f4389, %f4399;
	mul.f32 	%f4401, %f4394, %f4385;
	mul.f32 	%f4402, %f4396, %f4385;
	mul.f32 	%f4403, %f4398, %f4385;
	mul.f32 	%f4404, %f4400, %f4385;
	mul.f32 	%f4405, %f5499, %f4403;
	fma.rn.f32 	%f5574, %f5515, %f4401, %f4405;
	mul.f32 	%f4406, %f5499, %f4404;
	fma.rn.f32 	%f5575, %f5515, %f4402, %f4406;
	mul.f32 	%f4407, %f4403, %f5605;
	fma.rn.f32 	%f5576, %f4401, %f5500, %f4407;
	mul.f32 	%f4408, %f4404, %f5605;
	fma.rn.f32 	%f5577, %f4402, %f5500, %f4408;
	min.f32 	%f4409, %f798, %f4339;
	mul.f32 	%f4410, %f800, %f4409;
	mul.f32 	%f4411, %f801, %f4409;
	min.f32 	%f4412, %f799, %f4339;
	mul.f32 	%f4413, %f802, %f4412;
	mul.f32 	%f4414, %f803, %f4412;
	mul.f32 	%f4415, %f805, %f4413;
	fma.rn.f32 	%f4416, %f804, %f4410, %f4415;
	mul.f32 	%f4417, %f805, %f4414;
	fma.rn.f32 	%f4418, %f804, %f4411, %f4417;
	mul.f32 	%f4419, %f807, %f4413;
	fma.rn.f32 	%f4420, %f806, %f4410, %f4419;
	mul.f32 	%f4421, %f807, %f4414;
	fma.rn.f32 	%f4422, %f806, %f4411, %f4421;
	mul.f32 	%f4423, %f4385, %f4416;
	mul.f32 	%f4424, %f4385, %f4418;
	mul.f32 	%f4425, %f4385, %f4420;
	mul.f32 	%f4426, %f4385, %f4422;
	mul.f32 	%f4427, %f5499, %f4425;
	fma.rn.f32 	%f5578, %f5515, %f4423, %f4427;
	mul.f32 	%f4428, %f5499, %f4426;
	fma.rn.f32 	%f5579, %f5515, %f4424, %f4428;
	mul.f32 	%f4429, %f4425, %f5605;
	fma.rn.f32 	%f5580, %f4423, %f5500, %f4429;
	mul.f32 	%f4430, %f4426, %f5605;
	fma.rn.f32 	%f5581, %f4424, %f5500, %f4430;
	ld.global.f32 	%f4431, [%rd624+16];
	mul.f32 	%f4432, %f767, %f4431;
	mul.f32 	%f4433, %f808, %f4432;
	mul.f32 	%f4434, %f768, %f4433;
	add.u64 	%rd1172, %SPL, 32;
	st.local.v4.f32 	[%rd1172], {%f4339, %f4339, %f4339, %f4339};
	mov.u64 	%rd1173, 0;
	st.local.v2.u64 	[%rd1471], {%rd1173, %rd1173};
	mov.u32 	%r1569, 1065353216;
	st.local.u32 	[%rd1471], %r1569;
	st.local.u32 	[%rd1471+12], %r1569;
	ld.local.v4.f32 	{%f4435, %f4436, %f4437, %f4438}, [%rd1471];
	mul.f32 	%f817, %f4434, %f4435;
	mul.f32 	%f818, %f4434, %f4436;
	mul.f32 	%f819, %f4434, %f4437;
	mul.f32 	%f820, %f4434, %f4438;
	setp.lt.f32 	%p718, %f768, 0f3F800000;
	@%p718 bra 	$L__BB0_543;
	bra.uni 	$L__BB0_542;

$L__BB0_543:
	add.f32 	%f5578, %f5578, %f817;
	add.f32 	%f5579, %f5579, %f818;
	add.f32 	%f5580, %f5580, %f819;
	add.f32 	%f5581, %f5581, %f820;
	bra.uni 	$L__BB0_544;

$L__BB0_542:
	add.f32 	%f5574, %f5574, %f817;
	add.f32 	%f5575, %f5575, %f818;
	add.f32 	%f5576, %f5576, %f819;
	add.f32 	%f5577, %f5577, %f820;

$L__BB0_544:
	ld.global.u8 	%rs44, [%rd624+8];
	setp.ne.s16 	%p719, %rs44, 0;
	setp.eq.f32 	%p720, %f5609, 0f00000000;
	and.pred  	%p721, %p720, %p719;
	selp.f32 	%f4443, 0f00000000, 0f3F800000, %p721;
	fma.rn.f32 	%f5583, %f5574, %f4443, %f5578;
	fma.rn.f32 	%f5584, %f5575, %f4443, %f5579;
	fma.rn.f32 	%f5585, %f5576, %f4443, %f5580;
	fma.rn.f32 	%f5586, %f5577, %f4443, %f5581;
	bra.uni 	$L__BB0_546;

$L__BB0_493:
	setp.neu.f32 	%p651, %f691, 0f7F800000;
	@%p651 bra 	$L__BB0_497;

	setp.gt.s32 	%p652, %r264, -1;
	selp.b32 	%r1430, 2139095040, 0, %p652;
	or.b32  	%r1431, %r1430, -2147483648;
	selp.b32 	%r1432, %r1431, %r1430, %p16;
	mov.b32 	%f5558, %r1432;

$L__BB0_497:
	add.u64 	%rd1475, %SPL, 0;
	setp.eq.s32 	%p656, %r264, 0;
	setp.eq.f32 	%p657, %f688, 0f3F800000;
	mov.u32 	%r1436, 1065353216;
	or.pred  	%p658, %p657, %p656;
	add.f32 	%f4087, %f5558, 0fBF800000;
	selp.f32 	%f4088, 0f00000000, %f4087, %p658;
	mul.f32 	%f4089, %f687, %f4088;
	ld.global.f32 	%f4090, [%rd624+20];
	neg.f32 	%f4091, %f4090;
	max.f32 	%f4092, %f4089, %f4091;
	mul.f32 	%f4093, %f5501, %f4092;
	neg.f32 	%f4094, %f4093;
	add.u64 	%rd1108, %SPL, 32;
	st.local.v4.f32 	[%rd1108], {%f4058, %f4058, %f4058, %f4058};
	mov.u64 	%rd1109, 0;
	st.local.v2.u64 	[%rd1475], {%rd1109, %rd1109};
	st.local.u32 	[%rd1475], %r1436;
	st.local.u32 	[%rd1475+12], %r1436;
	ld.local.v4.f32 	{%f4096, %f4097, %f4098, %f4099}, [%rd1475];
	mul.f32 	%f5583, %f4096, %f4094;
	mul.f32 	%f5584, %f4097, %f4094;
	mul.f32 	%f5585, %f4098, %f4094;
	mul.f32 	%f5586, %f4099, %f4094;
	ld.global.f32 	%f712, [%rd624+16];
	setp.eq.f32 	%p659, %f712, 0f00000000;
	@%p659 bra 	$L__BB0_546;

	add.f32 	%f4104, %f5502, %f5502;
	add.f32 	%f4105, %f5504, %f5503;
	add.f32 	%f4106, %f5505, %f5505;
	mul.f32 	%f4107, %f4105, 0f3F000000;
	mul.f32 	%f4108, %f4106, 0f3F000000;
	mul.f32 	%f4109, %f4104, 0f3F000000;
	add.f32 	%f4110, %f4109, 0f00000000;
	add.f32 	%f4111, %f4108, %f4110;
	mul.f32 	%f4112, %f4111, 0f3F000000;
	st.local.v4.f32 	[%rd1108], {%f4109, %f4107, %f4107, %f4108};
	sub.f32 	%f4113, %f4109, %f4112;
	st.local.f32 	[%rd1108], %f4113;
	sub.f32 	%f4114, %f4108, %f4112;
	st.local.f32 	[%rd1108+12], %f4114;
	ld.local.v4.f32 	{%f4115, %f4116, %f4117, %f4118}, [%rd1108];
	add.f32 	%f4119, %f712, %f712;
	mul.f32 	%f4120, %f5501, %f4119;
	fma.rn.f32 	%f5583, %f4120, %f4115, %f5583;
	fma.rn.f32 	%f5584, %f4120, %f4116, %f5584;
	fma.rn.f32 	%f5585, %f4120, %f4117, %f5585;
	fma.rn.f32 	%f5586, %f4120, %f4118, %f5586;

$L__BB0_546:
	mov.f32 	%f5216, 0f3102E308;
	mov.f32 	%f5215, 0fBF317218;
	mov.f32 	%f5214, 0f3FB8AA3B;
	mov.f32 	%f5213, 0f35BFBE8E;
	mov.f32 	%f5212, 0f3F317200;
	mov.f32 	%f5211, 0f3DAAAABD;
	mov.f32 	%f5210, 0f3C4CAF63;
	mov.f32 	%f5209, 0f3B18F0FE;
	ld.param.f32 	%f5180, [g2p2g_param_9];
	mov.f32 	%f5141, 0f3FC00000;
	div.rn.f32 	%f4486, %f119, %f5180;
	mov.b32 	%r1571, %f4486;
	and.b32  	%r1572, %r1571, -2147483648;
	or.b32  	%r1573, %r1572, 1056964608;
	mov.b32 	%f4487, %r1573;
	add.rz.f32 	%f4488, %f4486, %f4487;
	cvt.rzi.f32.f32 	%f858, %f4488;
	div.rn.f32 	%f4489, %f120, %f5180;
	mov.b32 	%r1574, %f4489;
	and.b32  	%r1575, %r1574, -2147483648;
	or.b32  	%r1576, %r1575, 1056964608;
	mov.b32 	%f4490, %r1576;
	add.rz.f32 	%f4491, %f4489, %f4490;
	cvt.rzi.f32.f32 	%f859, %f4491;
	add.f32 	%f4492, %f858, 0fBF800000;
	add.f32 	%f4493, %f859, 0fBF800000;
	mul.f32 	%f4494, %f5180, %f4492;
	mul.f32 	%f4495, %f5180, %f4493;
	sub.f32 	%f860, %f4494, %f119;
	sub.f32 	%f861, %f4495, %f120;
	neg.f32 	%f4496, %f860;
	div.rn.f32 	%f862, %f4496, %f5180;
	sub.f32 	%f863, %f5141, %f862;
	abs.f32 	%f864, %f863;
	setp.lt.f32 	%p722, %f864, 0f00800000;
	mul.f32 	%f4498, %f864, 0f4B800000;
	selp.f32 	%f4499, %f4498, %f864, %p722;
	selp.f32 	%f4500, 0fC3170000, 0fC2FE0000, %p722;
	mov.b32 	%r1577, %f4499;
	and.b32  	%r1578, %r1577, 8388607;
	or.b32  	%r1579, %r1578, 1065353216;
	mov.b32 	%f4501, %r1579;
	shr.u32 	%r1580, %r1577, 23;
	cvt.rn.f32.u32 	%f4502, %r1580;
	add.f32 	%f4503, %f4500, %f4502;
	setp.gt.f32 	%p723, %f4501, 0f3FB504F3;
	mul.f32 	%f4504, %f4501, 0f3F000000;
	add.f32 	%f4505, %f4503, 0f3F800000;
	selp.f32 	%f4506, %f4505, %f4503, %p723;
	selp.f32 	%f4507, %f4504, %f4501, %p723;
	add.f32 	%f4508, %f4507, 0fBF800000;
	add.f32 	%f4484, %f4507, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4483,%f4484;
	// end inline asm
	add.f32 	%f4509, %f4508, %f4508;
	mul.f32 	%f4511, %f4483, %f4509;
	mul.f32 	%f4512, %f4511, %f4511;
	fma.rn.f32 	%f4515, %f5209, %f4512, %f5210;
	fma.rn.f32 	%f4517, %f4515, %f4512, %f5211;
	mul.rn.f32 	%f4518, %f4517, %f4512;
	mul.rn.f32 	%f4519, %f4518, %f4511;
	sub.f32 	%f4520, %f4508, %f4511;
	add.f32 	%f4521, %f4520, %f4520;
	neg.f32 	%f4522, %f4511;
	fma.rn.f32 	%f4523, %f4522, %f4508, %f4521;
	mul.rn.f32 	%f4524, %f4483, %f4523;
	add.f32 	%f4525, %f4519, %f4511;
	sub.f32 	%f4526, %f4511, %f4525;
	add.f32 	%f4527, %f4519, %f4526;
	add.f32 	%f4528, %f4524, %f4527;
	add.f32 	%f4529, %f4525, %f4528;
	sub.f32 	%f4530, %f4525, %f4529;
	add.f32 	%f4531, %f4528, %f4530;
	mul.rn.f32 	%f4533, %f4506, %f5212;
	mul.rn.f32 	%f4535, %f4506, %f5213;
	add.f32 	%f4536, %f4533, %f4529;
	sub.f32 	%f4537, %f4533, %f4536;
	add.f32 	%f4538, %f4529, %f4537;
	add.f32 	%f4539, %f4531, %f4538;
	add.f32 	%f4540, %f4535, %f4539;
	add.f32 	%f4541, %f4536, %f4540;
	sub.f32 	%f4542, %f4536, %f4541;
	add.f32 	%f4543, %f4540, %f4542;
	mul.rn.f32 	%f4544, %f1009, %f4541;
	neg.f32 	%f4545, %f4544;
	fma.rn.f32 	%f4546, %f1009, %f4541, %f4545;
	fma.rn.f32 	%f4547, %f1009, %f4543, %f4546;
	mov.f32 	%f4548, 0f00000000;
	fma.rn.f32 	%f4549, %f4548, %f4541, %f4547;
	add.rn.f32 	%f4550, %f4544, %f4549;
	neg.f32 	%f4551, %f4550;
	add.rn.f32 	%f4552, %f4544, %f4551;
	add.rn.f32 	%f4553, %f4552, %f4549;
	mov.b32 	%r1581, %f4550;
	setp.eq.s32 	%p724, %r1581, 1118925336;
	add.s32 	%r1582, %r1581, -1;
	mov.b32 	%f4554, %r1582;
	add.f32 	%f4555, %f4553, 0f37000000;
	selp.f32 	%f865, %f4555, %f4553, %p724;
	selp.f32 	%f4556, %f4554, %f4550, %p724;
	mul.rn.f32 	%f4558, %f4556, %f5214;
	cvt.rzi.f32.f32 	%f4559, %f4558;
	abs.f32 	%f4560, %f4559;
	setp.gt.f32 	%p725, %f4560, 0f42FC0000;
	mov.b32 	%r1583, %f4559;
	and.b32  	%r1584, %r1583, -2147483648;
	or.b32  	%r1585, %r1584, 1123811328;
	mov.b32 	%f4561, %r1585;
	selp.f32 	%f4562, %f4561, %f4559, %p725;
	fma.rn.f32 	%f4564, %f4562, %f5215, %f4556;
	fma.rn.f32 	%f4566, %f4562, %f5216, %f4564;
	mul.f32 	%f4567, %f4566, 0f3FB8AA3B;
	add.f32 	%f4568, %f4562, 0f4B40007F;
	mov.b32 	%r1586, %f4568;
	shl.b32 	%r1587, %r1586, 23;
	mov.b32 	%f4569, %r1587;
	ex2.approx.ftz.f32 	%f4570, %f4567;
	mul.f32 	%f866, %f4570, %f4569;
	setp.eq.f32 	%p726, %f866, 0f7F800000;
	mov.f32 	%f5587, 0f7F800000;
	@%p726 bra 	$L__BB0_548;

	fma.rn.f32 	%f5587, %f866, %f865, %f866;

$L__BB0_548:
	setp.lt.f32 	%p727, %f863, 0f00000000;
	and.pred  	%p18, %p727, %p55;
	setp.eq.f32 	%p729, %f863, 0f00000000;
	@%p729 bra 	$L__BB0_552;
	bra.uni 	$L__BB0_549;

$L__BB0_552:
	add.f32 	%f4575, %f863, %f863;
	selp.f32 	%f5589, %f4575, 0f00000000, %p55;
	bra.uni 	$L__BB0_553;

$L__BB0_549:
	mov.b32 	%r1588, %f5587;
	xor.b32  	%r1589, %r1588, -2147483648;
	mov.b32 	%f4571, %r1589;
	selp.f32 	%f5589, %f4571, %f5587, %p18;
	setp.geu.f32 	%p730, %f863, 0f00000000;
	@%p730 bra 	$L__BB0_553;

	cvt.rzi.f32.f32 	%f4573, %f1009;
	setp.eq.f32 	%p731, %f4573, 0f40000000;
	@%p731 bra 	$L__BB0_553;

	mov.f32 	%f5589, 0f7FFFFFFF;

$L__BB0_553:
	add.f32 	%f4576, %f864, 0f40000000;
	mov.b32 	%r1590, %f4576;
	setp.lt.s32 	%p733, %r1590, 2139095040;
	@%p733 bra 	$L__BB0_558;

	setp.gtu.f32 	%p734, %f864, 0f7F800000;
	@%p734 bra 	$L__BB0_557;
	bra.uni 	$L__BB0_555;

$L__BB0_557:
	add.f32 	%f5589, %f863, 0f40000000;
	bra.uni 	$L__BB0_558;

$L__BB0_555:
	setp.neu.f32 	%p735, %f864, 0f7F800000;
	@%p735 bra 	$L__BB0_558;

	selp.f32 	%f5589, 0fFF800000, 0f7F800000, %p18;

$L__BB0_558:
	mov.f32 	%f5224, 0f3102E308;
	mov.f32 	%f5223, 0fBF317218;
	mov.f32 	%f5222, 0f3FB8AA3B;
	mov.f32 	%f5221, 0f35BFBE8E;
	mov.f32 	%f5220, 0f3F317200;
	mov.f32 	%f5219, 0f3DAAAABD;
	mov.f32 	%f5218, 0f3C4CAF63;
	mov.f32 	%f5217, 0f3B18F0FE;
	mul.f32 	%f4580, %f5589, 0f3F000000;
	setp.eq.f32 	%p736, %f863, 0f3F800000;
	selp.f32 	%f875, 0f3F000000, %f4580, %p736;
	add.f32 	%f876, %f862, 0fBF800000;
	abs.f32 	%f877, %f876;
	setp.lt.f32 	%p737, %f877, 0f00800000;
	mul.f32 	%f4581, %f877, 0f4B800000;
	selp.f32 	%f4582, %f4581, %f877, %p737;
	selp.f32 	%f4583, 0fC3170000, 0fC2FE0000, %p737;
	mov.b32 	%r1591, %f4582;
	and.b32  	%r1592, %r1591, 8388607;
	or.b32  	%r1593, %r1592, 1065353216;
	mov.b32 	%f4584, %r1593;
	shr.u32 	%r1594, %r1591, 23;
	cvt.rn.f32.u32 	%f4585, %r1594;
	add.f32 	%f4586, %f4583, %f4585;
	setp.gt.f32 	%p738, %f4584, 0f3FB504F3;
	mul.f32 	%f4587, %f4584, 0f3F000000;
	add.f32 	%f4588, %f4586, 0f3F800000;
	selp.f32 	%f4589, %f4588, %f4586, %p738;
	selp.f32 	%f4590, %f4587, %f4584, %p738;
	add.f32 	%f4591, %f4590, 0fBF800000;
	add.f32 	%f4578, %f4590, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4577,%f4578;
	// end inline asm
	add.f32 	%f4592, %f4591, %f4591;
	mul.f32 	%f4594, %f4577, %f4592;
	mul.f32 	%f4595, %f4594, %f4594;
	fma.rn.f32 	%f4598, %f5217, %f4595, %f5218;
	fma.rn.f32 	%f4600, %f4598, %f4595, %f5219;
	mul.rn.f32 	%f4601, %f4600, %f4595;
	mul.rn.f32 	%f4602, %f4601, %f4594;
	sub.f32 	%f4603, %f4591, %f4594;
	add.f32 	%f4604, %f4603, %f4603;
	neg.f32 	%f4605, %f4594;
	fma.rn.f32 	%f4606, %f4605, %f4591, %f4604;
	mul.rn.f32 	%f4607, %f4577, %f4606;
	add.f32 	%f4608, %f4602, %f4594;
	sub.f32 	%f4609, %f4594, %f4608;
	add.f32 	%f4610, %f4602, %f4609;
	add.f32 	%f4611, %f4607, %f4610;
	add.f32 	%f4612, %f4608, %f4611;
	sub.f32 	%f4613, %f4608, %f4612;
	add.f32 	%f4614, %f4611, %f4613;
	mul.rn.f32 	%f4616, %f4589, %f5220;
	mul.rn.f32 	%f4618, %f4589, %f5221;
	add.f32 	%f4619, %f4616, %f4612;
	sub.f32 	%f4620, %f4616, %f4619;
	add.f32 	%f4621, %f4612, %f4620;
	add.f32 	%f4622, %f4614, %f4621;
	add.f32 	%f4623, %f4618, %f4622;
	add.f32 	%f4624, %f4619, %f4623;
	sub.f32 	%f4625, %f4619, %f4624;
	add.f32 	%f4626, %f4623, %f4625;
	mul.rn.f32 	%f4627, %f1009, %f4624;
	neg.f32 	%f4628, %f4627;
	fma.rn.f32 	%f4629, %f1009, %f4624, %f4628;
	fma.rn.f32 	%f4630, %f1009, %f4626, %f4629;
	fma.rn.f32 	%f4632, %f4548, %f4624, %f4630;
	add.rn.f32 	%f4633, %f4627, %f4632;
	neg.f32 	%f4634, %f4633;
	add.rn.f32 	%f4635, %f4627, %f4634;
	add.rn.f32 	%f4636, %f4635, %f4632;
	mov.b32 	%r1595, %f4633;
	setp.eq.s32 	%p739, %r1595, 1118925336;
	add.s32 	%r1596, %r1595, -1;
	mov.b32 	%f4637, %r1596;
	add.f32 	%f4638, %f4636, 0f37000000;
	selp.f32 	%f878, %f4638, %f4636, %p739;
	selp.f32 	%f4639, %f4637, %f4633, %p739;
	mul.rn.f32 	%f4641, %f4639, %f5222;
	cvt.rzi.f32.f32 	%f4642, %f4641;
	abs.f32 	%f4643, %f4642;
	setp.gt.f32 	%p740, %f4643, 0f42FC0000;
	mov.b32 	%r1597, %f4642;
	and.b32  	%r1598, %r1597, -2147483648;
	or.b32  	%r1599, %r1598, 1123811328;
	mov.b32 	%f4644, %r1599;
	selp.f32 	%f4645, %f4644, %f4642, %p740;
	fma.rn.f32 	%f4647, %f4645, %f5223, %f4639;
	fma.rn.f32 	%f4649, %f4645, %f5224, %f4647;
	mul.f32 	%f4650, %f4649, 0f3FB8AA3B;
	add.f32 	%f4651, %f4645, 0f4B40007F;
	mov.b32 	%r1600, %f4651;
	shl.b32 	%r1601, %r1600, 23;
	mov.b32 	%f4652, %r1601;
	ex2.approx.ftz.f32 	%f4653, %f4650;
	mul.f32 	%f879, %f4653, %f4652;
	setp.eq.f32 	%p741, %f879, 0f7F800000;
	mov.f32 	%f5590, 0f7F800000;
	@%p741 bra 	$L__BB0_560;

	fma.rn.f32 	%f5590, %f879, %f878, %f879;

$L__BB0_560:
	setp.lt.f32 	%p742, %f876, 0f00000000;
	and.pred  	%p19, %p742, %p55;
	setp.eq.f32 	%p744, %f876, 0f00000000;
	@%p744 bra 	$L__BB0_564;
	bra.uni 	$L__BB0_561;

$L__BB0_564:
	add.f32 	%f4658, %f876, %f876;
	selp.f32 	%f5592, %f4658, 0f00000000, %p55;
	bra.uni 	$L__BB0_565;

$L__BB0_561:
	mov.b32 	%r1602, %f5590;
	xor.b32  	%r1603, %r1602, -2147483648;
	mov.b32 	%f4654, %r1603;
	selp.f32 	%f5592, %f4654, %f5590, %p19;
	setp.geu.f32 	%p745, %f876, 0f00000000;
	@%p745 bra 	$L__BB0_565;

	cvt.rzi.f32.f32 	%f4656, %f1009;
	setp.eq.f32 	%p746, %f4656, 0f40000000;
	@%p746 bra 	$L__BB0_565;

	mov.f32 	%f5592, 0f7FFFFFFF;

$L__BB0_565:
	add.f32 	%f4659, %f877, 0f40000000;
	mov.b32 	%r1604, %f4659;
	setp.lt.s32 	%p748, %r1604, 2139095040;
	@%p748 bra 	$L__BB0_570;

	setp.gtu.f32 	%p749, %f877, 0f7F800000;
	@%p749 bra 	$L__BB0_569;
	bra.uni 	$L__BB0_567;

$L__BB0_569:
	add.f32 	%f5592, %f876, 0f40000000;
	bra.uni 	$L__BB0_570;

$L__BB0_567:
	setp.neu.f32 	%p750, %f877, 0f7F800000;
	@%p750 bra 	$L__BB0_570;

	selp.f32 	%f5592, 0fFF800000, 0f7F800000, %p19;

$L__BB0_570:
	mov.f32 	%f5232, 0f3102E308;
	mov.f32 	%f5231, 0fBF317218;
	mov.f32 	%f5230, 0f3FB8AA3B;
	mov.f32 	%f5229, 0f35BFBE8E;
	mov.f32 	%f5228, 0f3F317200;
	mov.f32 	%f5227, 0f3DAAAABD;
	mov.f32 	%f5226, 0f3C4CAF63;
	mov.f32 	%f5225, 0f3B18F0FE;
	mov.f32 	%f5142, 0f3F400000;
	sub.f32 	%f4664, %f5142, %f5592;
	setp.eq.f32 	%p751, %f876, 0f3F800000;
	selp.f32 	%f888, 0fBE800000, %f4664, %p751;
	add.f32 	%f889, %f862, 0fBF000000;
	abs.f32 	%f890, %f889;
	setp.lt.f32 	%p752, %f890, 0f00800000;
	mul.f32 	%f4665, %f890, 0f4B800000;
	selp.f32 	%f4666, %f4665, %f890, %p752;
	selp.f32 	%f4667, 0fC3170000, 0fC2FE0000, %p752;
	mov.b32 	%r1605, %f4666;
	and.b32  	%r1606, %r1605, 8388607;
	or.b32  	%r1607, %r1606, 1065353216;
	mov.b32 	%f4668, %r1607;
	shr.u32 	%r1608, %r1605, 23;
	cvt.rn.f32.u32 	%f4669, %r1608;
	add.f32 	%f4670, %f4667, %f4669;
	setp.gt.f32 	%p753, %f4668, 0f3FB504F3;
	mul.f32 	%f4671, %f4668, 0f3F000000;
	add.f32 	%f4672, %f4670, 0f3F800000;
	selp.f32 	%f4673, %f4672, %f4670, %p753;
	selp.f32 	%f4674, %f4671, %f4668, %p753;
	add.f32 	%f4675, %f4674, 0fBF800000;
	add.f32 	%f4661, %f4674, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4660,%f4661;
	// end inline asm
	add.f32 	%f4676, %f4675, %f4675;
	mul.f32 	%f4678, %f4660, %f4676;
	mul.f32 	%f4679, %f4678, %f4678;
	fma.rn.f32 	%f4682, %f5225, %f4679, %f5226;
	fma.rn.f32 	%f4684, %f4682, %f4679, %f5227;
	mul.rn.f32 	%f4685, %f4684, %f4679;
	mul.rn.f32 	%f4686, %f4685, %f4678;
	sub.f32 	%f4687, %f4675, %f4678;
	add.f32 	%f4688, %f4687, %f4687;
	neg.f32 	%f4689, %f4678;
	fma.rn.f32 	%f4690, %f4689, %f4675, %f4688;
	mul.rn.f32 	%f4691, %f4660, %f4690;
	add.f32 	%f4692, %f4686, %f4678;
	sub.f32 	%f4693, %f4678, %f4692;
	add.f32 	%f4694, %f4686, %f4693;
	add.f32 	%f4695, %f4691, %f4694;
	add.f32 	%f4696, %f4692, %f4695;
	sub.f32 	%f4697, %f4692, %f4696;
	add.f32 	%f4698, %f4695, %f4697;
	mul.rn.f32 	%f4700, %f4673, %f5228;
	mul.rn.f32 	%f4702, %f4673, %f5229;
	add.f32 	%f4703, %f4700, %f4696;
	sub.f32 	%f4704, %f4700, %f4703;
	add.f32 	%f4705, %f4696, %f4704;
	add.f32 	%f4706, %f4698, %f4705;
	add.f32 	%f4707, %f4702, %f4706;
	add.f32 	%f4708, %f4703, %f4707;
	sub.f32 	%f4709, %f4703, %f4708;
	add.f32 	%f4710, %f4707, %f4709;
	mul.rn.f32 	%f4711, %f1009, %f4708;
	neg.f32 	%f4712, %f4711;
	fma.rn.f32 	%f4713, %f1009, %f4708, %f4712;
	fma.rn.f32 	%f4714, %f1009, %f4710, %f4713;
	fma.rn.f32 	%f4716, %f4548, %f4708, %f4714;
	add.rn.f32 	%f4717, %f4711, %f4716;
	neg.f32 	%f4718, %f4717;
	add.rn.f32 	%f4719, %f4711, %f4718;
	add.rn.f32 	%f4720, %f4719, %f4716;
	mov.b32 	%r1609, %f4717;
	setp.eq.s32 	%p754, %r1609, 1118925336;
	add.s32 	%r1610, %r1609, -1;
	mov.b32 	%f4721, %r1610;
	add.f32 	%f4722, %f4720, 0f37000000;
	selp.f32 	%f891, %f4722, %f4720, %p754;
	selp.f32 	%f4723, %f4721, %f4717, %p754;
	mul.rn.f32 	%f4725, %f4723, %f5230;
	cvt.rzi.f32.f32 	%f4726, %f4725;
	abs.f32 	%f4727, %f4726;
	setp.gt.f32 	%p755, %f4727, 0f42FC0000;
	mov.b32 	%r1611, %f4726;
	and.b32  	%r1612, %r1611, -2147483648;
	or.b32  	%r1613, %r1612, 1123811328;
	mov.b32 	%f4728, %r1613;
	selp.f32 	%f4729, %f4728, %f4726, %p755;
	fma.rn.f32 	%f4731, %f4729, %f5231, %f4723;
	fma.rn.f32 	%f4733, %f4729, %f5232, %f4731;
	mul.f32 	%f4734, %f4733, 0f3FB8AA3B;
	add.f32 	%f4735, %f4729, 0f4B40007F;
	mov.b32 	%r1614, %f4735;
	shl.b32 	%r1615, %r1614, 23;
	mov.b32 	%f4736, %r1615;
	ex2.approx.ftz.f32 	%f4737, %f4734;
	mul.f32 	%f892, %f4737, %f4736;
	setp.eq.f32 	%p756, %f892, 0f7F800000;
	mov.f32 	%f5593, 0f7F800000;
	@%p756 bra 	$L__BB0_572;

	fma.rn.f32 	%f5593, %f892, %f891, %f892;

$L__BB0_572:
	setp.lt.f32 	%p757, %f889, 0f00000000;
	and.pred  	%p20, %p757, %p55;
	setp.eq.f32 	%p759, %f889, 0f00000000;
	@%p759 bra 	$L__BB0_576;
	bra.uni 	$L__BB0_573;

$L__BB0_576:
	add.f32 	%f4742, %f889, %f889;
	selp.f32 	%f5595, %f4742, 0f00000000, %p55;
	bra.uni 	$L__BB0_577;

$L__BB0_573:
	mov.b32 	%r1616, %f5593;
	xor.b32  	%r1617, %r1616, -2147483648;
	mov.b32 	%f4738, %r1617;
	selp.f32 	%f5595, %f4738, %f5593, %p20;
	setp.geu.f32 	%p760, %f889, 0f00000000;
	@%p760 bra 	$L__BB0_577;

	cvt.rzi.f32.f32 	%f4740, %f1009;
	setp.eq.f32 	%p761, %f4740, 0f40000000;
	@%p761 bra 	$L__BB0_577;

	mov.f32 	%f5595, 0f7FFFFFFF;

$L__BB0_577:
	add.f32 	%f4743, %f890, 0f40000000;
	mov.b32 	%r1618, %f4743;
	setp.lt.s32 	%p763, %r1618, 2139095040;
	@%p763 bra 	$L__BB0_582;

	setp.gtu.f32 	%p764, %f890, 0f7F800000;
	@%p764 bra 	$L__BB0_581;
	bra.uni 	$L__BB0_579;

$L__BB0_581:
	add.f32 	%f5595, %f889, 0f40000000;
	bra.uni 	$L__BB0_582;

$L__BB0_579:
	setp.neu.f32 	%p765, %f890, 0f7F800000;
	@%p765 bra 	$L__BB0_582;

	selp.f32 	%f5595, 0fFF800000, 0f7F800000, %p20;

$L__BB0_582:
	mov.f32 	%f5240, 0f3102E308;
	mov.f32 	%f5239, 0fBF317218;
	mov.f32 	%f5238, 0f3FB8AA3B;
	mov.f32 	%f5237, 0f35BFBE8E;
	mov.f32 	%f5236, 0f3F317200;
	mov.f32 	%f5235, 0f3DAAAABD;
	mov.f32 	%f5234, 0f3C4CAF63;
	mov.f32 	%f5233, 0f3B18F0FE;
	ld.param.f32 	%f5181, [g2p2g_param_9];
	mov.f32 	%f5143, 0f3FC00000;
	mul.f32 	%f4747, %f5595, 0f3F000000;
	setp.eq.f32 	%p766, %f889, 0f3F800000;
	selp.f32 	%f901, 0f3F000000, %f4747, %p766;
	neg.f32 	%f4748, %f861;
	div.rn.f32 	%f902, %f4748, %f5181;
	sub.f32 	%f903, %f5143, %f902;
	abs.f32 	%f904, %f903;
	setp.lt.f32 	%p767, %f904, 0f00800000;
	mul.f32 	%f4750, %f904, 0f4B800000;
	selp.f32 	%f4751, %f4750, %f904, %p767;
	selp.f32 	%f4752, 0fC3170000, 0fC2FE0000, %p767;
	mov.b32 	%r1619, %f4751;
	and.b32  	%r1620, %r1619, 8388607;
	or.b32  	%r1621, %r1620, 1065353216;
	mov.b32 	%f4753, %r1621;
	shr.u32 	%r1622, %r1619, 23;
	cvt.rn.f32.u32 	%f4754, %r1622;
	add.f32 	%f4755, %f4752, %f4754;
	setp.gt.f32 	%p768, %f4753, 0f3FB504F3;
	mul.f32 	%f4756, %f4753, 0f3F000000;
	add.f32 	%f4757, %f4755, 0f3F800000;
	selp.f32 	%f4758, %f4757, %f4755, %p768;
	selp.f32 	%f4759, %f4756, %f4753, %p768;
	add.f32 	%f4760, %f4759, 0fBF800000;
	add.f32 	%f4745, %f4759, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4744,%f4745;
	// end inline asm
	add.f32 	%f4761, %f4760, %f4760;
	mul.f32 	%f4763, %f4744, %f4761;
	mul.f32 	%f4764, %f4763, %f4763;
	fma.rn.f32 	%f4767, %f5233, %f4764, %f5234;
	fma.rn.f32 	%f4769, %f4767, %f4764, %f5235;
	mul.rn.f32 	%f4770, %f4769, %f4764;
	mul.rn.f32 	%f4771, %f4770, %f4763;
	sub.f32 	%f4772, %f4760, %f4763;
	add.f32 	%f4773, %f4772, %f4772;
	neg.f32 	%f4774, %f4763;
	fma.rn.f32 	%f4775, %f4774, %f4760, %f4773;
	mul.rn.f32 	%f4776, %f4744, %f4775;
	add.f32 	%f4777, %f4771, %f4763;
	sub.f32 	%f4778, %f4763, %f4777;
	add.f32 	%f4779, %f4771, %f4778;
	add.f32 	%f4780, %f4776, %f4779;
	add.f32 	%f4781, %f4777, %f4780;
	sub.f32 	%f4782, %f4777, %f4781;
	add.f32 	%f4783, %f4780, %f4782;
	mul.rn.f32 	%f4785, %f4758, %f5236;
	mul.rn.f32 	%f4787, %f4758, %f5237;
	add.f32 	%f4788, %f4785, %f4781;
	sub.f32 	%f4789, %f4785, %f4788;
	add.f32 	%f4790, %f4781, %f4789;
	add.f32 	%f4791, %f4783, %f4790;
	add.f32 	%f4792, %f4787, %f4791;
	add.f32 	%f4793, %f4788, %f4792;
	sub.f32 	%f4794, %f4788, %f4793;
	add.f32 	%f4795, %f4792, %f4794;
	mul.rn.f32 	%f4796, %f1009, %f4793;
	neg.f32 	%f4797, %f4796;
	fma.rn.f32 	%f4798, %f1009, %f4793, %f4797;
	fma.rn.f32 	%f4799, %f1009, %f4795, %f4798;
	fma.rn.f32 	%f4801, %f4548, %f4793, %f4799;
	add.rn.f32 	%f4802, %f4796, %f4801;
	neg.f32 	%f4803, %f4802;
	add.rn.f32 	%f4804, %f4796, %f4803;
	add.rn.f32 	%f4805, %f4804, %f4801;
	mov.b32 	%r1623, %f4802;
	setp.eq.s32 	%p769, %r1623, 1118925336;
	add.s32 	%r1624, %r1623, -1;
	mov.b32 	%f4806, %r1624;
	add.f32 	%f4807, %f4805, 0f37000000;
	selp.f32 	%f905, %f4807, %f4805, %p769;
	selp.f32 	%f4808, %f4806, %f4802, %p769;
	mul.rn.f32 	%f4810, %f4808, %f5238;
	cvt.rzi.f32.f32 	%f4811, %f4810;
	abs.f32 	%f4812, %f4811;
	setp.gt.f32 	%p770, %f4812, 0f42FC0000;
	mov.b32 	%r1625, %f4811;
	and.b32  	%r1626, %r1625, -2147483648;
	or.b32  	%r1627, %r1626, 1123811328;
	mov.b32 	%f4813, %r1627;
	selp.f32 	%f4814, %f4813, %f4811, %p770;
	fma.rn.f32 	%f4816, %f4814, %f5239, %f4808;
	fma.rn.f32 	%f4818, %f4814, %f5240, %f4816;
	mul.f32 	%f4819, %f4818, 0f3FB8AA3B;
	add.f32 	%f4820, %f4814, 0f4B40007F;
	mov.b32 	%r1628, %f4820;
	shl.b32 	%r1629, %r1628, 23;
	mov.b32 	%f4821, %r1629;
	ex2.approx.ftz.f32 	%f4822, %f4819;
	mul.f32 	%f906, %f4822, %f4821;
	setp.eq.f32 	%p771, %f906, 0f7F800000;
	mov.f32 	%f5596, 0f7F800000;
	@%p771 bra 	$L__BB0_584;

	fma.rn.f32 	%f5596, %f906, %f905, %f906;

$L__BB0_584:
	setp.lt.f32 	%p772, %f903, 0f00000000;
	and.pred  	%p21, %p772, %p55;
	setp.eq.f32 	%p774, %f903, 0f00000000;
	@%p774 bra 	$L__BB0_588;
	bra.uni 	$L__BB0_585;

$L__BB0_588:
	add.f32 	%f4827, %f903, %f903;
	selp.f32 	%f5598, %f4827, 0f00000000, %p55;
	bra.uni 	$L__BB0_589;

$L__BB0_585:
	mov.b32 	%r1630, %f5596;
	xor.b32  	%r1631, %r1630, -2147483648;
	mov.b32 	%f4823, %r1631;
	selp.f32 	%f5598, %f4823, %f5596, %p21;
	setp.geu.f32 	%p775, %f903, 0f00000000;
	@%p775 bra 	$L__BB0_589;

	cvt.rzi.f32.f32 	%f4825, %f1009;
	setp.eq.f32 	%p776, %f4825, 0f40000000;
	@%p776 bra 	$L__BB0_589;

	mov.f32 	%f5598, 0f7FFFFFFF;

$L__BB0_589:
	add.f32 	%f4828, %f904, 0f40000000;
	mov.b32 	%r1632, %f4828;
	setp.lt.s32 	%p778, %r1632, 2139095040;
	@%p778 bra 	$L__BB0_594;

	setp.gtu.f32 	%p779, %f904, 0f7F800000;
	@%p779 bra 	$L__BB0_593;
	bra.uni 	$L__BB0_591;

$L__BB0_593:
	add.f32 	%f5598, %f903, 0f40000000;
	bra.uni 	$L__BB0_594;

$L__BB0_591:
	setp.neu.f32 	%p780, %f904, 0f7F800000;
	@%p780 bra 	$L__BB0_594;

	selp.f32 	%f5598, 0fFF800000, 0f7F800000, %p21;

$L__BB0_594:
	mov.f32 	%f5248, 0f3102E308;
	mov.f32 	%f5247, 0fBF317218;
	mov.f32 	%f5246, 0f3FB8AA3B;
	mov.f32 	%f5245, 0f35BFBE8E;
	mov.f32 	%f5244, 0f3F317200;
	mov.f32 	%f5243, 0f3DAAAABD;
	mov.f32 	%f5242, 0f3C4CAF63;
	mov.f32 	%f5241, 0f3B18F0FE;
	mul.f32 	%f4832, %f5598, 0f3F000000;
	setp.eq.f32 	%p781, %f903, 0f3F800000;
	selp.f32 	%f915, 0f3F000000, %f4832, %p781;
	add.f32 	%f916, %f902, 0fBF800000;
	abs.f32 	%f917, %f916;
	setp.lt.f32 	%p782, %f917, 0f00800000;
	mul.f32 	%f4833, %f917, 0f4B800000;
	selp.f32 	%f4834, %f4833, %f917, %p782;
	selp.f32 	%f4835, 0fC3170000, 0fC2FE0000, %p782;
	mov.b32 	%r1633, %f4834;
	and.b32  	%r1634, %r1633, 8388607;
	or.b32  	%r1635, %r1634, 1065353216;
	mov.b32 	%f4836, %r1635;
	shr.u32 	%r1636, %r1633, 23;
	cvt.rn.f32.u32 	%f4837, %r1636;
	add.f32 	%f4838, %f4835, %f4837;
	setp.gt.f32 	%p783, %f4836, 0f3FB504F3;
	mul.f32 	%f4839, %f4836, 0f3F000000;
	add.f32 	%f4840, %f4838, 0f3F800000;
	selp.f32 	%f4841, %f4840, %f4838, %p783;
	selp.f32 	%f4842, %f4839, %f4836, %p783;
	add.f32 	%f4843, %f4842, 0fBF800000;
	add.f32 	%f4830, %f4842, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4829,%f4830;
	// end inline asm
	add.f32 	%f4844, %f4843, %f4843;
	mul.f32 	%f4846, %f4829, %f4844;
	mul.f32 	%f4847, %f4846, %f4846;
	fma.rn.f32 	%f4850, %f5241, %f4847, %f5242;
	fma.rn.f32 	%f4852, %f4850, %f4847, %f5243;
	mul.rn.f32 	%f4853, %f4852, %f4847;
	mul.rn.f32 	%f4854, %f4853, %f4846;
	sub.f32 	%f4855, %f4843, %f4846;
	add.f32 	%f4856, %f4855, %f4855;
	neg.f32 	%f4857, %f4846;
	fma.rn.f32 	%f4858, %f4857, %f4843, %f4856;
	mul.rn.f32 	%f4859, %f4829, %f4858;
	add.f32 	%f4860, %f4854, %f4846;
	sub.f32 	%f4861, %f4846, %f4860;
	add.f32 	%f4862, %f4854, %f4861;
	add.f32 	%f4863, %f4859, %f4862;
	add.f32 	%f4864, %f4860, %f4863;
	sub.f32 	%f4865, %f4860, %f4864;
	add.f32 	%f4866, %f4863, %f4865;
	mul.rn.f32 	%f4868, %f4841, %f5244;
	mul.rn.f32 	%f4870, %f4841, %f5245;
	add.f32 	%f4871, %f4868, %f4864;
	sub.f32 	%f4872, %f4868, %f4871;
	add.f32 	%f4873, %f4864, %f4872;
	add.f32 	%f4874, %f4866, %f4873;
	add.f32 	%f4875, %f4870, %f4874;
	add.f32 	%f4876, %f4871, %f4875;
	sub.f32 	%f4877, %f4871, %f4876;
	add.f32 	%f4878, %f4875, %f4877;
	mul.rn.f32 	%f4879, %f1009, %f4876;
	neg.f32 	%f4880, %f4879;
	fma.rn.f32 	%f4881, %f1009, %f4876, %f4880;
	fma.rn.f32 	%f4882, %f1009, %f4878, %f4881;
	fma.rn.f32 	%f4884, %f4548, %f4876, %f4882;
	add.rn.f32 	%f4885, %f4879, %f4884;
	neg.f32 	%f4886, %f4885;
	add.rn.f32 	%f4887, %f4879, %f4886;
	add.rn.f32 	%f4888, %f4887, %f4884;
	mov.b32 	%r1637, %f4885;
	setp.eq.s32 	%p784, %r1637, 1118925336;
	add.s32 	%r1638, %r1637, -1;
	mov.b32 	%f4889, %r1638;
	add.f32 	%f4890, %f4888, 0f37000000;
	selp.f32 	%f918, %f4890, %f4888, %p784;
	selp.f32 	%f4891, %f4889, %f4885, %p784;
	mul.rn.f32 	%f4893, %f4891, %f5246;
	cvt.rzi.f32.f32 	%f4894, %f4893;
	abs.f32 	%f4895, %f4894;
	setp.gt.f32 	%p785, %f4895, 0f42FC0000;
	mov.b32 	%r1639, %f4894;
	and.b32  	%r1640, %r1639, -2147483648;
	or.b32  	%r1641, %r1640, 1123811328;
	mov.b32 	%f4896, %r1641;
	selp.f32 	%f4897, %f4896, %f4894, %p785;
	fma.rn.f32 	%f4899, %f4897, %f5247, %f4891;
	fma.rn.f32 	%f4901, %f4897, %f5248, %f4899;
	mul.f32 	%f4902, %f4901, 0f3FB8AA3B;
	add.f32 	%f4903, %f4897, 0f4B40007F;
	mov.b32 	%r1642, %f4903;
	shl.b32 	%r1643, %r1642, 23;
	mov.b32 	%f4904, %r1643;
	ex2.approx.ftz.f32 	%f4905, %f4902;
	mul.f32 	%f919, %f4905, %f4904;
	setp.eq.f32 	%p786, %f919, 0f7F800000;
	mov.f32 	%f5599, 0f7F800000;
	@%p786 bra 	$L__BB0_596;

	fma.rn.f32 	%f5599, %f919, %f918, %f919;

$L__BB0_596:
	setp.lt.f32 	%p787, %f916, 0f00000000;
	and.pred  	%p22, %p787, %p55;
	setp.eq.f32 	%p789, %f916, 0f00000000;
	@%p789 bra 	$L__BB0_600;
	bra.uni 	$L__BB0_597;

$L__BB0_600:
	add.f32 	%f4910, %f916, %f916;
	selp.f32 	%f5601, %f4910, 0f00000000, %p55;
	bra.uni 	$L__BB0_601;

$L__BB0_597:
	mov.b32 	%r1644, %f5599;
	xor.b32  	%r1645, %r1644, -2147483648;
	mov.b32 	%f4906, %r1645;
	selp.f32 	%f5601, %f4906, %f5599, %p22;
	setp.geu.f32 	%p790, %f916, 0f00000000;
	@%p790 bra 	$L__BB0_601;

	cvt.rzi.f32.f32 	%f4908, %f1009;
	setp.eq.f32 	%p791, %f4908, 0f40000000;
	@%p791 bra 	$L__BB0_601;

	mov.f32 	%f5601, 0f7FFFFFFF;

$L__BB0_601:
	add.f32 	%f4911, %f917, 0f40000000;
	mov.b32 	%r1646, %f4911;
	setp.lt.s32 	%p793, %r1646, 2139095040;
	@%p793 bra 	$L__BB0_606;

	setp.gtu.f32 	%p794, %f917, 0f7F800000;
	@%p794 bra 	$L__BB0_605;
	bra.uni 	$L__BB0_603;

$L__BB0_605:
	add.f32 	%f5601, %f916, 0f40000000;
	bra.uni 	$L__BB0_606;

$L__BB0_603:
	setp.neu.f32 	%p795, %f917, 0f7F800000;
	@%p795 bra 	$L__BB0_606;

	selp.f32 	%f5601, 0fFF800000, 0f7F800000, %p22;

$L__BB0_606:
	mov.f32 	%f5256, 0f3102E308;
	mov.f32 	%f5255, 0fBF317218;
	mov.f32 	%f5254, 0f3FB8AA3B;
	mov.f32 	%f5253, 0f35BFBE8E;
	mov.f32 	%f5252, 0f3F317200;
	mov.f32 	%f5251, 0f3DAAAABD;
	mov.f32 	%f5250, 0f3C4CAF63;
	mov.f32 	%f5249, 0f3B18F0FE;
	mov.f32 	%f5144, 0f3F400000;
	sub.f32 	%f4916, %f5144, %f5601;
	setp.eq.f32 	%p796, %f916, 0f3F800000;
	selp.f32 	%f928, 0fBE800000, %f4916, %p796;
	add.f32 	%f929, %f902, 0fBF000000;
	abs.f32 	%f930, %f929;
	setp.lt.f32 	%p797, %f930, 0f00800000;
	mul.f32 	%f4917, %f930, 0f4B800000;
	selp.f32 	%f4918, %f4917, %f930, %p797;
	selp.f32 	%f4919, 0fC3170000, 0fC2FE0000, %p797;
	mov.b32 	%r1647, %f4918;
	and.b32  	%r1648, %r1647, 8388607;
	or.b32  	%r1649, %r1648, 1065353216;
	mov.b32 	%f4920, %r1649;
	shr.u32 	%r1650, %r1647, 23;
	cvt.rn.f32.u32 	%f4921, %r1650;
	add.f32 	%f4922, %f4919, %f4921;
	setp.gt.f32 	%p798, %f4920, 0f3FB504F3;
	mul.f32 	%f4923, %f4920, 0f3F000000;
	add.f32 	%f4924, %f4922, 0f3F800000;
	selp.f32 	%f4925, %f4924, %f4922, %p798;
	selp.f32 	%f4926, %f4923, %f4920, %p798;
	add.f32 	%f4927, %f4926, 0fBF800000;
	add.f32 	%f4913, %f4926, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4912,%f4913;
	// end inline asm
	add.f32 	%f4928, %f4927, %f4927;
	mul.f32 	%f4930, %f4912, %f4928;
	mul.f32 	%f4931, %f4930, %f4930;
	fma.rn.f32 	%f4934, %f5249, %f4931, %f5250;
	fma.rn.f32 	%f4936, %f4934, %f4931, %f5251;
	mul.rn.f32 	%f4937, %f4936, %f4931;
	mul.rn.f32 	%f4938, %f4937, %f4930;
	sub.f32 	%f4939, %f4927, %f4930;
	add.f32 	%f4940, %f4939, %f4939;
	neg.f32 	%f4941, %f4930;
	fma.rn.f32 	%f4942, %f4941, %f4927, %f4940;
	mul.rn.f32 	%f4943, %f4912, %f4942;
	add.f32 	%f4944, %f4938, %f4930;
	sub.f32 	%f4945, %f4930, %f4944;
	add.f32 	%f4946, %f4938, %f4945;
	add.f32 	%f4947, %f4943, %f4946;
	add.f32 	%f4948, %f4944, %f4947;
	sub.f32 	%f4949, %f4944, %f4948;
	add.f32 	%f4950, %f4947, %f4949;
	mul.rn.f32 	%f4952, %f4925, %f5252;
	mul.rn.f32 	%f4954, %f4925, %f5253;
	add.f32 	%f4955, %f4952, %f4948;
	sub.f32 	%f4956, %f4952, %f4955;
	add.f32 	%f4957, %f4948, %f4956;
	add.f32 	%f4958, %f4950, %f4957;
	add.f32 	%f4959, %f4954, %f4958;
	add.f32 	%f4960, %f4955, %f4959;
	sub.f32 	%f4961, %f4955, %f4960;
	add.f32 	%f4962, %f4959, %f4961;
	mul.rn.f32 	%f4963, %f1009, %f4960;
	neg.f32 	%f4964, %f4963;
	fma.rn.f32 	%f4965, %f1009, %f4960, %f4964;
	fma.rn.f32 	%f4966, %f1009, %f4962, %f4965;
	fma.rn.f32 	%f4968, %f4548, %f4960, %f4966;
	add.rn.f32 	%f4969, %f4963, %f4968;
	neg.f32 	%f4970, %f4969;
	add.rn.f32 	%f4971, %f4963, %f4970;
	add.rn.f32 	%f4972, %f4971, %f4968;
	mov.b32 	%r1651, %f4969;
	setp.eq.s32 	%p799, %r1651, 1118925336;
	add.s32 	%r1652, %r1651, -1;
	mov.b32 	%f4973, %r1652;
	add.f32 	%f4974, %f4972, 0f37000000;
	selp.f32 	%f931, %f4974, %f4972, %p799;
	selp.f32 	%f4975, %f4973, %f4969, %p799;
	mul.rn.f32 	%f4977, %f4975, %f5254;
	cvt.rzi.f32.f32 	%f4978, %f4977;
	abs.f32 	%f4979, %f4978;
	setp.gt.f32 	%p800, %f4979, 0f42FC0000;
	mov.b32 	%r1653, %f4978;
	and.b32  	%r1654, %r1653, -2147483648;
	or.b32  	%r1655, %r1654, 1123811328;
	mov.b32 	%f4980, %r1655;
	selp.f32 	%f4981, %f4980, %f4978, %p800;
	fma.rn.f32 	%f4983, %f4981, %f5255, %f4975;
	fma.rn.f32 	%f4985, %f4981, %f5256, %f4983;
	mul.f32 	%f4986, %f4985, 0f3FB8AA3B;
	add.f32 	%f4987, %f4981, 0f4B40007F;
	mov.b32 	%r1656, %f4987;
	shl.b32 	%r1657, %r1656, 23;
	mov.b32 	%f4988, %r1657;
	ex2.approx.ftz.f32 	%f4989, %f4986;
	mul.f32 	%f932, %f4989, %f4988;
	setp.eq.f32 	%p801, %f932, 0f7F800000;
	mov.f32 	%f5602, 0f7F800000;
	@%p801 bra 	$L__BB0_608;

	fma.rn.f32 	%f5602, %f932, %f931, %f932;

$L__BB0_608:
	setp.lt.f32 	%p802, %f929, 0f00000000;
	and.pred  	%p23, %p802, %p55;
	setp.eq.f32 	%p804, %f929, 0f00000000;
	@%p804 bra 	$L__BB0_612;
	bra.uni 	$L__BB0_609;

$L__BB0_612:
	add.f32 	%f4994, %f929, %f929;
	selp.f32 	%f5604, %f4994, 0f00000000, %p55;
	bra.uni 	$L__BB0_613;

$L__BB0_609:
	mov.b32 	%r1658, %f5602;
	xor.b32  	%r1659, %r1658, -2147483648;
	mov.b32 	%f4990, %r1659;
	selp.f32 	%f5604, %f4990, %f5602, %p23;
	setp.geu.f32 	%p805, %f929, 0f00000000;
	@%p805 bra 	$L__BB0_613;

	cvt.rzi.f32.f32 	%f4992, %f1009;
	setp.eq.f32 	%p806, %f4992, 0f40000000;
	@%p806 bra 	$L__BB0_613;

	mov.f32 	%f5604, 0f7FFFFFFF;

$L__BB0_613:
	add.f32 	%f4995, %f930, 0f40000000;
	mov.b32 	%r1660, %f4995;
	setp.lt.s32 	%p808, %r1660, 2139095040;
	@%p808 bra 	$L__BB0_618;

	setp.gtu.f32 	%p809, %f930, 0f7F800000;
	@%p809 bra 	$L__BB0_617;
	bra.uni 	$L__BB0_615;

$L__BB0_617:
	add.f32 	%f5604, %f929, 0f40000000;
	bra.uni 	$L__BB0_618;

$L__BB0_615:
	setp.neu.f32 	%p810, %f930, 0f7F800000;
	@%p810 bra 	$L__BB0_618;

	selp.f32 	%f5604, 0fFF800000, 0f7F800000, %p23;

$L__BB0_618:
	mov.u64 	%rd1425, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	ld.param.f32 	%f5147, [g2p2g_param_9];
	add.f32 	%f5146, %f5147, %f5147;
	ld.param.f32 	%f5145, [g2p2g_param_0];
	mul.f32 	%f4996, %f5604, 0f3F000000;
	setp.eq.f32 	%p811, %f929, 0f3F800000;
	selp.f32 	%f941, 0f3F000000, %f4996, %p811;
	mul.f32 	%f4997, %f4, %f5502;
	mul.f32 	%f4998, %f4, %f5503;
	mul.f32 	%f4999, %f4, %f5504;
	mul.f32 	%f5000, %f4, %f5505;
	mul.f32 	%f5001, %f12, %f5;
	mul.f32 	%f5002, %f5001, %f5145;
	mul.f32 	%f5003, %f5002, %f5583;
	mul.f32 	%f5004, %f5002, %f5584;
	mul.f32 	%f5005, %f5002, %f5585;
	mul.f32 	%f5006, %f5002, %f5586;
	sub.f32 	%f942, %f4997, %f5003;
	sub.f32 	%f943, %f4998, %f5004;
	sub.f32 	%f944, %f4999, %f5005;
	sub.f32 	%f945, %f5000, %f5006;
	add.u64 	%rd1184, %SPL, 96;
	ld.local.u64 	%rd1185, [%rd1184];
	cvt.u32.u64 	%r1661, %rd1185;
	mov.b32 	%f5007, %r1661;
	mul.f32 	%f946, %f4, %f5007;
	shr.u64 	%rd1186, %rd1185, 32;
	cvt.u32.u64 	%r1662, %rd1186;
	mov.b32 	%f5008, %r1662;
	mul.f32 	%f947, %f4, %f5008;
	setp.gt.f32 	%p812, %f5609, 0f00000000;
	selp.f32 	%f948, %f4, 0f00000000, %p812;
	mul.f32 	%f949, %f499, %f948;
	sub.f32 	%f5009, %f858, %f13;
	setp.gt.f32 	%p813, %f5009, 0f5EFFFFFF;
	max.f32 	%f5010, %f5009, 0fDF000000;
	cvt.rzi.s64.f32 	%rd1187, %f5010;
	selp.b64 	%rd1188, 4294967295, %rd1187, %p813;
	setp.num.f32 	%p814, %f5009, %f5009;
	selp.b64 	%rd1189, %rd1188, 0, %p814;
	sub.f32 	%f5011, %f859, %f14;
	setp.gt.f32 	%p815, %f5011, 0f5EFFFFFF;
	max.f32 	%f5012, %f5011, 0fDF000000;
	cvt.rzi.s64.f32 	%rd1190, %f5012;
	setp.num.f32 	%p816, %f5011, %f5011;
	add.s64 	%rd1191, %rd1189, %rd95;
	shl.b64 	%rd1192, %rd1190, 3;
	selp.b64 	%rd1193, 4294967288, %rd1192, %p815;
	selp.b64 	%rd1194, %rd1193, 0, %p816;
	add.s64 	%rd1195, %rd1191, %rd1194;
	and.b64  	%rd299, %rd1195, 4294967295;
	add.f32 	%f950, %f860, %f5146;
	mul.f32 	%f951, %f942, %f950;
	add.f32 	%f952, %f861, %f5146;
	mul.f32 	%f953, %f944, %f952;
	add.f32 	%f5013, %f951, %f953;
	add.f32 	%f954, %f946, %f5013;
	mul.lo.s64 	%rd1196, %rd299, 36;
	cvta.shared.u64 	%rd1198, %rd1425;
	add.s64 	%rd1199, %rd1198, %rd1196;
	add.s64 	%rd300, %rd1199, 680;
	mov.b32 	%r1805, %f499;

$L__BB0_619:
	// begin inline asm
	cvta.to.shared.u64 %rd1200, %rd300;atom.acquire.shared.exch.b32 %r1663, [%rd1200], %r1;
	// end inline asm
	setp.ne.s32 	%p817, %r1663, -1;
	@%p817 bra 	$L__BB0_619;

	ld.param.f32 	%f5183, [g2p2g_param_9];
	mul.f32 	%f5182, %f5183, 0f00000000;
	mov.u64 	%rd1426, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	mul.f32 	%f5014, %f901, %f941;
	mul.f32 	%f955, %f943, %f950;
	mul.f32 	%f956, %f945, %f952;
	add.f32 	%f5015, %f955, %f956;
	add.f32 	%f5016, %f947, %f5015;
	add.s64 	%rd1206, %rd1426, %rd1196;
	add.s64 	%rd301, %rd1206, 648;
	ld.shared.f32 	%f5017, [%rd1206+648];
	fma.rn.f32 	%f5018, %f4, %f5014, %f5017;
	st.shared.f32 	[%rd1206+648], %f5018;
	ld.shared.f32 	%f5019, [%rd1206+652];
	fma.rn.f32 	%f5020, %f954, %f5014, %f5019;
	st.shared.f32 	[%rd1206+652], %f5020;
	ld.shared.f32 	%f5021, [%rd1206+656];
	fma.rn.f32 	%f5022, %f5016, %f5014, %f5021;
	st.shared.f32 	[%rd1206+656], %f5022;
	ld.shared.f32 	%f5023, [%rd1206+672];
	fma.rn.f32 	%f5024, %f949, %f5014, %f5023;
	st.shared.f32 	[%rd1206+672], %f5024;
	ld.shared.f32 	%f5025, [%rd1206+668];
	fma.rn.f32 	%f5026, %f948, %f5014, %f5025;
	st.shared.f32 	[%rd1206+668], %f5026;
	mov.u32 	%r1666, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1202, %rd300;atom.release.shared.exch.b32 %r1665, [%rd1202], %r1666;
	// end inline asm
	add.f32 	%f957, %f861, %f5182;
	mul.f32 	%f958, %f944, %f957;
	add.f32 	%f5027, %f951, %f958;
	add.f32 	%f959, %f946, %f5027;
	add.s64 	%rd302, %rd1199, 104;

$L__BB0_621:
	// begin inline asm
	cvta.to.shared.u64 %rd1209, %rd302;atom.acquire.shared.exch.b32 %r1667, [%rd1209], %r1;
	// end inline asm
	setp.ne.s32 	%p818, %r1667, -1;
	@%p818 bra 	$L__BB0_621;

	ld.param.f32 	%f5184, [g2p2g_param_9];
	mul.f32 	%f5028, %f901, %f915;
	mul.f32 	%f960, %f945, %f957;
	add.f32 	%f5029, %f955, %f960;
	add.f32 	%f5030, %f947, %f5029;
	ld.shared.f32 	%f5031, [%rd301+-576];
	fma.rn.f32 	%f5032, %f4, %f5028, %f5031;
	st.shared.f32 	[%rd301+-576], %f5032;
	ld.shared.f32 	%f5033, [%rd301+-572];
	fma.rn.f32 	%f5034, %f959, %f5028, %f5033;
	st.shared.f32 	[%rd301+-572], %f5034;
	ld.shared.f32 	%f5035, [%rd301+-568];
	fma.rn.f32 	%f5036, %f5030, %f5028, %f5035;
	st.shared.f32 	[%rd301+-568], %f5036;
	ld.shared.f32 	%f5037, [%rd301+-552];
	fma.rn.f32 	%f5038, %f949, %f5028, %f5037;
	st.shared.f32 	[%rd301+-552], %f5038;
	ld.shared.f32 	%f5039, [%rd301+-556];
	fma.rn.f32 	%f5040, %f948, %f5028, %f5039;
	st.shared.f32 	[%rd301+-556], %f5040;
	// begin inline asm
	cvta.to.shared.u64 %rd1211, %rd302;atom.release.shared.exch.b32 %r1669, [%rd1211], %r1666;
	// end inline asm
	add.f32 	%f961, %f861, %f5184;
	mul.f32 	%f962, %f944, %f961;
	add.f32 	%f5041, %f951, %f962;
	add.f32 	%f963, %f946, %f5041;
	add.s64 	%rd303, %rd1199, 392;

$L__BB0_623:
	// begin inline asm
	cvta.to.shared.u64 %rd1217, %rd303;atom.acquire.shared.exch.b32 %r1671, [%rd1217], %r1;
	// end inline asm
	setp.ne.s32 	%p819, %r1671, -1;
	@%p819 bra 	$L__BB0_623;

	ld.param.f32 	%f5186, [g2p2g_param_9];
	mul.f32 	%f5185, %f5186, 0f00000000;
	mul.f32 	%f5042, %f901, %f928;
	mul.f32 	%f964, %f945, %f961;
	add.f32 	%f5043, %f955, %f964;
	add.f32 	%f5044, %f947, %f5043;
	ld.shared.f32 	%f5045, [%rd301+-288];
	fma.rn.f32 	%f5046, %f4, %f5042, %f5045;
	st.shared.f32 	[%rd301+-288], %f5046;
	ld.shared.f32 	%f5047, [%rd301+-284];
	fma.rn.f32 	%f5048, %f963, %f5042, %f5047;
	st.shared.f32 	[%rd301+-284], %f5048;
	ld.shared.f32 	%f5049, [%rd301+-280];
	fma.rn.f32 	%f5050, %f5044, %f5042, %f5049;
	st.shared.f32 	[%rd301+-280], %f5050;
	ld.shared.f32 	%f5051, [%rd301+-264];
	fma.rn.f32 	%f5052, %f949, %f5042, %f5051;
	st.shared.f32 	[%rd301+-264], %f5052;
	ld.shared.f32 	%f5053, [%rd301+-268];
	fma.rn.f32 	%f5054, %f948, %f5042, %f5053;
	st.shared.f32 	[%rd301+-268], %f5054;
	// begin inline asm
	cvta.to.shared.u64 %rd1219, %rd303;atom.release.shared.exch.b32 %r1673, [%rd1219], %r1666;
	// end inline asm
	add.f32 	%f965, %f860, %f5185;
	mul.f32 	%f966, %f942, %f965;
	add.f32 	%f5055, %f966, %f953;
	add.f32 	%f967, %f946, %f5055;
	add.s64 	%rd304, %rd1199, 608;

$L__BB0_625:
	// begin inline asm
	cvta.to.shared.u64 %rd1225, %rd304;atom.acquire.shared.exch.b32 %r1675, [%rd1225], %r1;
	// end inline asm
	setp.ne.s32 	%p820, %r1675, -1;
	@%p820 bra 	$L__BB0_625;

	mul.f32 	%f5056, %f875, %f941;
	mul.f32 	%f968, %f943, %f965;
	add.f32 	%f5057, %f968, %f956;
	add.f32 	%f5058, %f947, %f5057;
	ld.shared.f32 	%f5059, [%rd301+-72];
	fma.rn.f32 	%f5060, %f4, %f5056, %f5059;
	st.shared.f32 	[%rd301+-72], %f5060;
	ld.shared.f32 	%f5061, [%rd301+-68];
	fma.rn.f32 	%f5062, %f967, %f5056, %f5061;
	st.shared.f32 	[%rd301+-68], %f5062;
	ld.shared.f32 	%f5063, [%rd301+-64];
	fma.rn.f32 	%f5064, %f5058, %f5056, %f5063;
	st.shared.f32 	[%rd301+-64], %f5064;
	ld.shared.f32 	%f5065, [%rd301+-48];
	fma.rn.f32 	%f5066, %f949, %f5056, %f5065;
	st.shared.f32 	[%rd301+-48], %f5066;
	ld.shared.f32 	%f5067, [%rd301+-52];
	fma.rn.f32 	%f5068, %f948, %f5056, %f5067;
	st.shared.f32 	[%rd301+-52], %f5068;
	// begin inline asm
	cvta.to.shared.u64 %rd1227, %rd304;atom.release.shared.exch.b32 %r1677, [%rd1227], %r1666;
	// end inline asm
	add.f32 	%f5069, %f966, %f958;
	add.f32 	%f969, %f946, %f5069;
	add.s64 	%rd305, %rd1199, 32;

$L__BB0_627:
	// begin inline asm
	cvta.to.shared.u64 %rd1233, %rd305;atom.acquire.shared.exch.b32 %r1679, [%rd1233], %r1;
	// end inline asm
	setp.ne.s32 	%p821, %r1679, -1;
	@%p821 bra 	$L__BB0_627;

	mul.f32 	%f5070, %f875, %f915;
	add.f32 	%f5071, %f968, %f960;
	add.f32 	%f5072, %f947, %f5071;
	ld.shared.f32 	%f5073, [%rd301+-648];
	fma.rn.f32 	%f5074, %f4, %f5070, %f5073;
	st.shared.f32 	[%rd301+-648], %f5074;
	ld.shared.f32 	%f5075, [%rd301+-644];
	fma.rn.f32 	%f5076, %f969, %f5070, %f5075;
	st.shared.f32 	[%rd301+-644], %f5076;
	ld.shared.f32 	%f5077, [%rd301+-640];
	fma.rn.f32 	%f5078, %f5072, %f5070, %f5077;
	st.shared.f32 	[%rd301+-640], %f5078;
	ld.shared.f32 	%f5079, [%rd301+-624];
	fma.rn.f32 	%f5080, %f949, %f5070, %f5079;
	st.shared.f32 	[%rd301+-624], %f5080;
	ld.shared.f32 	%f5081, [%rd301+-628];
	fma.rn.f32 	%f5082, %f948, %f5070, %f5081;
	st.shared.f32 	[%rd301+-628], %f5082;
	// begin inline asm
	cvta.to.shared.u64 %rd1235, %rd305;atom.release.shared.exch.b32 %r1681, [%rd1235], %r1666;
	// end inline asm
	add.f32 	%f5083, %f966, %f962;
	add.f32 	%f970, %f946, %f5083;
	add.s64 	%rd306, %rd305, 288;

$L__BB0_629:
	// begin inline asm
	cvta.to.shared.u64 %rd1237, %rd306;atom.acquire.shared.exch.b32 %r1683, [%rd1237], %r1;
	// end inline asm
	setp.ne.s32 	%p822, %r1683, -1;
	@%p822 bra 	$L__BB0_629;

	ld.param.f32 	%f5187, [g2p2g_param_9];
	mul.f32 	%f5084, %f875, %f928;
	add.f32 	%f5085, %f968, %f964;
	add.f32 	%f5086, %f947, %f5085;
	ld.shared.f32 	%f5087, [%rd301+-360];
	fma.rn.f32 	%f5088, %f4, %f5084, %f5087;
	st.shared.f32 	[%rd301+-360], %f5088;
	ld.shared.f32 	%f5089, [%rd301+-356];
	fma.rn.f32 	%f5090, %f970, %f5084, %f5089;
	st.shared.f32 	[%rd301+-356], %f5090;
	ld.shared.f32 	%f5091, [%rd301+-352];
	fma.rn.f32 	%f5092, %f5086, %f5084, %f5091;
	st.shared.f32 	[%rd301+-352], %f5092;
	ld.shared.f32 	%f5093, [%rd301+-336];
	fma.rn.f32 	%f5094, %f949, %f5084, %f5093;
	st.shared.f32 	[%rd301+-336], %f5094;
	ld.shared.f32 	%f5095, [%rd301+-340];
	fma.rn.f32 	%f5096, %f948, %f5084, %f5095;
	st.shared.f32 	[%rd301+-340], %f5096;
	// begin inline asm
	cvta.to.shared.u64 %rd1239, %rd306;atom.release.shared.exch.b32 %r1685, [%rd1239], %r1666;
	// end inline asm
	add.f32 	%f971, %f860, %f5187;
	mul.f32 	%f972, %f942, %f971;
	add.f32 	%f5097, %f972, %f953;
	add.f32 	%f973, %f946, %f5097;
	add.s64 	%rd307, %rd305, 612;

$L__BB0_631:
	// begin inline asm
	cvta.to.shared.u64 %rd1241, %rd307;atom.acquire.shared.exch.b32 %r1687, [%rd1241], %r1;
	// end inline asm
	setp.ne.s32 	%p823, %r1687, -1;
	@%p823 bra 	$L__BB0_631;

	mul.f32 	%f5098, %f888, %f941;
	mul.f32 	%f974, %f943, %f971;
	add.f32 	%f5099, %f974, %f956;
	add.f32 	%f5100, %f947, %f5099;
	ld.shared.f32 	%f5101, [%rd301+-36];
	fma.rn.f32 	%f5102, %f4, %f5098, %f5101;
	st.shared.f32 	[%rd301+-36], %f5102;
	ld.shared.f32 	%f5103, [%rd301+-32];
	fma.rn.f32 	%f5104, %f973, %f5098, %f5103;
	st.shared.f32 	[%rd301+-32], %f5104;
	ld.shared.f32 	%f5105, [%rd301+-28];
	fma.rn.f32 	%f5106, %f5100, %f5098, %f5105;
	st.shared.f32 	[%rd301+-28], %f5106;
	ld.shared.f32 	%f5107, [%rd301+-12];
	fma.rn.f32 	%f5108, %f949, %f5098, %f5107;
	st.shared.f32 	[%rd301+-12], %f5108;
	ld.shared.f32 	%f5109, [%rd301+-16];
	fma.rn.f32 	%f5110, %f948, %f5098, %f5109;
	st.shared.f32 	[%rd301+-16], %f5110;
	// begin inline asm
	cvta.to.shared.u64 %rd1243, %rd307;atom.release.shared.exch.b32 %r1689, [%rd1243], %r1666;
	// end inline asm
	add.f32 	%f5111, %f972, %f958;
	add.f32 	%f975, %f946, %f5111;
	add.s64 	%rd308, %rd305, 36;

$L__BB0_633:
	// begin inline asm
	cvta.to.shared.u64 %rd1245, %rd308;atom.acquire.shared.exch.b32 %r1691, [%rd1245], %r1;
	// end inline asm
	setp.ne.s32 	%p824, %r1691, -1;
	@%p824 bra 	$L__BB0_633;

	mul.f32 	%f5112, %f888, %f915;
	add.f32 	%f5113, %f974, %f960;
	add.f32 	%f5114, %f947, %f5113;
	ld.shared.f32 	%f5115, [%rd301+-612];
	fma.rn.f32 	%f5116, %f4, %f5112, %f5115;
	st.shared.f32 	[%rd301+-612], %f5116;
	ld.shared.f32 	%f5117, [%rd301+-608];
	fma.rn.f32 	%f5118, %f975, %f5112, %f5117;
	st.shared.f32 	[%rd301+-608], %f5118;
	ld.shared.f32 	%f5119, [%rd301+-604];
	fma.rn.f32 	%f5120, %f5114, %f5112, %f5119;
	st.shared.f32 	[%rd301+-604], %f5120;
	ld.shared.f32 	%f5121, [%rd301+-588];
	fma.rn.f32 	%f5122, %f949, %f5112, %f5121;
	st.shared.f32 	[%rd301+-588], %f5122;
	ld.shared.f32 	%f5123, [%rd301+-592];
	fma.rn.f32 	%f5124, %f948, %f5112, %f5123;
	st.shared.f32 	[%rd301+-592], %f5124;
	// begin inline asm
	cvta.to.shared.u64 %rd1247, %rd308;atom.release.shared.exch.b32 %r1693, [%rd1247], %r1666;
	// end inline asm
	add.f32 	%f5125, %f972, %f962;
	add.f32 	%f976, %f946, %f5125;
	add.s64 	%rd309, %rd305, 324;

$L__BB0_635:
	// begin inline asm
	cvta.to.shared.u64 %rd1249, %rd309;atom.acquire.shared.exch.b32 %r1695, [%rd1249], %r1;
	// end inline asm
	setp.ne.s32 	%p825, %r1695, -1;
	@%p825 bra 	$L__BB0_635;

	mul.f32 	%f5126, %f888, %f928;
	add.f32 	%f5127, %f974, %f964;
	add.f32 	%f5128, %f947, %f5127;
	ld.shared.f32 	%f5129, [%rd301+-324];
	fma.rn.f32 	%f5130, %f4, %f5126, %f5129;
	st.shared.f32 	[%rd301+-324], %f5130;
	ld.shared.f32 	%f5131, [%rd301+-320];
	fma.rn.f32 	%f5132, %f976, %f5126, %f5131;
	st.shared.f32 	[%rd301+-320], %f5132;
	ld.shared.f32 	%f5133, [%rd301+-316];
	fma.rn.f32 	%f5134, %f5128, %f5126, %f5133;
	st.shared.f32 	[%rd301+-316], %f5134;
	ld.shared.f32 	%f5135, [%rd301+-300];
	fma.rn.f32 	%f5136, %f949, %f5126, %f5135;
	st.shared.f32 	[%rd301+-300], %f5136;
	ld.shared.f32 	%f5137, [%rd301+-304];
	fma.rn.f32 	%f5138, %f948, %f5126, %f5137;
	st.shared.f32 	[%rd301+-304], %f5138;
	// begin inline asm
	cvta.to.shared.u64 %rd1251, %rd309;atom.release.shared.exch.b32 %r1697, [%rd1251], %r1666;
	// end inline asm
	mov.u16 	%rs47, 0;

$L__BB0_638:
	mul.wide.u32 	%rd1443, %r8, 8;
	mul.wide.u32 	%rd1442, %r8, 32;
	ld.param.u64 	%rd1441, [g2p2g_param_5];
	cvta.to.global.u64 	%rd1440, %rd1441;
	add.s64 	%rd1439, %rd1440, %rd1443;
	ld.param.u64 	%rd1438, [g2p2g_param_4];
	cvta.to.global.u64 	%rd1437, %rd1438;
	add.s64 	%rd1436, %rd1437, %rd1442;
	ld.param.u64 	%rd1435, [g2p2g_param_3];
	cvta.to.global.u64 	%rd1434, %rd1435;
	add.s64 	%rd1433, %rd1434, %rd1443;
	ld.param.u64 	%rd1432, [g2p2g_param_2];
	cvta.to.global.u64 	%rd1431, %rd1432;
	add.s64 	%rd1430, %rd1431, %rd1443;
	ld.param.u64 	%rd1429, [g2p2g_param_1];
	cvta.to.global.u64 	%rd1428, %rd1429;
	add.s64 	%rd1427, %rd1428, %rd1442;
	st.global.v4.u8 	[%rd1427], {%rs47, %rs8, %rs9, %rs10};
	shr.u64 	%rd1265, %rd93, 32;
	st.global.u32 	[%rd1427+8], %rd1265;
	st.global.u32 	[%rd1427+4], %rd93;
	st.global.u32 	[%rd1427+12], %r9;
	st.global.u64 	[%rd1427+16], %rd94;
	mov.b32 	%r1704, %f5609;
	st.global.v2.u32 	[%rd1427+24], {%r1704, %r350};
	st.global.f32 	[%rd1430], %f119;
	st.global.f32 	[%rd1430+4], %f120;
	add.u64 	%rd1270, %SPL, 96;
	ld.local.u64 	%rd1271, [%rd1270];
	st.global.u32 	[%rd1433], %rd1271;
	shr.u64 	%rd1274, %rd1271, 32;
	st.global.u32 	[%rd1433+4], %rd1274;
	st.global.f32 	[%rd1436], %f4;
	st.global.f32 	[%rd1436+4], %f5;
	st.global.f32 	[%rd1436+8], %f6;
	st.global.f32 	[%rd1436+12], %f5515;
	st.global.f32 	[%rd1436+16], %f5500;
	st.global.f32 	[%rd1436+20], %f5499;
	st.global.f32 	[%rd1436+24], %f5605;
	st.global.f32 	[%rd1436+28], %f5501;
	st.global.u32 	[%rd1439], %r12;
	st.global.u32 	[%rd1439+4], %r1805;

$L__BB0_639:
	shr.u64 	%rd1451, %rd11, 16;
	xor.b64  	%rd1450, %rd1451, %rd11;
	mul.lo.s64 	%rd1449, %rd1450, 2246822507;
	shr.u64 	%rd1448, %rd1449, 13;
	xor.b64  	%rd1447, %rd1448, %rd1449;
	mul.lo.s64 	%rd1446, %rd1447, 3266489909;
	shr.u64 	%rd1445, %rd1446, 16;
	xor.b64  	%rd1444, %rd1445, %rd1446;
	ld.param.u32 	%r1734, [g2p2g_param_9+40];
	bar.sync 	0;
	cvt.u64.u32 	%rd1279, %r1734;
	add.s64 	%rd310, %rd1279, -1;
	and.b64  	%rd1582, %rd1444, %rd310;
	shl.b64 	%rd1280, %rd1582, 4;
	add.s64 	%rd1281, %rd5, %rd1280;
	ld.global.u64 	%rd312, [%rd1281];
	setp.eq.s64 	%p826, %rd312, %rd11;
	@%p826 bra 	$L__BB0_645;

	setp.eq.s64 	%p827, %rd312, -1;
	@%p827 bra 	$L__BB0_644;

$L__BB0_642:
	add.s64 	%rd1282, %rd1582, 1;
	and.b64  	%rd1582, %rd1282, %rd310;
	shl.b64 	%rd1283, %rd1582, 4;
	add.s64 	%rd1284, %rd5, %rd1283;
	ld.global.u64 	%rd315, [%rd1284];
	setp.eq.s64 	%p828, %rd315, %rd11;
	@%p828 bra 	$L__BB0_645;

	setp.ne.s64 	%p829, %rd315, -1;
	@%p829 bra 	$L__BB0_642;

$L__BB0_644:
	trap;

$L__BB0_645:
	cvt.u64.u32 	%rd1466, %r3;
	mov.u32 	%r1735, %ntid.x;
	cvt.u64.u32 	%rd1285, %r1;
	mul.lo.s64 	%rd1287, %rd1466, %rd1285;
	and.b64  	%rd317, %rd1287, 15;
	add.s64 	%rd318, %rd317, %rd1466;
	setp.gt.u32 	%p830, %r1735, 64;
	@%p830 bra 	$L__BB0_662;

	mul.wide.u32 	%rd1452, %r3, %r1;
	shl.b64 	%rd1288, %rd1582, 4;
	add.s64 	%rd1289, %rd5, %rd1288;
	shr.u64 	%rd1291, %rd1452, 2;
	and.b64  	%rd321, %rd1291, 4;
	shr.u64 	%rd1292, %rd1452, 3;
	and.b64  	%rd322, %rd1292, 4;
	ld.global.u32 	%r1708, [%rd1289+8];
	mul.wide.u32 	%rd323, %r1708, 16;
	add.s64 	%rd1293, %rd317, 1;
	max.u64 	%rd324, %rd1293, %rd318;
	sub.s64 	%rd1294, %rd324, %rd1452;
	and.b64  	%rd1585, %rd1294, 3;
	setp.eq.s64 	%p831, %rd1585, 0;
	mov.u64 	%rd1591, %rd317;
	@%p831 bra 	$L__BB0_651;

	mov.u64 	%rd1584, %rd317;

$L__BB0_648:
	.pragma "nounroll";
	add.s64 	%rd1591, %rd1584, 1;
	bfe.u64 	%rd1295, %rd1584, 2, 2;
	and.b64  	%rd1296, %rd1584, 3;
	or.b64  	%rd1297, %rd1296, %rd321;
	or.b64  	%rd1298, %rd1295, %rd322;
	shl.b64 	%rd1299, %rd1298, 3;
	or.b64  	%rd329, %rd1297, %rd1299;
	or.b64  	%rd1300, %rd1296, %rd323;
	and.b64  	%rd1301, %rd1584, 12;
	or.b64  	%rd330, %rd1300, %rd1301;
	setp.le.u64 	%p832, %rd383, %rd330;
	@%p832 bra 	$L__BB0_650;

	mul.lo.s64 	%rd1312, %rd330, 20;
	add.s64 	%rd1303, %rd377, %rd1312;
	mul.lo.s64 	%rd1313, %rd329, 36;
	mov.u64 	%rd1314, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	add.s64 	%rd1315, %rd1314, %rd1313;
	ld.shared.u32 	%r1709, [%rd1315];
	// begin inline asm
	cvta.to.global.u64 %rd1302, %rd1303;red.global.add.f32 [%rd1302], %r1709;
	// end inline asm
	add.s64 	%rd1305, %rd1303, 4;
	ld.shared.u32 	%rd1316, [%rd1315+4];
	ld.shared.u32 	%rd1317, [%rd1315+8];
	bfi.b64 	%rd1318, %rd1317, %rd1316, 32, 32;
	cvt.u32.u64 	%r1710, %rd1318;
	shr.u64 	%rd1319, %rd1318, 32;
	cvt.u32.u64 	%r1711, %rd1319;
	// begin inline asm
	cvta.to.global.u64 %rd1304, %rd1305;red.global.add.f32 [%rd1304], %r1710;
	// end inline asm
	add.s64 	%rd1307, %rd1303, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1306, %rd1307;red.global.add.f32 [%rd1306], %r1711;
	// end inline asm
	add.s64 	%rd1309, %rd1303, 12;
	ld.shared.u32 	%r1712, [%rd1315+24];
	// begin inline asm
	cvta.to.global.u64 %rd1308, %rd1309;red.global.add.f32 [%rd1308], %r1712;
	// end inline asm
	add.s64 	%rd1311, %rd1303, 16;
	ld.shared.u32 	%r1713, [%rd1315+20];
	// begin inline asm
	cvta.to.global.u64 %rd1310, %rd1311;red.global.add.f32 [%rd1310], %r1713;
	// end inline asm

$L__BB0_650:
	add.s64 	%rd1585, %rd1585, -1;
	setp.ne.s64 	%p833, %rd1585, 0;
	mov.u64 	%rd1584, %rd1591;
	@%p833 bra 	$L__BB0_648;

$L__BB0_651:
	not.b64 	%rd1320, %rd317;
	add.s64 	%rd1321, %rd324, %rd1320;
	setp.lt.u64 	%p834, %rd1321, 3;
	@%p834 bra 	$L__BB0_662;

	add.s64 	%rd1322, %rd1591, 3;
	and.b64  	%rd1323, %rd1322, 3;
	and.b64  	%rd1324, %rd1591, 3;
	xor.b64  	%rd1325, %rd1324, 2;
	add.s64 	%rd1326, %rd1591, 1;
	and.b64  	%rd1327, %rd1326, 3;
	or.b64  	%rd333, %rd1324, %rd321;
	or.b64  	%rd334, %rd1324, %rd323;
	or.b64  	%rd335, %rd1327, %rd321;
	or.b64  	%rd336, %rd1327, %rd323;
	or.b64  	%rd337, %rd1325, %rd321;
	or.b64  	%rd338, %rd1325, %rd323;
	or.b64  	%rd339, %rd1323, %rd321;
	or.b64  	%rd340, %rd1323, %rd323;
	shr.u64 	%rd1590, %rd1322, 2;
	add.s64 	%rd1328, %rd1591, 2;
	shr.u64 	%rd1589, %rd1328, 2;
	shr.u64 	%rd1588, %rd1591, 2;
	shr.u64 	%rd1587, %rd1326, 2;

$L__BB0_653:
	and.b64  	%rd350, %rd1588, 3;
	shl.b64 	%rd1329, %rd1588, 2;
	and.b64  	%rd1330, %rd1329, 12;
	or.b64  	%rd351, %rd334, %rd1330;
	setp.le.u64 	%p835, %rd383, %rd351;
	@%p835 bra 	$L__BB0_655;

	mul.lo.s64 	%rd1341, %rd351, 20;
	add.s64 	%rd1332, %rd377, %rd1341;
	or.b64  	%rd1342, %rd350, %rd322;
	shl.b64 	%rd1343, %rd1342, 3;
	or.b64  	%rd1344, %rd333, %rd1343;
	mul.lo.s64 	%rd1345, %rd1344, 36;
	mov.u64 	%rd1346, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	add.s64 	%rd1347, %rd1346, %rd1345;
	ld.shared.u32 	%r1714, [%rd1347];
	// begin inline asm
	cvta.to.global.u64 %rd1331, %rd1332;red.global.add.f32 [%rd1331], %r1714;
	// end inline asm
	add.s64 	%rd1334, %rd1332, 4;
	ld.shared.u32 	%rd1348, [%rd1347+4];
	ld.shared.u32 	%rd1349, [%rd1347+8];
	bfi.b64 	%rd1350, %rd1349, %rd1348, 32, 32;
	cvt.u32.u64 	%r1715, %rd1350;
	shr.u64 	%rd1351, %rd1350, 32;
	cvt.u32.u64 	%r1716, %rd1351;
	// begin inline asm
	cvta.to.global.u64 %rd1333, %rd1334;red.global.add.f32 [%rd1333], %r1715;
	// end inline asm
	add.s64 	%rd1336, %rd1332, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1335, %rd1336;red.global.add.f32 [%rd1335], %r1716;
	// end inline asm
	add.s64 	%rd1338, %rd1332, 12;
	ld.shared.u32 	%r1717, [%rd1347+24];
	// begin inline asm
	cvta.to.global.u64 %rd1337, %rd1338;red.global.add.f32 [%rd1337], %r1717;
	// end inline asm
	add.s64 	%rd1340, %rd1332, 16;
	ld.shared.u32 	%r1718, [%rd1347+20];
	// begin inline asm
	cvta.to.global.u64 %rd1339, %rd1340;red.global.add.f32 [%rd1339], %r1718;
	// end inline asm

$L__BB0_655:
	and.b64  	%rd352, %rd1587, 3;
	shl.b64 	%rd1352, %rd1587, 2;
	and.b64  	%rd1353, %rd1352, 12;
	or.b64  	%rd353, %rd336, %rd1353;
	setp.le.u64 	%p836, %rd383, %rd353;
	@%p836 bra 	$L__BB0_657;

	mul.lo.s64 	%rd1364, %rd353, 20;
	add.s64 	%rd1355, %rd377, %rd1364;
	or.b64  	%rd1365, %rd352, %rd322;
	shl.b64 	%rd1366, %rd1365, 3;
	or.b64  	%rd1367, %rd335, %rd1366;
	mul.lo.s64 	%rd1368, %rd1367, 36;
	mov.u64 	%rd1369, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	add.s64 	%rd1370, %rd1369, %rd1368;
	ld.shared.u32 	%r1719, [%rd1370];
	// begin inline asm
	cvta.to.global.u64 %rd1354, %rd1355;red.global.add.f32 [%rd1354], %r1719;
	// end inline asm
	add.s64 	%rd1357, %rd1355, 4;
	ld.shared.u32 	%rd1371, [%rd1370+4];
	ld.shared.u32 	%rd1372, [%rd1370+8];
	bfi.b64 	%rd1373, %rd1372, %rd1371, 32, 32;
	cvt.u32.u64 	%r1720, %rd1373;
	shr.u64 	%rd1374, %rd1373, 32;
	cvt.u32.u64 	%r1721, %rd1374;
	// begin inline asm
	cvta.to.global.u64 %rd1356, %rd1357;red.global.add.f32 [%rd1356], %r1720;
	// end inline asm
	add.s64 	%rd1359, %rd1355, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1358, %rd1359;red.global.add.f32 [%rd1358], %r1721;
	// end inline asm
	add.s64 	%rd1361, %rd1355, 12;
	ld.shared.u32 	%r1722, [%rd1370+24];
	// begin inline asm
	cvta.to.global.u64 %rd1360, %rd1361;red.global.add.f32 [%rd1360], %r1722;
	// end inline asm
	add.s64 	%rd1363, %rd1355, 16;
	ld.shared.u32 	%r1723, [%rd1370+20];
	// begin inline asm
	cvta.to.global.u64 %rd1362, %rd1363;red.global.add.f32 [%rd1362], %r1723;
	// end inline asm

$L__BB0_657:
	and.b64  	%rd354, %rd1589, 3;
	shl.b64 	%rd1375, %rd1589, 2;
	and.b64  	%rd1376, %rd1375, 12;
	or.b64  	%rd355, %rd338, %rd1376;
	setp.le.u64 	%p837, %rd383, %rd355;
	@%p837 bra 	$L__BB0_659;

	mul.lo.s64 	%rd1387, %rd355, 20;
	add.s64 	%rd1378, %rd377, %rd1387;
	or.b64  	%rd1388, %rd354, %rd322;
	shl.b64 	%rd1389, %rd1388, 3;
	or.b64  	%rd1390, %rd337, %rd1389;
	mul.lo.s64 	%rd1391, %rd1390, 36;
	mov.u64 	%rd1392, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	add.s64 	%rd1393, %rd1392, %rd1391;
	ld.shared.u32 	%r1724, [%rd1393];
	// begin inline asm
	cvta.to.global.u64 %rd1377, %rd1378;red.global.add.f32 [%rd1377], %r1724;
	// end inline asm
	add.s64 	%rd1380, %rd1378, 4;
	ld.shared.u32 	%rd1394, [%rd1393+4];
	ld.shared.u32 	%rd1395, [%rd1393+8];
	bfi.b64 	%rd1396, %rd1395, %rd1394, 32, 32;
	cvt.u32.u64 	%r1725, %rd1396;
	shr.u64 	%rd1397, %rd1396, 32;
	cvt.u32.u64 	%r1726, %rd1397;
	// begin inline asm
	cvta.to.global.u64 %rd1379, %rd1380;red.global.add.f32 [%rd1379], %r1725;
	// end inline asm
	add.s64 	%rd1382, %rd1378, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1381, %rd1382;red.global.add.f32 [%rd1381], %r1726;
	// end inline asm
	add.s64 	%rd1384, %rd1378, 12;
	ld.shared.u32 	%r1727, [%rd1393+24];
	// begin inline asm
	cvta.to.global.u64 %rd1383, %rd1384;red.global.add.f32 [%rd1383], %r1727;
	// end inline asm
	add.s64 	%rd1386, %rd1378, 16;
	ld.shared.u32 	%r1728, [%rd1393+20];
	// begin inline asm
	cvta.to.global.u64 %rd1385, %rd1386;red.global.add.f32 [%rd1385], %r1728;
	// end inline asm

$L__BB0_659:
	add.s64 	%rd1591, %rd1591, 4;
	and.b64  	%rd357, %rd1590, 3;
	shl.b64 	%rd1398, %rd1590, 2;
	and.b64  	%rd1399, %rd1398, 12;
	or.b64  	%rd358, %rd340, %rd1399;
	setp.le.u64 	%p838, %rd383, %rd358;
	@%p838 bra 	$L__BB0_661;

	mul.lo.s64 	%rd1410, %rd358, 20;
	add.s64 	%rd1401, %rd377, %rd1410;
	or.b64  	%rd1411, %rd357, %rd322;
	shl.b64 	%rd1412, %rd1411, 3;
	or.b64  	%rd1413, %rd339, %rd1412;
	mul.lo.s64 	%rd1414, %rd1413, 36;
	mov.u64 	%rd1415, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h3385c7edfcb80275E;
	add.s64 	%rd1416, %rd1415, %rd1414;
	ld.shared.u32 	%r1729, [%rd1416];
	// begin inline asm
	cvta.to.global.u64 %rd1400, %rd1401;red.global.add.f32 [%rd1400], %r1729;
	// end inline asm
	add.s64 	%rd1403, %rd1401, 4;
	ld.shared.u32 	%rd1417, [%rd1416+4];
	ld.shared.u32 	%rd1418, [%rd1416+8];
	bfi.b64 	%rd1419, %rd1418, %rd1417, 32, 32;
	cvt.u32.u64 	%r1730, %rd1419;
	shr.u64 	%rd1420, %rd1419, 32;
	cvt.u32.u64 	%r1731, %rd1420;
	// begin inline asm
	cvta.to.global.u64 %rd1402, %rd1403;red.global.add.f32 [%rd1402], %r1730;
	// end inline asm
	add.s64 	%rd1405, %rd1401, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1404, %rd1405;red.global.add.f32 [%rd1404], %r1731;
	// end inline asm
	add.s64 	%rd1407, %rd1401, 12;
	ld.shared.u32 	%r1732, [%rd1416+24];
	// begin inline asm
	cvta.to.global.u64 %rd1406, %rd1407;red.global.add.f32 [%rd1406], %r1732;
	// end inline asm
	add.s64 	%rd1409, %rd1401, 16;
	ld.shared.u32 	%r1733, [%rd1416+20];
	// begin inline asm
	cvta.to.global.u64 %rd1408, %rd1409;red.global.add.f32 [%rd1408], %r1733;
	// end inline asm

$L__BB0_661:
	add.s64 	%rd1590, %rd1590, 1;
	add.s64 	%rd1589, %rd1589, 1;
	add.s64 	%rd1588, %rd1588, 1;
	add.s64 	%rd1587, %rd1587, 1;
	setp.lt.u64 	%p839, %rd1591, %rd318;
	@%p839 bra 	$L__BB0_653;

$L__BB0_662:
	ret;

$L__BB0_256:
	abs.f32 	%f5177, %f259;
	setp.neu.f32 	%p352, %f5177, 0f7F800000;
	@%p352 bra 	$L__BB0_259;

	selp.f32 	%f5475, 0fFF800000, 0f7F800000, %p8;

$L__BB0_259:
	selp.f32 	%f2520, 0f3F800000, %f5475, %p326;
	div.rn.f32 	%f2521, %f2520, %f257;
	mul.f32 	%f2522, %f301, %f2521;
	div.rn.f32 	%f2523, %f274, %f285;
	div.rn.f32 	%f2524, %f275, %f285;
	fma.rn.f32 	%f2525, %f2523, %f2522, %f273;
	fma.rn.f32 	%f2526, %f2524, %f2522, %f273;
	sqrt.rn.f32 	%f2527, %f2525;
	sqrt.rn.f32 	%f2528, %f2526;
	mov.b64 	{%r888, %r889}, %rd173;
	mov.b64 	{%r890, %r891}, %rd172;
	mov.b32 	%f2529, %r890;
	mul.f32 	%f2530, %f2529, %f2527;
	mov.b32 	%f2531, %r891;
	mul.f32 	%f2532, %f2531, %f2527;
	mov.b32 	%f2533, %r888;
	mul.f32 	%f2534, %f2533, %f2528;
	mov.b32 	%f2535, %r889;
	mul.f32 	%f2536, %f2535, %f2528;
	mov.b64 	{%r892, %r893}, %rd175;
	mov.b64 	{%r894, %r895}, %rd174;
	mov.b32 	%f2537, %r894;
	mov.b32 	%f2538, %r895;
	mul.f32 	%f2539, %f2538, %f2534;
	mul.f32 	%f2540, %f2538, %f2536;
	mov.b32 	%f2541, %r892;
	mov.b32 	%f2542, %r893;
	mul.f32 	%f2543, %f2542, %f2534;
	mul.f32 	%f2544, %f2542, %f2536;
	fma.rn.f32 	%f2545, %f2537, %f2532, %f2540;
	mov.b32 	%r896, %f2545;
	fma.rn.f32 	%f2546, %f2537, %f2530, %f2539;
	mov.b32 	%r897, %f2546;
	fma.rn.f32 	%f2547, %f2541, %f2532, %f2544;
	mov.b32 	%r898, %f2547;
	fma.rn.f32 	%f2548, %f2541, %f2530, %f2543;
	mov.b32 	%r899, %f2548;
	mov.b64 	%rd1541, {%r899, %r898};
	mov.b64 	%rd1540, {%r897, %r896};

$L__BB0_294:
	add.u64 	%rd1481, %SPL, 64;
	mov.b64 	{%r960, %r961}, %rd1541;
	mov.b64 	{%r962, %r963}, %rd1540;
	mov.b32 	%f5500, %r963;
	mov.b32 	%f5499, %r960;
	st.local.v2.u64 	[%rd1481], {%rd1540, %rd1541};
	st.f32 	[%rd159], %f5486;
	bra.uni 	$L__BB0_352;

$L__BB0_664:
	trap;

$L__BB0_663:
	trap;

$L__BB0_200:
	trap;

$L__BB0_476:
	trap;

}
	// .globl	grid_update
.visible .entry grid_update(
	.param .f32 grid_update_param_0,
	.param .align 8 .b8 grid_update_param_1[72],
	.param .u64 grid_update_param_2,
	.param .u64 grid_update_param_3,
	.param .u32 grid_update_param_4,
	.param .align 4 .b8 grid_update_param_5[8]
)
{
	.local .align 16 .b8 	__local_depot1[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<117>;
	.reg .b16 	%rs<57>;
	.reg .f32 	%f<271>;
	.reg .b32 	%r<176>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<257>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f88, [grid_update_param_0];
	ld.param.u64 	%rd17, [grid_update_param_2];
	ld.param.u64 	%rd18, [grid_update_param_3];
	ld.param.u32 	%r49, [grid_update_param_4];
	ld.param.f32 	%f91, [grid_update_param_5+4];
	ld.param.f32 	%f90, [grid_update_param_5];
	ld.param.u64 	%rd83, [grid_update_param_1+64];
	ld.param.u64 	%rd78, [grid_update_param_1+16];
	ld.param.u64 	%rd77, [grid_update_param_1+8];
	ld.param.f32 	%f89, [grid_update_param_1];
	add.u64 	%rd1, %SPL, 16;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r50, %tid.y;
	mov.u32 	%r51, %tid.x;
	mov.u32 	%r52, %ctaid.x;
	cvt.u64.u32 	%rd4, %r52;
	mul.wide.u32 	%rd88, %r52, 16;
	cvt.u64.u32 	%rd5, %r51;
	add.s64 	%rd89, %rd5, %rd88;
	cvt.u64.u32 	%rd6, %r50;
	mul.wide.u32 	%rd90, %r50, 4;
	add.s64 	%rd7, %rd89, %rd90;
	setp.le.u64 	%p4, %rd83, %rd7;
	@%p4 bra 	$L__BB1_74;

	cvta.to.global.u64 	%rd91, %rd78;
	mul.lo.s64 	%rd92, %rd4, 24;
	add.s64 	%rd93, %rd91, %rd92;
	ld.global.u64 	%rd94, [%rd93];
	cvta.to.global.u64 	%rd95, %rd77;
	shr.u64 	%rd96, %rd94, 30;
	and.b64  	%rd97, %rd96, 17179869180;
	add.s64 	%rd98, %rd6, %rd97;
	add.s64 	%rd99, %rd98, -8589934592;
	shl.b64 	%rd100, %rd94, 2;
	and.b64  	%rd101, %rd100, 17179869180;
	add.s64 	%rd102, %rd5, %rd101;
	add.s64 	%rd103, %rd102, -8589934592;
	mul.lo.s64 	%rd104, %rd7, 20;
	cvt.rn.f32.s64 	%f92, %rd103;
	cvt.rn.f32.s64 	%f93, %rd99;
	mul.f32 	%f2, %f89, %f92;
	mul.f32 	%f3, %f89, %f93;
	add.s64 	%rd105, %rd95, %rd104;
	ld.global.f32 	%f94, [%rd105];
	mul.f32 	%f95, %f90, %f94;
	mul.f32 	%f96, %f91, %f94;
	ld.global.u32 	%rd106, [%rd105+4];
	ld.global.u32 	%rd107, [%rd105+8];
	bfi.b64 	%rd108, %rd107, %rd106, 32, 32;
	cvt.u32.u64 	%r53, %rd108;
	shr.u64 	%rd109, %rd108, 32;
	cvt.u32.u64 	%r54, %rd109;
	mov.b32 	%f97, %r53;
	fma.rn.f32 	%f98, %f95, %f88, %f97;
	mov.b32 	%f99, %r54;
	fma.rn.f32 	%f100, %f96, %f88, %f99;
	setp.eq.f32 	%p5, %f94, 0f00000000;
	rcp.rn.f32 	%f101, %f94;
	selp.f32 	%f102, 0f00000000, %f101, %p5;
	mul.f32 	%f270, %f102, %f98;
	mov.b32 	%r175, %f270;
	mul.f32 	%f268, %f102, %f100;
	mov.b32 	%r174, %f268;
	setp.eq.s64 	%p6, %rd17, 0;
	setp.eq.s64 	%p7, %rd18, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB1_73;

	cvta.to.global.u64 	%rd19, %rd17;
	add.f32 	%f6, %f89, %f89;
	add.s64 	%rd11, %rd2, 8;
	add.s64 	%rd12, %rd1, 4;
	mov.pred 	%p72, -1;
	mov.pred 	%p74, 0;
	setp.eq.s32 	%p100, %r49, 0;
	mov.u32 	%r173, %r175;
	mov.u32 	%r172, %r174;
	bra.uni 	$L__BB1_3;

$L__BB1_67:
	mul.f32 	%f224, %f75, %f88;
	neg.f32 	%f225, %f224;
	setp.geu.f32 	%p108, %f76, %f225;
	@%p108 bra 	$L__BB1_72;

	div.rn.f32 	%f226, %f76, %f88;
	add.f32 	%f227, %f75, %f226;
	mov.b32 	%f228, %r36;
	mul.f32 	%f229, %f227, %f228;
	mul.f32 	%f230, %f74, %f227;
	sub.f32 	%f270, %f270, %f229;
	mov.b32 	%r173, %f270;
	sub.f32 	%f268, %f268, %f230;
	mov.b32 	%r172, %f268;
	bra.uni 	$L__BB1_72;

$L__BB1_3:
	mov.u64 	%rd15, %rd19;
	add.s64 	%rd17, %rd17, 96;
	add.s64 	%rd18, %rd18, -1;
	add.s64 	%rd19, %rd15, 96;
	ld.global.u32 	%r55, [%rd15];
	setp.eq.s32 	%p9, %r55, 1;
	@%p9 bra 	$L__BB1_22;
	bra.uni 	$L__BB1_4;

$L__BB1_22:
	mov.u16 	%rs55, 2;
	add.s64 	%rd47, %rd19, -96;
	ld.global.f32 	%f27, [%rd19+-16];
	sub.f32 	%f136, %f2, %f27;
	ld.global.f32 	%f28, [%rd19+-12];
	sub.f32 	%f137, %f3, %f28;
	ld.global.f32 	%f138, [%rd19+-20];
	ld.global.f32 	%f29, [%rd19+-24];
	mul.f32 	%f139, %f137, %f138;
	fma.rn.f32 	%f30, %f136, %f29, %f139;
	mul.f32 	%f140, %f136, %f138;
	mul.f32 	%f141, %f137, %f29;
	sub.f32 	%f31, %f141, %f140;
	mov.b32 	%r8, %f30;
	mov.b32 	%r9, %f31;
	ld.global.u64 	%rd49, [%rd19+-40];
	ld.global.u64 	%rd48, [%rd19+-48];
	sub.f32 	%f142, %f30, %f6;
	sub.f32 	%f143, %f31, %f6;
	mov.b32 	%r71, %f142;
	mov.b32 	%r72, %f143;
	cvt.u64.u32 	%rd147, %r72;
	cvt.u64.u32 	%rd148, %r71;
	add.f32 	%f144, %f6, %f30;
	add.f32 	%f145, %f6, %f31;
	mov.b32 	%r73, %f144;
	mov.b32 	%r74, %f145;
	cvt.u64.u32 	%rd149, %r74;
	cvt.u64.u32 	%rd150, %r73;
	bfi.b64 	%rd151, %rd147, %rd148, 32, 32;
	mov.b64 	{%r75, %r76}, %rd151;
	bfi.b64 	%rd152, %rd149, %rd150, 32, 32;
	mov.b64 	{%r77, %r78}, %rd152;
	st.local.u8 	[%rd1+8], %rs55;
	mov.b32 	%f35, %r78;
	mov.b32 	%f33, %r76;
	mov.b32 	%f34, %r77;
	mov.b32 	%f32, %r75;
	ld.global.v2.f32 	{%f146, %f147}, [%rd19+-56];
	div.rn.f32 	%f38, %f32, %f146;
	div.rn.f32 	%f39, %f34, %f146;
	ld.global.u64 	%rd51, [%rd19+-80];
	cvt.rn.f64.u64 	%fd1, %rd51;
	add.f64 	%fd2, %fd1, 0dBFF0000000000000;
	cvt.rn.f32.f64 	%f148, %fd2;
	rcp.rn.f32 	%f40, %f148;
	setp.lt.f32 	%p29, %f39, 0fBF000000;
	setp.gt.f32 	%p30, %f38, 0f3F000000;
	or.pred  	%p31, %p30, %p29;
	@%p31 bra 	$L__BB1_54;

	add.f32 	%f149, %f38, 0f3F000000;
	div.rn.f32 	%f150, %f149, %f40;
	cvt.rmi.f32.f32 	%f151, %f150;
	add.s64 	%rd153, %rd51, -2;
	cvt.rn.f64.u64 	%fd3, %rd153;
	cvt.rn.f32.f64 	%f152, %fd3;
	setp.gt.f32 	%p32, %f151, 0f00000000;
	setp.lt.f32 	%p33, %f151, %f152;
	selp.f32 	%f153, %f151, %f152, %p33;
	selp.f32 	%f154, %f153, 0f00000000, %p32;
	cvt.f64.f32 	%fd4, %f154;
	setp.gt.f64 	%p34, %fd4, 0d43EFFFFFFFFFFFFF;
	max.f64 	%fd5, %fd4, 0d0000000000000000;
	cvt.rzi.u64.f64 	%rd154, %fd5;
	selp.b64 	%rd57, -1, %rd154, %p34;
	add.f32 	%f155, %f39, 0f3F000000;
	div.rn.f32 	%f156, %f155, %f40;
	cvt.rpi.f32.f32 	%f157, %f156;
	add.s64 	%rd155, %rd51, -1;
	cvt.rn.f64.u64 	%fd6, %rd155;
	cvt.rn.f32.f64 	%f158, %fd6;
	setp.gt.f32 	%p35, %f157, 0f00000000;
	setp.lt.f32 	%p36, %f157, %f158;
	selp.f32 	%f159, %f157, %f158, %p36;
	selp.f32 	%f160, %f159, 0f00000000, %p35;
	cvt.f64.f32 	%fd7, %f160;
	setp.gt.f64 	%p37, %fd7, 0d43EFFFFFFFFFFFFF;
	max.f64 	%fd8, %fd7, 0d0000000000000000;
	cvt.rzi.u64.f64 	%rd156, %fd8;
	selp.b64 	%rd53, -1, %rd156, %p37;
	setp.ge.u64 	%p38, %rd57, %rd53;
	@%p38 bra 	$L__BB1_54;

	div.rn.f32 	%f41, %f33, %f147;
	div.rn.f32 	%f42, %f35, %f147;
	ld.global.u64 	%rd54, [%rd47+32];
	ld.global.u64 	%rd55, [%rd47+24];
	ld.global.u64 	%rd56, [%rd47+8];
	ld.local.v4.u32 	{%r166, %r167, %r168, %r84}, [%rd1];
	setp.gt.s32 	%p39, %r8, -1;
	selp.b64 	%rd157, 65536, 16711680, %p39;
	shr.u32 	%r85, %r8, 23;
	cvt.u16.u32 	%rs7, %r85;
	and.b16  	%rs8, %rs7, 255;
	add.s16 	%rs9, %rs8, -150;
	cvt.u64.u16 	%rd158, %rs9;
	or.b64  	%rd159, %rd158, %rd157;
	mov.b64 	{%r86, %r87}, %rd159;
	mov.b32 	{%rs10, %rs11}, %r86;
	cvt.s16.s8 	%rs12, %rs11;
	setp.gt.s16 	%p40, %rs12, -1;
	setp.lt.s16 	%p41, %rs12, 0;
	neg.f32 	%f162, %f30;
	selp.f32 	%f163, %f162, 0f7FC00000, %p41;
	selp.f32 	%f45, %f30, %f163, %p40;
	setp.gt.s32 	%p42, %r9, -1;
	selp.b64 	%rd160, 65536, 16711680, %p42;
	shr.u32 	%r88, %r9, 23;
	cvt.u16.u32 	%rs13, %r88;
	and.b16  	%rs14, %rs13, 255;
	add.s16 	%rs15, %rs14, -150;
	cvt.u64.u16 	%rd161, %rs15;
	or.b64  	%rd162, %rd161, %rd160;
	mov.b64 	{%r89, %r90}, %rd162;
	mov.b32 	{%rs16, %rs17}, %r89;
	cvt.s16.s8 	%rs18, %rs17;
	setp.gt.s16 	%p43, %rs18, -1;
	setp.lt.s16 	%p44, %rs18, 0;
	neg.f32 	%f164, %f31;
	selp.f32 	%f165, %f164, 0f7FC00000, %p44;
	selp.f32 	%f46, %f31, %f165, %p43;
	mov.f32 	%f266, 0f7F7FFFFF;
	bra.uni 	$L__BB1_25;

$L__BB1_4:
	add.u64 	%rd237, %SP, 0;
	add.u64 	%rd244, %SP, 0;
	cvta.to.local.u64 	%rd242, %rd244;
	ld.global.f32 	%f11, [%rd19+-16];
	sub.f32 	%f103, %f2, %f11;
	ld.global.f32 	%f12, [%rd19+-12];
	sub.f32 	%f104, %f3, %f12;
	ld.global.f32 	%f105, [%rd19+-20];
	ld.global.f32 	%f13, [%rd19+-24];
	mul.f32 	%f106, %f104, %f105;
	fma.rn.f32 	%f14, %f103, %f13, %f106;
	mul.f32 	%f107, %f103, %f105;
	mul.f32 	%f108, %f104, %f13;
	sub.f32 	%f15, %f108, %f107;
	ld.global.u32 	%rd112, [%rd19+-88];
	ld.global.u32 	%rd113, [%rd19+-84];
	bfi.b64 	%rd114, %rd113, %rd112, 32, 32;
	cvt.u32.u64 	%r56, %rd114;
	mov.b32 	%f109, %r56;
	shr.u64 	%rd115, %rd114, 32;
	cvt.u32.u64 	%r57, %rd115;
	mov.b32 	%f110, %r57;
	neg.f32 	%f111, %f109;
	neg.f32 	%f112, %f110;
	sub.f32 	%f16, %f111, %f14;
	sub.f32 	%f17, %f112, %f15;
	sub.f32 	%f18, %f14, %f109;
	sub.f32 	%f19, %f15, %f110;
	setp.ge.f32 	%p10, %f16, 0f00000000;
	selp.f32 	%f113, %f16, 0f00000000, %p10;
	setp.ge.f32 	%p11, %f17, 0f00000000;
	selp.f32 	%f114, %f17, 0f00000000, %p11;
	setp.ge.f32 	%p12, %f18, 0f00000000;
	selp.f32 	%f115, %f18, 0f00000000, %p12;
	setp.ge.f32 	%p13, %f19, 0f00000000;
	selp.f32 	%f116, %f19, 0f00000000, %p13;
	sub.f32 	%f20, %f113, %f115;
	mov.b32 	%r58, %f20;
	sub.f32 	%f21, %f114, %f116;
	mov.b32 	%r59, %f21;
	cvt.u64.u32 	%rd116, %r59;
	cvt.u64.u32 	%rd117, %r58;
	bfi.b64 	%rd118, %rd116, %rd117, 32, 32;
	st.local.u64 	[%rd242], %rd118;
	mov.u64 	%rd248, 2;
	mov.u64 	%rd241, %rd11;
	mov.u64 	%rd243, %rd242;
	mov.u64 	%rd245, %rd242;
	mov.u64 	%rd246, %rd242;
	mov.u64 	%rd247, %rd244;

$L__BB1_5:
	setp.eq.s64 	%p14, %rd248, 0;
	@%p14 bra 	$L__BB1_8;

	add.s64 	%rd248, %rd248, -1;
	add.s64 	%rd119, %rd245, 8;
	setp.eq.s64 	%p15, %rd245, %rd241;
	selp.b64 	%rd241, %rd119, %rd241, %p15;
	add.s64 	%rd120, %rd242, 8;
	selp.b64 	%rd242, %rd120, %rd242, %p15;
	add.s64 	%rd121, %rd243, 8;
	selp.b64 	%rd243, %rd121, %rd243, %p15;
	add.s64 	%rd122, %rd244, 8;
	selp.b64 	%rd244, %rd122, %rd244, %p15;
	selp.b64 	%rd123, %rd120, %rd245, %p15;
	selp.b64 	%rd124, %rd121, %rd246, %p15;
	selp.b64 	%rd125, %rd122, %rd247, %p15;
	setp.eq.s64 	%p16, %rd248, 0;
	add.s64 	%rd126, %rd123, 4;
	add.s64 	%rd127, %rd124, 4;
	add.s64 	%rd128, %rd125, 4;
	selp.b64 	%rd245, %rd123, %rd126, %p16;
	selp.b64 	%rd246, %rd124, %rd127, %p16;
	selp.b64 	%rd247, %rd125, %rd128, %p16;
	ld.local.f32 	%f117, [%rd124];
	setp.eq.f32 	%p17, %f117, 0f00000000;
	@%p17 bra 	$L__BB1_5;

	add.f32 	%f118, %f14, %f20;
	mov.b32 	%r60, %f118;
	add.f32 	%f119, %f15, %f21;
	mov.b32 	%r61, %f119;
	cvt.u64.u32 	%rd131, %r61;
	cvt.u64.u32 	%rd132, %r60;
	bfi.b64 	%rd251, %rd131, %rd132, 32, 32;
	mov.u64 	%rd252, 0;
	bra.uni 	$L__BB1_21;

$L__BB1_8:
	setp.lt.f32 	%p18, %f16, %f18;
	mov.f32 	%f260, 0fFF7FFFFF;
	@%p18 bra 	$L__BB1_11;
	bra.uni 	$L__BB1_9;

$L__BB1_11:
	setp.leu.f32 	%p23, %f18, 0fFF7FFFFF;
	mov.pred 	%p115, %p74;
	@%p23 bra 	$L__BB1_13;

	mov.f32 	%f260, %f18;
	mov.pred 	%p115, %p74;
	bra.uni 	$L__BB1_13;

$L__BB1_9:
	setp.leu.f32 	%p20, %f16, 0fFF7FFFFF;
	mov.pred 	%p115, %p74;
	@%p20 bra 	$L__BB1_13;

	mov.f32 	%f260, %f16;
	mov.pred 	%p115, %p72;

$L__BB1_13:
	setp.lt.f32 	%p25, %f17, %f19;
	@%p25 bra 	$L__BB1_16;
	bra.uni 	$L__BB1_14;

$L__BB1_16:
	setp.gt.f32 	%p27, %f19, %f260;
	@%p27 bra 	$L__BB1_19;
	bra.uni 	$L__BB1_17;

$L__BB1_19:
	mov.u64 	%rd135, 0;
	st.local.u64 	[%rd1], %rd135;
	neg.f32 	%f262, %f19;
	mov.u64 	%rd250, %rd12;
	bra.uni 	$L__BB1_20;

$L__BB1_14:
	setp.leu.f32 	%p26, %f17, %f260;
	@%p26 bra 	$L__BB1_17;

	mov.u64 	%rd133, 0;
	st.local.u64 	[%rd1], %rd133;
	mov.u64 	%rd250, %rd12;
	mov.f32 	%f260, %f17;
	bra.uni 	$L__BB1_18;

$L__BB1_17:
	mov.u64 	%rd134, 0;
	st.local.u64 	[%rd1], %rd134;
	neg.f32 	%f262, %f260;
	not.pred 	%p28, %p115;
	mov.u64 	%rd250, %rd1;
	@%p28 bra 	$L__BB1_20;

$L__BB1_18:
	mov.f32 	%f262, %f260;

$L__BB1_20:
	st.local.f32 	[%rd250], %f262;
	ld.local.u64 	%rd138, [%rd1];
	cvt.u32.u64 	%r62, %rd138;
	mov.b32 	%f122, %r62;
	shr.u64 	%rd139, %rd138, 32;
	cvt.u32.u64 	%r63, %rd139;
	mov.b32 	%f123, %r63;
	add.f32 	%f124, %f14, %f122;
	add.f32 	%f125, %f15, %f123;
	mov.b32 	%r64, %f124;
	mov.b32 	%r65, %f125;
	cvt.u64.u32 	%rd140, %r65;
	cvt.u64.u32 	%rd141, %r64;
	bfi.b64 	%rd251, %rd140, %rd141, 32, 32;
	mov.u64 	%rd252, 1;

$L__BB1_21:
	mov.u64 	%rd221, 0;
	cvt.u32.u64 	%r66, %rd251;
	mov.b32 	%f126, %r66;
	shr.u64 	%rd142, %rd251, 32;
	cvt.u32.u64 	%r67, %rd142;
	mov.b32 	%f127, %r67;
	mul.f32 	%f128, %f13, %f126;
	ld.global.f32 	%f129, [%rd19+-20];
	mul.f32 	%f130, %f129, %f127;
	sub.f32 	%f131, %f128, %f130;
	mul.f32 	%f132, %f13, %f127;
	fma.rn.f32 	%f133, %f129, %f126, %f132;
	add.f32 	%f134, %f11, %f131;
	mov.b32 	%r68, %f134;
	add.f32 	%f135, %f12, %f133;
	mov.b32 	%r69, %f135;
	cvt.u64.u32 	%rd143, %r69;
	cvt.u64.u32 	%rd144, %r68;
	bfi.b64 	%rd145, %rd143, %rd144, 32, 32;
	or.b64  	%rd146, %rd221, %rd145;
	mov.b64 	{%r169, %r170}, %rd146;
	mov.b64 	{%r171, %r70}, %rd252;
	bra.uni 	$L__BB1_60;

$L__BB1_42:
	sub.f32 	%f177, %f264, %f30;
	mov.b32 	%r97, %f177;
	setp.gt.s32 	%p63, %r97, -1;
	selp.b64 	%rd172, 65536, 16711680, %p63;
	shr.u32 	%r98, %r97, 23;
	cvt.u16.u32 	%rs20, %r98;
	and.b16  	%rs21, %rs20, 255;
	add.s16 	%rs22, %rs21, -150;
	cvt.u64.u16 	%rd173, %rs22;
	or.b64  	%rd174, %rd173, %rd172;
	mov.b64 	{%r99, %r100}, %rd174;
	mov.b32 	{%rs23, %rs24}, %r99;
	cvt.s16.s8 	%rs25, %rs24;
	setp.gt.s16 	%p64, %rs25, -1;
	neg.f32 	%f178, %f177;
	selp.f32 	%f64, %f177, %f178, %p64;
	setp.le.f32 	%p65, %f64, 0f34000000;
	@%p65 bra 	$L__BB1_44;

	mov.b32 	%r101, %f264;
	setp.gt.s32 	%p67, %r101, -1;
	selp.b64 	%rd175, 65536, 16711680, %p67;
	shr.u32 	%r102, %r101, 23;
	cvt.u16.u32 	%rs26, %r102;
	and.b16  	%rs27, %rs26, 255;
	add.s16 	%rs28, %rs27, -150;
	cvt.u64.u16 	%rd176, %rs28;
	or.b64  	%rd177, %rd176, %rd175;
	mov.b64 	{%r103, %r104}, %rd177;
	mov.b32 	{%rs29, %rs30}, %r103;
	cvt.s16.s8 	%rs31, %rs30;
	setp.gt.s16 	%p68, %rs31, -1;
	setp.lt.s16 	%p69, %rs31, 0;
	neg.f32 	%f179, %f264;
	selp.f32 	%f180, %f179, 0f7FC00000, %p69;
	selp.f32 	%f181, %f264, %f180, %p68;
	setp.gt.f32 	%p70, %f45, %f181;
	selp.f32 	%f182, %f45, %f181, %p70;
	mul.f32 	%f183, %f182, 0f34000000;
	setp.gtu.f32 	%p71, %f64, %f183;
	mov.pred 	%p116, %p74;
	@%p71 bra 	$L__BB1_48;
	bra.uni 	$L__BB1_44;

$L__BB1_25:
	setp.gt.u64 	%p45, %rd54, %rd57;
	@%p45 bra 	$L__BB1_27;
	bra.uni 	$L__BB1_26;

$L__BB1_27:
	add.s64 	%rd163, %rd55, %rd57;
	ld.u8 	%rs19, [%rd163];
	setp.eq.s16 	%p46, %rs19, 0;
	@%p46 bra 	$L__BB1_52;

	setp.gt.u64 	%p47, %rd51, %rd57;
	@%p47 bra 	$L__BB1_30;
	bra.uni 	$L__BB1_29;

$L__BB1_30:
	shl.b64 	%rd164, %rd57, 2;
	add.s64 	%rd58, %rd56, %rd164;
	ld.f32 	%f49, [%rd58];
	add.s64 	%rd165, %rd57, 1;
	setp.gt.u64 	%p48, %rd51, %rd165;
	@%p48 bra 	$L__BB1_32;
	bra.uni 	$L__BB1_31;

$L__BB1_32:
	ld.f32 	%f50, [%rd58+4];
	setp.gt.f32 	%p49, %f50, %f42;
	setp.gt.f32 	%p50, %f49, %f42;
	and.pred  	%p51, %p50, %p49;
	@%p51 bra 	$L__BB1_52;

	setp.lt.f32 	%p52, %f49, %f41;
	setp.lt.f32 	%p53, %f50, %f41;
	and.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB1_52;

	cvt.rn.f64.u64 	%fd10, %rd57;
	cvt.rn.f32.f64 	%f255, %fd10;
	fma.rn.f32 	%f254, %f40, %f255, 0fBF000000;
	mul.f32 	%f167, %f146, %f254;
	mov.b32 	%r91, %f167;
	mul.f32 	%f53, %f147, %f49;
	mov.b32 	%r92, %f53;
	cvt.u64.u32 	%rd166, %r92;
	cvt.u64.u32 	%rd167, %r91;
	add.f32 	%f168, %f40, %f254;
	mul.f32 	%f264, %f146, %f168;
	mov.b32 	%r164, %f264;
	mul.f32 	%f169, %f147, %f50;
	mov.b32 	%r93, %f169;
	cvt.u64.u32 	%rd168, %r93;
	cvt.u64.u32 	%rd169, %r164;
	bfi.b64 	%rd170, %rd168, %rd169, 32, 32;
	bfi.b64 	%rd171, %rd166, %rd167, 32, 32;
	cvt.u32.u64 	%r17, %rd171;
	mov.b32 	%f52, %r17;
	sub.f32 	%f54, %f264, %f52;
	sub.f32 	%f55, %f169, %f53;
	sub.f32 	%f170, %f30, %f52;
	sub.f32 	%f171, %f31, %f53;
	mul.f32 	%f172, %f55, %f171;
	fma.rn.f32 	%f56, %f54, %f170, %f172;
	mul.f32 	%f173, %f55, %f55;
	fma.rn.f32 	%f174, %f54, %f54, %f173;
	add.f32 	%f57, %f174, 0f00000000;
	setp.gtu.f32 	%p55, %f56, 0f00000000;
	mov.b64 	{%r94, %r165}, %rd171;
	mov.b64 	{%r95, %r19}, %rd170;
	@%p55 bra 	$L__BB1_36;
	bra.uni 	$L__BB1_35;

$L__BB1_36:
	setp.ltu.f32 	%p56, %f56, %f57;
	@%p56 bra 	$L__BB1_38;
	bra.uni 	$L__BB1_37;

$L__BB1_38:
	setp.eq.f32 	%p57, %f57, 0f00000000;
	@%p57 bra 	$L__BB1_51;

	cvt.u32.u64 	%r158, %rd171;
	mov.b32 	%f253, %r158;
	div.rn.f32 	%f175, %f56, %f57;
	fma.rn.f32 	%f264, %f54, %f175, %f253;
	mov.b32 	%r164, %f264;
	fma.rn.f32 	%f265, %f55, %f175, %f53;
	mov.b32 	%r165, %f265;
	bra.uni 	$L__BB1_40;

$L__BB1_35:
	cvt.u32.u64 	%r164, %rd171;
	mov.b32 	%f264, %r164;
	mov.b32 	%f265, %r165;
	bra.uni 	$L__BB1_40;

$L__BB1_37:
	mov.b32 	%f265, %r19;
	mov.u32 	%r165, %r19;

$L__BB1_40:
	setp.eq.f32 	%p58, %f30, %f264;
	@%p58 bra 	$L__BB1_44;
	bra.uni 	$L__BB1_41;

$L__BB1_44:
	setp.eq.f32 	%p73, %f265, %f31;
	mov.pred 	%p116, %p72;
	@%p73 bra 	$L__BB1_48;

	and.b32  	%r157, %r9, 2147483647;
	mov.b32 	%f252, %r157;
	setp.eq.f32 	%p75, %f252, 0f7F800000;
	and.b32  	%r105, %r165, 2147483647;
	mov.b32 	%f184, %r105;
	setp.eq.f32 	%p76, %f184, 0f7F800000;
	or.pred  	%p77, %p75, %p76;
	mov.pred 	%p116, %p74;
	@%p77 bra 	$L__BB1_48;

	sub.f32 	%f185, %f265, %f31;
	mov.b32 	%r106, %f185;
	setp.gt.s32 	%p79, %r106, -1;
	selp.b64 	%rd178, 65536, 16711680, %p79;
	shr.u32 	%r107, %r106, 23;
	cvt.u16.u32 	%rs32, %r107;
	and.b16  	%rs33, %rs32, 255;
	add.s16 	%rs34, %rs33, -150;
	cvt.u64.u16 	%rd179, %rs34;
	or.b64  	%rd180, %rd179, %rd178;
	mov.b64 	{%r108, %r109}, %rd180;
	mov.b32 	{%rs35, %rs36}, %r108;
	cvt.s16.s8 	%rs37, %rs36;
	setp.gt.s16 	%p80, %rs37, -1;
	neg.f32 	%f186, %f185;
	selp.f32 	%f65, %f185, %f186, %p80;
	setp.le.f32 	%p81, %f65, 0f34000000;
	mov.pred 	%p116, %p72;
	@%p81 bra 	$L__BB1_48;

	mov.b32 	%r110, %f265;
	setp.gt.s32 	%p82, %r110, -1;
	selp.b64 	%rd181, 65536, 16711680, %p82;
	shr.u32 	%r111, %r110, 23;
	cvt.u16.u32 	%rs38, %r111;
	and.b16  	%rs39, %rs38, 255;
	add.s16 	%rs40, %rs39, -150;
	cvt.u64.u16 	%rd182, %rs40;
	or.b64  	%rd183, %rd182, %rd181;
	mov.b64 	{%r112, %r113}, %rd183;
	mov.b32 	{%rs41, %rs42}, %r112;
	cvt.s16.s8 	%rs43, %rs42;
	setp.gt.s16 	%p83, %rs43, -1;
	setp.lt.s16 	%p84, %rs43, 0;
	neg.f32 	%f187, %f265;
	selp.f32 	%f188, %f187, 0f7FC00000, %p84;
	selp.f32 	%f189, %f265, %f188, %p83;
	setp.gt.f32 	%p85, %f46, %f189;
	selp.f32 	%f190, %f46, %f189, %p85;
	mul.f32 	%f191, %f190, 0f34000000;
	setp.le.f32 	%p116, %f65, %f191;
	bra.uni 	$L__BB1_48;

$L__BB1_41:
	and.b32  	%r153, %r8, 2147483647;
	mov.b32 	%f250, %r153;
	setp.eq.f32 	%p60, %f250, 0f7F800000;
	and.b32  	%r96, %r164, 2147483647;
	mov.b32 	%f176, %r96;
	setp.eq.f32 	%p61, %f176, 0f7F800000;
	or.pred  	%p62, %p60, %p61;
	mov.pred 	%p116, %p74;
	@%p62 bra 	$L__BB1_48;
	bra.uni 	$L__BB1_42;

$L__BB1_48:
	cvt.u64.u32 	%rd184, %r165;
	cvt.u64.u32 	%rd185, %r164;
	bfi.b64 	%rd59, %rd184, %rd185, 32, 32;
	mov.b64 	{%r114, %r115}, %rd59;
	selp.u64 	%rd60, 1, 0, %p116;
	mov.b32 	%f192, %r114;
	sub.f32 	%f193, %f192, %f30;
	mov.b32 	%f194, %r115;
	sub.f32 	%f195, %f194, %f31;
	mul.f32 	%f196, %f195, %f195;
	fma.rn.f32 	%f197, %f193, %f193, %f196;
	add.f32 	%f66, %f197, 0f00000000;
	setp.geu.f32 	%p86, %f66, %f266;
	@%p86 bra 	$L__BB1_52;

	sqrt.rn.f32 	%f198, %f66;
	setp.gtu.f32 	%p87, %f198, %f6;
	mov.f32 	%f266, %f66;
	@%p87 bra 	$L__BB1_52;

	mov.b64 	{%r168, %r116}, %rd60;
	mov.u32 	%r166, %r114;
	mov.u32 	%r167, %r115;
	mov.f32 	%f266, %f66;

$L__BB1_52:
	add.s64 	%rd57, %rd57, 1;
	setp.lt.u64 	%p88, %rd57, %rd53;
	@%p88 bra 	$L__BB1_25;

	st.local.u32 	[%rd1+8], %r168;
	mov.b64 	%rd186, {%r166, %r167};
	st.local.u64 	[%rd1], %rd186;

$L__BB1_54:
	cvt.u64.u32 	%rd187, %r8;
	cvt.u64.u32 	%rd188, %r9;
	bfi.b64 	%rd62, %rd188, %rd187, 32, 32;
	ld.local.v4.u32 	{%r120, %r121, %r122, %r123}, [%rd1];
	mov.b64 	%rd64, {%r122, %r123};
	mov.b64 	%rd63, {%r120, %r121};
	mov.b32 	{%rs44, %rs45}, %r122;
	and.b16  	%rs46, %rs44, 255;
	setp.eq.s16 	%p89, %rs46, 2;
	cvt.u64.u16 	%rd189, %rs44;
	and.b64  	%rd190, %rd189, 255;
	selp.b64 	%rd191, 2, %rd190, %p89;
	and.b64  	%rd192, %rd64, 4294967040;
	or.b64  	%rd193, %rd192, %rd191;
	mov.b64 	{%r128, %r129}, %rd193;
	mov.b32 	{%rs56, %rs47}, %r128;
	and.b16  	%rs48, %rs56, 255;
	setp.eq.s16 	%p90, %rs48, 2;
	mov.u32 	%r171, 2;
	mov.u32 	%r169, 0;
	mov.u32 	%r170, %r169;
	@%p90 bra 	$L__BB1_60;

	ld.global.u8 	%rs49, [%rd19+-32];
	setp.eq.s16 	%p91, %rs49, 0;
	shr.u64 	%rd194, %rd63, 32;
	cvt.u32.u64 	%r130, %rd194;
	mov.b32 	%f68, %r130;
	@%p91 bra 	$L__BB1_59;

	mov.b64 	{%r131, %r132}, %rd62;
	mov.b32 	%f70, %r132;
	mov.b32 	%f69, %r131;
	mov.b64 	{%r133, %r134}, %rd49;
	mov.b64 	{%r135, %r136}, %rd48;
	mov.b32 	%f199, %r135;
	setp.lt.f32 	%p92, %f69, %f199;
	mov.b32 	%f200, %r133;
	setp.gt.f32 	%p93, %f69, %f200;
	or.pred  	%p94, %p92, %p93;
	mov.u16 	%rs56, 0;
	@%p94 bra 	$L__BB1_59;

	setp.lt.f32 	%p95, %f70, 0fFF7FFFFF;
	setp.gt.f32 	%p96, %f70, 0f7F7FFFFF;
	or.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB1_59;

	setp.le.f32 	%p98, %f31, %f68;
	selp.u16 	%rs56, 1, 0, %p98;

$L__BB1_59:
	cvt.u32.u64 	%r137, %rd63;
	mov.b32 	%f201, %r137;
	mul.f32 	%f202, %f29, %f201;
	ld.global.f32 	%f203, [%rd19+-20];
	mul.f32 	%f204, %f203, %f68;
	sub.f32 	%f205, %f202, %f204;
	mul.f32 	%f206, %f203, %f201;
	fma.rn.f32 	%f207, %f29, %f68, %f206;
	add.f32 	%f208, %f27, %f205;
	mov.b32 	%r138, %f208;
	add.f32 	%f209, %f28, %f207;
	mov.b32 	%r139, %f209;
	cvt.u64.u32 	%rd195, %r139;
	cvt.u64.u32 	%rd196, %r138;
	cvt.u64.u16 	%rd197, %rs56;
	bfi.b64 	%rd198, %rd195, %rd196, 32, 32;
	and.b64  	%rd199, %rd197, 255;
	mov.b64 	{%r169, %r170}, %rd198;
	mov.b64 	{%r171, %r140}, %rd199;

$L__BB1_60:
	mov.b32 	{%rs4, %rs52}, %r171;
	and.b16  	%rs53, %rs4, 255;
	setp.eq.s16 	%p99, %rs53, 2;
	@%p99 bra 	$L__BB1_72;

	@%p100 bra 	$L__BB1_71;

	mov.b32 	%f210, %r169;
	mov.b64 	%rd206, {%r169, %r170};
	shr.u64 	%rd207, %rd206, 32;
	cvt.u32.u64 	%r141, %rd207;
	mov.b32 	%f211, %r141;
	sub.f32 	%f71, %f2, %f210;
	sub.f32 	%f72, %f3, %f211;
	mul.f32 	%f212, %f72, %f72;
	fma.rn.f32 	%f213, %f71, %f71, %f212;
	add.f32 	%f73, %f213, 0f00000000;
	setp.leu.f32 	%p101, %f73, 0f2EDBE6FE;
	mov.u64 	%rd205, 0;
	mov.u64 	%rd254, %rd205;
	mov.u64 	%rd255, %rd205;
	mov.u64 	%rd256, %rd205;
	@%p101 bra 	$L__BB1_64;

	sqrt.rn.f32 	%f214, %f73;
	mov.b32 	%r142, %f214;
	div.rn.f32 	%f215, %f71, %f214;
	div.rn.f32 	%f216, %f72, %f214;
	mov.b32 	%r143, %f215;
	mov.b32 	%r144, %f216;
	cvt.u64.u32 	%rd210, %r144;
	cvt.u64.u32 	%rd211, %r143;
	cvt.u64.u32 	%rd255, %r142;
	mov.u64 	%rd256, 1;
	bfi.b64 	%rd254, %rd210, %rd211, 32, 32;

$L__BB1_64:
	or.b64  	%rd212, %rd205, %rd254;
	or.b64  	%rd213, %rd255, %rd205;
	shr.u64 	%rd214, %rd212, 32;
	shl.b64 	%rd215, %rd213, 32;
	or.b64  	%rd216, %rd215, %rd214;
	or.b64  	%rd76, %rd216, %rd205;
	xor.b64  	%rd218, %rd256, 1;
	or.b64  	%rd219, %rd218, %rd205;
	setp.ne.s64 	%p102, %rd219, 0;
	@%p102 bra 	$L__BB1_72;

	cvt.u32.u64 	%r145, %rd254;
	mov.b32 	%f217, %r145;
	shr.u64 	%rd220, %rd254, 32;
	cvt.u32.u64 	%r146, %rd220;
	mov.b32 	%f218, %r146;
	and.b16  	%rs5, %rs4, 1;
	setp.eq.b16 	%p103, %rs5, 1;
	neg.f32 	%f219, %f217;
	neg.f32 	%f220, %f218;
	mov.b32 	%r147, %f219;
	selp.b32 	%r36, %r147, %r145, %p103;
	selp.f32 	%f221, %f219, %f217, %p103;
	selp.f32 	%f74, %f220, %f218, %p103;
	mul.f32 	%f222, %f268, %f74;
	fma.rn.f32 	%f75, %f270, %f221, %f222;
	setp.geu.f32 	%p104, %f75, 0f00000000;
	@%p104 bra 	$L__BB1_72;

	ld.param.f32 	%f251, [grid_update_param_1];
	setp.ne.s16 	%p105, %rs5, 0;
	mov.b64 	{%r148, %r149}, %rd76;
	mov.b32 	%f223, %r149;
	sub.f32 	%f76, %f223, %f251;
	setp.le.f32 	%p106, %f76, 0f00000000;
	or.pred  	%p107, %p105, %p106;
	@%p107 bra 	$L__BB1_69;
	bra.uni 	$L__BB1_67;

$L__BB1_69:
	mov.b32 	%f231, %r36;
	mul.f32 	%f232, %f75, %f231;
	sub.f32 	%f270, %f270, %f232;
	mov.b32 	%r173, %f270;
	mul.f32 	%f233, %f74, %f75;
	sub.f32 	%f268, %f268, %f233;
	mov.b32 	%r172, %f268;
	mul.f32 	%f234, %f268, %f268;
	fma.rn.f32 	%f235, %f270, %f270, %f234;
	add.f32 	%f236, %f235, 0f00000000;
	sqrt.rn.f32 	%f81, %f236;
	setp.leu.f32 	%p109, %f81, 0f2EDBE6FF;
	@%p109 bra 	$L__BB1_72;

	div.rn.f32 	%f237, %f270, %f81;
	ld.global.f32 	%f238, [%rd19+-8];
	fma.rn.f32 	%f239, %f75, %f238, %f81;
	mov.f32 	%f240, 0f00000000;
	max.f32 	%f241, %f239, %f240;
	mul.f32 	%f270, %f237, %f241;
	mov.b32 	%r173, %f270;
	div.rn.f32 	%f242, %f268, %f81;
	mul.f32 	%f268, %f242, %f241;
	mov.b32 	%r172, %f268;
	bra.uni 	$L__BB1_72;

$L__BB1_71:
	and.b16  	%rs54, %rs4, 1;
	setp.eq.b16 	%p110, %rs54, 1;
	xor.pred  	%p112, %p110, %p74;
	mov.u32 	%r174, 0;
	mov.u32 	%r175, %r174;
	@%p112 bra 	$L__BB1_73;

$L__BB1_72:
	setp.ne.s64 	%p113, %rd18, 0;
	mov.u32 	%r174, %r172;
	mov.u32 	%r175, %r173;
	@%p113 bra 	$L__BB1_3;

$L__BB1_73:
	ld.param.u64 	%rd234, [grid_update_param_1+8];
	mov.u32 	%r156, %tid.x;
	mov.u32 	%r155, %ctaid.x;
	mul.wide.u32 	%rd233, %r155, 16;
	cvt.u64.u32 	%rd232, %r156;
	mov.u32 	%r154, %tid.y;
	mul.wide.u32 	%rd231, %r154, 4;
	add.s64 	%rd230, %rd232, %rd233;
	add.s64 	%rd229, %rd230, %rd231;
	mul.lo.s64 	%rd228, %rd229, 20;
	cvta.to.global.u64 	%rd227, %rd234;
	add.s64 	%rd226, %rd227, %rd228;
	add.s64 	%rd225, %rd226, 4;
	st.global.u32 	[%rd225], %r175;
	st.global.u32 	[%rd225+4], %r174;
	ld.global.f32 	%f243, [%rd225+12];
	setp.eq.f32 	%p114, %f243, 0f00000000;
	rcp.rn.f32 	%f244, %f243;
	selp.f32 	%f245, 0f00000000, %f244, %p114;
	ld.global.f32 	%f246, [%rd225+8];
	mul.f32 	%f247, %f246, %f245;
	st.global.f32 	[%rd225+8], %f247;

$L__BB1_74:
	ret;

$L__BB1_26:
	trap;

$L__BB1_29:
	trap;

$L__BB1_31:
	trap;

$L__BB1_51:
	trap;

}
	// .globl	reset_hashmap
.visible .entry reset_hashmap(
	.param .align 8 .b8 reset_hashmap_param_0[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r2, [reset_hashmap_param_0+8];
	ld.param.u64 	%rd1, [reset_hashmap_param_0];
	mov.u32 	%r3, %ntid.z;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ntid.x;
	mov.b64 	%rd2, {%r5, %r4};
	mov.u32 	%r6, %ctaid.z;
	mov.u32 	%r7, %nctaid.y;
	mov.u32 	%r8, %ctaid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	and.b64  	%rd3, %rd2, 4294967295;
	cvt.u64.u32 	%rd4, %r4;
	bfi.b64 	%rd5, %rd4, %rd3, 32, 32;
	cvt.u64.u32 	%rd6, %r3;
	mov.b64 	{%r13, %r14}, %rd5;
	mov.b64 	{%r15, %r16}, %rd6;
	mul.lo.s32 	%r17, %r13, %r12;
	mul.lo.s32 	%r18, %r17, %r14;
	mov.u32 	%r19, %tid.z;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r21, %r19, %r4, %r20;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r23, %r21, %r5, %r22;
	mad.lo.s32 	%r1, %r18, %r15, %r23;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_2;

	cvta.to.global.u64 	%rd7, %rd1;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd9, %rd7, %rd8;
	mov.u64 	%rd10, -1;
	st.global.u64 	[%rd9], %rd10;
	mov.u32 	%r24, 0;
	st.global.u32 	[%rd9+8], %r24;

$L__BB2_2:
	ret;

}
	// .globl	add_data_grp
.visible .entry add_data_grp(
	.param .u64 add_data_grp_param_0,
	.param .u32 add_data_grp_param_1,
	.param .u64 add_data_grp_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [add_data_grp_param_0];
	ld.param.u32 	%r3, [add_data_grp_param_1];
	ld.param.u64 	%rd2, [add_data_grp_param_2];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r2, %r4, %r1, %r5;
	setp.ge.u32 	%p1, %r2, %r3;
	@%p1 bra 	$L__BB3_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.u32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r6, [%rd5];
	ld.global.u32 	%r7, [%rd8];
	add.s32 	%r8, %r6, %r7;
	st.global.u32 	[%rd5], %r8;

$L__BB3_2:
	ret;

}
	// .globl	prefix_sum_512
.visible .entry prefix_sum_512(
	.param .u64 prefix_sum_512_param_0,
	.param .u32 prefix_sum_512_param_1,
	.param .u64 prefix_sum_512_param_2
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<63>;
	// demoted variable
	.shared .align 4 .b8 _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h900ece0c5caf62b3E[2048];

	ld.param.u64 	%rd20, [prefix_sum_512_param_0];
	ld.param.u32 	%r5, [prefix_sum_512_param_1];
	ld.param.u64 	%rd21, [prefix_sum_512_param_2];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	setp.ge.u32 	%p1, %r2, %r5;
	@%p1 bra 	$L__BB4_17;

	mov.u32 	%r7, %tid.x;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd23, %r1, 512;
	sub.s64 	%rd24, %rd22, %rd23;
	setp.lt.u64 	%p2, %rd24, 2;
	add.s64 	%rd25, %rd24, -1;
	mov.u64 	%rd26, -1;
	clz.b64 	%r8, %rd25;
	shr.u64 	%rd27, %rd26, %r8;
	add.s64 	%rd28, %rd27, 1;
	selp.b64 	%rd29, 1, %rd28, %p2;
	min.u64 	%rd2, %rd29, 512;
	max.u64 	%rd3, %rd2, 1;
	add.s32 	%r9, %r2, %r7;
	cvt.u64.u32 	%rd4, %r9;
	cvt.u64.u32 	%rd5, %r7;
	setp.ge.u32 	%p3, %r9, %r5;
	cvta.to.global.u64 	%rd30, %rd20;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd6, %rd30, %rd31;
	mov.u32 	%r21, 0;
	@%p3 bra 	$L__BB4_3;

	ld.global.u32 	%r21, [%rd6];

$L__BB4_3:
	shl.b64 	%rd32, %rd5, 2;
	mov.u64 	%rd33, _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h900ece0c5caf62b3E;
	add.s64 	%rd7, %rd33, %rd32;
	st.shared.u32 	[%rd7], %r21;
	shr.u64 	%rd62, %rd3, 1;
	setp.eq.s64 	%p4, %rd62, 0;
	@%p4 bra 	$L__BB4_8;

	shl.b64 	%rd9, %rd5, 1;
	mov.u64 	%rd60, 1;
	or.b64  	%rd10, %rd9, 1;
	mov.u64 	%rd59, %rd62;

$L__BB4_5:
	bar.sync 	0;
	setp.le.u64 	%p5, %rd59, %rd5;
	@%p5 bra 	$L__BB4_7;

	mul.lo.s64 	%rd35, %rd60, %rd10;
	add.s64 	%rd36, %rd35, %rd60;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd39, %rd33, %rd37;
	mul.lo.s64 	%rd40, %rd60, %rd9;
	add.s64 	%rd41, %rd40, %rd60;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd33, %rd42;
	ld.shared.u32 	%r10, [%rd39+-4];
	ld.shared.u32 	%r11, [%rd43+-4];
	add.s32 	%r12, %r10, %r11;
	st.shared.u32 	[%rd39+-4], %r12;

$L__BB4_7:
	shr.u64 	%rd59, %rd59, 1;
	shl.b64 	%rd60, %rd60, 1;
	setp.ne.s64 	%p6, %rd59, 0;
	@%p6 bra 	$L__BB4_5;

$L__BB4_8:
	setp.ne.s32 	%p7, %r7, 0;
	@%p7 bra 	$L__BB4_10;

	shl.b64 	%rd44, %rd3, 2;
	add.s64 	%rd46, %rd33, %rd44;
	cvta.to.global.u64 	%rd47, %rd21;
	shl.b64 	%rd48, %rd1, 2;
	add.s64 	%rd49, %rd47, %rd48;
	ld.shared.u32 	%r14, [%rd46+-4];
	st.global.u32 	[%rd49], %r14;
	mov.u32 	%r15, 0;
	st.shared.u32 	[%rd46+-4], %r15;

$L__BB4_10:
	setp.lt.u64 	%p8, %rd2, 2;
	bar.sync 	0;
	@%p8 bra 	$L__BB4_15;

	shl.b64 	%rd15, %rd5, 1;
	mov.u64 	%rd61, 1;

$L__BB4_12:
	setp.le.u64 	%p9, %rd61, %rd5;
	@%p9 bra 	$L__BB4_14;

	mul.lo.s64 	%rd51, %rd62, %rd15;
	add.s64 	%rd52, %rd51, %rd62;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd55, %rd33, %rd53;
	add.s64 	%rd56, %rd55, -4;
	ld.shared.u32 	%r16, [%rd55+-4];
	shl.b64 	%rd57, %rd62, 2;
	add.s64 	%rd58, %rd56, %rd57;
	ld.shared.u32 	%r17, [%rd58];
	st.shared.u32 	[%rd55+-4], %r17;
	add.s32 	%r18, %r17, %r16;
	st.shared.u32 	[%rd58], %r18;

$L__BB4_14:
	shl.b64 	%rd61, %rd61, 1;
	shr.u64 	%rd62, %rd62, 1;
	setp.lt.u64 	%p10, %rd61, %rd3;
	bar.sync 	0;
	@%p10 bra 	$L__BB4_12;

$L__BB4_15:
	cvt.u32.u64 	%r19, %rd4;
	setp.ge.u32 	%p11, %r19, %r5;
	@%p11 bra 	$L__BB4_17;

	ld.shared.u32 	%r20, [%rd7];
	st.global.u32 	[%rd6], %r20;

$L__BB4_17:
	ret;

}
	// .globl	reset_grid
.visible .entry reset_grid(
	.param .align 8 .b8 reset_grid_param_0[72]
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd8, [reset_grid_param_0+64];
	ld.param.u64 	%rd2, [reset_grid_param_0+8];
	mov.u32 	%r3, %tid.y;
	mov.u32 	%r4, %tid.x;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd9, %r5, 16;
	cvt.u64.u32 	%rd10, %r4;
	add.s64 	%rd11, %rd10, %rd9;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd1, %rd11, %rd12;
	setp.le.u64 	%p1, %rd8, %rd1;
	@%p1 bra 	$L__BB5_2;

	mul.lo.s64 	%rd13, %rd1, 20;
	cvta.to.global.u64 	%rd14, %rd2;
	add.s64 	%rd15, %rd14, %rd13;
	mov.u32 	%r6, 0;
	st.global.u32 	[%rd15], %r6;
	st.global.u32 	[%rd15+4], %r6;
	st.global.u32 	[%rd15+8], %r6;
	st.global.u32 	[%rd15+12], %r6;
	st.global.u32 	[%rd15+16], %r6;

$L__BB5_2:
	ret;

}
	// .globl	touch_particle_blocks
.visible .entry touch_particle_blocks(
	.param .u64 touch_particle_blocks_param_0,
	.param .u32 touch_particle_blocks_param_1,
	.param .align 8 .b8 touch_particle_blocks_param_2[72]
)
{
	.local .align 8 .b8 	__local_depot6[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<84>;


	mov.u64 	%SPL, __local_depot6;
	ld.param.u64 	%rd14, [touch_particle_blocks_param_0];
	ld.param.u32 	%r8, [touch_particle_blocks_param_1];
	ld.param.u32 	%r7, [touch_particle_blocks_param_2+40];
	ld.param.u64 	%rd18, [touch_particle_blocks_param_2+32];
	ld.param.u64 	%rd17, [touch_particle_blocks_param_2+24];
	ld.param.u64 	%rd16, [touch_particle_blocks_param_2+16];
	ld.param.f32 	%f1, [touch_particle_blocks_param_2];
	mov.u32 	%r9, %ntid.z;
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ntid.x;
	mov.b64 	%rd22, {%r11, %r10};
	mov.u32 	%r12, %ctaid.z;
	mov.u32 	%r13, %nctaid.y;
	mov.u32 	%r14, %ctaid.y;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %nctaid.x;
	mov.u32 	%r17, %ctaid.x;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	and.b64  	%rd23, %rd22, 4294967295;
	cvt.u64.u32 	%rd24, %r10;
	bfi.b64 	%rd25, %rd24, %rd23, 32, 32;
	cvt.u64.u32 	%rd26, %r9;
	mov.b64 	{%r19, %r20}, %rd25;
	mov.b64 	{%r21, %r22}, %rd26;
	mul.lo.s32 	%r23, %r19, %r18;
	mul.lo.s32 	%r24, %r23, %r20;
	mov.u32 	%r25, %tid.z;
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r27, %r25, %r10, %r26;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r29, %r27, %r11, %r28;
	mad.lo.s32 	%r1, %r24, %r21, %r29;
	setp.ge.u32 	%p1, %r1, %r8;
	@%p1 bra 	$L__BB6_11;

	cvta.to.global.u64 	%rd27, %rd14;
	mul.wide.u32 	%rd28, %r1, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.u32 	%rd30, [%rd29];
	ld.global.u32 	%rd31, [%rd29+4];
	bfi.b64 	%rd32, %rd31, %rd30, 32, 32;
	mov.u64 	%rd82, 0;
	cvt.u32.u64 	%r30, %rd32;
	mov.b32 	%f2, %r30;
	div.rn.f32 	%f3, %f2, %f1;
	shr.u64 	%rd34, %rd32, 32;
	cvt.u32.u64 	%r31, %rd34;
	mov.b32 	%f4, %r31;
	div.rn.f32 	%f5, %f4, %f1;
	mov.b32 	%r32, %f3;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1056964608;
	mov.b32 	%f6, %r34;
	add.rz.f32 	%f7, %f3, %f6;
	cvt.rzi.f32.f32 	%f8, %f7;
	setp.gt.f32 	%p2, %f8, 0f5EFFFFFF;
	max.f32 	%f9, %f8, 0fDF000000;
	cvt.rzi.s64.f32 	%rd35, %f9;
	setp.num.f32 	%p3, %f8, %f8;
	mov.b32 	%r35, %f5;
	and.b32  	%r36, %r35, -2147483648;
	or.b32  	%r37, %r36, 1056964608;
	mov.b32 	%f10, %r37;
	add.rz.f32 	%f11, %f5, %f10;
	cvt.rzi.f32.f32 	%f12, %f11;
	setp.leu.f32 	%p4, %f12, 0f5EFFFFFF;
	max.f32 	%f13, %f12, 0fDF000000;
	cvt.rzi.s64.f32 	%rd36, %f13;
	setp.num.f32 	%p5, %f12, %f12;
	add.s64 	%rd37, %rd35, 8589934590;
	shr.u64 	%rd38, %rd37, 2;
	selp.b64 	%rd39, 2305843011361177599, %rd38, %p2;
	selp.b64 	%rd40, %rd39, 2147483647, %p3;
	shl.b64 	%rd41, %rd36, 30;
	and.b64  	%rd42, %rd40, 4294967295;
	add.s64 	%rd43, %rd41, 9223372034707292160;
	and.b64  	%rd44, %rd43, -4294967296;
	and.pred  	%p6, %p5, %p4;
	selp.b64 	%rd45, %rd44, 9223372032559808512, %p6;
	or.b64  	%rd46, %rd45, %rd42;
	add.s64 	%rd47, %rd45, 4294967296;
	or.b64  	%rd48, %rd47, %rd42;
	add.s64 	%rd49, %rd40, 1;
	and.b64  	%rd50, %rd49, 4294967295;
	or.b64  	%rd51, %rd50, %rd45;
	or.b64  	%rd52, %rd47, %rd50;
	add.u64 	%rd1, %SPL, 0;
	st.local.u64 	[%rd1], %rd46;
	st.local.u64 	[%rd1+8], %rd48;
	st.local.u64 	[%rd1+16], %rd51;
	st.local.u64 	[%rd1+24], %rd52;
	st.local.u64 	[%rd1+32], %rd82;
	mov.u64 	%rd54, 4;
	st.local.u64 	[%rd1+40], %rd54;
	add.s32 	%r3, %r7, -1;
	setp.eq.s32 	%p7, %r3, 0;
	@%p7 bra 	$L__BB6_9;

	cvt.u64.u32 	%rd56, %r7;
	add.s64 	%rd4, %rd56, -1;
	cvta.to.global.u64 	%rd5, %rd16;
	mov.u32 	%r38, 1;

$L__BB6_3:
	shl.b64 	%rd59, %rd82, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd82, %rd82, 1;
	st.local.u64 	[%rd1+32], %rd82;
	ld.local.u64 	%rd8, [%rd60];
	shr.u64 	%rd61, %rd8, 16;
	xor.b64  	%rd62, %rd61, %rd8;
	mul.lo.s64 	%rd63, %rd62, 2246822507;
	shr.u64 	%rd64, %rd63, 13;
	xor.b64  	%rd65, %rd64, %rd63;
	mul.lo.s64 	%rd66, %rd65, 3266489909;
	shr.u64 	%rd67, %rd66, 16;
	xor.b64  	%rd83, %rd67, %rd66;
	mov.u32 	%r42, %r38;

$L__BB6_4:
	and.b64  	%rd11, %rd83, %rd4;
	shl.b64 	%rd73, %rd11, 4;
	add.s64 	%rd70, %rd18, %rd73;
	mov.u64 	%rd71, -1;
	// begin inline asm
	cvta.to.global.u64 %rd68, %rd70;atom.global.cas.b64 %rd69, [%rd68], %rd71, %rd8;
	// end inline asm
	setp.eq.s64 	%p8, %rd69, -1;
	@%p8 bra 	$L__BB6_7;

	setp.eq.s64 	%p9, %rd69, %rd8;
	@%p9 bra 	$L__BB6_8;

	add.s64 	%rd83, %rd11, 1;
	add.s32 	%r5, %r42, 1;
	setp.lt.u32 	%p10, %r42, %r3;
	mov.u32 	%r42, %r5;
	@%p10 bra 	$L__BB6_4;
	bra.uni 	$L__BB6_8;

$L__BB6_7:
	cvta.to.global.u64 	%rd76, %rd18;
	mov.u32 	%r40, 1;
	// begin inline asm
	cvta.to.global.u64 %rd74, %rd17;atom.global.add.u32 %r39, [%rd74], %r40;
	// end inline asm
	mul.wide.u32 	%rd77, %r39, 24;
	add.s64 	%rd78, %rd5, %rd77;
	st.global.u64 	[%rd78], %rd8;
	mov.u32 	%r41, 0;
	st.global.v2.u32 	[%rd78+8], {%r41, %r41};
	st.global.u32 	[%rd78+16], %r41;
	add.s64 	%rd80, %rd76, %rd73;
	st.global.u32 	[%rd80+8], %r39;

$L__BB6_8:
	setp.lt.u64 	%p11, %rd82, 4;
	@%p11 bra 	$L__BB6_3;
	bra.uni 	$L__BB6_11;

$L__BB6_9:
	st.local.u64 	[%rd1+32], %rd54;

$L__BB6_11:
	ret;

}
	// .globl	tag_halo_blocks
.visible .entry tag_halo_blocks(
	.param .align 8 .b8 tag_halo_blocks_param_0[72],
	.param .u64 tag_halo_blocks_param_1,
	.param .u32 tag_halo_blocks_param_2,
	.param .u64 tag_halo_blocks_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<51>;


	ld.param.u64 	%rd17, [tag_halo_blocks_param_1];
	ld.param.u32 	%r4, [tag_halo_blocks_param_2];
	ld.param.u64 	%rd18, [tag_halo_blocks_param_3];
	ld.param.u32 	%r3, [tag_halo_blocks_param_0+40];
	ld.param.u64 	%rd13, [tag_halo_blocks_param_0+32];
	ld.param.u64 	%rd11, [tag_halo_blocks_param_0+16];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB7_8;

	cvta.to.global.u64 	%rd24, %rd17;
	cvta.to.global.u64 	%rd1, %rd13;
	mul.wide.u32 	%rd25, %r1, 24;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd2, [%rd26];
	shr.u64 	%rd27, %rd2, 16;
	xor.b64  	%rd28, %rd27, %rd2;
	mul.lo.s64 	%rd29, %rd28, 2246822507;
	shr.u64 	%rd30, %rd29, 13;
	xor.b64  	%rd31, %rd30, %rd29;
	mul.lo.s64 	%rd32, %rd31, 3266489909;
	shr.u64 	%rd33, %rd32, 16;
	xor.b64  	%rd34, %rd33, %rd32;
	cvt.u64.u32 	%rd35, %r3;
	add.s64 	%rd3, %rd35, -1;
	and.b64  	%rd49, %rd34, %rd3;
	shl.b64 	%rd36, %rd49, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u64 	%rd5, [%rd37];
	setp.eq.s64 	%p2, %rd5, %rd2;
	@%p2 bra 	$L__BB7_6;

	setp.eq.s64 	%p3, %rd5, -1;
	@%p3 bra 	$L__BB7_8;

$L__BB7_4:
	add.s64 	%rd38, %rd49, 1;
	and.b64  	%rd49, %rd38, %rd3;
	shl.b64 	%rd39, %rd49, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u64 	%rd8, [%rd40];
	setp.eq.s64 	%p4, %rd8, %rd2;
	@%p4 bra 	$L__BB7_6;

	setp.eq.s64 	%p5, %rd8, -1;
	@%p5 bra 	$L__BB7_8;
	bra.uni 	$L__BB7_4;

$L__BB7_6:
	shl.b64 	%rd43, %rd49, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u32 	%r28, [%rd44+8];
	mul.wide.u32 	%rd45, %r28, 24;
	add.s64 	%rd46, %rd11, %rd45;
	add.s64 	%rd42, %rd46, 16;
	mov.u32 	%r27, 1;
	// begin inline asm
	cvta.to.global.u64 %rd41, %rd42;atom.global.exch.b32 %r26, [%rd41], %r27;
	// end inline asm
	setp.ne.s32 	%p6, %r26, 0;
	@%p6 bra 	$L__BB7_8;

	// begin inline asm
	cvta.to.global.u64 %rd47, %rd18;atom.global.add.u32 %r29, [%rd47], %r27;
	// end inline asm

$L__BB7_8:
	ret;

}
	// .globl	tag_halo_neighbors
.visible .entry tag_halo_neighbors(
	.param .align 8 .b8 tag_halo_neighbors_param_0[72],
	.param .u32 tag_halo_neighbors_param_1
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<104>;


	ld.param.u32 	%r4, [tag_halo_neighbors_param_1];
	ld.param.u32 	%r3, [tag_halo_neighbors_param_0+40];
	ld.param.u64 	%rd29, [tag_halo_neighbors_param_0+32];
	ld.param.u64 	%rd27, [tag_halo_neighbors_param_0+16];
	cvta.to.global.u64 	%rd1, %rd29;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd33, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd34, %rd33, 4294967295;
	cvt.u64.u32 	%rd35, %r6;
	bfi.b64 	%rd36, %rd35, %rd34, 32, 32;
	cvt.u64.u32 	%rd37, %r5;
	mov.b64 	{%r15, %r16}, %rd36;
	mov.b64 	{%r17, %r18}, %rd37;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB8_20;

	cvta.to.global.u64 	%rd2, %rd27;
	mul.wide.u32 	%rd38, %r1, 24;
	add.s64 	%rd39, %rd2, %rd38;
	add.s64 	%rd3, %rd39, 16;
	ld.global.u32 	%r26, [%rd39+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB8_20;

	ld.global.u64 	%rd40, [%rd3+-16];
	and.b64  	%rd41, %rd40, 4294967295;
	and.b64  	%rd42, %rd40, -4294967296;
	add.s64 	%rd43, %rd42, -4294967296;
	or.b64  	%rd4, %rd43, %rd41;
	add.s64 	%rd44, %rd40, -1;
	and.b64  	%rd45, %rd44, 4294967295;
	or.b64  	%rd5, %rd45, %rd42;
	or.b64  	%rd6, %rd45, %rd43;
	cvt.u64.u32 	%rd46, %r3;
	add.s64 	%rd7, %rd46, -1;
	shr.u64 	%rd47, %rd4, 16;
	xor.b64  	%rd48, %rd47, %rd4;
	mul.lo.s64 	%rd49, %rd48, 2246822507;
	shr.u64 	%rd50, %rd49, 13;
	xor.b64  	%rd51, %rd50, %rd49;
	mul.lo.s64 	%rd52, %rd51, 3266489909;
	shr.u64 	%rd53, %rd52, 16;
	xor.b64  	%rd54, %rd53, %rd52;
	and.b64  	%rd98, %rd54, %rd7;
	shl.b64 	%rd55, %rd98, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u64 	%rd9, [%rd56];
	setp.eq.s64 	%p6, %rd9, %rd4;
	@%p6 bra 	$L__BB8_7;

	setp.eq.s64 	%p7, %rd9, -1;
	@%p7 bra 	$L__BB8_8;

$L__BB8_5:
	add.s64 	%rd57, %rd98, 1;
	and.b64  	%rd98, %rd57, %rd7;
	shl.b64 	%rd58, %rd98, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u64 	%rd12, [%rd59];
	setp.eq.s64 	%p8, %rd12, %rd4;
	@%p8 bra 	$L__BB8_7;

	setp.eq.s64 	%p9, %rd12, -1;
	@%p9 bra 	$L__BB8_8;
	bra.uni 	$L__BB8_5;

$L__BB8_7:
	shl.b64 	%rd60, %rd98, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.u32 	%r28, [%rd61+8];
	mul.wide.u32 	%rd62, %r28, 24;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.u32 	%r29, [%rd63+16];
	or.b32  	%r30, %r29, 2;
	st.global.u32 	[%rd63+16], %r30;

$L__BB8_8:
	shr.u64 	%rd64, %rd5, 16;
	xor.b64  	%rd65, %rd64, %rd5;
	mul.lo.s64 	%rd66, %rd65, 2246822507;
	shr.u64 	%rd67, %rd66, 13;
	xor.b64  	%rd68, %rd67, %rd66;
	mul.lo.s64 	%rd69, %rd68, 3266489909;
	shr.u64 	%rd70, %rd69, 16;
	xor.b64  	%rd71, %rd70, %rd69;
	and.b64  	%rd100, %rd71, %rd7;
	shl.b64 	%rd72, %rd100, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.u64 	%rd15, [%rd73];
	setp.eq.s64 	%p10, %rd15, %rd5;
	@%p10 bra 	$L__BB8_13;

	setp.eq.s64 	%p11, %rd15, -1;
	@%p11 bra 	$L__BB8_14;

$L__BB8_11:
	add.s64 	%rd74, %rd100, 1;
	and.b64  	%rd100, %rd74, %rd7;
	shl.b64 	%rd75, %rd100, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.u64 	%rd18, [%rd76];
	setp.eq.s64 	%p12, %rd18, %rd5;
	@%p12 bra 	$L__BB8_13;

	setp.eq.s64 	%p13, %rd18, -1;
	@%p13 bra 	$L__BB8_14;
	bra.uni 	$L__BB8_11;

$L__BB8_13:
	shl.b64 	%rd77, %rd100, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u32 	%r31, [%rd78+8];
	mul.wide.u32 	%rd79, %r31, 24;
	add.s64 	%rd80, %rd2, %rd79;
	ld.global.u32 	%r32, [%rd80+16];
	or.b32  	%r33, %r32, 2;
	st.global.u32 	[%rd80+16], %r33;

$L__BB8_14:
	shr.u64 	%rd81, %rd6, 16;
	xor.b64  	%rd82, %rd81, %rd6;
	mul.lo.s64 	%rd83, %rd82, 2246822507;
	shr.u64 	%rd84, %rd83, 13;
	xor.b64  	%rd85, %rd84, %rd83;
	mul.lo.s64 	%rd86, %rd85, 3266489909;
	shr.u64 	%rd87, %rd86, 16;
	xor.b64  	%rd88, %rd87, %rd86;
	and.b64  	%rd102, %rd88, %rd7;
	shl.b64 	%rd89, %rd102, 4;
	add.s64 	%rd90, %rd1, %rd89;
	ld.global.u64 	%rd21, [%rd90];
	setp.eq.s64 	%p14, %rd21, %rd6;
	@%p14 bra 	$L__BB8_19;

	setp.eq.s64 	%p15, %rd21, -1;
	@%p15 bra 	$L__BB8_20;

$L__BB8_17:
	add.s64 	%rd91, %rd102, 1;
	and.b64  	%rd102, %rd91, %rd7;
	shl.b64 	%rd92, %rd102, 4;
	add.s64 	%rd93, %rd1, %rd92;
	ld.global.u64 	%rd24, [%rd93];
	setp.eq.s64 	%p16, %rd24, %rd6;
	@%p16 bra 	$L__BB8_19;

	setp.eq.s64 	%p17, %rd24, -1;
	@%p17 bra 	$L__BB8_20;
	bra.uni 	$L__BB8_17;

$L__BB8_19:
	shl.b64 	%rd94, %rd102, 4;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.u32 	%r34, [%rd95+8];
	mul.wide.u32 	%rd96, %r34, 24;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.u32 	%r35, [%rd97+16];
	or.b32  	%r36, %r35, 2;
	st.global.u32 	[%rd97+16], %r36;

$L__BB8_20:
	ret;

}
	// .globl	copy_halo_to_staging
.visible .entry copy_halo_to_staging(
	.param .align 8 .b8 copy_halo_to_staging_param_0[72],
	.param .u64 copy_halo_to_staging_param_1,
	.param .u64 copy_halo_to_staging_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd10, [copy_halo_to_staging_param_1];
	ld.param.u64 	%rd11, [copy_halo_to_staging_param_2];
	ld.param.u64 	%rd5, [copy_halo_to_staging_param_0+24];
	ld.param.u64 	%rd4, [copy_halo_to_staging_param_0+16];
	ld.param.u64 	%rd3, [copy_halo_to_staging_param_0+8];
	cvta.to.global.u64 	%rd12, %rd5;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd13, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd14, %rd13, 4294967295;
	cvt.u64.u32 	%rd15, %r5;
	bfi.b64 	%rd16, %rd15, %rd14, 32, 32;
	cvt.u64.u32 	%rd17, %r4;
	mov.b64 	{%r14, %r15}, %rd16;
	mov.b64 	{%r16, %r17}, %rd17;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd12];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB9_3;

	cvta.to.global.u64 	%rd18, %rd4;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd2, %rd20, 16;
	ld.global.u32 	%r26, [%rd20+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB9_3;

	mov.u32 	%r29, -1;
	// begin inline asm
	cvta.to.global.u64 %rd21, %rd11;atom.global.dec.u32 %r28, [%rd21], %r29;
	// end inline asm
	add.s32 	%r30, %r28, -1;
	cvta.to.global.u64 	%rd23, %rd10;
	mul.wide.u32 	%rd24, %r30, 328;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.u64 	%rd26, [%rd2+-16];
	st.global.u64 	[%rd25], %rd26;
	mul.lo.s64 	%rd27, %rd1, 320;
	cvta.to.global.u64 	%rd28, %rd3;
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.f32 	%f2, [%rd29];
	ld.global.f32 	%f3, [%rd29+4];
	ld.global.f32 	%f4, [%rd29+8];
	ld.global.f32 	%f5, [%rd29+12];
	ld.global.f32 	%f6, [%rd29+16];
	st.global.f32 	[%rd25+8], %f2;
	st.global.f32 	[%rd25+12], %f3;
	st.global.f32 	[%rd25+16], %f4;
	st.global.f32 	[%rd25+20], %f5;
	st.global.f32 	[%rd25+24], %f6;
	ld.global.f32 	%f7, [%rd29+20];
	ld.global.f32 	%f8, [%rd29+24];
	ld.global.f32 	%f9, [%rd29+28];
	ld.global.f32 	%f10, [%rd29+32];
	ld.global.f32 	%f11, [%rd29+36];
	st.global.f32 	[%rd25+28], %f7;
	st.global.f32 	[%rd25+32], %f8;
	st.global.f32 	[%rd25+36], %f9;
	st.global.f32 	[%rd25+40], %f10;
	st.global.f32 	[%rd25+44], %f11;
	ld.global.f32 	%f12, [%rd29+40];
	ld.global.f32 	%f13, [%rd29+44];
	ld.global.f32 	%f14, [%rd29+48];
	ld.global.f32 	%f15, [%rd29+52];
	ld.global.f32 	%f16, [%rd29+56];
	st.global.f32 	[%rd25+48], %f12;
	st.global.f32 	[%rd25+52], %f13;
	st.global.f32 	[%rd25+56], %f14;
	st.global.f32 	[%rd25+60], %f15;
	st.global.f32 	[%rd25+64], %f16;
	ld.global.f32 	%f17, [%rd29+60];
	ld.global.f32 	%f18, [%rd29+64];
	ld.global.f32 	%f19, [%rd29+68];
	ld.global.f32 	%f20, [%rd29+72];
	ld.global.f32 	%f21, [%rd29+76];
	st.global.f32 	[%rd25+68], %f17;
	st.global.f32 	[%rd25+72], %f18;
	st.global.f32 	[%rd25+76], %f19;
	st.global.f32 	[%rd25+80], %f20;
	st.global.f32 	[%rd25+84], %f21;
	ld.global.f32 	%f22, [%rd29+80];
	ld.global.f32 	%f23, [%rd29+84];
	ld.global.f32 	%f24, [%rd29+88];
	ld.global.f32 	%f25, [%rd29+92];
	ld.global.f32 	%f26, [%rd29+96];
	st.global.f32 	[%rd25+88], %f22;
	st.global.f32 	[%rd25+92], %f23;
	st.global.f32 	[%rd25+96], %f24;
	st.global.f32 	[%rd25+100], %f25;
	st.global.f32 	[%rd25+104], %f26;
	ld.global.f32 	%f27, [%rd29+100];
	ld.global.f32 	%f28, [%rd29+104];
	ld.global.f32 	%f29, [%rd29+108];
	ld.global.f32 	%f30, [%rd29+112];
	ld.global.f32 	%f31, [%rd29+116];
	st.global.f32 	[%rd25+108], %f27;
	st.global.f32 	[%rd25+112], %f28;
	st.global.f32 	[%rd25+116], %f29;
	st.global.f32 	[%rd25+120], %f30;
	st.global.f32 	[%rd25+124], %f31;
	ld.global.f32 	%f32, [%rd29+120];
	ld.global.f32 	%f33, [%rd29+124];
	ld.global.f32 	%f34, [%rd29+128];
	ld.global.f32 	%f35, [%rd29+132];
	ld.global.f32 	%f36, [%rd29+136];
	st.global.f32 	[%rd25+128], %f32;
	st.global.f32 	[%rd25+132], %f33;
	st.global.f32 	[%rd25+136], %f34;
	st.global.f32 	[%rd25+140], %f35;
	st.global.f32 	[%rd25+144], %f36;
	ld.global.f32 	%f37, [%rd29+140];
	ld.global.f32 	%f38, [%rd29+144];
	ld.global.f32 	%f39, [%rd29+148];
	ld.global.f32 	%f40, [%rd29+152];
	ld.global.f32 	%f41, [%rd29+156];
	st.global.f32 	[%rd25+148], %f37;
	st.global.f32 	[%rd25+152], %f38;
	st.global.f32 	[%rd25+156], %f39;
	st.global.f32 	[%rd25+160], %f40;
	st.global.f32 	[%rd25+164], %f41;
	ld.global.f32 	%f42, [%rd29+160];
	ld.global.f32 	%f43, [%rd29+164];
	ld.global.f32 	%f44, [%rd29+168];
	ld.global.f32 	%f45, [%rd29+172];
	ld.global.f32 	%f46, [%rd29+176];
	st.global.f32 	[%rd25+168], %f42;
	st.global.f32 	[%rd25+172], %f43;
	st.global.f32 	[%rd25+176], %f44;
	st.global.f32 	[%rd25+180], %f45;
	st.global.f32 	[%rd25+184], %f46;
	ld.global.f32 	%f47, [%rd29+180];
	ld.global.f32 	%f48, [%rd29+184];
	ld.global.f32 	%f49, [%rd29+188];
	ld.global.f32 	%f50, [%rd29+192];
	ld.global.f32 	%f51, [%rd29+196];
	st.global.f32 	[%rd25+188], %f47;
	st.global.f32 	[%rd25+192], %f48;
	st.global.f32 	[%rd25+196], %f49;
	st.global.f32 	[%rd25+200], %f50;
	st.global.f32 	[%rd25+204], %f51;
	ld.global.f32 	%f52, [%rd29+200];
	ld.global.f32 	%f53, [%rd29+204];
	ld.global.f32 	%f54, [%rd29+208];
	ld.global.f32 	%f55, [%rd29+212];
	ld.global.f32 	%f56, [%rd29+216];
	st.global.f32 	[%rd25+208], %f52;
	st.global.f32 	[%rd25+212], %f53;
	st.global.f32 	[%rd25+216], %f54;
	st.global.f32 	[%rd25+220], %f55;
	st.global.f32 	[%rd25+224], %f56;
	ld.global.f32 	%f57, [%rd29+220];
	ld.global.f32 	%f58, [%rd29+224];
	ld.global.f32 	%f59, [%rd29+228];
	ld.global.f32 	%f60, [%rd29+232];
	ld.global.f32 	%f61, [%rd29+236];
	st.global.f32 	[%rd25+228], %f57;
	st.global.f32 	[%rd25+232], %f58;
	st.global.f32 	[%rd25+236], %f59;
	st.global.f32 	[%rd25+240], %f60;
	st.global.f32 	[%rd25+244], %f61;
	ld.global.f32 	%f62, [%rd29+240];
	ld.global.f32 	%f63, [%rd29+244];
	ld.global.f32 	%f64, [%rd29+248];
	ld.global.f32 	%f65, [%rd29+252];
	ld.global.f32 	%f66, [%rd29+256];
	st.global.f32 	[%rd25+248], %f62;
	st.global.f32 	[%rd25+252], %f63;
	st.global.f32 	[%rd25+256], %f64;
	st.global.f32 	[%rd25+260], %f65;
	st.global.f32 	[%rd25+264], %f66;
	ld.global.f32 	%f67, [%rd29+260];
	ld.global.f32 	%f68, [%rd29+264];
	ld.global.f32 	%f69, [%rd29+268];
	ld.global.f32 	%f70, [%rd29+272];
	ld.global.f32 	%f71, [%rd29+276];
	st.global.f32 	[%rd25+268], %f67;
	st.global.f32 	[%rd25+272], %f68;
	st.global.f32 	[%rd25+276], %f69;
	st.global.f32 	[%rd25+280], %f70;
	st.global.f32 	[%rd25+284], %f71;
	ld.global.f32 	%f72, [%rd29+280];
	ld.global.f32 	%f73, [%rd29+284];
	ld.global.f32 	%f74, [%rd29+288];
	ld.global.f32 	%f75, [%rd29+292];
	ld.global.f32 	%f76, [%rd29+296];
	st.global.f32 	[%rd25+288], %f72;
	st.global.f32 	[%rd25+292], %f73;
	st.global.f32 	[%rd25+296], %f74;
	st.global.f32 	[%rd25+300], %f75;
	st.global.f32 	[%rd25+304], %f76;
	ld.global.f32 	%f77, [%rd29+300];
	ld.global.f32 	%f78, [%rd29+304];
	ld.global.f32 	%f79, [%rd29+308];
	ld.global.f32 	%f80, [%rd29+312];
	ld.global.f32 	%f81, [%rd29+316];
	st.global.f32 	[%rd25+308], %f77;
	st.global.f32 	[%rd25+312], %f78;
	st.global.f32 	[%rd25+316], %f79;
	st.global.f32 	[%rd25+320], %f80;
	st.global.f32 	[%rd25+324], %f81;

$L__BB9_3:
	ret;

}
	// .globl	merge_halo_blocks
.visible .entry merge_halo_blocks(
	.param .align 8 .b8 merge_halo_blocks_param_0[72],
	.param .u64 merge_halo_blocks_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd21, [merge_halo_blocks_param_1];
	ld.param.u64 	%rd20, [merge_halo_blocks_param_0+64];
	ld.param.u32 	%r2, [merge_halo_blocks_param_0+40];
	ld.param.u64 	%rd17, [merge_halo_blocks_param_0+32];
	ld.param.u64 	%rd14, [merge_halo_blocks_param_0+8];
	cvta.to.global.u64 	%rd22, %rd21;
	cvta.to.global.u64 	%rd1, %rd17;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd23, %r3, 328;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u64 	%rd2, [%rd24];
	shr.u64 	%rd25, %rd2, 16;
	xor.b64  	%rd26, %rd25, %rd2;
	mul.lo.s64 	%rd27, %rd26, 2246822507;
	shr.u64 	%rd28, %rd27, 13;
	xor.b64  	%rd29, %rd28, %rd27;
	mul.lo.s64 	%rd30, %rd29, 3266489909;
	shr.u64 	%rd31, %rd30, 16;
	xor.b64  	%rd32, %rd31, %rd30;
	cvt.u64.u32 	%rd33, %r2;
	add.s64 	%rd3, %rd33, -1;
	and.b64  	%rd64, %rd32, %rd3;
	shl.b64 	%rd34, %rd64, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u64 	%rd5, [%rd35];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB10_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB10_10;

$L__BB10_3:
	add.s64 	%rd36, %rd64, 1;
	and.b64  	%rd64, %rd36, %rd3;
	shl.b64 	%rd37, %rd64, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u64 	%rd8, [%rd38];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB10_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB10_10;
	bra.uni 	$L__BB10_3;

$L__BB10_5:
	shl.b64 	%rd39, %rd64, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u32 	%r4, [%rd40+8];
	mul.wide.u32 	%rd41, %r4, 16;
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd10, %r5;
	add.s64 	%rd11, %rd41, %rd10;
	setp.gt.u64 	%p5, %rd20, %rd11;
	@%p5 bra 	$L__BB10_7;
	bra.uni 	$L__BB10_6;

$L__BB10_7:
	mul.lo.s64 	%rd42, %rd11, 20;
	add.s64 	%rd13, %rd14, %rd42;
	setp.lt.u32 	%p6, %r5, 16;
	@%p6 bra 	$L__BB10_9;
	bra.uni 	$L__BB10_8;

$L__BB10_9:
	mul.lo.s64 	%rd56, %rd10, 20;
	add.s64 	%rd57, %rd24, %rd56;
	ld.global.u32 	%r7, [%rd57+8];
	// begin inline asm
	cvta.to.global.u64 %rd43, %rd13;red.global.add.f32 [%rd43], %r7;
	// end inline asm
	add.s64 	%rd46, %rd13, 4;
	ld.global.u32 	%rd60, [%rd57+12];
	ld.global.u32 	%rd61, [%rd57+16];
	bfi.b64 	%rd62, %rd61, %rd60, 32, 32;
	cvt.u32.u64 	%r8, %rd62;
	shr.u64 	%rd63, %rd62, 32;
	cvt.u32.u64 	%r9, %rd63;
	// begin inline asm
	cvta.to.global.u64 %rd45, %rd46;red.global.add.f32 [%rd45], %r8;
	// end inline asm
	add.s64 	%rd48, %rd13, 8;
	// begin inline asm
	cvta.to.global.u64 %rd47, %rd48;red.global.add.f32 [%rd47], %r9;
	// end inline asm
	add.s64 	%rd50, %rd13, 16;
	ld.global.u32 	%r10, [%rd57+24];
	// begin inline asm
	cvta.to.global.u64 %rd49, %rd50;red.global.add.f32 [%rd49], %r10;
	// end inline asm
	add.s64 	%rd52, %rd13, 12;
	ld.global.u32 	%r11, [%rd57+20];
	// begin inline asm
	cvta.to.global.u64 %rd51, %rd52;red.global.add.f32 [%rd51], %r11;
	// end inline asm

$L__BB10_10:
	ret;

$L__BB10_6:
	trap;

$L__BB10_8:
	trap;

}
	// .globl	update_block_particle_count
.visible .entry update_block_particle_count(
	.param .u64 update_block_particle_count_param_0,
	.param .u32 update_block_particle_count_param_1,
	.param .align 8 .b8 update_block_particle_count_param_2[72]
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd11, [update_block_particle_count_param_0];
	ld.param.u32 	%r4, [update_block_particle_count_param_1];
	ld.param.u32 	%r3, [update_block_particle_count_param_2+40];
	ld.param.u64 	%rd15, [update_block_particle_count_param_2+32];
	ld.param.u64 	%rd13, [update_block_particle_count_param_2+16];
	ld.param.f32 	%f2, [update_block_particle_count_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB11_8;

	cvta.to.global.u64 	%rd24, %rd11;
	cvta.to.global.u64 	%rd1, %rd15;
	mul.wide.u32 	%rd25, %r1, 8;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%rd27, [%rd26];
	ld.global.u32 	%rd28, [%rd26+4];
	bfi.b64 	%rd29, %rd28, %rd27, 32, 32;
	cvt.u32.u64 	%r26, %rd29;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd30, %rd29, 32;
	cvt.u32.u64 	%r27, %rd30;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd31, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd33, %rd31, 8589934590;
	shr.u64 	%rd34, %rd33, 2;
	shl.b64 	%rd35, %rd32, 30;
	and.b64  	%rd36, %rd34, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd37, %rd36, 2147483647, %p6;
	add.s64 	%rd38, %rd35, 9223372034707292160;
	and.b64  	%rd39, %rd38, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd40, %rd39, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd40, %rd37;
	shr.u64 	%rd41, %rd2, 16;
	xor.b64  	%rd42, %rd41, %rd2;
	mul.lo.s64 	%rd43, %rd42, 2246822507;
	shr.u64 	%rd44, %rd43, 13;
	xor.b64  	%rd45, %rd44, %rd43;
	mul.lo.s64 	%rd46, %rd45, 3266489909;
	shr.u64 	%rd47, %rd46, 16;
	xor.b64  	%rd48, %rd47, %rd46;
	cvt.u64.u32 	%rd49, %r3;
	add.s64 	%rd3, %rd49, -1;
	and.b64  	%rd60, %rd48, %rd3;
	shl.b64 	%rd50, %rd60, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u64 	%rd5, [%rd51];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB11_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB11_8;

$L__BB11_4:
	add.s64 	%rd52, %rd60, 1;
	and.b64  	%rd60, %rd52, %rd3;
	shl.b64 	%rd53, %rd60, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.u64 	%rd8, [%rd54];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB11_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB11_8;
	bra.uni 	$L__BB11_4;

$L__BB11_6:
	shl.b64 	%rd55, %rd60, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u32 	%r34, [%rd56+8];
	mul.wide.u32 	%rd57, %r34, 24;
	add.s64 	%rd10, %rd13, %rd57;
	setp.eq.s64 	%p12, %rd10, 0;
	@%p12 bra 	$L__BB11_8;

	add.s64 	%rd59, %rd10, 12;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd58, %rd59;red.global.add.u32 [%rd58], %r35;
	// end inline asm

$L__BB11_8:
	ret;

}
	// .globl	copy_particles_len_to_scan_value
.visible .entry copy_particles_len_to_scan_value(
	.param .align 8 .b8 copy_particles_len_to_scan_value_param_0[72],
	.param .u64 copy_particles_len_to_scan_value_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_particles_len_to_scan_value_param_1];
	ld.param.u64 	%rd3, [copy_particles_len_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [copy_particles_len_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB12_2;

	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.u32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	cvta.to.global.u64 	%rd18, %rd2;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r26, [%rd20+12];
	st.global.u32 	[%rd17], %r26;

$L__BB12_2:
	ret;

}
	// .globl	copy_scan_values_to_first_particles
.visible .entry copy_scan_values_to_first_particles(
	.param .align 8 .b8 copy_scan_values_to_first_particles_param_0[72],
	.param .u64 copy_scan_values_to_first_particles_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_scan_values_to_first_particles_param_1];
	ld.param.u64 	%rd3, [copy_scan_values_to_first_particles_param_0+24];
	ld.param.u64 	%rd2, [copy_scan_values_to_first_particles_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB13_2;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.u32 	%r26, [%rd20];
	st.global.u32 	[%rd18+8], %r26;

$L__BB13_2:
	ret;

}
	// .globl	finalize_particles_sort
.visible .entry finalize_particles_sort(
	.param .u64 finalize_particles_sort_param_0,
	.param .u32 finalize_particles_sort_param_1,
	.param .align 8 .b8 finalize_particles_sort_param_2[72],
	.param .u64 finalize_particles_sort_param_3,
	.param .u64 finalize_particles_sort_param_4
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd10, [finalize_particles_sort_param_0];
	ld.param.u32 	%r4, [finalize_particles_sort_param_1];
	ld.param.u64 	%rd18, [finalize_particles_sort_param_3];
	ld.param.u64 	%rd19, [finalize_particles_sort_param_4];
	ld.param.u32 	%r3, [finalize_particles_sort_param_2+40];
	ld.param.u64 	%rd14, [finalize_particles_sort_param_2+32];
	ld.param.f32 	%f2, [finalize_particles_sort_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd20, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd21, %rd20, 4294967295;
	cvt.u64.u32 	%rd22, %r6;
	bfi.b64 	%rd23, %rd22, %rd21, 32, 32;
	cvt.u64.u32 	%rd24, %r5;
	mov.b64 	{%r15, %r16}, %rd23;
	mov.b64 	{%r17, %r18}, %rd24;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB14_7;

	cvta.to.global.u64 	%rd25, %rd10;
	cvta.to.global.u64 	%rd1, %rd14;
	mul.wide.u32 	%rd26, %r1, 8;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.u32 	%rd28, [%rd27];
	ld.global.u32 	%rd29, [%rd27+4];
	bfi.b64 	%rd30, %rd29, %rd28, 32, 32;
	cvt.u32.u64 	%r26, %rd30;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd31, %rd30, 32;
	cvt.u32.u64 	%r27, %rd31;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd33, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd34, %rd32, 8589934590;
	shr.u64 	%rd35, %rd34, 2;
	shl.b64 	%rd36, %rd33, 30;
	and.b64  	%rd37, %rd35, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd38, %rd37, 2147483647, %p6;
	add.s64 	%rd39, %rd36, 9223372034707292160;
	and.b64  	%rd40, %rd39, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd41, %rd40, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd41, %rd38;
	shr.u64 	%rd42, %rd2, 16;
	xor.b64  	%rd43, %rd42, %rd2;
	mul.lo.s64 	%rd44, %rd43, 2246822507;
	shr.u64 	%rd45, %rd44, 13;
	xor.b64  	%rd46, %rd45, %rd44;
	mul.lo.s64 	%rd47, %rd46, 3266489909;
	shr.u64 	%rd48, %rd47, 16;
	xor.b64  	%rd49, %rd48, %rd47;
	cvt.u64.u32 	%rd50, %r3;
	add.s64 	%rd3, %rd50, -1;
	and.b64  	%rd69, %rd49, %rd3;
	shl.b64 	%rd51, %rd69, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.u64 	%rd5, [%rd52];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB14_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB14_7;

$L__BB14_4:
	add.s64 	%rd53, %rd69, 1;
	and.b64  	%rd69, %rd53, %rd3;
	shl.b64 	%rd54, %rd69, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.u64 	%rd8, [%rd55];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB14_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB14_7;
	bra.uni 	$L__BB14_4;

$L__BB14_6:
	shl.b64 	%rd58, %rd69, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u32 	%r36, [%rd59+8];
	mul.wide.u32 	%rd60, %r36, 4;
	add.s64 	%rd57, %rd18, %rd60;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd56, %rd57;atom.global.add.u32 %r34, [%rd56], %r35;
	// end inline asm
	cvta.to.global.u64 	%rd61, %rd19;
	mul.wide.u32 	%rd62, %r34, 4;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63], %r1;

$L__BB14_7:
	ret;

}
	// .globl	write_blocks_multiplicity_to_scan_value
.visible .entry write_blocks_multiplicity_to_scan_value(
	.param .align 8 .b8 write_blocks_multiplicity_to_scan_value_param_0[72],
	.param .u64 write_blocks_multiplicity_to_scan_value_param_1,
	.param .u64 write_blocks_multiplicity_to_scan_value_param_2,
	.param .u32 write_blocks_multiplicity_to_scan_value_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd8, [write_blocks_multiplicity_to_scan_value_param_1];
	ld.param.u64 	%rd9, [write_blocks_multiplicity_to_scan_value_param_2];
	ld.param.u32 	%r4, [write_blocks_multiplicity_to_scan_value_param_3];
	ld.param.u64 	%rd3, [write_blocks_multiplicity_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [write_blocks_multiplicity_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd10, %rd3;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd11, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd12, %rd11, 4294967295;
	cvt.u64.u32 	%rd13, %r6;
	bfi.b64 	%rd14, %rd13, %rd12, 32, 32;
	cvt.u64.u32 	%rd15, %r5;
	mov.b64 	{%r15, %r16}, %rd14;
	mov.b64 	{%r17, %r18}, %rd15;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	ld.global.u32 	%r26, [%rd10];
	setp.ge.u32 	%p1, %r1, %r26;
	@%p1 bra 	$L__BB15_3;

	setp.eq.s32 	%p2, %r4, 0;
	@%p2 bra 	$L__BB15_4;

	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r27, [%rd18+12];
	div.u32 	%r28, %r27, %r4;
	mul.lo.s32 	%r29, %r28, %r4;
	setp.ne.s32 	%p3, %r27, %r29;
	selp.u32 	%r30, 1, 0, %p3;
	add.s32 	%r31, %r28, %r30;
	ld.global.u32 	%r32, [%rd18+16];
	and.b32  	%r33, %r32, 3;
	setp.eq.s32 	%p4, %r33, 0;
	selp.b32 	%r34, %r31, 0, %p4;
	selp.b32 	%r35, 0, %r31, %p4;
	cvta.to.global.u64 	%rd19, %rd8;
	mul.wide.u32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd19, %rd20;
	st.global.u32 	[%rd21], %r34;
	cvta.to.global.u64 	%rd22, %rd9;
	add.s64 	%rd23, %rd22, %rd20;
	st.global.u32 	[%rd23], %r35;

$L__BB15_3:
	ret;

$L__BB15_4:
	trap;

}
	// .globl	init_gpu_dispatch_blocks_mapping
.visible .entry init_gpu_dispatch_blocks_mapping(
	.param .align 8 .b8 init_gpu_dispatch_blocks_mapping_param_0[72],
	.param .u64 init_gpu_dispatch_blocks_mapping_param_1,
	.param .u64 init_gpu_dispatch_blocks_mapping_param_2,
	.param .u32 init_gpu_dispatch_blocks_mapping_param_3
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd11, [init_gpu_dispatch_blocks_mapping_param_1];
	ld.param.u64 	%rd12, [init_gpu_dispatch_blocks_mapping_param_2];
	ld.param.u32 	%r11, [init_gpu_dispatch_blocks_mapping_param_3];
	ld.param.u64 	%rd9, [init_gpu_dispatch_blocks_mapping_param_0+56];
	ld.param.u64 	%rd8, [init_gpu_dispatch_blocks_mapping_param_0+48];
	ld.param.u64 	%rd5, [init_gpu_dispatch_blocks_mapping_param_0+16];
	mov.u32 	%r18, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	setp.eq.s32 	%p1, %r11, 0;
	@%p1 bra 	$L__BB16_5;

	cvt.u64.u32 	%rd1, %r2;
	cvta.to.global.u64 	%rd13, %rd5;
	mul.wide.u32 	%rd14, %r2, 24;
	add.s64 	%rd15, %rd13, %rd14;
	add.s64 	%rd2, %rd15, 16;
	ld.global.u32 	%r12, [%rd15+12];
	div.u32 	%r13, %r12, %r11;
	mul.lo.s32 	%r14, %r13, %r11;
	setp.ne.s32 	%p2, %r12, %r14;
	selp.u32 	%r15, 1, 0, %p2;
	add.s32 	%r3, %r13, %r15;
	setp.ge.u32 	%p3, %r18, %r3;
	@%p3 bra 	$L__BB16_4;

	ld.global.u32 	%r4, [%rd2+-8];
	ld.global.u8 	%rs1, [%rd2];
	and.b16  	%rs2, %rs1, 3;
	setp.ne.s16 	%p4, %rs2, 0;
	selp.b64 	%rd16, %rd12, %rd11, %p4;
	cvta.to.global.u64 	%rd17, %rd16;
	shl.b64 	%rd18, %rd1, 2;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r5, [%rd19];
	mov.u32 	%r6, %ntid.x;
	selp.b64 	%rd20, %rd9, %rd8, %p4;
	cvta.to.global.u64 	%rd3, %rd20;

$L__BB16_3:
	mad.lo.s32 	%r16, %r18, %r11, %r4;
	add.s32 	%r17, %r18, %r5;
	mul.wide.u32 	%rd21, %r17, 8;
	add.s64 	%rd22, %rd3, %rd21;
	st.global.u32 	[%rd22], %r2;
	st.global.u32 	[%rd22+4], %r16;
	add.s32 	%r18, %r18, %r6;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	$L__BB16_3;

$L__BB16_4:
	ret;

$L__BB16_5:
	trap;

}
	// .globl	estimate_timestep_length
.visible .entry estimate_timestep_length(
	.param .f32 estimate_timestep_length_param_0,
	.param .f32 estimate_timestep_length_param_1,
	.param .u64 estimate_timestep_length_param_2,
	.param .u64 estimate_timestep_length_param_3,
	.param .u64 estimate_timestep_length_param_4,
	.param .u64 estimate_timestep_length_param_5,
	.param .u64 estimate_timestep_length_param_6,
	.param .f32 estimate_timestep_length_param_7,
	.param .u64 estimate_timestep_length_param_8
)
{
	.reg .pred 	%p<38>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<233>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<38>;


	ld.param.f32 	%f33, [estimate_timestep_length_param_1];
	ld.param.u64 	%rd9, [estimate_timestep_length_param_2];
	ld.param.u64 	%rd10, [estimate_timestep_length_param_3];
	ld.param.u64 	%rd11, [estimate_timestep_length_param_4];
	ld.param.u64 	%rd12, [estimate_timestep_length_param_6];
	ld.param.f32 	%f34, [estimate_timestep_length_param_7];
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd14, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd15, %rd14, 4294967295;
	cvt.u64.u32 	%rd16, %r5;
	bfi.b64 	%rd17, %rd16, %rd15, 32, 32;
	cvt.u64.u32 	%rd18, %r4;
	mov.b64 	{%r14, %r15}, %rd17;
	mov.b64 	{%r16, %r17}, %rd18;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.param.u32 	%r25, [estimate_timestep_length_param_5];
	setp.ge.u32 	%p2, %r1, %r25;
	@%p2 bra 	$L__BB17_27;

	cvt.u64.u32 	%rd1, %r1;
	cvta.to.global.u64 	%rd19, %rd9;
	mul.wide.u32 	%rd20, %r1, 32;
	add.s64 	%rd2, %rd19, %rd20;
	ld.global.u8 	%rs1, [%rd2];
	setp.ne.s16 	%p3, %rs1, 0;
	@%p3 bra 	$L__BB17_27;

	ld.global.u64 	%rd3, [%rd2+16];
	cvta.to.global.u64 	%rd21, %rd12;
	mul.lo.s64 	%rd22, %rd3, 96;
	add.s64 	%rd4, %rd21, %rd22;
	ld.global.u32 	%r2, [%rd4];
	setp.eq.s32 	%p4, %r2, 3;
	@%p4 bra 	$L__BB17_25;
	bra.uni 	$L__BB17_3;

$L__BB17_25:
	mov.f32 	%f200, 0f7F7FFFFF;
	min.f32 	%f232, %f33, %f200;
	bra.uni 	$L__BB17_26;

$L__BB17_3:
	shl.b64 	%rd23, %rd1, 5;
	shl.b64 	%rd24, %rd1, 3;
	cvt.u16.u32 	%rs2, %r2;
	cvta.to.global.u64 	%rd25, %rd11;
	add.s64 	%rd7, %rd25, %rd24;
	cvta.to.global.u64 	%rd26, %rd10;
	add.s64 	%rd8, %rd26, %rd23;
	setp.eq.s16 	%p5, %rs2, 1;
	@%p5 bra 	$L__BB17_22;

	setp.eq.s16 	%p6, %rs2, 2;
	@%p6 bra 	$L__BB17_7;

	setp.ne.s16 	%p7, %rs2, 3;
	@%p7 bra 	$L__BB17_23;

	ld.global.f32 	%f36, [%rd7];
	ld.global.f32 	%f37, [%rd7+4];
	mul.f32 	%f38, %f37, %f37;
	fma.rn.f32 	%f39, %f36, %f36, %f38;
	add.f32 	%f230, %f39, 0f00000000;
	mov.f32 	%f231, 0f00000000;
	bra.uni 	$L__BB17_24;

$L__BB17_22:
	ld.global.u64 	%rd27, [%rd4+24];
	shl.b64 	%rd28, %rd1, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.f32 	%f153, [%rd29+8];
	ld.global.f32 	%f154, [%rd8+4];
	ld.global.f32 	%f155, [%rd8];
	div.rn.f32 	%f156, %f155, %f154;
	ld.global.f32 	%f157, [%rd4+16];
	add.f32 	%f158, %f157, %f157;
	div.rn.f32 	%f159, %f158, 0f40400000;
	ld.global.f32 	%f160, [%rd4+12];
	add.f32 	%f161, %f160, %f159;
	mul.f32 	%f162, %f161, %f34;
	mul.f32 	%f163, %f157, %f34;
	fma.rn.f32 	%f164, %f163, 0f3FAAAAAB, %f162;
	div.rn.f32 	%f165, %f164, %f156;
	sqrt.rn.f32 	%f166, %f165;
	ld.global.f32 	%f167, [%rd7];
	ld.global.f32 	%f168, [%rd7+4];
	mul.f32 	%f169, %f168, %f168;
	fma.rn.f32 	%f170, %f167, %f167, %f169;
	add.f32 	%f230, %f170, 0f00000000;
	sqrt.rn.f32 	%f171, %f230;
	max.f32 	%f172, %f171, %f166;
	ld.global.f32 	%f173, [%rd4+8];
	mul.f32 	%f174, %f153, %f173;
	div.rn.f32 	%f231, %f174, %f172;
	bra.uni 	$L__BB17_24;

$L__BB17_7:
	ld.global.f32 	%f43, [%rd8+4];
	ld.global.f32 	%f44, [%rd8];
	div.rn.f32 	%f2, %f44, %f43;
	ld.global.f32 	%f3, [%rd8+12];
	div.rn.f32 	%f45, %f2, %f3;
	ld.global.f32 	%f4, [%rd4+8];
	div.rn.f32 	%f5, %f45, %f2;
	ld.global.u32 	%r3, [%rd4+12];
	cvt.rn.f32.s32 	%f6, %r3;
	abs.f32 	%f8, %f5;
	setp.lt.f32 	%p8, %f8, 0f00800000;
	mul.f32 	%f50, %f8, 0f4B800000;
	selp.f32 	%f51, %f50, %f8, %p8;
	selp.f32 	%f52, 0fC3170000, 0fC2FE0000, %p8;
	mov.b32 	%r26, %f51;
	and.b32  	%r27, %r26, 8388607;
	or.b32  	%r28, %r27, 1065353216;
	mov.b32 	%f53, %r28;
	shr.u32 	%r29, %r26, 23;
	cvt.rn.f32.u32 	%f54, %r29;
	add.f32 	%f55, %f52, %f54;
	setp.gt.f32 	%p9, %f53, 0f3FB504F3;
	mul.f32 	%f56, %f53, 0f3F000000;
	add.f32 	%f57, %f55, 0f3F800000;
	selp.f32 	%f58, %f57, %f55, %p9;
	selp.f32 	%f59, %f56, %f53, %p9;
	add.f32 	%f60, %f59, 0fBF800000;
	add.f32 	%f41, %f59, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f40,%f41;
	// end inline asm
	add.f32 	%f61, %f60, %f60;
	mul.f32 	%f62, %f40, %f61;
	mul.f32 	%f63, %f62, %f62;
	mov.f32 	%f64, 0f3C4CAF63;
	mov.f32 	%f65, 0f3B18F0FE;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3DAAAABD;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mul.rn.f32 	%f69, %f68, %f63;
	mul.rn.f32 	%f70, %f69, %f62;
	sub.f32 	%f71, %f60, %f62;
	add.f32 	%f72, %f71, %f71;
	neg.f32 	%f73, %f62;
	fma.rn.f32 	%f74, %f73, %f60, %f72;
	mul.rn.f32 	%f75, %f40, %f74;
	add.f32 	%f76, %f70, %f62;
	sub.f32 	%f77, %f62, %f76;
	add.f32 	%f78, %f70, %f77;
	add.f32 	%f79, %f75, %f78;
	add.f32 	%f80, %f76, %f79;
	sub.f32 	%f81, %f76, %f80;
	add.f32 	%f82, %f79, %f81;
	mov.f32 	%f83, 0f3F317200;
	mul.rn.f32 	%f84, %f58, %f83;
	mov.f32 	%f85, 0f35BFBE8E;
	mul.rn.f32 	%f86, %f58, %f85;
	add.f32 	%f87, %f84, %f80;
	sub.f32 	%f88, %f84, %f87;
	add.f32 	%f89, %f80, %f88;
	add.f32 	%f90, %f82, %f89;
	add.f32 	%f91, %f86, %f90;
	add.f32 	%f92, %f87, %f91;
	sub.f32 	%f93, %f87, %f92;
	add.f32 	%f94, %f91, %f93;
	abs.f32 	%f9, %f6;
	setp.gt.f32 	%p10, %f9, 0f77F684DF;
	mul.f32 	%f95, %f6, 0f39000000;
	selp.f32 	%f96, %f95, %f6, %p10;
	mul.rn.f32 	%f97, %f96, %f92;
	neg.f32 	%f98, %f97;
	fma.rn.f32 	%f99, %f96, %f92, %f98;
	fma.rn.f32 	%f100, %f96, %f94, %f99;
	mov.f32 	%f101, 0f00000000;
	fma.rn.f32 	%f102, %f101, %f92, %f100;
	add.rn.f32 	%f103, %f97, %f102;
	neg.f32 	%f104, %f103;
	add.rn.f32 	%f105, %f97, %f104;
	add.rn.f32 	%f106, %f105, %f102;
	mov.b32 	%r30, %f103;
	setp.eq.s32 	%p11, %r30, 1118925336;
	add.s32 	%r31, %r30, -1;
	mov.b32 	%f107, %r31;
	add.f32 	%f108, %f106, 0f37000000;
	selp.f32 	%f10, %f108, %f106, %p11;
	selp.f32 	%f109, %f107, %f103, %p11;
	mov.f32 	%f110, 0f3FB8AA3B;
	mul.rn.f32 	%f111, %f109, %f110;
	cvt.rzi.f32.f32 	%f112, %f111;
	abs.f32 	%f113, %f112;
	setp.gt.f32 	%p12, %f113, 0f42FC0000;
	mov.b32 	%r32, %f112;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1123811328;
	mov.b32 	%f114, %r34;
	selp.f32 	%f115, %f114, %f112, %p12;
	mov.f32 	%f116, 0fBF317218;
	fma.rn.f32 	%f117, %f115, %f116, %f109;
	mov.f32 	%f118, 0f3102E308;
	fma.rn.f32 	%f119, %f115, %f118, %f117;
	mul.f32 	%f120, %f119, 0f3FB8AA3B;
	add.f32 	%f121, %f115, 0f4B40007F;
	mov.b32 	%r35, %f121;
	shl.b32 	%r36, %r35, 23;
	mov.b32 	%f122, %r36;
	ex2.approx.ftz.f32 	%f123, %f120;
	mul.f32 	%f11, %f123, %f122;
	setp.eq.f32 	%p13, %f11, 0f7F800000;
	mov.f32 	%f227, 0f7F800000;
	@%p13 bra 	$L__BB17_9;

	fma.rn.f32 	%f227, %f11, %f10, %f11;

$L__BB17_9:
	cvt.rn.f32.s32 	%f226, %r3;
	mul.f32 	%f225, %f226, 0f3F000000;
	cvt.rzi.f32.f32 	%f224, %f225;
	add.f32 	%f223, %f224, %f224;
	sub.f32 	%f222, %f226, %f223;
	abs.f32 	%f221, %f222;
	setp.lt.f32 	%p14, %f5, 0f00000000;
	setp.eq.f32 	%p15, %f221, 0f3F800000;
	and.pred  	%p1, %p14, %p15;
	setp.eq.f32 	%p16, %f5, 0f00000000;
	@%p16 bra 	$L__BB17_13;
	bra.uni 	$L__BB17_10;

$L__BB17_13:
	add.f32 	%f127, %f5, %f5;
	mov.b32 	%r39, %f127;
	selp.b32 	%r40, %r39, 0, %p15;
	or.b32  	%r41, %r40, 2139095040;
	setp.lt.s32 	%p20, %r3, 0;
	selp.b32 	%r42, %r41, %r40, %p20;
	mov.b32 	%f229, %r42;
	bra.uni 	$L__BB17_14;

$L__BB17_23:
	ld.global.u64 	%rd30, [%rd4+24];
	shl.b64 	%rd31, %rd1, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.f32 	%f175, [%rd32+8];
	ld.global.f32 	%f176, [%rd8+4];
	ld.global.f32 	%f177, [%rd8];
	div.rn.f32 	%f178, %f177, %f176;
	ld.global.f32 	%f179, [%rd4+20];
	add.f32 	%f180, %f179, %f179;
	div.rn.f32 	%f181, %f180, 0f40400000;
	ld.global.f32 	%f182, [%rd4+16];
	add.f32 	%f183, %f182, %f181;
	mul.f32 	%f184, %f175, %f183;
	mul.f32 	%f185, %f175, %f179;
	fma.rn.f32 	%f186, %f185, 0f3FAAAAAB, %f184;
	div.rn.f32 	%f187, %f186, %f178;
	sqrt.rn.f32 	%f188, %f187;
	ld.global.f32 	%f189, [%rd7];
	ld.global.f32 	%f190, [%rd7+4];
	mul.f32 	%f191, %f190, %f190;
	fma.rn.f32 	%f192, %f189, %f189, %f191;
	add.f32 	%f230, %f192, 0f00000000;
	sqrt.rn.f32 	%f193, %f230;
	max.f32 	%f194, %f193, %f188;
	ld.global.f32 	%f195, [%rd4+12];
	mul.f32 	%f196, %f195, %f34;
	div.rn.f32 	%f231, %f196, %f194;
	bra.uni 	$L__BB17_24;

$L__BB17_10:
	mov.b32 	%r37, %f227;
	xor.b32  	%r38, %r37, -2147483648;
	mov.b32 	%f124, %r38;
	selp.f32 	%f229, %f124, %f227, %p1;
	setp.geu.f32 	%p17, %f5, 0f00000000;
	@%p17 bra 	$L__BB17_14;

	cvt.rn.f32.s32 	%f220, %r3;
	cvt.rzi.f32.f32 	%f125, %f220;
	setp.eq.f32 	%p18, %f125, %f220;
	@%p18 bra 	$L__BB17_14;

	mov.f32 	%f229, 0f7FFFFFFF;

$L__BB17_14:
	cvt.rn.f32.s32 	%f206, %r3;
	abs.f32 	%f205, %f206;
	abs.f32 	%f204, %f5;
	add.f32 	%f128, %f204, %f205;
	mov.b32 	%r43, %f128;
	setp.lt.s32 	%p21, %r43, 2139095040;
	@%p21 bra 	$L__BB17_21;

	cvt.rn.f32.s32 	%f214, %r3;
	abs.f32 	%f213, %f214;
	abs.f32 	%f212, %f5;
	setp.gtu.f32 	%p22, %f212, 0f7F800000;
	setp.gtu.f32 	%p23, %f213, 0f7F800000;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB17_20;
	bra.uni 	$L__BB17_16;

$L__BB17_20:
	cvt.rn.f32.s32 	%f219, %r3;
	add.f32 	%f229, %f5, %f219;
	bra.uni 	$L__BB17_21;

$L__BB17_16:
	cvt.rn.f32.s32 	%f216, %r3;
	abs.f32 	%f215, %f216;
	setp.eq.f32 	%p25, %f215, 0f7F800000;
	@%p25 bra 	$L__BB17_19;
	bra.uni 	$L__BB17_17;

$L__BB17_19:
	abs.f32 	%f218, %f5;
	setp.gt.f32 	%p28, %f218, 0f3F800000;
	selp.b32 	%r47, 2139095040, 0, %p28;
	xor.b32  	%r48, %r47, 2139095040;
	setp.lt.s32 	%p29, %r3, 0;
	selp.b32 	%r49, %r48, %r47, %p29;
	mov.b32 	%f129, %r49;
	setp.eq.f32 	%p30, %f5, 0fBF800000;
	selp.f32 	%f229, 0f3F800000, %f129, %p30;
	bra.uni 	$L__BB17_21;

$L__BB17_17:
	abs.f32 	%f217, %f5;
	setp.neu.f32 	%p26, %f217, 0f7F800000;
	@%p26 bra 	$L__BB17_21;

	setp.gt.s32 	%p27, %r3, -1;
	selp.b32 	%r44, 2139095040, 0, %p27;
	or.b32  	%r45, %r44, -2147483648;
	selp.b32 	%r46, %r45, %r44, %p1;
	mov.b32 	%f229, %r46;

$L__BB17_21:
	ld.param.f32 	%f207, [estimate_timestep_length_param_7];
	setp.eq.s32 	%p31, %r3, 0;
	setp.eq.f32 	%p32, %f5, 0f3F800000;
	mov.f32 	%f130, 0f3F800000;
	or.pred  	%p33, %p32, %p31;
	add.f32 	%f131, %f229, 0fBF800000;
	selp.f32 	%f132, 0f00000000, %f131, %p33;
	mul.f32 	%f133, %f4, %f132;
	ld.global.f32 	%f134, [%rd4+20];
	neg.f32 	%f135, %f134;
	max.f32 	%f136, %f133, %f135;
	add.f32 	%f137, %f3, 0fBF800000;
	mul.f32 	%f138, %f137, %f2;
	mul.f32 	%f139, %f136, 0fC0C00000;
	fma.rn.f32 	%f140, %f136, 0fC0C00000, %f139;
	div.rn.f32 	%f141, %f138, %f140;
	sqrt.rn.f32 	%f142, %f141;
	div.rn.f32 	%f143, %f207, %f3;
	mul.f32 	%f144, %f143, %f142;
	ld.global.f32 	%f145, [%rd7];
	ld.global.f32 	%f146, [%rd7+4];
	mul.f32 	%f147, %f146, %f146;
	fma.rn.f32 	%f148, %f145, %f145, %f147;
	add.f32 	%f230, %f148, 0f00000000;
	max.f32 	%f149, %f230, %f130;
	div.rn.f32 	%f150, %f149, 0f3DCCCCCD;
	sqrt.rn.f32 	%f151, %f150;
	div.rn.f32 	%f152, %f207, %f151;
	min.f32 	%f231, %f144, %f152;

$L__BB17_24:
	ld.param.f32 	%f209, [estimate_timestep_length_param_1];
	ld.param.f32 	%f208, [estimate_timestep_length_param_7];
	sqrt.rn.f32 	%f197, %f230;
	div.rn.f32 	%f198, %f208, %f197;
	min.f32 	%f199, %f209, %f231;
	min.f32 	%f232, %f199, %f198;

$L__BB17_26:
	ld.param.u64 	%rd37, [estimate_timestep_length_param_8];
	ld.param.f32 	%f211, [estimate_timestep_length_param_0];
	ld.param.f32 	%f210, [estimate_timestep_length_param_1];
	setp.gt.f32 	%p34, %f210, %f211;
	setp.lt.f32 	%p35, %f232, %f211;
	and.pred  	%p36, %p34, %p35;
	selp.f32 	%f201, %f211, %f232, %p36;
	mul.f32 	%f202, %f201, 0f5368D4A5;
	setp.gt.f32 	%p37, %f202, 0f5F7FFFFF;
	max.f32 	%f203, %f202, 0f00000000;
	cvt.rzi.u64.f32 	%rd36, %f203;
	selp.b64 	%rd35, -1, %rd36, %p37;
	// begin inline asm
	cvta.to.global.u64 %rd33, %rd37;red.global.min.u64 [%rd33], %rd35;
	// end inline asm

$L__BB17_27:
	ret;

}

