--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ttsiod/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 5
TheBigLeonski.ncd TheBigLeonski.pcf

Design file:              TheBigLeonski.ncd
Physical constraint file: TheBigLeonski.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report, limited to 5 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - USB_RegCLK does not clock data to S_WE_N
WARNING:Timing:3225 - Timing constraint COMP "S_WE_N" OFFSET = OUT 16 ns AFTER 
   COMP "USB_RegCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(0)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(0)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(1)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(1)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(10)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(10)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(11)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(11)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(12)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(12)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(13)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(13)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(14)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(14)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(15)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(15)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(2)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(2)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(3)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(3)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(4)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(4)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(5)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(5)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(6)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(6)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(7)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(7)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(8)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(8)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(9)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(9)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3224 - The clock USB_RegCLK associated with TIMEGRP "S_A_GRP" 
   OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK"; does not clock any registered 
   output components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns 
   AFTER COMP "USB_RegCLK"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLKFB
--------------------------------------------------------------------------------
Slack: 34.757ns (max period limit - period)
  Period: 20.800ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.987ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/RegCLKFB
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 35.557ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP 
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 642 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.801ns.
--------------------------------------------------------------------------------
Slack:                  13.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.224 - 0.248)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3
    SLICE_X45Y1.G1       net (fanout=5)        0.966   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
    SLICE_X45Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X42Y0.G2       net (fanout=1)        0.532   N562
    SLICE_X42Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X42Y0.F4       net (fanout=5)        0.025   N5
    SLICE_X42Y0.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X40Y1.G2       net (fanout=7)        0.558   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X40Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X40Y1.F3       net (fanout=2)        0.022   N4
    SLICE_X40Y1.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X41Y5.CE       net (fanout=2)        0.929   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X41Y5.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (3.745ns logic, 3.032ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  14.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/Granted (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.715ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 to Interfaces/INST_ZestSC1_Host/Granted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3
    SLICE_X45Y1.G1       net (fanout=5)        0.966   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
    SLICE_X45Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X42Y0.G2       net (fanout=1)        0.532   N562
    SLICE_X42Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X42Y0.F4       net (fanout=5)        0.025   N5
    SLICE_X42Y0.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X40Y1.G2       net (fanout=7)        0.558   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X40Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X41Y0.F4       net (fanout=2)        0.339   N4
    SLICE_X41Y0.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X38Y0.CE       net (fanout=1)        0.600   Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X38Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/Granted
                                                       Interfaces/INST_ZestSC1_Host/Granted
    -------------------------------------------------  ---------------------------
    Total                                      6.715ns (3.695ns logic, 3.020ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  14.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.547ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.224 - 0.248)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2
    SLICE_X45Y1.G3       net (fanout=6)        0.736   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(2)
    SLICE_X45Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X42Y0.G2       net (fanout=1)        0.532   N562
    SLICE_X42Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X42Y0.F4       net (fanout=5)        0.025   N5
    SLICE_X42Y0.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X40Y1.G2       net (fanout=7)        0.558   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X40Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X40Y1.F3       net (fanout=2)        0.022   N4
    SLICE_X40Y1.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X41Y5.CE       net (fanout=2)        0.929   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X41Y5.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      6.547ns (3.745ns logic, 2.802ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack:                  14.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.465ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.224 - 0.248)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3
    SLICE_X45Y1.G1       net (fanout=5)        0.966   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
    SLICE_X45Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X42Y0.G2       net (fanout=1)        0.532   N562
    SLICE_X42Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X41Y0.G2       net (fanout=5)        0.712   N5
    SLICE_X41Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001_SW0
    SLICE_X40Y1.F2       net (fanout=2)        0.160   N564
    SLICE_X40Y1.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X41Y5.CE       net (fanout=2)        0.929   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X41Y5.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (3.166ns logic, 3.299ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  14.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/Granted (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.485ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 to Interfaces/INST_ZestSC1_Host/Granted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2
    SLICE_X45Y1.G3       net (fanout=6)        0.736   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(2)
    SLICE_X45Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X42Y0.G2       net (fanout=1)        0.532   N562
    SLICE_X42Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X42Y0.F4       net (fanout=5)        0.025   N5
    SLICE_X42Y0.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X40Y1.G2       net (fanout=7)        0.558   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X40Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X41Y0.F4       net (fanout=2)        0.339   N4
    SLICE_X41Y0.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X38Y0.CE       net (fanout=1)        0.600   Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X38Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/Granted
                                                       Interfaces/INST_ZestSC1_Host/Granted
    -------------------------------------------------  ---------------------------
    Total                                      6.485ns (3.695ns logic, 2.790ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CK
  Location pin: SLICE_X34Y1.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CK
  Location pin: SLICE_X34Y1.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CK
  Location pin: SLICE_X34Y1.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/Granted/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/Granted/CK
  Location pin: SLICE_X38Y0.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/Granted/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/Granted/CK
  Location pin: SLICE_X38Y0.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP    
     "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1637 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.561ns.
--------------------------------------------------------------------------------
Slack:                  12.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/RegLastWR (FF)
  Destination:          myRST (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/RegLastWR to myRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.YQ      Tcko                  0.626   Interfaces/INST_ZestSC1_Host/RegLastWR
                                                       Interfaces/INST_ZestSC1_Host/RegLastWR
    SLICE_X14Y39.G1      net (fanout=1)        0.514   Interfaces/INST_ZestSC1_Host/RegLastWR
    SLICE_X14Y39.X       Tif5x                 0.843   myRST_not0001
                                                       myRST_not00011
                                                       myRST_not0001_f5
    C15.OCE              net (fanout=2)        5.054   myRST_not0001
    C15.OTCLK1           Tiooceck              0.524   IO(43)
                                                       myRST
    -------------------------------------------------  ---------------------------
    Total                                      7.561ns (1.993ns logic, 5.568ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_7 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y3.YQ       Tcko                  0.626   counter(6)
                                                       counter_7
    SLICE_X49Y6.G1       net (fanout=2)        0.905   counter(7)
    SLICE_X49Y6.COUT     Topcyg                0.904   counter_and0000_wg_cy(1)
                                                       counter_and0000_wg_lut(1)
                                                       counter_and0000_wg_cy(1)
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(1)
    SLICE_X49Y7.COUT     Tbyp                  0.111   counter_and0000_wg_cy(3)
                                                       counter_and0000_wg_cy(2)
                                                       counter_and0000_wg_cy(3)
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(3)
    SLICE_X49Y8.COUT     Tbyp                  0.111   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_cy(4)
                                                       counter_and0000_wg_cy(5)
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X49Y9.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X49Y10.XB      Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       3.873   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (2.666ns logic, 4.778ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  12.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.436ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_11 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y5.YQ       Tcko                  0.626   counter(10)
                                                       counter_11
    SLICE_X49Y6.G4       net (fanout=2)        0.897   counter(11)
    SLICE_X49Y6.COUT     Topcyg                0.904   counter_and0000_wg_cy(1)
                                                       counter_and0000_wg_lut(1)
                                                       counter_and0000_wg_cy(1)
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(1)
    SLICE_X49Y7.COUT     Tbyp                  0.111   counter_and0000_wg_cy(3)
                                                       counter_and0000_wg_cy(2)
                                                       counter_and0000_wg_cy(3)
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(3)
    SLICE_X49Y8.COUT     Tbyp                  0.111   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_cy(4)
                                                       counter_and0000_wg_cy(5)
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X49Y9.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X49Y10.XB      Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       3.873   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      7.436ns (2.666ns logic, 4.770ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  12.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/RegLastCS (FF)
  Destination:          myRST (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/RegLastCS to myRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.YQ      Tcko                  0.626   Interfaces/INST_ZestSC1_Host/RegLastCS
                                                       Interfaces/INST_ZestSC1_Host/RegLastCS
    SLICE_X14Y39.G4      net (fanout=1)        0.383   Interfaces/INST_ZestSC1_Host/RegLastCS
    SLICE_X14Y39.X       Tif5x                 0.843   myRST_not0001
                                                       myRST_not00011
                                                       myRST_not0001_f5
    C15.OCE              net (fanout=2)        5.054   myRST_not0001
    C15.OTCLK1           Tiooceck              0.524   IO(43)
                                                       myRST
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (1.993ns logic, 5.437ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  12.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_3 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y1.YQ       Tcko                  0.626   counter(2)
                                                       counter_3
    SLICE_X49Y8.G2       net (fanout=2)        1.027   counter(3)
    SLICE_X49Y8.COUT     Topcyg                0.904   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_lut(5)
                                                       counter_and0000_wg_cy(5)
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X49Y9.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X49Y10.XB      Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       3.873   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (2.444ns logic, 4.900ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.007ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.993ns (334.113MHz) (Tdcmpco)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X1Y1.CLK2X
  Clock network: LeonTheProfessional/clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: Interfaces/INST_SRAM/SramClkOut
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP         
"Interfaces_INST_SRAM_SramClkOut"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.316ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP
        "Interfaces_INST_SRAM_SramClkOut"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.316ns (759.878MHz) (Tcp)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.714285714 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5330383 paths analyzed, 10450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.535ns.
--------------------------------------------------------------------------------
Slack:                  1.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      26.361ns (Levels of Logic = 10)
  Clock Path Skew:      -0.174ns (0.618 - 0.792)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y22.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.G3       net (fanout=5)        4.190   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.Y        Tilo                  0.479   N1020
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(5)_SW0
    SLICE_X29Y21.BX      net (fanout=11)       2.321   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(5)
    SLICE_X29Y21.COUT    Tbxcy                 0.789   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(8)
    SLICE_X32Y37.G1      net (fanout=4)        3.616   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
    SLICE_X32Y37.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168
    SLICE_X32Y37.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168/O
    SLICE_X32Y37.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X31Y37.F3      net (fanout=1)        0.328   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X31Y37.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X14Y46.F1      net (fanout=8)        1.739   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X14Y46.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_1
    SLICE_X9Y25.G1       net (fanout=5)        2.088   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
    SLICE_X9Y25.Y        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000050
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_10_mux000081
    SLICE_X11Y22.F3      net (fanout=16)       0.697   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N931
    SLICE_X11Y22.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000010
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000010
    SLICE_X10Y26.F1      net (fanout=1)        0.811   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000010
    SLICE_X10Y26.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X0Y1.ADDRA11  net (fanout=6)        4.020   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X0Y1.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     26.361ns (6.537ns logic, 19.824ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  1.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      26.318ns (Levels of Logic = 10)
  Clock Path Skew:      -0.174ns (0.618 - 0.792)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y22.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.G3       net (fanout=5)        4.190   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.Y        Tilo                  0.479   N1020
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(5)_SW0
    SLICE_X29Y21.BX      net (fanout=11)       2.321   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(5)
    SLICE_X29Y21.COUT    Tbxcy                 0.789   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(8)
    SLICE_X32Y37.G1      net (fanout=4)        3.616   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
    SLICE_X32Y37.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168
    SLICE_X32Y37.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168/O
    SLICE_X32Y37.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X31Y37.F3      net (fanout=1)        0.328   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X31Y37.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X9Y44.G4       net (fanout=8)        2.149   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X9Y44.Y        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X6Y30.G4       net (fanout=6)        1.092   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X6Y30.Y        Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_2_mux00001
    SLICE_X11Y36.F3      net (fanout=11)       1.354   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux00001
    SLICE_X11Y36.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X10Y26.F3      net (fanout=1)        0.697   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X10Y26.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X0Y1.ADDRA11  net (fanout=6)        4.020   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X0Y1.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     26.318ns (6.537ns logic, 19.781ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  1.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      26.190ns (Levels of Logic = 10)
  Clock Path Skew:      -0.174ns (0.618 - 0.792)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y22.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.G3       net (fanout=5)        4.190   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.Y        Tilo                  0.479   N1020
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(5)_SW0
    SLICE_X29Y21.BX      net (fanout=11)       2.321   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(5)
    SLICE_X29Y21.COUT    Tbxcy                 0.789   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(8)
    SLICE_X32Y37.G1      net (fanout=4)        3.616   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
    SLICE_X32Y37.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168
    SLICE_X32Y37.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168/O
    SLICE_X32Y37.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X31Y37.F3      net (fanout=1)        0.328   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X31Y37.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X9Y44.G4       net (fanout=8)        2.149   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X9Y44.Y        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X6Y30.G4       net (fanout=6)        1.092   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X6Y30.Y        Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_2_mux00001
    SLICE_X11Y36.G4      net (fanout=11)       1.624   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux00001
    SLICE_X11Y36.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_7_mux000021
    SLICE_X10Y24.F1      net (fanout=1)        1.195   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_7_mux000021
    SLICE_X10Y24.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_7_mux000053
    RAMB16_X0Y1.ADDRA10  net (fanout=6)        3.124   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(7)
    RAMB16_X0Y1.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     26.190ns (6.537ns logic, 19.653ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      26.091ns (Levels of Logic = 10)
  Clock Path Skew:      -0.163ns (0.629 - 0.792)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y22.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.G3       net (fanout=5)        4.190   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.Y        Tilo                  0.479   N1020
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(5)_SW0
    SLICE_X29Y21.BX      net (fanout=11)       2.321   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(5)
    SLICE_X29Y21.COUT    Tbxcy                 0.789   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(8)
    SLICE_X32Y37.G1      net (fanout=4)        3.616   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
    SLICE_X32Y37.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168
    SLICE_X32Y37.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000168/O
    SLICE_X32Y37.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X31Y37.F3      net (fanout=1)        0.328   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X31Y37.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X9Y44.G4       net (fanout=8)        2.149   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X9Y44.Y        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X6Y30.G4       net (fanout=6)        1.092   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X6Y30.Y        Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_2_mux00001
    SLICE_X11Y39.G3      net (fanout=11)       1.110   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux00001
    SLICE_X11Y39.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_5_mux000021
    SLICE_X7Y21.F2       net (fanout=1)        1.579   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_5_mux000021
    SLICE_X7Y21.X        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_5_mux000053
    RAMB16_X0Y4.ADDRA8   net (fanout=6)        3.205   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(5)
    RAMB16_X0Y4.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     26.091ns (6.487ns logic, 19.604ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  1.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      26.046ns (Levels of Logic = 11)
  Clock Path Skew:      -0.174ns (0.618 - 0.792)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y22.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.G3       net (fanout=5)        4.190   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.e.op1_5
    SLICE_X19Y7.Y        Tilo                  0.479   N1020
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/bpdata_mux0000(5)_SW0
    SLICE_X29Y21.BX      net (fanout=11)       2.321   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(5)
    SLICE_X29Y21.COUT    Tbxcy                 0.789   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X29Y22.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X29Y23.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(10)
    SLICE_X39Y38.G4      net (fanout=4)        2.692   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
    SLICE_X39Y38.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/rin_f_pc(2)125
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000276
    SLICE_X31Y37.G4      net (fanout=1)        0.926   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000276
    SLICE_X31Y37.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000299
    SLICE_X31Y37.F4      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000299/O
    SLICE_X31Y37.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X14Y46.F1      net (fanout=8)        1.739   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X14Y46.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_1
    SLICE_X9Y25.G1       net (fanout=5)        2.088   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
    SLICE_X9Y25.Y        Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000050
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_10_mux000081
    SLICE_X11Y22.F3      net (fanout=16)       0.697   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N931
    SLICE_X11Y22.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000010
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000010
    SLICE_X10Y26.F1      net (fanout=1)        0.811   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000010
    SLICE_X10Y26.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X0Y1.ADDRA11  net (fanout=6)        4.020   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X0Y1.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[1].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     26.046ns (6.548ns logic, 19.498ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.714285714 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 28.000ns
  Low pulse: 14.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 28.000ns
  High pulse: 14.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - min period limit)
  Period: 28.000ns
  Min period limit: 2.376ns (420.875MHz) (Tbp)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 28.000ns
  Low pulse: 14.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y11.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 28.000ns
  High pulse: 14.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y11.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "S_WE_N" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.001ns.
--------------------------------------------------------------------------------
Slack:                  10.999ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.244ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       1.110   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      5.244ns (3.414ns logic, 1.830ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack:                  11.293ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       1.110   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (3.414ns logic, 1.488ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack:                  14.064ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_0 (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.168ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M6.OTCLK1            net (fanout=36)       0.775   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.168ns (-2.273ns logic, 2.105ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_0 to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M6.PAD               Tiockp                2.104   USB_StreamData(0)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_0
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.025ns.
--------------------------------------------------------------------------------
Slack:                  10.975ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       1.134   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (3.414ns logic, 1.854ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  11.269ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.926ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       1.134   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (3.414ns logic, 1.512ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack:                  14.064ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_1 (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.168ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N6.OTCLK1            net (fanout=36)       0.775   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.168ns (-2.273ns logic, 2.105ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_1 to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.PAD               Tiockp                2.104   USB_StreamData(1)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_1
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.057ns.
--------------------------------------------------------------------------------
Slack:                  9.943ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       2.166   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (3.414ns logic, 2.886ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  10.237ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       2.166   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (3.414ns logic, 2.544ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_10 (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_10 to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T13.PAD              Tiockp                2.104   USB_StreamData(10)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_10
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.022ns.
--------------------------------------------------------------------------------
Slack:                  9.978ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.265ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       2.131   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      6.265ns (3.414ns logic, 2.851ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  10.272ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       2.131   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      5.923ns (3.414ns logic, 2.509ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_11 (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_11 to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R13.PAD              Tiockp                2.104   USB_StreamData(11)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_11
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.251ns.
--------------------------------------------------------------------------------
Slack:                  11.749ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       0.360   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (3.414ns logic, 1.080ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack:                  12.043ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       0.360   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (3.414ns logic, 0.738ns route)
                                                       (82.2% logic, 17.8% route)

--------------------------------------------------------------------------------
Slack:                  14.058ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_12 (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.162ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T10.OTCLK1           net (fanout=36)       0.781   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.162ns (-2.273ns logic, 2.111ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_12 to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.PAD              Tiockp                2.104   USB_StreamData(12)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_12
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.057ns.
--------------------------------------------------------------------------------
Slack:                  9.943ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       2.166   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (3.414ns logic, 2.886ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  10.237ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       2.166   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (3.414ns logic, 2.544ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_13 (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_13 to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.PAD              Tiockp                2.104   USB_StreamData(13)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_13
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.118ns.
--------------------------------------------------------------------------------
Slack:                  9.882ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.361ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       2.227   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      6.361ns (3.414ns logic, 2.947ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  10.176ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.019ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       2.227   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (3.414ns logic, 2.605ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack:                  14.113ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_14 (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.217ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N12.OTCLK1           net (fanout=36)       0.726   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.217ns (-2.273ns logic, 2.056ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_14 to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.PAD              Tiockp                2.104   USB_StreamData(14)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_14
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.054ns.
--------------------------------------------------------------------------------
Slack:                  9.946ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       2.163   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (3.414ns logic, 2.883ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  10.240ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       2.163   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (3.414ns logic, 2.541ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  14.108ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_15 (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.212ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T14.OTCLK1           net (fanout=36)       0.731   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.212ns (-2.273ns logic, 2.061ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_15 to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.PAD              Tiockp                2.104   USB_StreamData(15)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_15
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.607ns.
--------------------------------------------------------------------------------
Slack:                  11.393ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       0.716   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (3.414ns logic, 1.436ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack:                  11.687ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.508ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       0.716   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (3.414ns logic, 1.094ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack:                  14.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_2 (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.145ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R7.OTCLK1            net (fanout=36)       0.798   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.145ns (-2.273ns logic, 2.128ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_2 to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.PAD               Tiockp                2.104   USB_StreamData(2)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_2
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.913ns.
--------------------------------------------------------------------------------
Slack:                  11.087ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.156ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       1.022   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      5.156ns (3.414ns logic, 1.742ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack:                  11.381ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       1.022   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (3.414ns logic, 1.400ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack:                  14.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_3 (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.145ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T7.OTCLK1            net (fanout=36)       0.798   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.145ns (-2.273ns logic, 2.128ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_3 to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.PAD               Tiockp                2.104   USB_StreamData(3)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_3
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.585ns.
--------------------------------------------------------------------------------
Slack:                  11.415ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       0.694   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (3.414ns logic, 1.414ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Slack:                  11.709ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       0.694   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (3.414ns logic, 1.072ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack:                  14.049ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_4 (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.153ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R10.OTCLK1           net (fanout=36)       0.790   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.153ns (-2.273ns logic, 2.120ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_4 to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.PAD              Tiockp                2.104   USB_StreamData(4)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_4
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.557ns.
--------------------------------------------------------------------------------
Slack:                  11.443ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       0.666   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (3.414ns logic, 1.386ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack:                  11.737ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.458ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       0.666   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      4.458ns (3.414ns logic, 1.044ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack:                  14.049ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_5 (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.153ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P10.OTCLK1           net (fanout=36)       0.790   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.153ns (-2.273ns logic, 2.120ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_5 to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.PAD              Tiockp                2.104   USB_StreamData(5)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_5
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.330ns.
--------------------------------------------------------------------------------
Slack:                  10.670ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.573ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       1.439   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      5.573ns (3.414ns logic, 2.159ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  10.964ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       1.439   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (3.414ns logic, 1.817ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_6 (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_6 to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.PAD              Tiockp                2.104   USB_StreamData(6)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_6
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.174ns.
--------------------------------------------------------------------------------
Slack:                  10.826ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       1.283   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (3.414ns logic, 2.003ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack:                  11.120ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.075ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       1.283   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (3.414ns logic, 1.661ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_7 (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_7 to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.PAD              Tiockp                2.104   USB_StreamData(7)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_7
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.330ns.
--------------------------------------------------------------------------------
Slack:                  10.670ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.573ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       1.439   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      5.573ns (3.414ns logic, 2.159ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  10.964ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       1.439   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (3.414ns logic, 1.817ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_8 (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_8 to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.PAD              Tiockp                2.104   USB_StreamData(8)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_8
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.175ns.
--------------------------------------------------------------------------------
Slack:                  10.825ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.418ns (Levels of Logic = 2)
  Clock Path Delay:     -0.243ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y5.CLK      net (fanout=36)       0.700   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.243ns (-2.273ns logic, 2.030ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y5.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.G2       net (fanout=2)        0.720   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       1.284   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      5.418ns (3.414ns logic, 2.004ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack:                  11.119ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.076ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.G4       net (fanout=7)        0.378   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X41Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       1.284   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      5.076ns (3.414ns logic, 1.662ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_9 (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_9 to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.PAD              Tiockp                2.104   USB_StreamData(9)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_9
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(0)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.544ns.
--------------------------------------------------------------------------------
Slack:                  2.456ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 2)
  Clock Path Delay:     -1.015ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X34Y0.F3       net (fanout=2)        0.613   USB_StreamFlags_n_0_IBUF
    SLICE_X34Y0.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not00011
    SLICE_X35Y0.CE       net (fanout=1)        1.191   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
    SLICE_X35Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (1.725ns logic, 1.804ns route)
                                                       (48.9% logic, 51.1% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X35Y0.CLK      net (fanout=36)       0.632   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.015ns (-2.712ns logic, 1.697ns route)

--------------------------------------------------------------------------------
Slack:                  4.027ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 2)
  Clock Path Delay:     -1.015ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X35Y0.G2       net (fanout=2)        0.736   USB_StreamFlags_n_0_IBUF
    SLICE_X35Y0.CLK      Tgck                  0.550   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (1.222ns logic, 0.736ns route)
                                                       (62.4% logic, 37.6% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X35Y0.CLK      net (fanout=36)       0.632   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.015ns (-2.712ns logic, 1.697ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(1)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.200ns.
--------------------------------------------------------------------------------
Slack:                  1.800ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 2)
  Clock Path Delay:     -1.015ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X35Y1.F2       net (fanout=2)        1.610   USB_StreamFlags_n_1_IBUF
    SLICE_X35Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not00011
    SLICE_X35Y1.CE       net (fanout=1)        0.900   Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not0001
    SLICE_X35Y1.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (1.675ns logic, 2.510ns route)
                                                       (40.0% logic, 60.0% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X35Y1.CLK      net (fanout=36)       0.632   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.015ns (-2.712ns logic, 1.697ns route)

--------------------------------------------------------------------------------
Slack:                  3.199ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 2)
  Clock Path Delay:     -1.015ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X35Y1.G2       net (fanout=2)        1.564   USB_StreamFlags_n_1_IBUF
    SLICE_X35Y1.CLK      Tgck                  0.550   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (1.222ns logic, 1.564ns route)
                                                       (43.9% logic, 56.1% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X35Y1.CLK      net (fanout=36)       0.632   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.015ns (-2.712ns logic, 1.697ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.531ns.
--------------------------------------------------------------------------------
Slack:                  3.469ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 2)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y1.CLK      net (fanout=36)       0.743   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-2.273ns logic, 2.073ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X38Y1.G3       net (fanout=4)        0.703   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X38Y1.Y        Tilo                  0.529   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        0.316   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (3.712ns logic, 1.019ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack:                  3.590ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.605ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X40Y0.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X38Y1.G2       net (fanout=3)        0.577   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X38Y1.Y        Tilo                  0.529   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        0.316   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (3.712ns logic, 0.893ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.588ns.
--------------------------------------------------------------------------------
Slack:                  2.412ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.788ns (Levels of Logic = 3)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y1.CLK      net (fanout=36)       0.743   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-2.273ns logic, 2.073ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X34Y1.G1       net (fanout=4)        0.582   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X34Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n_SW0
    SLICE_X34Y0.G3       net (fanout=2)        0.032   N305
    SLICE_X34Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.933   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (4.241ns logic, 1.547ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack:                  2.654ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.541ns (Levels of Logic = 2)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X40Y0.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X34Y0.G2       net (fanout=3)        0.896   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X34Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.933   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (3.712ns logic, 1.829ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack:                  2.991ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.201ns (Levels of Logic = 2)
  Clock Path Delay:     -0.192ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.751   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.192ns (-2.273ns logic, 2.081ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    SLICE_X34Y0.G1       net (fanout=8)        0.556   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
    SLICE_X34Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.933   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.201ns (3.712ns logic, 1.489ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack:                  3.130ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.070ns (Levels of Logic = 2)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X35Y0.CLK      net (fanout=36)       0.743   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-2.273ns logic, 2.073ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X34Y0.G4       net (fanout=7)        0.425   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X34Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.933   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.070ns (3.712ns logic, 1.358ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.289ns.
--------------------------------------------------------------------------------
Slack:                  3.711ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamSLWR_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 1)
  Clock Path Delay:     -0.195ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X41Y1.CLK      net (fanout=36)       0.748   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.195ns (-2.273ns logic, 2.078ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamSLWR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.O1                net (fanout=7)        1.301   Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.PAD               Tioop                 2.557   USB_StreamSLWR_n
                                                       USB_StreamSLWR_n_OBUF
                                                       USB_StreamSLWR_n
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (3.183ns logic, 1.301ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns AFTER COMP 
"USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_StreamCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_StreamCLK                   |     20.800ns|      8.700ns|      6.801ns|            0|            0|            0|          642|
| TS_Interfaces_INST_ZestSC1_Hos|     20.800ns|      6.801ns|          N/A|            0|            0|          642|            0|
| t_StreamCLKFB                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RegCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RegCLK                      |     20.000ns|      5.987ns|     18.954ns|            0|            0|            0|      5332020|
| TS_Interfaces_INST_ZestSC1_Hos|     20.000ns|      7.561ns|     18.954ns|            0|            0|         1637|      5330383|
| t_RegCLKFB                    |             |             |             |             |             |             |             |
|  TS_Interfaces_INST_SRAM_SramC|     20.000ns|      1.316ns|          N/A|            0|            0|            0|            0|
|  lkOut                        |             |             |             |             |             |             |             |
|  TS_LeonTheProfessional_clkgen|     28.000ns|     26.535ns|          N/A|            0|            0|      5330383|            0|
|  0_xc3s_v_clk0B               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USB_StreamCLK
--------------------+------------+------------+--------------------------------------+--------+
                    |Max Setup to|Max Hold to |                                      | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s)                     | Phase  |
--------------------+------------+------------+--------------------------------------+--------+
USB_StreamFlags_n(0)|    4.544(R)|   -1.369(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamFlags_n(1)|    5.200(R)|   -2.031(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
--------------------+------------+------------+--------------------------------------+--------+

Clock USB_StreamCLK to Pad
------------------+------------+--------------------------------------+--------+
                  | clk (edge) |                                      | Clock  |
Destination       |   to PAD   |Internal Clock(s)                     | Phase  |
------------------+------------+--------------------------------------+--------+
USB_StreamData(0) |    5.001(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(1) |    5.025(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(2) |    4.607(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(3) |    4.913(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(4) |    4.585(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(5) |    4.557(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(6) |    5.330(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(7) |    5.174(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(8) |    5.330(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(9) |    5.175(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(10)|    6.057(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(11)|    6.022(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(12)|    4.251(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(13)|    6.057(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(14)|    6.118(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(15)|    6.054(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLOE_n  |    4.531(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLRD_n  |    5.588(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLWR_n  |    4.289(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
------------------+------------+--------------------------------------+--------+

Clock to Setup on destination clock USB_RegCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_RegCLK     |   26.535|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USB_StreamCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_StreamCLK  |    6.801|         |         |         |
---------------+---------+---------+---------+---------+

COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(0)                              |        5.001|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(1)                              |        5.025|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(10)                             |        6.057|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(11)                             |        6.022|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(12)                             |        4.251|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(13)                             |        6.057|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(14)                             |        6.118|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(15)                             |        6.054|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(2)                              |        4.607|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(3)                              |        4.913|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(4)                              |        4.585|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(5)                              |        4.557|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(6)                              |        5.330|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(7)                              |        5.174|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(8)                              |        5.330|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(9)                              |        5.175|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLOE_n                               |        4.531|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLRD_n                               |        5.588|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLWR_n                               |        4.289|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5332721 paths, 0 nets, and 38865 connections

Design statistics:
   Minimum period:  26.535ns{1}   (Maximum frequency:  37.686MHz)
   Minimum input required time before clock:   5.200ns
   Minimum output required time after clock:   6.118ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar  7 22:20:08 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 443 MB



