/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module qmult(a, b, c);
  output [31:0] c;
  input [31:0] b;
  input [31:0] a;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21809 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21808 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21807 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21806 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21805 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21804 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21803 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21802 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21801 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21800 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21799 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21798 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21797 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21796 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21795 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21794 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21793 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21792 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21791 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21790 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21789 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21788 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21787 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21786 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21785 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21784 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21783 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21782 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21781 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21780 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21779 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21778 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21777 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21776 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21775 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21774 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21773 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21772 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21771 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21770 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21769 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21768 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21767 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21766 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21765 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21764 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21763 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21762 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21761 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21760 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21759 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21758 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21757 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21756 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21755 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21754 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21753 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21752 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21751 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21750 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21749 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21748 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21747 ;
  wire \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21746 ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c ;
  (* hdlname = "comp_r a" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qtwosComp.v:22.19-22.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:44.19-44.50" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [30:0] \$auto$rs_design_edit.cc:821:execute$21811.comp_r.a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:24.20-24.21" *)
  wire [31:0] \$auto$rs_design_edit.cc:821:execute$21811.c ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:32.16-32.22" *)
  wire [63:0] \$auto$rs_design_edit.cc:821:execute$21811.b_mult ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:23.19-23.20" *)
  wire [31:0] \$auto$rs_design_edit.cc:821:execute$21811.b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:31.16-31.22" *)
  wire [63:0] \$auto$rs_design_edit.cc:821:execute$21811.a_mult ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:22.19-22.20" *)
  wire [31:0] \$auto$rs_design_edit.cc:821:execute$21811.a ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$b ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$a ;
  (* hdlname = "comp_r a" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:44.19-44.50|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qtwosComp.v:22.19-22.20" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [30:0] \comp_r.a ;
  wire [31:0] \$iopadmap$c ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:24.20-24.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:24.20-24.21" *)
  wire [31:0] c;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:23.19-23.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:23.19-23.20" *)
  wire [31:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:22.19-22.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:22.19-22.20" *)
  wire [31:0] a;
  wire \$auto$rs_design_edit.cc:568:execute$21746 ;
  wire \$auto$rs_design_edit.cc:568:execute$21747 ;
  wire \$auto$rs_design_edit.cc:568:execute$21748 ;
  wire \$auto$rs_design_edit.cc:568:execute$21749 ;
  wire \$auto$rs_design_edit.cc:568:execute$21750 ;
  wire \$auto$rs_design_edit.cc:568:execute$21751 ;
  wire \$auto$rs_design_edit.cc:568:execute$21752 ;
  wire \$auto$rs_design_edit.cc:568:execute$21753 ;
  wire \$auto$rs_design_edit.cc:568:execute$21754 ;
  wire \$auto$rs_design_edit.cc:568:execute$21755 ;
  wire \$auto$rs_design_edit.cc:568:execute$21756 ;
  wire \$auto$rs_design_edit.cc:568:execute$21757 ;
  wire \$auto$rs_design_edit.cc:568:execute$21758 ;
  wire \$auto$rs_design_edit.cc:568:execute$21759 ;
  wire \$auto$rs_design_edit.cc:568:execute$21760 ;
  wire \$auto$rs_design_edit.cc:568:execute$21761 ;
  wire \$auto$rs_design_edit.cc:568:execute$21762 ;
  wire \$auto$rs_design_edit.cc:568:execute$21763 ;
  wire \$auto$rs_design_edit.cc:568:execute$21764 ;
  wire \$auto$rs_design_edit.cc:568:execute$21765 ;
  wire \$auto$rs_design_edit.cc:568:execute$21766 ;
  wire \$auto$rs_design_edit.cc:568:execute$21767 ;
  wire \$auto$rs_design_edit.cc:568:execute$21768 ;
  wire \$auto$rs_design_edit.cc:568:execute$21769 ;
  wire \$auto$rs_design_edit.cc:568:execute$21770 ;
  wire \$auto$rs_design_edit.cc:568:execute$21771 ;
  wire \$auto$rs_design_edit.cc:568:execute$21772 ;
  wire \$auto$rs_design_edit.cc:568:execute$21773 ;
  wire \$auto$rs_design_edit.cc:568:execute$21774 ;
  wire \$auto$rs_design_edit.cc:568:execute$21775 ;
  wire \$auto$rs_design_edit.cc:568:execute$21776 ;
  wire \$auto$rs_design_edit.cc:568:execute$21777 ;
  wire \$auto$rs_design_edit.cc:568:execute$21778 ;
  wire \$auto$rs_design_edit.cc:568:execute$21779 ;
  wire \$auto$rs_design_edit.cc:568:execute$21780 ;
  wire \$auto$rs_design_edit.cc:568:execute$21781 ;
  wire \$auto$rs_design_edit.cc:568:execute$21782 ;
  wire \$auto$rs_design_edit.cc:568:execute$21783 ;
  wire \$auto$rs_design_edit.cc:568:execute$21784 ;
  wire \$auto$rs_design_edit.cc:568:execute$21785 ;
  wire \$auto$rs_design_edit.cc:568:execute$21786 ;
  wire \$auto$rs_design_edit.cc:568:execute$21787 ;
  wire \$auto$rs_design_edit.cc:568:execute$21788 ;
  wire \$auto$rs_design_edit.cc:568:execute$21789 ;
  wire \$auto$rs_design_edit.cc:568:execute$21790 ;
  wire \$auto$rs_design_edit.cc:568:execute$21791 ;
  wire \$auto$rs_design_edit.cc:568:execute$21792 ;
  wire \$auto$rs_design_edit.cc:568:execute$21793 ;
  wire \$auto$rs_design_edit.cc:568:execute$21794 ;
  wire \$auto$rs_design_edit.cc:568:execute$21795 ;
  wire \$auto$rs_design_edit.cc:568:execute$21796 ;
  wire \$auto$rs_design_edit.cc:568:execute$21797 ;
  wire \$auto$rs_design_edit.cc:568:execute$21798 ;
  wire \$auto$rs_design_edit.cc:568:execute$21799 ;
  wire \$auto$rs_design_edit.cc:568:execute$21800 ;
  wire \$auto$rs_design_edit.cc:568:execute$21801 ;
  wire \$auto$rs_design_edit.cc:568:execute$21802 ;
  wire \$auto$rs_design_edit.cc:568:execute$21803 ;
  wire \$auto$rs_design_edit.cc:568:execute$21804 ;
  wire \$auto$rs_design_edit.cc:568:execute$21805 ;
  wire \$auto$rs_design_edit.cc:568:execute$21806 ;
  wire \$auto$rs_design_edit.cc:568:execute$21807 ;
  wire \$auto$rs_design_edit.cc:568:execute$21808 ;
  wire \$auto$rs_design_edit.cc:568:execute$21809 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_31  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [31]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21803 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_4  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [4]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21804 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_5  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [5]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21805 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_6  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [6]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21806 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_7  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [7]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21807 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_8  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [8]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21808 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_9  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [9]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21809 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c  (
    .I(\$auto$rs_design_edit.cc:821:execute$21811.comp_r.a [0]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_1  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [1]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_10  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [10]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_11  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [11]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_12  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [12]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_13  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [13]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_14  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [14]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_15  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [15]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_16  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [16]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_17  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [17]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_18  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [18]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_19  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [19]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_2  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [2]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_20  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [20]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_21  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [21]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_22  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [22]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_23  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [23]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_24  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [24]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_25  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [25]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_26  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [26]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_27  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [27]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_28  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [28]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_29  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [29]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_3  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [3]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_30  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [30]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_31  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [31]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_4  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [4]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_5  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [5]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_6  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [6]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_7  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [7]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_8  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [8]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.c_9  (
    .I(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c [9]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.c [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a  (
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21746 ),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [0]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_1  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [1]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21747 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_10  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [10]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21748 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_11  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [11]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21749 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_12  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [12]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21750 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_13  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [13]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21751 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_14  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [14]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21752 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_15  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [15]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21753 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_16  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [16]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21754 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_17  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [17]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21755 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_18  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [18]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21756 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_19  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [19]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21757 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_2  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [2]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21758 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_20  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [20]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21759 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_21  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [21]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21760 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_22  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [22]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21761 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_23  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [23]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21762 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_24  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [24]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21763 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_25  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [25]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21764 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_26  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [26]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21765 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_27  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [27]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21766 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_28  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [28]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21767 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_29  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [29]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21768 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_3  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [3]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21769 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_30  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [30]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21770 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_31  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [31]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21771 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_4  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [4]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21772 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_5  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [5]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21773 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_6  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [6]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21774 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_7  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [7]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21775 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_8  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [8]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21776 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.a_9  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.a_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.a [9]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21777 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b  (
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21778 ),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [0]),
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_1  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [1]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21779 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_10  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [10]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21780 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_11  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [11]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21781 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_12  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [12]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21782 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_13  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [13]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21783 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_14  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [14]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21784 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_15  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [15]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21785 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_16  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [16]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21786 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_17  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [17]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21787 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_18  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [18]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21788 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_19  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [19]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21789 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_2  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [2]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21790 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_20  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [20]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21791 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_21  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [21]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21792 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_22  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [22]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21793 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_23  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [23]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21794 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_24  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [24]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21795 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_25  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [25]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21796 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_26  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [26]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21797 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_27  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [27]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21798 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_28  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [28]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21799 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_29  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [29]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21800 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_3  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [3]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21801 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$qmult.b_30  (
    .O(\$auto$rs_design_edit.cc:821:execute$21811.b_mult [0]),
    .I(\$auto$rs_design_edit.cc:821:execute$21811.b [30]),
    .EN(\$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21802 )
  );
  fabric_qmult \$auto$rs_design_edit.cc:819:execute$21810  (
    .\$auto$rs_design_edit.cc:568:execute$21809 (\$auto$rs_design_edit.cc:568:execute$21809 ),
    .\$auto$rs_design_edit.cc:568:execute$21808 (\$auto$rs_design_edit.cc:568:execute$21808 ),
    .\$auto$rs_design_edit.cc:568:execute$21807 (\$auto$rs_design_edit.cc:568:execute$21807 ),
    .\$auto$rs_design_edit.cc:568:execute$21806 (\$auto$rs_design_edit.cc:568:execute$21806 ),
    .\$auto$rs_design_edit.cc:568:execute$21805 (\$auto$rs_design_edit.cc:568:execute$21805 ),
    .\$auto$rs_design_edit.cc:568:execute$21804 (\$auto$rs_design_edit.cc:568:execute$21804 ),
    .\$auto$rs_design_edit.cc:568:execute$21803 (\$auto$rs_design_edit.cc:568:execute$21803 ),
    .\$auto$rs_design_edit.cc:568:execute$21802 (\$auto$rs_design_edit.cc:568:execute$21802 ),
    .\$auto$rs_design_edit.cc:568:execute$21801 (\$auto$rs_design_edit.cc:568:execute$21801 ),
    .\$auto$rs_design_edit.cc:568:execute$21800 (\$auto$rs_design_edit.cc:568:execute$21800 ),
    .\$auto$rs_design_edit.cc:568:execute$21799 (\$auto$rs_design_edit.cc:568:execute$21799 ),
    .\$auto$rs_design_edit.cc:568:execute$21798 (\$auto$rs_design_edit.cc:568:execute$21798 ),
    .\$auto$rs_design_edit.cc:568:execute$21797 (\$auto$rs_design_edit.cc:568:execute$21797 ),
    .\$auto$rs_design_edit.cc:568:execute$21796 (\$auto$rs_design_edit.cc:568:execute$21796 ),
    .\$auto$rs_design_edit.cc:568:execute$21795 (\$auto$rs_design_edit.cc:568:execute$21795 ),
    .\$auto$rs_design_edit.cc:568:execute$21794 (\$auto$rs_design_edit.cc:568:execute$21794 ),
    .\$auto$rs_design_edit.cc:568:execute$21793 (\$auto$rs_design_edit.cc:568:execute$21793 ),
    .\$auto$rs_design_edit.cc:568:execute$21792 (\$auto$rs_design_edit.cc:568:execute$21792 ),
    .\$auto$rs_design_edit.cc:568:execute$21791 (\$auto$rs_design_edit.cc:568:execute$21791 ),
    .\$auto$rs_design_edit.cc:568:execute$21790 (\$auto$rs_design_edit.cc:568:execute$21790 ),
    .\$auto$rs_design_edit.cc:568:execute$21789 (\$auto$rs_design_edit.cc:568:execute$21789 ),
    .\$auto$rs_design_edit.cc:568:execute$21788 (\$auto$rs_design_edit.cc:568:execute$21788 ),
    .\$auto$rs_design_edit.cc:568:execute$21787 (\$auto$rs_design_edit.cc:568:execute$21787 ),
    .\$auto$rs_design_edit.cc:568:execute$21786 (\$auto$rs_design_edit.cc:568:execute$21786 ),
    .\$auto$rs_design_edit.cc:568:execute$21785 (\$auto$rs_design_edit.cc:568:execute$21785 ),
    .\$auto$rs_design_edit.cc:568:execute$21784 (\$auto$rs_design_edit.cc:568:execute$21784 ),
    .\$auto$rs_design_edit.cc:568:execute$21783 (\$auto$rs_design_edit.cc:568:execute$21783 ),
    .\$auto$rs_design_edit.cc:568:execute$21782 (\$auto$rs_design_edit.cc:568:execute$21782 ),
    .\$auto$rs_design_edit.cc:568:execute$21781 (\$auto$rs_design_edit.cc:568:execute$21781 ),
    .\$auto$rs_design_edit.cc:568:execute$21780 (\$auto$rs_design_edit.cc:568:execute$21780 ),
    .\$auto$rs_design_edit.cc:568:execute$21779 (\$auto$rs_design_edit.cc:568:execute$21779 ),
    .\$auto$rs_design_edit.cc:568:execute$21778 (\$auto$rs_design_edit.cc:568:execute$21778 ),
    .\$auto$rs_design_edit.cc:568:execute$21777 (\$auto$rs_design_edit.cc:568:execute$21777 ),
    .\$auto$rs_design_edit.cc:568:execute$21776 (\$auto$rs_design_edit.cc:568:execute$21776 ),
    .\$auto$rs_design_edit.cc:568:execute$21775 (\$auto$rs_design_edit.cc:568:execute$21775 ),
    .\$auto$rs_design_edit.cc:568:execute$21774 (\$auto$rs_design_edit.cc:568:execute$21774 ),
    .\$auto$rs_design_edit.cc:568:execute$21773 (\$auto$rs_design_edit.cc:568:execute$21773 ),
    .\$auto$rs_design_edit.cc:568:execute$21772 (\$auto$rs_design_edit.cc:568:execute$21772 ),
    .\$auto$rs_design_edit.cc:568:execute$21771 (\$auto$rs_design_edit.cc:568:execute$21771 ),
    .\$auto$rs_design_edit.cc:568:execute$21770 (\$auto$rs_design_edit.cc:568:execute$21770 ),
    .\$auto$rs_design_edit.cc:568:execute$21769 (\$auto$rs_design_edit.cc:568:execute$21769 ),
    .\$auto$rs_design_edit.cc:568:execute$21768 (\$auto$rs_design_edit.cc:568:execute$21768 ),
    .\$auto$rs_design_edit.cc:568:execute$21767 (\$auto$rs_design_edit.cc:568:execute$21767 ),
    .\$auto$rs_design_edit.cc:568:execute$21766 (\$auto$rs_design_edit.cc:568:execute$21766 ),
    .\$auto$rs_design_edit.cc:568:execute$21765 (\$auto$rs_design_edit.cc:568:execute$21765 ),
    .\$auto$rs_design_edit.cc:568:execute$21764 (\$auto$rs_design_edit.cc:568:execute$21764 ),
    .\$auto$rs_design_edit.cc:568:execute$21763 (\$auto$rs_design_edit.cc:568:execute$21763 ),
    .\$auto$rs_design_edit.cc:568:execute$21762 (\$auto$rs_design_edit.cc:568:execute$21762 ),
    .\$auto$rs_design_edit.cc:568:execute$21761 (\$auto$rs_design_edit.cc:568:execute$21761 ),
    .\$auto$rs_design_edit.cc:568:execute$21760 (\$auto$rs_design_edit.cc:568:execute$21760 ),
    .\$auto$rs_design_edit.cc:568:execute$21759 (\$auto$rs_design_edit.cc:568:execute$21759 ),
    .\$auto$rs_design_edit.cc:568:execute$21758 (\$auto$rs_design_edit.cc:568:execute$21758 ),
    .\$auto$rs_design_edit.cc:568:execute$21757 (\$auto$rs_design_edit.cc:568:execute$21757 ),
    .\$auto$rs_design_edit.cc:568:execute$21756 (\$auto$rs_design_edit.cc:568:execute$21756 ),
    .\$auto$rs_design_edit.cc:568:execute$21755 (\$auto$rs_design_edit.cc:568:execute$21755 ),
    .\$auto$rs_design_edit.cc:568:execute$21754 (\$auto$rs_design_edit.cc:568:execute$21754 ),
    .\$auto$rs_design_edit.cc:568:execute$21753 (\$auto$rs_design_edit.cc:568:execute$21753 ),
    .\$auto$rs_design_edit.cc:568:execute$21752 (\$auto$rs_design_edit.cc:568:execute$21752 ),
    .\$auto$rs_design_edit.cc:568:execute$21751 (\$auto$rs_design_edit.cc:568:execute$21751 ),
    .\$auto$rs_design_edit.cc:568:execute$21750 (\$auto$rs_design_edit.cc:568:execute$21750 ),
    .\$auto$rs_design_edit.cc:568:execute$21749 (\$auto$rs_design_edit.cc:568:execute$21749 ),
    .\$auto$rs_design_edit.cc:568:execute$21748 (\$auto$rs_design_edit.cc:568:execute$21748 ),
    .\$auto$rs_design_edit.cc:568:execute$21747 (\$auto$rs_design_edit.cc:568:execute$21747 ),
    .\$auto$rs_design_edit.cc:568:execute$21746 (\$auto$rs_design_edit.cc:568:execute$21746 ),
    .\$iopadmap$c (\$iopadmap$c ),
    .\comp_r.a (\comp_r.a )
  );
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21809  = \$auto$rs_design_edit.cc:568:execute$21809 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21808  = \$auto$rs_design_edit.cc:568:execute$21808 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21807  = \$auto$rs_design_edit.cc:568:execute$21807 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21806  = \$auto$rs_design_edit.cc:568:execute$21806 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21805  = \$auto$rs_design_edit.cc:568:execute$21805 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21804  = \$auto$rs_design_edit.cc:568:execute$21804 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21803  = \$auto$rs_design_edit.cc:568:execute$21803 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21802  = \$auto$rs_design_edit.cc:568:execute$21802 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21801  = \$auto$rs_design_edit.cc:568:execute$21801 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21800  = \$auto$rs_design_edit.cc:568:execute$21800 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21799  = \$auto$rs_design_edit.cc:568:execute$21799 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21798  = \$auto$rs_design_edit.cc:568:execute$21798 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21797  = \$auto$rs_design_edit.cc:568:execute$21797 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21796  = \$auto$rs_design_edit.cc:568:execute$21796 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21795  = \$auto$rs_design_edit.cc:568:execute$21795 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21794  = \$auto$rs_design_edit.cc:568:execute$21794 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21793  = \$auto$rs_design_edit.cc:568:execute$21793 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21792  = \$auto$rs_design_edit.cc:568:execute$21792 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21791  = \$auto$rs_design_edit.cc:568:execute$21791 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21790  = \$auto$rs_design_edit.cc:568:execute$21790 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21789  = \$auto$rs_design_edit.cc:568:execute$21789 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21788  = \$auto$rs_design_edit.cc:568:execute$21788 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21787  = \$auto$rs_design_edit.cc:568:execute$21787 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21786  = \$auto$rs_design_edit.cc:568:execute$21786 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21785  = \$auto$rs_design_edit.cc:568:execute$21785 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21784  = \$auto$rs_design_edit.cc:568:execute$21784 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21783  = \$auto$rs_design_edit.cc:568:execute$21783 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21782  = \$auto$rs_design_edit.cc:568:execute$21782 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21781  = \$auto$rs_design_edit.cc:568:execute$21781 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21780  = \$auto$rs_design_edit.cc:568:execute$21780 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21779  = \$auto$rs_design_edit.cc:568:execute$21779 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21778  = \$auto$rs_design_edit.cc:568:execute$21778 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21777  = \$auto$rs_design_edit.cc:568:execute$21777 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21776  = \$auto$rs_design_edit.cc:568:execute$21776 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21775  = \$auto$rs_design_edit.cc:568:execute$21775 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21774  = \$auto$rs_design_edit.cc:568:execute$21774 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21773  = \$auto$rs_design_edit.cc:568:execute$21773 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21772  = \$auto$rs_design_edit.cc:568:execute$21772 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21771  = \$auto$rs_design_edit.cc:568:execute$21771 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21770  = \$auto$rs_design_edit.cc:568:execute$21770 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21769  = \$auto$rs_design_edit.cc:568:execute$21769 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21768  = \$auto$rs_design_edit.cc:568:execute$21768 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21767  = \$auto$rs_design_edit.cc:568:execute$21767 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21766  = \$auto$rs_design_edit.cc:568:execute$21766 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21765  = \$auto$rs_design_edit.cc:568:execute$21765 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21764  = \$auto$rs_design_edit.cc:568:execute$21764 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21763  = \$auto$rs_design_edit.cc:568:execute$21763 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21762  = \$auto$rs_design_edit.cc:568:execute$21762 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21761  = \$auto$rs_design_edit.cc:568:execute$21761 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21760  = \$auto$rs_design_edit.cc:568:execute$21760 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21759  = \$auto$rs_design_edit.cc:568:execute$21759 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21758  = \$auto$rs_design_edit.cc:568:execute$21758 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21757  = \$auto$rs_design_edit.cc:568:execute$21757 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21756  = \$auto$rs_design_edit.cc:568:execute$21756 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21755  = \$auto$rs_design_edit.cc:568:execute$21755 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21754  = \$auto$rs_design_edit.cc:568:execute$21754 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21753  = \$auto$rs_design_edit.cc:568:execute$21753 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21752  = \$auto$rs_design_edit.cc:568:execute$21752 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21751  = \$auto$rs_design_edit.cc:568:execute$21751 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21750  = \$auto$rs_design_edit.cc:568:execute$21750 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21749  = \$auto$rs_design_edit.cc:568:execute$21749 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21748  = \$auto$rs_design_edit.cc:568:execute$21748 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21747  = \$auto$rs_design_edit.cc:568:execute$21747 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$auto$rs_design_edit.cc:568:execute$21746  = \$auto$rs_design_edit.cc:568:execute$21746 ;
  assign \$flatten$auto$rs_design_edit.cc:821:execute$21811.$iopadmap$c  = \$iopadmap$c ;
  assign \$auto$rs_design_edit.cc:821:execute$21811.a  = a;
  assign \$auto$rs_design_edit.cc:821:execute$21811.b  = b;
  assign c = \$auto$rs_design_edit.cc:821:execute$21811.c ;
  assign \$auto$rs_design_edit.cc:821:execute$21811.comp_r.a  = \comp_r.a ;
endmodule
