###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 19 14:26:39 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.092
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.500
- Arrival Time                 17.770
= Slack Time                    2.730
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.519 |       |   0.272 |    3.002 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |    3.114 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |    3.163 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |    3.425 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |    3.539 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |    3.739 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.621 | 0.799 |   1.808 |    4.538 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.181 |   1.989 |    4.719 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.098 | 0.250 |   2.238 |    4.968 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.103 | 0.203 |   2.442 |    5.172 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.156 | 0.307 |   2.749 |    5.479 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.253 |   3.002 |    5.733 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.482 |   3.484 |    6.214 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.301 |   3.785 |    6.515 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.127 | 0.276 |   4.061 |    6.791 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.466 |   4.527 |    7.257 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.843 |    7.573 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.203 | 0.280 |   5.123 |    7.853 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.249 |   5.372 |    8.102 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.468 |   5.841 |    8.571 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.174 |    8.904 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.313 |   6.487 |    9.217 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   6.795 |    9.525 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.261 |   7.056 |    9.786 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.470 |   7.526 |   10.257 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |   7.862 |   10.593 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |   8.202 |   10.932 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   8.519 |   11.249 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M    | 0.298 | 0.427 |   8.946 |   11.676 | 
     | ALU/div_41/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.135 | 0.279 |   9.225 |   11.955 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   9.695 |   12.425 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |  10.035 |   12.765 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |  10.370 |   13.100 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |  10.710 |   13.440 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |  11.029 |   13.759 | 
     | ALU/div_41/U70                       | A v -> Y v   | AND2X1M    | 0.332 | 0.362 |  11.391 |   14.121 | 
     | ALU/div_41/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.281 |  11.672 |   14.402 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.469 |  12.141 |   14.871 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  12.482 |   15.212 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.338 |  12.819 |   15.550 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.133 | 0.342 |  13.162 |   15.892 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |  13.501 |   16.232 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.120 | 0.323 |  13.824 |   16.554 | 
     | ALU/div_41/U72                       | A v -> Y v   | AND2X1M    | 0.380 | 0.391 |  14.215 |   16.945 | 
     | ALU/div_41/U62                       | S0 v -> Y v  | CLKMX2X2M  | 0.103 | 0.273 |  14.488 |   17.218 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.464 |  14.952 |   17.682 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |  15.290 |   18.021 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |  15.631 |   18.361 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |  15.982 |   18.713 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  16.323 |   19.053 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.133 | 0.343 |  16.666 |   19.396 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.127 | 0.336 |  17.002 |   19.732 | 
     | ALU/U98                              | C0 v -> Y ^  | AOI222X1M  | 0.766 | 0.578 |  17.580 |   20.310 | 
     | ALU/U95                              | B ^ -> Y v   | NAND4X2M   | 0.209 | 0.190 |  17.769 |   20.500 | 
     | ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.209 | 0.000 |  17.770 |   20.500 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |   -2.458 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |   -2.346 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |   -2.297 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |   -2.035 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |   -1.921 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |   -1.877 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |   -1.640 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.092 |   -1.638 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.258 | 0.002 |   1.092 |   -1.638 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.093
- Setup                         0.394
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.499
- Arrival Time                 14.997
= Slack Time                    5.502
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.519 |       |   0.272 |    5.774 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |    5.886 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |    5.935 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |    6.197 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |    6.311 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |    6.511 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.621 | 0.799 |   1.808 |    7.310 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.181 |   1.989 |    7.491 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.098 | 0.250 |   2.238 |    7.740 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.103 | 0.203 |   2.442 |    7.944 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.156 | 0.307 |   2.749 |    8.251 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.253 |   3.002 |    8.504 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.482 |   3.484 |    8.986 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.301 |   3.785 |    9.287 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.127 | 0.276 |   4.061 |    9.563 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.466 |   4.527 |   10.029 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.843 |   10.345 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.203 | 0.280 |   5.123 |   10.625 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.249 |   5.372 |   10.874 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.468 |   5.841 |   11.343 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.174 |   11.676 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.313 |   6.487 |   11.989 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   6.795 |   12.297 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.261 |   7.056 |   12.558 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.470 |   7.526 |   13.028 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |   7.862 |   13.364 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |   8.202 |   13.704 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   8.519 |   14.021 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M    | 0.298 | 0.427 |   8.946 |   14.448 | 
     | ALU/div_41/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.135 | 0.279 |   9.225 |   14.727 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   9.695 |   15.197 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |  10.035 |   15.537 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |  10.370 |   15.872 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |  10.710 |   16.212 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |  11.029 |   16.531 | 
     | ALU/div_41/U70                       | A v -> Y v   | AND2X1M    | 0.332 | 0.362 |  11.391 |   16.893 | 
     | ALU/div_41/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.281 |  11.672 |   17.174 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.469 |  12.141 |   17.643 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  12.482 |   17.984 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.338 |  12.819 |   18.321 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.133 | 0.342 |  13.162 |   18.664 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |  13.501 |   19.003 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.120 | 0.323 |  13.824 |   19.326 | 
     | ALU/div_41/U72                       | A v -> Y v   | AND2X1M    | 0.380 | 0.391 |  14.215 |   19.717 | 
     | ALU/U44                              | C0 v -> Y ^  | AOI222X1M  | 0.677 | 0.579 |  14.794 |   20.296 | 
     | ALU/U41                              | B ^ -> Y v   | NAND4X2M   | 0.217 | 0.203 |  14.997 |   20.499 | 
     | ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.217 | 0.000 |  14.997 |   20.499 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |   -5.230 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |   -5.118 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |   -5.069 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |   -4.807 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |   -4.693 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |   -4.649 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |   -4.412 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.093 |   -4.409 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.258 | 0.003 |   1.093 |   -4.409 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.093
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.488
- Arrival Time                 12.102
= Slack Time                    8.386
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.519 |       |   0.272 |    8.659 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |    8.771 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |    8.820 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |    9.081 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |    9.195 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |    9.395 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.621 | 0.799 |   1.808 |   10.194 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.181 |   1.989 |   10.375 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.098 | 0.250 |   2.238 |   10.625 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.103 | 0.203 |   2.442 |   10.828 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.156 | 0.307 |   2.749 |   11.136 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.253 |   3.002 |   11.389 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.482 |   3.484 |   11.871 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.301 |   3.785 |   12.172 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.127 | 0.276 |   4.061 |   12.447 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.466 |   4.527 |   12.914 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.843 |   13.229 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.203 | 0.280 |   5.123 |   13.510 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.249 |   5.372 |   13.759 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.468 |   5.841 |   14.227 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.174 |   14.561 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.313 |   6.487 |   14.874 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   6.795 |   15.181 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.261 |   7.056 |   15.443 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.470 |   7.526 |   15.913 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |   7.862 |   16.249 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |   8.202 |   16.588 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   8.519 |   16.906 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M    | 0.298 | 0.427 |   8.946 |   17.332 | 
     | ALU/div_41/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.135 | 0.279 |   9.225 |   17.611 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   9.695 |   18.082 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |  10.035 |   18.421 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |  10.370 |   18.757 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |  10.710 |   19.097 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |  11.029 |   19.416 | 
     | ALU/div_41/U70                       | A v -> Y v   | AND2X1M    | 0.332 | 0.362 |  11.391 |   19.777 | 
     | ALU/U115                             | B0 v -> Y ^  | AOI222X1M  | 0.579 | 0.466 |  11.857 |   20.243 | 
     | ALU/U113                             | D ^ -> Y v   | NAND4BX1M  | 0.270 | 0.245 |  12.102 |   20.488 | 
     | ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M  | 0.270 | 0.000 |  12.102 |   20.488 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |   -8.114 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |   -8.002 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |   -7.953 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |   -7.692 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |   -7.578 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |   -7.534 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |   -7.297 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.093 |   -7.293 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.258 | 0.003 |   1.093 |   -7.293 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.093
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.487
- Arrival Time                  9.654
= Slack Time                   10.832
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.519 |       |   0.272 |   11.105 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   11.216 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   11.265 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   11.527 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   11.641 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   11.841 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.621 | 0.799 |   1.808 |   12.640 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.181 |   1.989 |   12.821 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.098 | 0.250 |   2.238 |   13.071 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.103 | 0.203 |   2.442 |   13.274 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.156 | 0.307 |   2.749 |   13.581 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.253 |   3.002 |   13.835 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.482 |   3.484 |   14.316 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.301 |   3.785 |   14.617 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.127 | 0.276 |   4.061 |   14.893 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.466 |   4.527 |   15.359 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.843 |   15.675 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.203 | 0.280 |   5.123 |   15.955 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.249 |   5.372 |   16.205 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.468 |   5.841 |   16.673 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.174 |   17.006 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.313 |   6.487 |   17.320 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   6.795 |   17.627 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.261 |   7.056 |   17.888 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.470 |   7.526 |   18.359 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |   7.862 |   18.695 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.339 |   8.202 |   19.034 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   8.519 |   19.352 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M    | 0.298 | 0.427 |   8.946 |   19.778 | 
     | ALU/U119                             | B0 v -> Y ^  | AOI222X1M  | 0.576 | 0.458 |   9.404 |   20.237 | 
     | ALU/U117                             | D ^ -> Y v   | NAND4BX1M  | 0.277 | 0.250 |   9.654 |   20.486 | 
     | ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M  | 0.277 | 0.000 |   9.654 |   20.487 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -10.560 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -10.448 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -10.399 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -10.138 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -10.024 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |   -9.980 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |   -9.742 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.093 |   -9.740 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.258 | 0.003 |   1.093 |   -9.740 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.518
- Arrival Time                  8.413
= Slack Time                   12.105
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.519 |       |   0.272 |   12.377 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   12.489 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   12.538 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   12.800 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   12.914 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   13.114 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   13.973 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.262 | 0.258 |   2.126 |   14.231 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.244 | 0.215 |   2.341 |   14.446 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.172 |   2.512 |   14.617 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   3.064 |   15.169 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   3.624 |   15.729 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.186 |   16.291 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   4.746 |   16.851 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   5.304 |   17.409 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.592 |   5.896 |   18.001 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   6.221 |   18.326 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.077 | 0.080 |   6.300 |   18.405 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.139 | 0.388 |   6.689 |   18.794 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.276 |   6.965 |   19.070 | 
     | ALU/mult_36/FS_1/U18         | A1 v -> Y v  | OA21X1M    | 0.140 | 0.409 |   7.374 |   19.479 | 
     | ALU/mult_36/FS_1/U13         | A1 v -> Y ^  | OAI21BX1M  | 0.381 | 0.279 |   7.653 |   19.758 | 
     | ALU/mult_36/FS_1/U11         | A1 ^ -> Y v  | OAI21X1M   | 0.120 | 0.143 |   7.796 |   19.901 | 
     | ALU/mult_36/FS_1/U3          | B0N v -> Y v | AOI21BX2M  | 0.061 | 0.180 |   7.976 |   20.081 | 
     | ALU/mult_36/FS_1/U6          | B v -> Y v   | XNOR2X2M   | 0.128 | 0.177 |   8.153 |   20.258 | 
     | ALU/U112                     | A0 v -> Y ^  | AOI22X1M   | 0.268 | 0.181 |   8.334 |   20.439 | 
     | ALU/U111                     | A ^ -> Y v   | NAND2X2M   | 0.130 | 0.080 |   8.413 |   20.518 | 
     | ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.130 | 0.000 |   8.413 |   20.518 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -11.833 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -11.721 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -11.672 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -11.410 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -11.296 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -11.252 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -11.015 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -11.011 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -11.011 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.518
- Arrival Time                  8.209
= Slack Time                   12.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.519 |       |   0.272 |   12.581 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   12.693 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   12.742 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   13.004 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   13.118 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   13.318 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   14.177 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.262 | 0.258 |   2.126 |   14.435 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.244 | 0.215 |   2.341 |   14.649 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.172 |   2.512 |   14.821 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   3.064 |   15.373 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   3.624 |   15.933 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.186 |   16.495 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   4.746 |   17.055 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   5.304 |   17.613 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.592 |   5.896 |   18.205 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   6.220 |   18.529 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.077 | 0.080 |   6.300 |   18.609 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.139 | 0.388 |   6.689 |   18.998 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.276 |   6.965 |   19.274 | 
     | ALU/mult_36/FS_1/U18         | A1 v -> Y v  | OA21X1M    | 0.140 | 0.409 |   7.374 |   19.683 | 
     | ALU/mult_36/FS_1/U13         | A1 v -> Y ^  | OAI21BX1M  | 0.381 | 0.279 |   7.653 |   19.962 | 
     | ALU/mult_36/FS_1/U12         | C ^ -> Y v   | XOR3XLM    | 0.190 | 0.291 |   7.944 |   20.253 | 
     | ALU/U110                     | A0 v -> Y ^  | AOI22X1M   | 0.252 | 0.186 |   8.131 |   20.439 | 
     | ALU/U109                     | A ^ -> Y v   | NAND2X2M   | 0.131 | 0.079 |   8.209 |   20.518 | 
     | ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.131 | 0.000 |   8.209 |   20.518 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -12.037 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -11.925 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -11.876 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -11.614 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -11.500 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -11.456 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -11.219 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -11.215 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -11.215 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.518
- Arrival Time                  7.786
= Slack Time                   12.732
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.519 |       |   0.272 |   13.005 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   13.116 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   13.165 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   13.427 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   13.541 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   13.741 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   14.600 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.262 | 0.258 |   2.126 |   14.858 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.244 | 0.215 |   2.341 |   15.073 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.172 |   2.512 |   15.245 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   3.064 |   15.796 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   3.624 |   16.357 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.186 |   16.918 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   4.746 |   17.478 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   5.304 |   18.037 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.592 |   5.896 |   18.629 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   6.221 |   18.953 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.077 | 0.080 |   6.300 |   19.033 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.139 | 0.388 |   6.689 |   19.421 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.276 |   6.965 |   19.697 | 
     | ALU/mult_36/FS_1/U18         | A1 v -> Y v  | OA21X1M    | 0.140 | 0.409 |   7.374 |   20.106 | 
     | ALU/mult_36/FS_1/U14         | A v -> Y v   | XNOR2X1M   | 0.123 | 0.160 |   7.534 |   20.266 | 
     | ALU/U108                     | A0 v -> Y ^  | AOI22X1M   | 0.259 | 0.174 |   7.707 |   20.440 | 
     | ALU/U107                     | A ^ -> Y v   | NAND2X2M   | 0.130 | 0.079 |   7.786 |   20.518 | 
     | ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.130 | 0.000 |   7.786 |   20.518 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -12.460 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -12.348 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -12.299 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -12.038 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -11.924 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -11.880 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -11.642 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -11.638 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -11.638 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.093
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.492
- Arrival Time                  7.450
= Slack Time                   13.041
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.519 |       |   0.272 |   13.314 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   13.425 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   13.474 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   13.736 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   13.850 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   14.050 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.621 | 0.799 |   1.808 |   14.849 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.181 |   1.989 |   15.030 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.098 | 0.250 |   2.238 |   15.280 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.103 | 0.203 |   2.442 |   15.483 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.156 | 0.307 |   2.749 |   15.790 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.253 |   3.002 |   16.044 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.482 |   3.484 |   16.525 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.301 |   3.785 |   16.826 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.127 | 0.276 |   4.061 |   17.102 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.466 |   4.527 |   17.568 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.843 |   17.884 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.203 | 0.280 |   5.123 |   18.164 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.249 |   5.372 |   18.413 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.468 |   5.841 |   18.882 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.174 |   19.215 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.313 |   6.487 |   19.529 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   6.795 |   19.836 | 
     | ALU/U123                             | B0 v -> Y ^  | AOI222X1M  | 0.528 | 0.422 |   7.216 |   20.258 | 
     | ALU/U121                             | D ^ -> Y v   | NAND4BX1M  | 0.256 | 0.234 |   7.450 |   20.491 | 
     | ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M  | 0.256 | 0.000 |   7.450 |   20.492 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -12.769 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -12.657 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -12.608 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -12.347 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -12.233 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -12.189 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -11.951 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.093 |  -11.948 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.258 | 0.003 |   1.093 |  -11.948 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.519
- Arrival Time                  7.439
= Slack Time                   13.079
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.519 |       |   0.272 |   13.351 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   13.463 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   13.512 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   13.774 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   13.888 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   14.088 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   14.947 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.262 | 0.258 |   2.126 |   15.205 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.244 | 0.215 |   2.341 |   15.420 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.172 |   2.512 |   15.591 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   3.064 |   16.143 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   3.624 |   16.703 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.186 |   17.265 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   4.746 |   17.825 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   5.304 |   18.383 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.592 |   5.896 |   18.975 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   6.220 |   19.300 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.077 | 0.080 |   6.300 |   19.379 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.139 | 0.388 |   6.689 |   19.768 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.276 |   6.965 |   20.044 | 
     | ALU/mult_36/FS_1/U19         | B v -> Y v   | CLKXOR2X2M | 0.090 | 0.234 |   7.198 |   20.277 | 
     | ALU/U106                     | A0 v -> Y ^  | AOI22X1M   | 0.255 | 0.164 |   7.362 |   20.441 | 
     | ALU/U105                     | A ^ -> Y v   | NAND2X2M   | 0.129 | 0.078 |   7.439 |   20.519 | 
     | ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.129 | 0.000 |   7.439 |   20.519 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -12.807 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -12.695 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -12.646 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -12.384 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -12.270 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -12.226 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -11.989 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -11.985 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -11.985 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.519
- Arrival Time                  7.131
= Slack Time                   13.387
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.519 |       |   0.272 |   13.660 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.115 | 0.112 |   0.384 |   13.771 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.040 | 0.049 |   0.433 |   13.820 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.242 | 0.262 |   0.695 |   14.082 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.114 |   0.809 |   14.196 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.324 | 0.200 |   1.009 |   14.396 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   15.255 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.262 | 0.258 |   2.126 |   15.513 | 
     | ALU/mult_36/U107             | B v -> Y ^  | NOR2X1M    | 0.244 | 0.215 |   2.341 |   15.728 | 
     | ALU/mult_36/U4               | B ^ -> Y ^  | AND2X2M    | 0.086 | 0.172 |   2.512 |   15.900 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.552 |   3.064 |   16.451 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.624 |   17.012 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.186 |   17.573 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   4.746 |   18.133 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   5.304 |   18.692 | 
     | ALU/mult_36/S4_2             | B ^ -> S v  | ADDFX2M    | 0.157 | 0.592 |   5.896 |   19.284 | 
     | ALU/mult_36/U12              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.324 |   6.220 |   19.608 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v  | NAND2X2M   | 0.077 | 0.080 |   6.300 |   19.688 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v | OA21X1M    | 0.139 | 0.388 |   6.689 |   20.076 | 
     | ALU/mult_36/FS_1/U7          | A v -> Y v  | XNOR2X1M   | 0.143 | 0.172 |   6.860 |   20.248 | 
     | ALU/U104                     | A0 v -> Y ^ | AOI22X1M   | 0.279 | 0.191 |   7.051 |   20.439 | 
     | ALU/U103                     | A ^ -> Y v  | NAND2X2M   | 0.129 | 0.080 |   7.131 |   20.519 | 
     | ALU/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.129 | 0.000 |   7.131 |   20.519 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -13.115 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -13.003 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -12.954 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -12.693 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -12.579 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -12.535 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -12.297 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -12.293 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -12.293 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.518
- Arrival Time                  6.976
= Slack Time                   13.542
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.519 |       |   0.272 |   13.814 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.115 | 0.112 |   0.384 |   13.926 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.040 | 0.049 |   0.433 |   13.975 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.242 | 0.262 |   0.695 |   14.237 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.114 |   0.809 |   14.351 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.324 | 0.200 |   1.009 |   14.551 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   15.410 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.262 | 0.258 |   2.126 |   15.668 | 
     | ALU/mult_36/U106             | B v -> Y ^  | NOR2X1M    | 0.250 | 0.219 |   2.344 |   15.887 | 
     | ALU/mult_36/U5               | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.169 |   2.514 |   16.056 | 
     | ALU/mult_36/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.550 |   3.063 |   16.606 | 
     | ALU/mult_36/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.625 |   17.167 | 
     | ALU/mult_36/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.183 |   17.725 | 
     | ALU/mult_36/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.744 |   18.286 | 
     | ALU/mult_36/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   5.306 |   18.848 | 
     | ALU/mult_36/S4_3             | B ^ -> S v  | ADDFX2M    | 0.158 | 0.594 |   5.900 |   19.442 | 
     | ALU/mult_36/U15              | B v -> Y v  | CLKXOR2X2M | 0.125 | 0.276 |   6.176 |   19.718 | 
     | ALU/mult_36/FS_1/U25         | B v -> Y ^  | NOR2X1M    | 0.179 | 0.153 |   6.329 |   19.871 | 
     | ALU/mult_36/FS_1/U10         | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.159 |   6.488 |   20.030 | 
     | ALU/mult_36/FS_1/U9          | A ^ -> Y v  | CLKXOR2X2M | 0.114 | 0.236 |   6.723 |   20.266 | 
     | ALU/U102                     | A0 v -> Y ^ | AOI22X1M   | 0.264 | 0.174 |   6.898 |   20.440 | 
     | ALU/U101                     | A ^ -> Y v  | NAND2X2M   | 0.129 | 0.078 |   6.976 |   20.518 | 
     | ALU/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.129 | 0.000 |   6.976 |   20.518 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -13.270 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -13.158 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -13.109 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -12.847 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -12.734 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -12.689 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -12.452 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -12.448 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -12.448 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.505
- Arrival Time                  6.723
= Slack Time                   13.783
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.519 |       |   0.272 |   14.055 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.115 | 0.112 |   0.384 |   14.167 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.040 | 0.049 |   0.433 |   14.216 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.242 | 0.262 |   0.695 |   14.477 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.114 |   0.809 |   14.591 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.324 | 0.200 |   1.009 |   14.791 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   15.650 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.262 | 0.258 |   2.126 |   15.908 | 
     | ALU/mult_36/U108             | B v -> Y ^  | NOR2X1M    | 0.264 | 0.226 |   2.352 |   16.135 | 
     | ALU/mult_36/U2               | B ^ -> Y ^  | AND2X2M    | 0.086 | 0.174 |   2.527 |   16.309 | 
     | ALU/mult_36/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.553 |   3.079 |   16.862 | 
     | ALU/mult_36/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   3.639 |   17.422 | 
     | ALU/mult_36/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.201 |   17.983 | 
     | ALU/mult_36/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.762 |   18.544 | 
     | ALU/mult_36/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   5.327 |   19.109 | 
     | ALU/mult_36/S4_1             | B ^ -> S v  | ADDFX2M    | 0.160 | 0.598 |   5.925 |   19.707 | 
     | ALU/mult_36/U11              | A v -> Y ^  | INVX2M     | 0.077 | 0.083 |   6.008 |   19.791 | 
     | ALU/mult_36/U46              | B ^ -> Y v  | XNOR2X2M   | 0.117 | 0.103 |   6.111 |   19.894 | 
     | ALU/U134                     | A0 v -> Y ^ | AOI221XLM  | 0.644 | 0.440 |   6.551 |   20.334 | 
     | ALU/U133                     | C0 ^ -> Y v | OAI2B11X2M | 0.191 | 0.171 |   6.723 |   20.505 | 
     | ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX1M  | 0.191 | 0.000 |   6.723 |   20.505 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -13.510 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -13.398 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -13.349 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -13.088 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -12.974 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -12.930 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -12.693 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -12.689 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX1M   | 0.258 | 0.004 |   1.094 |  -12.689 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.518
- Arrival Time                  6.583
= Slack Time                   13.936
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.519 |       |   0.272 |   14.208 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.115 | 0.112 |   0.384 |   14.320 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.040 | 0.049 |   0.433 |   14.369 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.242 | 0.262 |   0.695 |   14.630 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.114 |   0.809 |   14.744 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.324 | 0.200 |   1.009 |   14.944 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   15.803 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.262 | 0.258 |   2.126 |   16.061 | 
     | ALU/mult_36/U107             | B v -> Y ^  | NOR2X1M    | 0.244 | 0.215 |   2.341 |   16.276 | 
     | ALU/mult_36/U4               | B ^ -> Y ^  | AND2X2M    | 0.086 | 0.172 |   2.512 |   16.448 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.552 |   3.064 |   16.999 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.624 |   17.560 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.186 |   18.121 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   4.746 |   18.681 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   5.304 |   19.240 | 
     | ALU/mult_36/S4_2             | B ^ -> S v  | ADDFX2M    | 0.157 | 0.592 |   5.896 |   19.832 | 
     | ALU/mult_36/U12              | B v -> Y v  | CLKXOR2X2M | 0.142 | 0.290 |   6.186 |   20.122 | 
     | ALU/mult_36/FS_1/U4          | A v -> Y v  | XNOR2X2M   | 0.118 | 0.151 |   6.337 |   20.272 | 
     | ALU/U100                     | A0 v -> Y ^ | AOI22X1M   | 0.253 | 0.169 |   6.505 |   20.441 | 
     | ALU/U99                      | A ^ -> Y v  | NAND2X2M   | 0.129 | 0.077 |   6.583 |   20.518 | 
     | ALU/\ALU_OUT_reg[9]          | D v         | SDFFRQX2M  | 0.129 | 0.000 |   6.583 |   20.518 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -13.663 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -13.551 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -13.502 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -13.241 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -13.127 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -13.083 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -12.846 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -12.842 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -12.842 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.394
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.499
- Arrival Time                  6.546
= Slack Time                   13.953
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.519 |       |   0.272 |   14.226 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.115 | 0.112 |   0.384 |   14.337 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.040 | 0.049 |   0.433 |   14.386 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.242 | 0.262 |   0.695 |   14.648 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.114 |   0.809 |   14.762 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.324 | 0.200 |   1.009 |   14.962 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   15.821 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.262 | 0.258 |   2.126 |   16.079 | 
     | ALU/mult_36/U109             | B v -> Y ^  | NOR2X1M    | 0.277 | 0.233 |   2.359 |   16.312 | 
     | ALU/mult_36/U8               | B ^ -> Y ^  | AND2X2M    | 0.075 | 0.168 |   2.527 |   16.480 | 
     | ALU/mult_36/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.546 |   3.073 |   17.026 | 
     | ALU/mult_36/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   3.630 |   17.583 | 
     | ALU/mult_36/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.187 |   18.140 | 
     | ALU/mult_36/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.749 |   18.702 | 
     | ALU/mult_36/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   5.310 |   19.263 | 
     | ALU/mult_36/S4_0             | B ^ -> S v  | ADDFX2M    | 0.139 | 0.567 |   5.878 |   19.831 | 
     | ALU/U131                     | C0 v -> Y ^ | AOI222X1M  | 0.551 | 0.460 |   6.338 |   20.291 | 
     | ALU/U129                     | D ^ -> Y v  | NAND4BX1M  | 0.220 | 0.208 |   6.546 |   20.499 | 
     | ALU/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M  | 0.220 | 0.000 |   6.546 |   20.499 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -13.681 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -13.569 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -13.520 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -13.258 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -13.144 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -13.100 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -12.863 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -12.860 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -12.860 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.394
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.500
- Arrival Time                  6.007
= Slack Time                   14.492
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.519 |       |   0.272 |   14.764 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.115 | 0.112 |   0.384 |   14.876 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.040 | 0.049 |   0.433 |   14.925 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.242 | 0.262 |   0.695 |   15.187 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.114 |   0.809 |   15.301 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.324 | 0.200 |   1.009 |   15.501 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.786 | 0.859 |   1.868 |   16.360 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.262 | 0.258 |   2.126 |   16.618 | 
     | ALU/mult_36/U109             | B v -> Y ^  | NOR2X1M    | 0.277 | 0.233 |   2.359 |   16.851 | 
     | ALU/mult_36/U8               | B ^ -> Y ^  | AND2X2M    | 0.075 | 0.168 |   2.527 |   17.019 | 
     | ALU/mult_36/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.546 |   3.073 |   17.565 | 
     | ALU/mult_36/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   3.630 |   18.122 | 
     | ALU/mult_36/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.187 |   18.679 | 
     | ALU/mult_36/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.749 |   19.241 | 
     | ALU/mult_36/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.146 | 0.578 |   5.327 |   19.819 | 
     | ALU/U47                      | C0 v -> Y ^ | AOI222X1M  | 0.571 | 0.473 |   5.800 |   20.292 | 
     | ALU/U45                      | D ^ -> Y v  | NAND4BX1M  | 0.218 | 0.208 |   6.007 |   20.500 | 
     | ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M  | 0.218 | 0.000 |   6.007 |   20.500 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -14.220 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -14.108 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -14.059 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -13.797 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -13.683 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -13.639 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -13.402 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -13.399 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -13.399 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.490
- Arrival Time                  5.796
= Slack Time                   14.694
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.519 |       |   0.272 |   14.966 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   15.078 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   15.127 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   15.389 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   15.503 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   15.703 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.621 | 0.799 |   1.808 |   16.502 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.189 | 0.181 |   1.989 |   16.683 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.098 | 0.250 |   2.238 |   16.932 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.103 | 0.203 |   2.442 |   17.136 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.156 | 0.307 |   2.749 |   17.443 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.253 |   3.002 |   17.696 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.482 |   3.484 |   18.178 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.241 | 0.301 |   3.785 |   18.479 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.127 | 0.276 |   4.061 |   18.755 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.466 |   4.527 |   19.221 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   4.843 |   19.537 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.203 | 0.280 |   5.123 |   19.817 | 
     | ALU/U127                             | B0 v -> Y ^  | AOI222X1M  | 0.561 | 0.432 |   5.555 |   20.249 | 
     | ALU/U125                             | D ^ -> Y v   | NAND4BX1M  | 0.265 | 0.241 |   5.796 |   20.490 | 
     | ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M  | 0.265 | 0.000 |   5.796 |   20.490 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.519 |       |   0.272 |  -14.422 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.115 | 0.112 |   0.384 |  -14.310 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.040 | 0.049 |   0.433 |  -14.261 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.242 | 0.262 |   0.695 |  -13.999 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.093 | 0.114 |   0.809 |  -13.885 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.035 | 0.044 |   0.853 |  -13.841 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.258 | 0.237 |   1.090 |  -13.604 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.094 |  -13.600 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.258 | 0.004 |   1.094 |  -13.600 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.336
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.468
- Arrival Time                  4.306
= Slack Time                   15.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.162 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.963 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.873 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.706 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.529 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.422 | 
     | ALU/\ALU_OUT_reg[8]        | RN ^       | SDFFRQX1M | 1.001 | 0.046 |   4.306 |   19.468 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.162 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.158 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX1M | 0.258 | 0.004 |   0.004 |  -15.158 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.708 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.531 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.424 | 
     | ALU/\ALU_OUT_reg[14]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.708 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.531 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.424 | 
     | ALU/\ALU_OUT_reg[15]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.708 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[13]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.708 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[12]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.709 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[11]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.709 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[10]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.309
= Slack Time                   15.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.165 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.709 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[9]        | RN ^       | SDFFRQX2M | 1.004 | 0.048 |   4.309 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.165 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.161 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.161 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.307
= Slack Time                   15.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.166 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.967 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.877 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.710 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.533 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.426 | 
     | ALU/\ALU_OUT_reg[6]        | RN ^       | SDFFRQX2M | 1.002 | 0.047 |   4.307 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.166 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.162 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.162 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.307
= Slack Time                   15.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.166 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.967 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.877 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.710 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.533 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.426 | 
     | ALU/\ALU_OUT_reg[4]        | RN ^       | SDFFRQX2M | 1.002 | 0.047 |   4.307 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.166 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.162 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.258 | 0.003 |   0.003 |  -15.162 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.307
= Slack Time                   15.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.166 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.968 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.878 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.710 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.533 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.426 | 
     | ALU/\ALU_OUT_reg[5]        | RN ^       | SDFFRQX2M | 1.002 | 0.047 |   4.307 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.166 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.162 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.162 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.306
= Slack Time                   15.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.167 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.968 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.878 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.711 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.534 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.427 | 
     | ALU/\ALU_OUT_reg[7]        | RN ^       | SDFFRQX2M | 1.001 | 0.046 |   4.306 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.167 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.163 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.163 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.471
- Arrival Time                  4.303
= Slack Time                   15.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.168 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.970 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.880 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/\ALU_OUT_reg[0]        | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.303 |   19.471 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.168 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -15.167 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.258 | 0.002 |   0.002 |  -15.167 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.472
- Arrival Time                  4.304
= Slack Time                   15.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.169 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   15.970 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.880 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/\ALU_OUT_reg[1]        | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.304 |   19.472 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.169 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.166 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.258 | 0.003 |   0.003 |  -15.166 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.472
- Arrival Time                  4.304
= Slack Time                   15.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.169 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.970 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.880 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/\ALU_OUT_reg[3]        | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.304 |   19.472 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.169 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.166 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.258 | 0.003 |   0.003 |  -15.166 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.472
- Arrival Time                  4.303
= Slack Time                   15.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.169 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.970 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.880 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/OUT_VALID_reg          | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.303 |   19.472 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.169 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -15.167 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.258 | 0.002 |   0.002 |  -15.167 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.304
= Slack Time                   15.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.169 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.971 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.881 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/\ALU_OUT_reg[2]        | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.304 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.169 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.166 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.258 | 0.003 |   0.003 |  -15.166 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin FIFO_TOP/wptr_full/wfull_reg/CK 
Endpoint:   FIFO_TOP/wptr_full/wfull_reg/D    (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.026
- Setup                         0.256
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.569
- Arrival Time                  4.495
= Slack Time                   16.074
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.347 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.459 | 
     | REF_CLK__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.508 | 
     | U0_mux2X1/U1                   | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   16.769 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   16.883 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.083 | 
     | SYS_CTRL/\current_state_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.722 | 
     | SYS_CTRL/U48                   | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   17.877 | 
     | SYS_CTRL/U5                    | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.469 | 
     | SYS_CTRL/U20                   | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.620 | 
     | SYS_CTRL/U52                   | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   18.826 | 
     | SYS_CTRL/U51                   | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   18.981 | 
     | FIFO_TOP/wptr_full/U23         | AN ^ -> Y ^  | NOR2BX2M   | 0.218 | 0.221 |   3.128 |   19.202 | 
     | FIFO_TOP/wptr_full/U24         | B ^ -> Y ^   | AND2X2M    | 0.150 | 0.209 |   3.336 |   19.411 | 
     | FIFO_TOP/wptr_full/U25         | A ^ -> Y v   | CLKXOR2X2M | 0.157 | 0.282 |   3.618 |   19.693 | 
     | FIFO_TOP/wptr_full/U13         | B v -> Y ^   | CLKXOR2X2M | 0.100 | 0.302 |   3.920 |   19.995 | 
     | FIFO_TOP/wptr_full/U26         | B ^ -> Y v   | CLKXOR2X2M | 0.103 | 0.310 |   4.231 |   20.305 | 
     | FIFO_TOP/wptr_full/U19         | D v -> Y ^   | NOR4X1M    | 0.276 | 0.264 |   4.495 |   20.569 | 
     | FIFO_TOP/wptr_full/wfull_reg   | D ^          | SDFFRQX2M  | 0.276 | 0.000 |   4.495 |   20.569 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.519 |       |   0.272 |  -15.802 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.690 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.641 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.380 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.266 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.066 | 
     | FIFO_TOP/wptr_full/wfull_reg | CK ^       | SDFFRQX2M  | 0.331 | 0.017 |   1.026 |  -15.049 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin DATA_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   DATA_SYNC/\sync_reg_reg[0] /D   (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RegFile/\registers_reg[2][2] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.038
- Setup                         0.282
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.556
- Arrival Time                  4.367
= Slack Time                   16.190
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |             | 0.519 |       |   0.272 |   16.462 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M  | 0.115 | 0.112 |   0.384 |   16.574 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M  | 0.040 | 0.049 |   0.433 |   16.623 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M      | 0.242 | 0.262 |   0.695 |   16.884 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M  | 0.093 | 0.114 |   0.809 |   16.998 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M  | 0.324 | 0.200 |   1.009 |   17.198 | 
     | RegFile/\registers_reg[2][2] | CK ^ -> Q v | SDFFRQX2M   | 0.178 | 0.653 |   1.662 |   17.852 | 
     | UART_RX_TOP/F1/U8            | A v -> Y ^  | INVX2M      | 0.168 | 0.150 |   1.812 |   18.002 | 
     | UART_RX_TOP/F1/U11           | B ^ -> Y v  | NAND2BX1M   | 0.160 | 0.134 |   1.946 |   18.135 | 
     | UART_RX_TOP/F1/U13           | A v -> Y v  | OR2X1M      | 0.118 | 0.275 |   2.221 |   18.410 | 
     | UART_RX_TOP/F1/U15           | A v -> Y v  | OR2X1M      | 0.116 | 0.262 |   2.483 |   18.672 | 
     | UART_RX_TOP/F1/U17           | A v -> Y v  | OR2X1M      | 0.123 | 0.268 |   2.751 |   18.941 | 
     | UART_RX_TOP/F1/U20           | A0 v -> Y v | AO21XLM     | 0.113 | 0.301 |   3.052 |   19.242 | 
     | UART_RX_TOP/F1/U25           | BN v -> Y v | NAND4BBX1M  | 0.251 | 0.317 |   3.369 |   19.559 | 
     | UART_RX_TOP/F1/U29           | A v -> Y ^  | NOR4X1M     | 0.447 | 0.287 |   3.656 |   19.846 | 
     | UART_RX_TOP/F1/U70           | A ^ -> Y v  | CLKNAND2X2M | 0.326 | 0.298 |   3.954 |   20.143 | 
     | UART_RX_TOP/F1/U64           | D v -> Y ^  | NOR4X1M     | 0.476 | 0.413 |   4.366 |   20.556 | 
     | DATA_SYNC/\sync_reg_reg[0]   | D ^         | SDFFRQX2M   | 0.476 | 0.000 |   4.367 |   20.556 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^  |            | 0.519 |       |   0.272 |  -15.917 | 
     | REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.805 | 
     | REF_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.756 | 
     | U0_mux2X1/U1               | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.495 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.381 | 
     | REF_SCAN_CLK__L2_I0        | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.181 | 
     | DATA_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.344 | 0.029 |   1.038 |  -15.151 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][4] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.033
- Setup                         0.298
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.535
- Arrival Time                  4.196
= Slack Time                   16.339
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.611 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.723 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.772 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.034 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.147 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.348 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.986 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.141 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.734 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.884 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.090 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.245 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.439 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.734 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.567 | 0.417 |   3.812 |   20.151 | 
     | FIFO_TOP/fifomem/U96            | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.384 |   4.196 |   20.535 | 
     | FIFO_TOP/fifomem/\mem_reg[0][4] | D v          | SDFFQX2M   | 0.159 | 0.000 |   4.196 |   20.535 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.066 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.955 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.906 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.644 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.530 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.330 | 
     | FIFO_TOP/fifomem/\mem_reg[0][4] | CK ^       | SDFFQX2M   | 0.331 | 0.024 |   1.033 |  -15.306 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.026
- Setup                         0.298
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.528
- Arrival Time                  4.188
= Slack Time                   16.340
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.612 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.724 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.773 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.035 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.149 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.349 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.987 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.802 |   18.142 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.735 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.886 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.751 |   19.091 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.247 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.440 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.735 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.563 | 0.417 |   3.812 |   20.152 | 
     | FIFO_TOP/fifomem/U133           | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.376 |   4.188 |   20.528 | 
     | FIFO_TOP/fifomem/\mem_reg[2][0] | D v          | SDFFQX2M   | 0.154 | 0.000 |   4.188 |   20.528 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.068 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.956 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.907 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.645 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.531 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.331 | 
     | FIFO_TOP/fifomem/\mem_reg[2][0] | CK ^       | SDFFQX2M   | 0.330 | 0.017 |   1.026 |  -15.314 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.026
- Setup                         0.297
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.529
- Arrival Time                  4.187
= Slack Time                   16.342
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.614 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.726 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.775 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.037 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.150 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.351 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.989 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.144 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.737 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.887 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.093 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.248 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.442 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.737 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.567 | 0.417 |   3.812 |   20.154 | 
     | FIFO_TOP/fifomem/U92            | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.375 |   4.187 |   20.529 | 
     | FIFO_TOP/fifomem/\mem_reg[0][0] | D v          | SDFFQX2M   | 0.149 | 0.000 |   4.187 |   20.529 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.069 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.958 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.909 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.647 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.533 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.333 | 
     | FIFO_TOP/fifomem/\mem_reg[0][0] | CK ^       | SDFFQX2M   | 0.330 | 0.017 |   1.026 |  -15.316 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.030
- Setup                         0.297
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.533
- Arrival Time                  4.191
= Slack Time                   16.342
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.614 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.726 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.775 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.037 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.151 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.351 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.989 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.144 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.737 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.888 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.093 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.249 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.442 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.737 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.567 | 0.417 |   3.812 |   20.154 | 
     | FIFO_TOP/fifomem/U97            | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.379 |   4.191 |   20.533 | 
     | FIFO_TOP/fifomem/\mem_reg[0][5] | D v          | SDFFQX2M   | 0.153 | 0.000 |   4.191 |   20.533 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.070 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.958 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.909 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.647 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.533 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.333 | 
     | FIFO_TOP/fifomem/\mem_reg[0][5] | CK ^       | SDFFQX2M   | 0.331 | 0.022 |   1.030 |  -15.311 | 
     +------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.033
- Setup                         0.298
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.535
- Arrival Time                  4.193
= Slack Time                   16.342
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.615 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.726 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.775 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.037 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.151 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.351 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.989 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.802 |   18.145 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.737 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.888 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.751 |   19.094 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.249 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.443 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.737 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.567 | 0.417 |   3.812 |   20.154 | 
     | FIFO_TOP/fifomem/U95            | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.381 |   4.193 |   20.535 | 
     | FIFO_TOP/fifomem/\mem_reg[0][3] | D v          | SDFFQX2M   | 0.154 | 0.000 |   4.193 |   20.535 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.070 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.958 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.909 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.648 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.534 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.333 | 
     | FIFO_TOP/fifomem/\mem_reg[0][3] | CK ^       | SDFFQX2M   | 0.331 | 0.024 |   1.033 |  -15.310 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.030
- Setup                         0.298
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.532
- Arrival Time                  4.189
= Slack Time                   16.343
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.616 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.727 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.776 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.038 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.152 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.352 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.990 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.802 |   18.146 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.738 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.889 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.751 |   19.095 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.250 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.444 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.738 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.567 | 0.417 |   3.812 |   20.155 | 
     | FIFO_TOP/fifomem/U98            | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.377 |   4.189 |   20.532 | 
     | FIFO_TOP/fifomem/\mem_reg[0][6] | D v          | SDFFQX2M   | 0.154 | 0.000 |   4.189 |   20.532 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.071 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.959 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.910 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.649 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.535 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.334 | 
     | FIFO_TOP/fifomem/\mem_reg[0][6] | CK ^       | SDFFQX2M   | 0.331 | 0.021 |   1.030 |  -15.314 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.024
- Setup                         0.296
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.528
- Arrival Time                  4.184
= Slack Time                   16.344
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.617 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.729 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.778 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.039 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.153 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.353 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.991 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.147 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.739 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.890 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.096 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.251 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.445 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.740 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.567 | 0.417 |   3.812 |   20.156 | 
     | FIFO_TOP/fifomem/U99            | A1N v -> Y v | OAI2BB2X1M | 0.145 | 0.371 |   4.184 |   20.528 | 
     | FIFO_TOP/fifomem/\mem_reg[0][7] | D v          | SDFFQX2M   | 0.145 | 0.000 |   4.184 |   20.528 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.072 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.960 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.911 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.650 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.536 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.335 | 
     | FIFO_TOP/fifomem/\mem_reg[0][7] | CK ^       | SDFFQX2M   | 0.329 | 0.015 |   1.024 |  -15.320 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.023
- Setup                         0.296
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.527
- Arrival Time                  4.182
= Slack Time                   16.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.617 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.729 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.778 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.039 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.153 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.354 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.992 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.147 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.739 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.890 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.096 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.251 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.445 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.740 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.563 | 0.417 |   3.812 |   20.156 | 
     | FIFO_TOP/fifomem/U140           | A1N v -> Y v | OAI2BB2X1M | 0.146 | 0.370 |   4.182 |   20.527 | 
     | FIFO_TOP/fifomem/\mem_reg[2][7] | D v          | SDFFQX2M   | 0.146 | 0.000 |   4.182 |   20.527 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.072 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.960 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.911 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.650 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.536 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.336 | 
     | FIFO_TOP/fifomem/\mem_reg[2][7] | CK ^       | SDFFQX2M   | 0.329 | 0.014 |   1.023 |  -15.322 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.031
- Setup                         0.297
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.534
- Arrival Time                  4.189
= Slack Time                   16.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.618 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.729 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.778 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.040 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.154 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.354 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.992 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.148 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.740 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.891 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.097 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.252 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.445 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.740 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.563 | 0.417 |   3.812 |   20.157 | 
     | FIFO_TOP/fifomem/U134           | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.377 |   4.189 |   20.534 | 
     | FIFO_TOP/fifomem/\mem_reg[2][1] | D v          | SDFFQX2M   | 0.152 | 0.000 |   4.189 |   20.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.073 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.961 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.912 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.650 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.536 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.336 | 
     | FIFO_TOP/fifomem/\mem_reg[2][1] | CK ^       | SDFFQX2M   | 0.331 | 0.022 |   1.031 |  -15.314 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.032
- Setup                         0.297
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.535
- Arrival Time                  4.190
= Slack Time                   16.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.618 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.729 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.778 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.040 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.154 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.354 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.992 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.148 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.740 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.891 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.097 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.252 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.445 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.740 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.563 | 0.417 |   3.812 |   20.157 | 
     | FIFO_TOP/fifomem/U135           | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.378 |   4.189 |   20.535 | 
     | FIFO_TOP/fifomem/\mem_reg[2][2] | D v          | SDFFQX2M   | 0.153 | 0.000 |   4.190 |   20.535 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.073 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.961 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.912 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.650 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.536 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.336 | 
     | FIFO_TOP/fifomem/\mem_reg[2][2] | CK ^       | SDFFQX2M   | 0.331 | 0.023 |   1.032 |  -15.313 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.032
- Setup                         0.297
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.535
- Arrival Time                  4.187
= Slack Time                   16.347
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.620 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.731 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.780 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.042 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.156 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.356 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.994 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.150 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.742 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.893 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.099 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.254 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.448 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.742 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.563 | 0.417 |   3.812 |   20.159 | 
     | FIFO_TOP/fifomem/U138           | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.375 |   4.187 |   20.535 | 
     | FIFO_TOP/fifomem/\mem_reg[2][5] | D v          | SDFFQX2M   | 0.152 | 0.000 |   4.187 |   20.535 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.075 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.963 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.914 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.653 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.539 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.338 | 
     | FIFO_TOP/fifomem/\mem_reg[2][5] | CK ^       | SDFFQX2M   | 0.331 | 0.023 |   1.032 |  -15.316 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.030
- Setup                         0.296
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.534
- Arrival Time                  4.186
= Slack Time                   16.348
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.620 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.732 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.781 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.043 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.157 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.357 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.995 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.150 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.743 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.894 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.099 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.255 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.448 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.743 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.567 | 0.417 |   3.812 |   20.160 | 
     | FIFO_TOP/fifomem/U93            | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.374 |   4.186 |   20.534 | 
     | FIFO_TOP/fifomem/\mem_reg[0][1] | D v          | SDFFQX2M   | 0.147 | 0.000 |   4.186 |   20.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.076 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.964 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.915 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.653 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.539 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.339 | 
     | FIFO_TOP/fifomem/\mem_reg[0][1] | CK ^       | SDFFQX2M   | 0.331 | 0.021 |   1.030 |  -15.318 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.032
- Setup                         0.296
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.536
- Arrival Time                  4.188
= Slack Time                   16.348
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.621 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.733 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.782 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.043 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.157 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.357 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.995 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.151 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.743 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.894 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.100 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.255 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.449 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.743 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.567 | 0.417 |   3.812 |   20.160 | 
     | FIFO_TOP/fifomem/U94            | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.376 |   4.188 |   20.536 | 
     | FIFO_TOP/fifomem/\mem_reg[0][2] | D v          | SDFFQX2M   | 0.147 | 0.000 |   4.188 |   20.536 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.076 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.964 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.915 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.654 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.540 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.339 | 
     | FIFO_TOP/fifomem/\mem_reg[0][2] | CK ^       | SDFFQX2M   | 0.331 | 0.023 |   1.032 |  -15.316 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.030
- Setup                         0.298
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.532
- Arrival Time                  4.183
= Slack Time                   16.349
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.621 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.733 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.782 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.043 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.157 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.358 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.996 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.803 |   18.151 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.744 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.894 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.752 |   19.100 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.255 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.449 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.744 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.556 | 0.413 |   3.808 |   20.156 | 
     | FIFO_TOP/fifomem/U147           | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.376 |   4.183 |   20.532 | 
     | FIFO_TOP/fifomem/\mem_reg[1][6] | D v          | SDFFQX2M   | 0.154 | 0.000 |   4.183 |   20.532 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.076 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.965 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.916 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.654 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.540 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.340 | 
     | FIFO_TOP/fifomem/\mem_reg[1][6] | CK ^       | SDFFQX2M   | 0.331 | 0.021 |   1.030 |  -15.319 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.033
- Setup                         0.297
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.536
- Arrival Time                  4.184
= Slack Time                   16.352
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.519 |       |   0.272 |   16.624 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.115 | 0.112 |   0.384 |   16.736 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.040 | 0.049 |   0.433 |   16.785 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.242 | 0.262 |   0.695 |   17.047 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.093 | 0.114 |   0.809 |   17.160 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.324 | 0.200 |   1.009 |   17.361 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.417 | 0.638 |   1.647 |   17.999 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.152 | 0.156 |   1.802 |   18.154 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.854 | 0.592 |   2.395 |   18.747 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.186 | 0.151 |   2.546 |   18.897 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.067 | 0.206 |   2.751 |   19.103 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.208 | 0.155 |   2.907 |   19.258 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.172 | 0.194 |   3.100 |   19.452 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.358 | 0.295 |   3.395 |   19.747 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.556 | 0.413 |   3.808 |   20.159 | 
     | FIFO_TOP/fifomem/U144           | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.376 |   4.184 |   20.536 | 
     | FIFO_TOP/fifomem/\mem_reg[1][3] | D v          | SDFFQX2M   | 0.152 | 0.000 |   4.184 |   20.536 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.519 |       |   0.272 |  -16.080 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -15.968 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -15.919 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -15.657 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -15.543 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -15.343 | 
     | FIFO_TOP/fifomem/\mem_reg[1][3] | CK ^       | SDFFQX2M   | 0.331 | 0.024 |   1.033 |  -15.319 | 
     +------------------------------------------------------------------------------------------------+ 

