module top
#(parameter param207 = {({{((8'hbd) ? (8'ha2) : (8'ha3)), ((8'h9f) && (8'hbb))}} ? (((|(8'hbc)) ? ((8'hbe) ? (8'hab) : (8'hb2)) : {(8'hbc)}) * (~|((8'ha2) ? (8'hbd) : (8'hb2)))) : ((((8'hb8) ? (8'ha3) : (8'h9f)) <= ((8'haa) ? (8'hb8) : (8'ha7))) != (~&((8'h9c) ? (8'hb3) : (8'h9e))))), (((8'hb8) ? (((8'ha0) ? (7'h43) : (8'hb3)) || {(8'ha5), (7'h42)}) : (-(~(8'ha6)))) ? (|((^(8'ha3)) == ((7'h43) ? (8'ha4) : (8'haf)))) : ((((8'hba) ? (8'ha8) : (8'hb8)) << ((8'ha0) * (8'hbb))) ? (((8'hb9) ? (7'h42) : (8'ha3)) ? ((8'hb5) << (8'hb0)) : ((8'hb6) * (8'hac))) : ((8'hb9) ? ((8'hb9) ? (8'haa) : (8'h9c)) : (^~(8'h9f)))))}, 
parameter param208 = (param207 ? (&(+(8'hbc))) : (~&(~^(^~{param207})))))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h3c0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire0;
  input wire [(2'h2):(1'h0)] wire1;
  input wire [(4'hc):(1'h0)] wire2;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(4'hc):(1'h0)] wire4;
  wire [(5'h11):(1'h0)] wire206;
  wire [(5'h14):(1'h0)] wire205;
  wire [(2'h2):(1'h0)] wire204;
  wire [(3'h4):(1'h0)] wire203;
  wire signed [(4'hd):(1'h0)] wire176;
  wire [(3'h4):(1'h0)] wire168;
  wire signed [(4'h9):(1'h0)] wire142;
  wire signed [(5'h15):(1'h0)] wire5;
  wire [(4'hc):(1'h0)] wire6;
  wire signed [(5'h15):(1'h0)] wire7;
  wire signed [(4'hf):(1'h0)] wire140;
  wire signed [(4'h8):(1'h0)] wire144;
  wire [(4'he):(1'h0)] wire145;
  wire [(4'hb):(1'h0)] wire164;
  wire signed [(4'hd):(1'h0)] wire165;
  wire [(3'h6):(1'h0)] wire166;
  reg [(5'h15):(1'h0)] reg202 = (1'h0);
  reg [(4'ha):(1'h0)] reg201 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg200 = (1'h0);
  reg [(4'h9):(1'h0)] reg199 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg198 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg197 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg196 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg195 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg194 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg193 = (1'h0);
  reg [(4'hf):(1'h0)] reg192 = (1'h0);
  reg [(5'h14):(1'h0)] reg191 = (1'h0);
  reg signed [(4'he):(1'h0)] reg190 = (1'h0);
  reg [(4'ha):(1'h0)] reg189 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg188 = (1'h0);
  reg [(5'h15):(1'h0)] reg187 = (1'h0);
  reg [(4'h8):(1'h0)] reg186 = (1'h0);
  reg [(5'h11):(1'h0)] reg185 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg184 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg183 = (1'h0);
  reg [(4'hf):(1'h0)] reg182 = (1'h0);
  reg [(3'h5):(1'h0)] reg181 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg180 = (1'h0);
  reg [(4'hf):(1'h0)] reg179 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg178 = (1'h0);
  reg [(3'h5):(1'h0)] reg177 = (1'h0);
  reg [(4'hb):(1'h0)] reg175 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg174 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg173 = (1'h0);
  reg [(4'hb):(1'h0)] reg172 = (1'h0);
  reg [(5'h12):(1'h0)] reg171 = (1'h0);
  reg [(5'h11):(1'h0)] reg170 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg169 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg163 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg162 = (1'h0);
  reg [(4'hb):(1'h0)] reg161 = (1'h0);
  reg [(5'h15):(1'h0)] reg160 = (1'h0);
  reg [(2'h3):(1'h0)] reg159 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg158 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg157 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg156 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg155 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg154 = (1'h0);
  reg [(4'ha):(1'h0)] reg153 = (1'h0);
  reg [(4'hd):(1'h0)] reg152 = (1'h0);
  reg [(5'h10):(1'h0)] reg151 = (1'h0);
  reg [(2'h2):(1'h0)] reg150 = (1'h0);
  reg signed [(4'he):(1'h0)] reg149 = (1'h0);
  reg [(4'he):(1'h0)] reg148 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg147 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg146 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg14 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg13 = (1'h0);
  reg [(5'h15):(1'h0)] reg12 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg11 = (1'h0);
  reg [(4'hf):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg8 = (1'h0);
  assign y = {wire206,
                 wire205,
                 wire204,
                 wire203,
                 wire176,
                 wire168,
                 wire142,
                 wire5,
                 wire6,
                 wire7,
                 wire140,
                 wire144,
                 wire145,
                 wire164,
                 wire165,
                 wire166,
                 reg202,
                 reg201,
                 reg200,
                 reg199,
                 reg198,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire5 = wire3;
  assign wire6 = (($unsigned(wire1) < $signed(wire4[(1'h1):(1'h0)])) + $signed(($unsigned((wire4 ?
                     wire0 : (7'h40))) >> $signed($signed(wire2)))));
  assign wire7 = wire2;
  always
    @(posedge clk) begin
      if (wire6[(1'h0):(1'h0)])
        begin
          reg8 <= $unsigned({$signed({(!wire6), {wire4}})});
        end
      else
        begin
          reg8 <= wire5[(5'h11):(4'hd)];
          reg9 <= ($unsigned($signed($signed(((8'hab) ?
              (8'hae) : wire7)))) > reg8[(1'h0):(1'h0)]);
          if (((^$signed((wire0 != $signed(wire5)))) ?
              wire4 : (wire0 ?
                  $unsigned($signed((wire1 ?
                      (8'hb1) : reg8))) : (wire6 ~^ (^~(-reg8))))))
            begin
              reg10 <= $signed($unsigned($unsigned(((~^wire7) ?
                  wire6 : $signed(wire4)))));
              reg11 <= {$unsigned($signed(wire1[(2'h2):(1'h1)])),
                  (~|(((~&reg10) ? $unsigned(wire7) : {reg10, reg8}) ?
                      wire5[(3'h4):(3'h4)] : (8'h9c)))};
              reg12 <= $signed((($unsigned((reg11 ? wire7 : wire6)) ?
                  $unsigned((wire7 * wire5)) : (-(~&reg9))) || ((8'hbc) | reg8[(3'h6):(2'h2)])));
            end
          else
            begin
              reg10 <= $unsigned($signed({((reg10 >> wire7) ?
                      $unsigned(reg9) : reg8),
                  ({(8'hbf)} ? reg10 : $signed(reg8))}));
              reg11 <= $signed(wire1[(2'h2):(2'h2)]);
              reg12 <= $signed(reg10);
              reg13 <= wire4[(3'h5):(1'h1)];
            end
        end
      reg14 <= wire0;
    end
  module15 #() modinst141 (.wire18(reg14), .wire16(reg9), .wire17(reg8), .y(wire140), .clk(clk), .wire19(wire5));
  module120 #() modinst143 (.y(wire142), .wire122(wire1), .wire121(reg12), .wire124(wire7), .clk(clk), .wire123(wire6));
  assign wire144 = (!$signed(($signed({reg11,
                       (8'ha8)}) ^~ $unsigned((wire6 || reg8)))));
  assign wire145 = reg12[(4'hd):(4'h9)];
  always
    @(posedge clk) begin
      reg146 <= (wire4[(4'h8):(3'h7)] ^ (^(wire145[(1'h1):(1'h1)] << (~&{(8'hb7),
          wire0}))));
      if (reg10[(3'h4):(1'h1)])
        begin
          reg147 <= $signed(((!(~^wire140)) ?
              (wire144 + wire2[(1'h0):(1'h0)]) : reg9));
          reg148 <= (+(wire2[(4'hc):(4'ha)] ?
              $unsigned(wire6[(4'ha):(3'h5)]) : ((!wire2[(4'hc):(3'h5)]) ?
                  $unsigned($signed(wire145)) : $unsigned((reg14 ?
                      wire1 : (8'hbe))))));
          reg149 <= ((~|$signed((^~wire0))) <<< $unsigned(reg8));
          reg150 <= {$signed(($unsigned(wire140[(4'hc):(3'h7)]) | reg147[(4'ha):(4'h9)]))};
        end
      else
        begin
          if (($signed((8'h9d)) ?
              wire3[(2'h2):(2'h2)] : {($unsigned($signed((8'h9c))) ?
                      (((8'hae) ? reg13 : (8'hb2)) ?
                          wire2 : $unsigned(reg12)) : (-$unsigned(wire2)))}))
            begin
              reg147 <= ($signed($unsigned((((8'hbf) ? wire4 : reg150) ?
                  wire145 : wire4[(4'h9):(2'h2)]))) && {wire7[(3'h4):(2'h2)]});
              reg148 <= $signed(((((reg14 ^ wire2) - (^wire4)) ?
                      $signed((wire3 ?
                          reg150 : reg147)) : $unsigned($signed(wire145))) ?
                  $signed(wire5) : $signed((^~{wire4}))));
            end
          else
            begin
              reg147 <= (reg8[(4'he):(3'h6)] ?
                  (($unsigned((~^(7'h44))) ?
                      {(reg149 ? wire4 : reg10)} : (reg149 < (reg147 ?
                          wire7 : wire2))) == $unsigned(reg8[(2'h2):(2'h2)])) : (($signed($unsigned(wire5)) != (|wire145)) * wire145[(4'he):(2'h2)]));
              reg148 <= {(($signed((reg148 || reg147)) * (^$signed(reg11))) ?
                      wire3 : ($unsigned(reg148[(4'he):(2'h3)]) ?
                          $signed((|wire6)) : reg10[(2'h3):(1'h0)])),
                  $signed(wire2[(4'h9):(3'h5)])};
            end
          reg149 <= ((reg13[(3'h5):(3'h4)] || (-(-(wire2 <<< (8'hb1))))) ^~ $unsigned(($unsigned(wire2[(2'h2):(2'h2)]) == reg146[(1'h1):(1'h1)])));
          reg150 <= (wire0 >> (reg8[(5'h11):(3'h7)] ?
              reg14 : wire0[(3'h6):(2'h2)]));
          reg151 <= wire7;
          reg152 <= reg148;
        end
      reg153 <= (($unsigned((reg148[(3'h4):(1'h1)] ?
          ((8'ha1) ?
              reg152 : reg13) : (wire144 * reg149))) <= (reg148 != $signed(reg14))) >> (8'hbd));
    end
  always
    @(posedge clk) begin
      reg154 <= $unsigned($unsigned(wire3));
      reg155 <= wire3;
      reg156 <= (~&($unsigned(reg14) <= reg11));
      if ($signed(reg14))
        begin
          reg157 <= {(7'h42), reg150};
          reg158 <= reg147;
          reg159 <= ((+reg9[(5'h12):(3'h6)]) ?
              (reg157[(3'h6):(2'h2)] ?
                  $unsigned(reg149[(1'h0):(1'h0)]) : (~&(reg11 != $signed(reg156)))) : (wire6 ?
                  (($unsigned(wire142) ?
                      reg10[(4'hd):(4'ha)] : (reg9 ?
                          wire0 : reg151)) <= wire140) : (reg154[(3'h6):(3'h6)] ?
                      $signed($unsigned(reg150)) : ($signed(wire3) || ((8'hbf) ?
                          wire145 : (7'h43))))));
        end
      else
        begin
          reg157 <= (^($signed(($signed(reg149) ?
              wire2[(2'h3):(2'h3)] : (wire145 <= reg154))) >> {(-reg146),
              reg152[(3'h5):(1'h1)]}));
          if ((|wire4[(3'h7):(1'h1)]))
            begin
              reg158 <= reg149[(3'h7):(3'h7)];
              reg159 <= $unsigned((8'hb4));
              reg160 <= (reg11[(1'h0):(1'h0)] ?
                  wire5 : {$signed(reg146[(5'h10):(4'h8)]),
                      $unsigned({reg147, reg158[(2'h2):(1'h1)]})});
              reg161 <= reg160;
              reg162 <= $unsigned((+(|wire2)));
            end
          else
            begin
              reg158 <= ($unsigned(wire6[(1'h0):(1'h0)]) ~^ {{((reg158 | wire142) << ((8'hbb) <= reg8))},
                  (~^($signed(reg151) >= $signed(reg159)))});
              reg159 <= ({$unsigned($unsigned((8'ha5)))} + {reg11, (^~reg11)});
              reg160 <= (~^reg149[(2'h2):(1'h0)]);
              reg161 <= wire142;
            end
          reg163 <= (reg159[(2'h3):(1'h0)] <<< (wire144[(1'h0):(1'h0)] - $signed(reg10[(4'h8):(2'h2)])));
        end
    end
  assign wire164 = ((~&(-$signed((reg158 ? wire2 : wire142)))) & reg156);
  assign wire165 = $signed(reg146[(2'h2):(2'h2)]);
  module84 #() modinst167 (.clk(clk), .y(wire166), .wire85(reg149), .wire87(reg8), .wire89(wire5), .wire88(wire144), .wire86(wire165));
  assign wire168 = (($unsigned(reg151[(2'h2):(2'h2)]) ?
                           (reg160 ?
                               $unsigned(wire140) : (reg155 <<< (^reg155))) : reg163) ?
                       $signed((^~($unsigned(reg9) & $signed(wire166)))) : ($signed(wire3) >>> $unsigned((^~$signed(wire5)))));
  always
    @(posedge clk) begin
      if ((8'ha1))
        begin
          if ((reg161[(3'h6):(2'h2)] ? wire140[(4'ha):(3'h6)] : reg152))
            begin
              reg169 <= {({(&{(8'hb9)}),
                          ((&reg156) ?
                              (reg155 ? (8'ha8) : (8'hb6)) : (reg163 ?
                                  wire140 : (8'hb4)))} ?
                      ({{wire2, reg150}} ?
                          reg153 : reg149[(2'h3):(1'h1)]) : ($signed(wire166) ?
                          $unsigned((reg160 ? wire145 : (8'hb3))) : reg157))};
              reg170 <= $signed(wire3);
              reg171 <= (|reg170[(4'hc):(3'h5)]);
              reg172 <= ({((((8'hb3) ?
                              (8'ha8) : reg157) & (reg146 >> (8'hbd))) ?
                          $unsigned(reg149) : $unsigned(wire5)),
                      $unsigned((~|(~reg146)))} ?
                  ({(~|$signed(reg150)), wire1} ?
                      (^reg10[(3'h4):(3'h4)]) : $unsigned(wire5[(1'h0):(1'h0)])) : wire140);
            end
          else
            begin
              reg169 <= (~(wire1[(2'h2):(2'h2)] >>> reg154[(4'hf):(4'hd)]));
            end
          reg173 <= $unsigned(($unsigned(((reg159 ? wire6 : wire142) ?
                  $unsigned(reg10) : (~reg156))) ?
              reg149[(4'h8):(1'h0)] : $unsigned({reg155,
                  ((8'hb2) >>> reg159)})));
          reg174 <= (+(8'hb6));
          reg175 <= (((+reg150) ?
                  (-wire144[(4'h8):(4'h8)]) : {reg148[(4'hd):(4'hc)],
                      $signed(reg14[(4'h9):(3'h5)])}) ?
              ((|$signed($signed((8'haa)))) + {(^$unsigned(wire165))}) : ((|reg160[(2'h2):(1'h1)]) ?
                  wire5 : reg162[(3'h7):(3'h4)]));
        end
      else
        begin
          reg169 <= (-$signed((-reg160)));
        end
    end
  assign wire176 = wire7[(4'ha):(1'h0)];
  always
    @(posedge clk) begin
      reg177 <= (reg158[(2'h3):(2'h3)] ?
          ((reg160 ~^ $signed($signed(reg174))) == reg13) : (^(!($signed(reg175) >>> (~(8'haf))))));
      if ($unsigned($signed(reg10[(4'hd):(1'h0)])))
        begin
          reg178 <= $unsigned((reg156[(4'hc):(4'h8)] >= $unsigned(($signed(reg163) ?
              (reg170 - reg170) : $signed((8'hb8))))));
          reg179 <= (wire145[(4'hd):(3'h4)] ?
              $unsigned(((((8'hb1) ?
                  reg150 : reg146) >= $signed(wire145)) * $unsigned((~reg150)))) : ((|wire168[(2'h3):(2'h2)]) && $signed(((reg10 ~^ wire142) >> (reg156 ?
                  reg158 : wire164)))));
          reg180 <= {wire145[(3'h7):(3'h7)],
              ($signed($unsigned(reg156)) ?
                  (~|(^~{reg11, (7'h42)})) : (-((+(8'hae)) ?
                      {reg9} : (wire5 ? reg156 : reg153))))};
        end
      else
        begin
          reg178 <= $signed((&wire164[(1'h1):(1'h0)]));
          reg179 <= (-(($signed(reg9[(2'h2):(1'h1)]) | (~wire145[(4'he):(4'h9)])) ?
              reg150 : reg161));
          if (($unsigned(reg149[(3'h4):(3'h4)]) ?
              $signed($signed($unsigned((wire145 ?
                  reg9 : wire176)))) : (reg147 ?
                  ($signed(reg179) < (8'hae)) : wire164)))
            begin
              reg180 <= $unsigned(reg14);
              reg181 <= $signed($unsigned((((reg180 ?
                  (7'h40) : wire1) >>> reg150) < ($signed(reg154) ?
                  $unsigned(reg11) : $signed((8'hb9))))));
              reg182 <= (reg13[(2'h2):(1'h1)] << wire145);
            end
          else
            begin
              reg180 <= reg178;
              reg181 <= (reg177[(2'h3):(1'h1)] && reg8);
              reg182 <= {$signed(reg13[(3'h4):(1'h0)]),
                  $signed(((reg150 ?
                      $signed(reg162) : $signed(wire142)) ^ (wire5 >>> (+wire145))))};
              reg183 <= $unsigned((8'hb0));
            end
          if ((~&$signed($unsigned(wire4[(4'h9):(3'h6)]))))
            begin
              reg184 <= $signed((reg158[(3'h4):(2'h3)] ?
                  (reg171[(2'h3):(2'h3)] || $unsigned((^reg180))) : $unsigned($signed((wire165 ?
                      reg153 : reg146)))));
            end
          else
            begin
              reg184 <= reg157;
              reg185 <= reg183;
            end
          reg186 <= ((|(-wire6)) <<< ($signed(wire0) || reg148));
        end
      if ($signed(reg146))
        begin
          reg187 <= ((reg186[(4'h8):(3'h4)] ?
                  {{reg177[(1'h0):(1'h0)]},
                      $signed(((8'h9c) >= wire166))} : $signed(($unsigned(wire168) * (~reg146)))) ?
              {$unsigned(reg160)} : (reg174 != ((+{(8'hbd),
                  wire0}) & {$signed(reg162), $unsigned(reg13)})));
          reg188 <= $unsigned({reg185[(4'hc):(4'ha)], reg150});
          reg189 <= ({(reg12[(3'h7):(1'h1)] == reg177)} ?
              {wire176[(1'h0):(1'h0)]} : wire144);
        end
      else
        begin
          reg187 <= $signed($unsigned($unsigned({(reg11 > reg163),
              (reg11 < wire0)})));
        end
      reg190 <= $unsigned($unsigned(reg158));
    end
  always
    @(posedge clk) begin
      reg191 <= (reg151[(4'he):(4'h9)] ?
          $unsigned((~^(^reg147[(3'h4):(1'h1)]))) : {(wire145 ?
                  $signed((reg175 ? (8'hb1) : reg190)) : reg175[(4'ha):(3'h7)]),
              $unsigned(reg175[(2'h2):(2'h2)])});
      if ((((reg8 ^ $unsigned(reg169)) >>> reg156[(4'hd):(3'h6)]) || ({$unsigned((reg173 != (8'hab)))} || reg182[(4'ha):(2'h2)])))
        begin
          if ($unsigned(((+$unsigned(reg181)) == reg152)))
            begin
              reg192 <= reg185;
              reg193 <= ((wire5[(1'h0):(1'h0)] ?
                  reg154[(3'h7):(2'h2)] : ($unsigned(((8'hac) >= reg190)) ?
                      $signed(reg157[(2'h2):(1'h0)]) : (reg14[(5'h13):(5'h11)] ?
                          (wire176 ?
                              (8'ha8) : reg152) : (&reg148)))) == (({(reg13 <= reg9),
                      (reg152 >= reg163)} ?
                  ({wire6} || (reg14 ? reg9 : wire164)) : ({reg159} ?
                      (wire1 ? wire164 : wire7) : (reg9 ?
                          reg161 : reg153))) ^~ ($unsigned(reg184[(1'h1):(1'h0)]) - (^(reg157 ~^ (8'ha0))))));
              reg194 <= ((8'haa) ?
                  (^~$unsigned($signed($signed(reg192)))) : {(|(-(reg154 - reg8)))});
              reg195 <= (({reg181, reg184[(3'h4):(1'h0)]} | $unsigned(reg178)) ?
                  $unsigned(($signed({reg163}) < wire176[(4'hc):(2'h2)])) : reg148[(3'h5):(2'h2)]);
            end
          else
            begin
              reg192 <= (reg154[(2'h2):(2'h2)] > (({reg155[(2'h3):(1'h1)],
                          (reg179 ? reg186 : reg147)} ?
                      (reg160[(5'h15):(5'h15)] ?
                          (reg13 ?
                              wire3 : reg191) : reg185) : ($unsigned(reg180) ?
                          reg170[(4'hb):(3'h7)] : $signed(wire2))) ?
                  reg194[(5'h13):(3'h7)] : $signed(((-reg173) && reg185[(1'h0):(1'h0)]))));
            end
          reg196 <= reg156[(4'hb):(3'h5)];
          reg197 <= ($signed((reg171 ?
              {(reg173 <<< (8'haf)),
                  $unsigned((8'hbe))} : $signed($unsigned(wire4)))) | wire145[(2'h2):(1'h0)]);
          reg198 <= $signed(reg150[(2'h2):(1'h0)]);
          reg199 <= reg161[(3'h5):(3'h5)];
        end
      else
        begin
          if (reg154[(4'h9):(3'h6)])
            begin
              reg192 <= reg153[(3'h5):(2'h2)];
            end
          else
            begin
              reg192 <= reg158[(1'h0):(1'h0)];
              reg193 <= $signed(((wire6[(4'hb):(2'h3)] - $unsigned((reg13 - (8'ha5)))) <= wire2[(4'h9):(1'h1)]));
            end
          reg194 <= $unsigned(reg156);
          reg195 <= ((($signed($signed(reg160)) <= $unsigned(((8'hbe) != wire140))) ?
              $unsigned(wire164) : (($unsigned(reg175) << reg199) ?
                  wire144[(2'h3):(1'h0)] : ({(8'h9d)} ?
                      (reg162 < (8'ha5)) : wire1[(1'h0):(1'h0)]))) <= reg179[(4'h9):(4'h8)]);
          reg196 <= reg162[(1'h0):(1'h0)];
          reg197 <= ((((reg149 & reg177) + ({reg180} ?
              $signed(reg153) : (^~reg11))) || wire164[(2'h2):(2'h2)]) < $unsigned(($signed((|(8'hb9))) <<< (reg169[(3'h4):(3'h4)] ?
              reg190 : {(8'ha0), wire145}))));
        end
      if ((({reg196[(5'h10):(2'h3)],
              ((reg161 ? wire142 : reg170) | $signed(reg159))} ?
          $signed(reg174) : (($signed(reg199) >>> {reg181, (8'hb3)}) ?
              reg186 : {$unsigned(reg150),
                  (^reg155)})) * wire5[(5'h11):(4'h8)]))
        begin
          reg200 <= (~{$unsigned($signed((reg178 - wire166)))});
          reg201 <= ((((reg170 ?
                      (reg150 <= reg173) : $signed(reg157)) & ({reg14} ?
                      wire166[(2'h3):(1'h0)] : (wire176 * reg8))) ?
                  (reg14 || $signed((~(8'h9f)))) : (&(((8'haa) ?
                      reg12 : (8'hb2)) <= (^~reg186)))) ?
              (-wire1[(1'h1):(1'h0)]) : $unsigned(($unsigned((reg196 ~^ reg177)) ?
                  $unsigned({wire1,
                      reg200}) : $signed(wire168[(2'h3):(2'h2)]))));
        end
      else
        begin
          reg200 <= (^wire3[(1'h1):(1'h1)]);
        end
      reg202 <= $unsigned(reg199);
    end
  assign wire203 = $unsigned(wire140[(1'h0):(1'h0)]);
  assign wire204 = (reg155 >> (~^$unsigned((-{wire7}))));
  assign wire205 = wire6[(1'h1):(1'h1)];
  assign wire206 = reg149[(4'hc):(4'h8)];
endmodule

module module15  (y, clk, wire19, wire18, wire17, wire16);
  output wire [(32'hc7):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire19;
  input wire signed [(5'h15):(1'h0)] wire18;
  input wire [(5'h15):(1'h0)] wire17;
  input wire signed [(5'h15):(1'h0)] wire16;
  wire signed [(5'h13):(1'h0)] wire139;
  wire [(5'h10):(1'h0)] wire138;
  wire signed [(4'he):(1'h0)] wire137;
  wire [(2'h2):(1'h0)] wire135;
  wire signed [(4'hf):(1'h0)] wire77;
  wire signed [(4'he):(1'h0)] wire62;
  wire signed [(4'ha):(1'h0)] wire61;
  wire signed [(5'h10):(1'h0)] wire59;
  wire [(4'hd):(1'h0)] wire79;
  wire [(5'h14):(1'h0)] wire80;
  wire [(4'he):(1'h0)] wire81;
  wire [(3'h5):(1'h0)] wire82;
  wire [(5'h13):(1'h0)] wire83;
  wire [(5'h15):(1'h0)] wire118;
  assign y = {wire139,
                 wire138,
                 wire137,
                 wire135,
                 wire77,
                 wire62,
                 wire61,
                 wire59,
                 wire79,
                 wire80,
                 wire81,
                 wire82,
                 wire83,
                 wire118,
                 (1'h0)};
  module20 #() modinst60 (wire59, clk, wire19, wire17, wire18, wire16);
  assign wire61 = {wire59[(1'h1):(1'h0)],
                      (($signed(((8'h9f) ?
                              wire19 : wire59)) <<< $signed((wire16 ?
                              (8'ha0) : wire18))) ?
                          wire59 : (((wire19 | wire17) ?
                                  (^~wire18) : (~^wire17)) ?
                              wire19[(4'h8):(4'h8)] : $unsigned($unsigned(wire19))))};
  assign wire62 = ((&wire18[(2'h3):(2'h3)]) ?
                      wire19[(3'h4):(1'h0)] : wire18[(2'h3):(1'h1)]);
  module63 #() modinst78 (.wire68(wire17), .clk(clk), .wire67(wire62), .wire66(wire61), .wire65(wire59), .y(wire77), .wire64(wire19));
  assign wire79 = $signed({$signed(wire62),
                      ($signed($unsigned(wire18)) ?
                          {(&(8'ha1))} : (^$signed(wire59)))});
  assign wire80 = (($unsigned(($unsigned(wire18) * $unsigned(wire17))) & wire79[(4'hd):(4'h9)]) ?
                      (wire18 >>> {($signed(wire77) == $signed(wire62)),
                          $signed((wire77 ? wire59 : wire16))}) : (wire77 ?
                          wire59[(5'h10):(1'h1)] : ($unsigned((wire61 && wire16)) < wire77[(4'h8):(3'h4)])));
  assign wire81 = ((!wire80[(4'hf):(2'h2)]) - $signed(($signed(wire18) ^ wire16)));
  assign wire82 = $signed($unsigned(wire62));
  assign wire83 = wire80;
  module84 #() modinst119 (.wire89(wire79), .y(wire118), .clk(clk), .wire88(wire81), .wire87(wire61), .wire85(wire16), .wire86(wire59));
  module120 #() modinst136 (wire135, clk, wire18, wire77, wire80, wire16);
  assign wire137 = wire59[(4'h8):(2'h3)];
  assign wire138 = ($signed(wire61) || $unsigned(((wire82 < wire61) ?
                       $signed(((8'ha7) * wire16)) : wire19[(4'he):(3'h4)])));
  assign wire139 = wire138[(3'h4):(1'h1)];
endmodule

module module120
#(parameter param133 = {((^~(8'haa)) ? (&(!((8'h9d) ? (8'ha0) : (8'ha3)))) : (((+(8'h9c)) || ((7'h44) ? (8'hae) : (8'ha8))) ? (((8'hac) != (8'hb3)) != ((8'haa) * (8'hb9))) : (|(8'hba))))}, 
parameter param134 = ((|(^(!(&param133)))) ? (((!param133) ? ({param133, param133} + (param133 | param133)) : param133) ? ((+(|param133)) ? ((param133 || param133) ? (param133 ? (8'hbe) : param133) : (~|param133)) : ({param133, param133} <= (param133 ? (8'h9e) : param133))) : ((|(param133 | param133)) + {{param133}})) : ((~^((param133 * param133) ? {param133} : ((8'ha6) ? (8'had) : param133))) ? {{(param133 ? param133 : param133), param133}, ((param133 ~^ param133) < (param133 ? (8'hbd) : param133))} : param133)))
(y, clk, wire124, wire123, wire122, wire121);
  output wire [(32'h6e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire124;
  input wire [(4'hc):(1'h0)] wire123;
  input wire [(2'h2):(1'h0)] wire122;
  input wire signed [(5'h15):(1'h0)] wire121;
  wire [(5'h14):(1'h0)] wire132;
  wire signed [(5'h12):(1'h0)] wire131;
  wire [(2'h2):(1'h0)] wire130;
  wire [(4'hd):(1'h0)] wire129;
  wire signed [(5'h12):(1'h0)] wire128;
  wire [(4'hb):(1'h0)] wire127;
  wire signed [(5'h12):(1'h0)] wire126;
  wire [(4'h9):(1'h0)] wire125;
  assign y = {wire132,
                 wire131,
                 wire130,
                 wire129,
                 wire128,
                 wire127,
                 wire126,
                 wire125,
                 (1'h0)};
  assign wire125 = ($signed(({{(8'hb7)}} ?
                           ($signed(wire123) ?
                               $signed(wire121) : $signed(wire122)) : (~^(wire123 < (7'h42))))) ?
                       $signed($signed(((wire122 ? wire122 : wire122) ?
                           $unsigned(wire121) : (+(8'haa))))) : ((wire122[(1'h0):(1'h0)] - ({wire124} < $signed(wire123))) ?
                           (8'hb3) : $unsigned($unsigned((wire123 ?
                               wire123 : wire121)))));
  assign wire126 = ({$unsigned({wire124[(4'h9):(3'h6)]}),
                       (((wire122 >= wire121) ?
                               (^wire121) : wire124[(5'h15):(3'h4)]) ?
                           ($unsigned(wire124) ?
                               (wire124 ?
                                   wire122 : wire124) : (~^wire121)) : ((8'ha2) <= wire123[(3'h5):(1'h1)]))} ^ wire124);
  assign wire127 = (^(((-{(8'hba), wire121}) ~^ $signed((wire121 - wire125))) ?
                       wire124 : ({(|wire123)} >>> $signed((wire123 < wire124)))));
  assign wire128 = wire125;
  assign wire129 = wire123[(4'h9):(3'h7)];
  assign wire130 = (((wire129 - (~&(~|wire128))) * wire129[(3'h4):(2'h3)]) ?
                       ((wire121[(3'h5):(2'h3)] - wire129[(3'h5):(1'h1)]) != $unsigned((8'hb8))) : wire127);
  assign wire131 = (8'hb8);
  assign wire132 = wire126;
endmodule

module module84
#(parameter param116 = (!(-(((|(8'had)) <= ((8'h9f) < (8'hb0))) ? (&((8'hb1) - (8'hb3))) : ((-(8'hb7)) ? ((8'hb4) ^ (8'had)) : (^(8'hb7)))))), 
parameter param117 = (8'hb9))
(y, clk, wire89, wire88, wire87, wire86, wire85);
  output wire [(32'h150):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire89;
  input wire signed [(4'h8):(1'h0)] wire88;
  input wire signed [(2'h2):(1'h0)] wire87;
  input wire signed [(4'h8):(1'h0)] wire86;
  input wire signed [(4'he):(1'h0)] wire85;
  wire [(4'h9):(1'h0)] wire115;
  wire signed [(5'h12):(1'h0)] wire114;
  wire [(4'hc):(1'h0)] wire96;
  wire signed [(5'h10):(1'h0)] wire95;
  wire [(4'h8):(1'h0)] wire94;
  wire signed [(4'he):(1'h0)] wire93;
  wire [(5'h15):(1'h0)] wire92;
  wire signed [(3'h5):(1'h0)] wire91;
  wire signed [(2'h3):(1'h0)] wire90;
  reg [(4'hc):(1'h0)] reg113 = (1'h0);
  reg [(5'h15):(1'h0)] reg112 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg111 = (1'h0);
  reg signed [(4'he):(1'h0)] reg110 = (1'h0);
  reg [(2'h2):(1'h0)] reg109 = (1'h0);
  reg [(4'hb):(1'h0)] reg108 = (1'h0);
  reg [(2'h3):(1'h0)] reg107 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg106 = (1'h0);
  reg [(5'h10):(1'h0)] reg105 = (1'h0);
  reg [(4'hc):(1'h0)] reg104 = (1'h0);
  reg [(5'h12):(1'h0)] reg103 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg102 = (1'h0);
  reg [(5'h13):(1'h0)] reg101 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg100 = (1'h0);
  reg [(5'h13):(1'h0)] reg99 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg98 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg97 = (1'h0);
  assign y = {wire115,
                 wire114,
                 wire96,
                 wire95,
                 wire94,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 (1'h0)};
  assign wire90 = $signed((((wire86 > ((8'ha4) >>> wire85)) ^~ $unsigned(wire86[(3'h4):(1'h0)])) * $signed((wire88[(2'h2):(1'h1)] ?
                      wire85[(4'hc):(2'h2)] : $signed(wire85)))));
  assign wire91 = $signed(($unsigned(wire87[(1'h0):(1'h0)]) ?
                      (wire87 ^~ ((wire89 ? wire88 : wire85) ?
                          (wire85 && wire86) : (^wire85))) : (!{wire89})));
  assign wire92 = $signed($unsigned(((!(8'h9f)) + ($signed(wire85) ?
                      wire87 : $unsigned(wire88)))));
  assign wire93 = (-$unsigned({{{(8'hb6), wire89}},
                      {{wire88, wire89}, {(8'ha7), (8'ha5)}}}));
  assign wire94 = $signed((($signed((wire85 ? wire91 : wire88)) ?
                          (^~wire88) : $signed(((8'hbb) ? wire93 : wire92))) ?
                      $unsigned((wire88 ?
                          (wire85 > wire85) : (wire85 ?
                              wire88 : wire87))) : wire85));
  assign wire95 = $signed(wire91);
  assign wire96 = $signed(wire86);
  always
    @(posedge clk) begin
      reg97 <= ((!$signed((^(~(8'hb1))))) & $signed(wire92[(4'h8):(3'h5)]));
      reg98 <= ({(!(|(^(8'hbd))))} >>> wire91[(1'h1):(1'h0)]);
      reg99 <= (wire85 ?
          (^~((8'ha8) ?
              wire87[(1'h1):(1'h0)] : $unsigned(wire95[(3'h5):(1'h1)]))) : (wire94 ~^ ($signed(wire94) ?
              (8'ha2) : ((&wire93) ? $unsigned(wire87) : $unsigned(wire95)))));
      if ((($signed($unsigned(wire94[(3'h4):(2'h2)])) ?
          (($signed(wire89) <= (^wire95)) < (|(wire96 ?
              wire96 : reg97))) : wire86[(2'h3):(1'h0)]) | (($unsigned({reg99}) && $unsigned(wire92)) ?
          $signed(($signed(wire86) ?
              wire91[(3'h4):(1'h0)] : $signed((8'ha7)))) : (+($unsigned(wire87) ?
              $unsigned(reg99) : (wire91 << reg97))))))
        begin
          reg100 <= (-((wire95[(4'hd):(4'hd)] ^~ reg98) ?
              $signed($signed({wire88})) : ($unsigned($unsigned(wire88)) ?
                  $unsigned(reg97[(2'h2):(1'h1)]) : {(wire95 <= wire90),
                      (~wire95)})));
        end
      else
        begin
          reg100 <= $signed({$unsigned(((^wire86) ?
                  $unsigned(wire89) : (reg100 ? wire86 : reg98))),
              wire94[(1'h1):(1'h0)]});
        end
    end
  always
    @(posedge clk) begin
      reg101 <= ($unsigned((reg97 <= reg99)) & wire95);
      reg102 <= $unsigned(wire94[(3'h4):(2'h2)]);
      if ((($unsigned($unsigned((reg101 ~^ (8'ha8)))) != reg99[(4'ha):(2'h3)]) ?
          ((!((~&wire96) ?
              {wire93} : (reg102 ^~ (8'hb2)))) * (8'hbc)) : reg98[(2'h3):(2'h3)]))
        begin
          reg103 <= $unsigned((~|reg98));
          reg104 <= reg101[(5'h12):(4'hc)];
          reg105 <= $unsigned($signed($unsigned($unsigned(wire88[(2'h2):(1'h0)]))));
        end
      else
        begin
          reg103 <= ($signed(wire92) & (^~$unsigned(($signed(reg98) ?
              (wire96 <= reg98) : reg105[(4'hf):(4'ha)]))));
          reg104 <= ((~&$signed({$unsigned(wire89),
                  (wire94 ? (8'h9c) : wire89)})) ?
              reg100[(1'h1):(1'h1)] : ({reg102,
                      ((~|reg100) ? $signed(wire93) : wire93[(3'h6):(1'h0)])} ?
                  (($unsigned(wire94) > (wire92 < wire90)) ^ ((wire92 <= (7'h42)) ?
                      {wire86} : (wire88 >> wire87))) : wire86));
          reg105 <= ($signed($signed($unsigned({wire96,
              reg104}))) * wire92[(4'hd):(2'h2)]);
          if ($signed(wire89[(4'h8):(2'h2)]))
            begin
              reg106 <= reg104[(4'ha):(4'ha)];
              reg107 <= reg103[(3'h4):(2'h2)];
              reg108 <= ($unsigned({(+(wire87 ^ (8'hb8))),
                  ((~&reg98) >>> $signed(wire93))}) | ($unsigned((reg99[(4'he):(4'hc)] ?
                      (reg104 != reg106) : (~^wire87))) ?
                  $signed(((reg107 ? reg102 : wire89) ?
                      (wire85 ?
                          reg100 : wire92) : reg100)) : ($signed($signed(reg100)) * ($signed(reg102) ?
                      reg107[(1'h0):(1'h0)] : reg107[(2'h3):(1'h1)]))));
              reg109 <= reg106[(4'he):(1'h1)];
              reg110 <= $signed(($signed(({reg101} != $signed((8'hbd)))) ?
                  reg105 : (wire86 ? (reg99 >> $signed(reg107)) : reg104)));
            end
          else
            begin
              reg106 <= (~{reg97});
              reg107 <= (&(~|{$signed($signed(reg97)),
                  ($unsigned(reg109) ?
                      $unsigned(reg103) : reg100[(1'h0):(1'h0)])}));
              reg108 <= reg99;
              reg109 <= (8'hba);
              reg110 <= (wire91 & ($unsigned($unsigned((8'h9d))) <= reg99[(5'h10):(3'h5)]));
            end
          reg111 <= $unsigned((~|$signed(($unsigned(wire94) << (8'h9d)))));
        end
      reg112 <= wire91[(1'h0):(1'h0)];
      reg113 <= $signed(reg102);
    end
  assign wire114 = wire95[(2'h2):(1'h0)];
  assign wire115 = $unsigned($unsigned($signed(wire96)));
endmodule

module module63
#(parameter param76 = {((8'ha4) & (({(8'haf), (8'ha4)} ? ((8'haa) * (8'ha5)) : ((8'hbb) ? (8'ha0) : (7'h44))) ? (((8'hb3) ? (8'hb3) : (7'h41)) ? (^(8'hb4)) : (~^(8'haa))) : ({(8'h9c)} >>> (-(8'ha0)))))})
(y, clk, wire68, wire67, wire66, wire65, wire64);
  output wire [(32'h53):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire68;
  input wire [(2'h2):(1'h0)] wire67;
  input wire signed [(3'h4):(1'h0)] wire66;
  input wire [(2'h2):(1'h0)] wire65;
  input wire [(4'he):(1'h0)] wire64;
  wire [(4'hd):(1'h0)] wire75;
  wire [(4'ha):(1'h0)] wire74;
  wire [(4'hc):(1'h0)] wire70;
  wire [(5'h11):(1'h0)] wire69;
  reg signed [(5'h12):(1'h0)] reg73 = (1'h0);
  reg [(3'h4):(1'h0)] reg72 = (1'h0);
  reg [(4'h8):(1'h0)] reg71 = (1'h0);
  assign y = {wire75, wire74, wire70, wire69, reg73, reg72, reg71, (1'h0)};
  assign wire69 = $unsigned({$signed((~|(wire67 ? (8'hac) : wire65))),
                      {$unsigned(wire66), (wire67 && $unsigned(wire65))}});
  assign wire70 = $unsigned(wire69);
  always
    @(posedge clk) begin
      reg71 <= wire68[(4'h9):(3'h4)];
      reg72 <= $unsigned(wire68);
      reg73 <= $signed({$unsigned($unsigned((~|wire69))), wire68});
    end
  assign wire74 = ($unsigned({$unsigned($signed(wire65)),
                      (~(wire69 ^ (8'hb8)))}) ~^ (wire65[(2'h2):(1'h1)] ?
                      (^{$unsigned(wire64)}) : $unsigned((+(reg71 ?
                          (7'h41) : wire69)))));
  assign wire75 = (((~^(wire68[(3'h7):(1'h0)] >= $signed(wire65))) ^ (&($unsigned(wire69) ?
                          wire74 : (wire68 ? wire65 : reg72)))) ?
                      wire68 : $unsigned(wire70));
endmodule

module module20
#(parameter param58 = ((|(~^(((8'hb2) > (8'hba)) ? {(8'hb7), (8'hac)} : ((8'ha3) || (8'hae))))) ? (!(~^(~|(-(8'ha2))))) : {((((8'ha9) ? (8'hb4) : (7'h44)) ? (8'h9f) : (^~(8'hb7))) ~^ (^((8'hb6) >= (8'haf))))}))
(y, clk, wire24, wire23, wire22, wire21);
  output wire [(32'h187):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire24;
  input wire signed [(5'h15):(1'h0)] wire23;
  input wire [(3'h6):(1'h0)] wire22;
  input wire signed [(4'hb):(1'h0)] wire21;
  wire [(5'h11):(1'h0)] wire57;
  wire signed [(5'h13):(1'h0)] wire56;
  wire signed [(3'h7):(1'h0)] wire55;
  wire [(3'h5):(1'h0)] wire54;
  wire signed [(5'h13):(1'h0)] wire53;
  wire signed [(4'h9):(1'h0)] wire52;
  wire signed [(4'hd):(1'h0)] wire51;
  wire signed [(4'h9):(1'h0)] wire50;
  wire signed [(5'h15):(1'h0)] wire49;
  wire [(5'h10):(1'h0)] wire48;
  wire [(2'h2):(1'h0)] wire47;
  wire [(5'h14):(1'h0)] wire46;
  wire signed [(4'hf):(1'h0)] wire45;
  wire [(4'hf):(1'h0)] wire32;
  wire [(4'ha):(1'h0)] wire26;
  wire signed [(4'hb):(1'h0)] wire25;
  reg signed [(2'h2):(1'h0)] reg44 = (1'h0);
  reg [(5'h12):(1'h0)] reg43 = (1'h0);
  reg [(3'h7):(1'h0)] reg42 = (1'h0);
  reg [(3'h5):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg40 = (1'h0);
  reg [(5'h12):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg38 = (1'h0);
  reg [(5'h10):(1'h0)] reg37 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg35 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg34 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg33 = (1'h0);
  reg [(4'hc):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg30 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg29 = (1'h0);
  reg [(4'ha):(1'h0)] reg28 = (1'h0);
  reg [(3'h7):(1'h0)] reg27 = (1'h0);
  assign y = {wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire32,
                 wire26,
                 wire25,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 (1'h0)};
  assign wire25 = $signed(((|wire24) ?
                      $signed($unsigned(((8'h9c) == wire23))) : $signed(((wire23 ?
                              wire23 : wire21) ?
                          (wire24 ? (8'hac) : wire24) : ((8'hb8) ^ wire24)))));
  assign wire26 = (^~((wire22 ?
                          wire22[(3'h4):(1'h0)] : ({wire25,
                              wire24} <= (!wire22))) ?
                      (~&$unsigned({(8'haf)})) : {$signed((+wire23)),
                          $signed(((8'ha8) ? wire23 : wire21))}));
  always
    @(posedge clk) begin
      reg27 <= $signed($unsigned((!($unsigned(wire22) >>> (~^wire24)))));
      reg28 <= $unsigned((~|wire22));
    end
  always
    @(posedge clk) begin
      reg29 <= {(^~{((wire24 ? (8'haa) : wire23) ? wire23 : wire22),
              (wire21 ^~ $signed(wire25))}),
          reg27[(3'h6):(1'h0)]};
      reg30 <= wire24[(2'h2):(2'h2)];
      reg31 <= (({wire24[(3'h6):(2'h3)], reg30} ?
              $unsigned((reg30 && wire21)) : $signed($signed($signed(wire21)))) ?
          wire22 : wire24);
    end
  assign wire32 = {(wire24 ?
                          {(^wire23), reg29} : (reg28[(4'h8):(2'h3)] ?
                              (|{wire25}) : $signed(wire25))),
                      {reg31[(3'h7):(2'h3)]}};
  always
    @(posedge clk) begin
      if ($signed(((^reg28) & ((~&{(8'hba),
          wire23}) + $unsigned((wire25 <= wire26))))))
        begin
          reg33 <= $unsigned($signed({(~|$signed(reg29))}));
          reg34 <= $unsigned($signed(wire23[(4'hc):(4'ha)]));
          reg35 <= (8'hb8);
          if (($signed((~&$unsigned(reg31))) == wire23[(2'h2):(2'h2)]))
            begin
              reg36 <= (reg31[(3'h5):(1'h1)] ?
                  ((reg35 != (8'hab)) ?
                      (-((-wire25) ?
                          $signed(wire21) : (|reg34))) : $unsigned($signed($unsigned(wire32)))) : wire24);
              reg37 <= $unsigned(wire25[(4'ha):(4'ha)]);
              reg38 <= $unsigned(reg30[(2'h2):(1'h1)]);
              reg39 <= ($signed({((~reg34) ? (!reg30) : $signed((7'h40))),
                      reg38[(2'h3):(2'h3)]}) ?
                  ($signed(((wire21 >> reg31) ?
                          reg38 : (reg30 ? reg37 : (8'hab)))) ?
                      $unsigned((!(~|reg31))) : wire23) : ((&((^wire25) ?
                      (reg34 >>> wire32) : (reg33 <<< wire23))) > reg27));
              reg40 <= $unsigned(wire32[(1'h1):(1'h0)]);
            end
          else
            begin
              reg36 <= ((reg31 ? $unsigned(reg39) : $unsigned((&(^~wire24)))) ?
                  reg29[(1'h0):(1'h0)] : $signed(reg39[(1'h1):(1'h0)]));
              reg37 <= (reg36[(2'h2):(1'h0)] * $unsigned(((8'hae) ~^ ($unsigned(wire32) ?
                  $unsigned(reg33) : (8'hb4)))));
              reg38 <= $signed((-($signed((wire22 ? reg37 : wire24)) ?
                  wire23[(3'h6):(1'h0)] : {(~&reg40)})));
              reg39 <= $signed(((wire23 || $unsigned(wire23)) ?
                  (($unsigned(reg35) >> reg28[(4'ha):(4'h9)]) ?
                      (wire23[(3'h4):(2'h2)] ?
                          $unsigned(reg35) : (!reg28)) : reg35[(5'h10):(4'hf)]) : ({wire24,
                          (reg39 + (8'hbe))} ?
                      ((reg29 ?
                          wire32 : wire26) > (reg35 && wire23)) : (~$signed(reg29)))));
              reg40 <= wire25[(3'h4):(2'h3)];
            end
          reg41 <= wire25;
        end
      else
        begin
          reg33 <= ((8'hbc) ?
              (^~{$signed((reg41 <<< (8'hba))),
                  (&reg39)}) : $signed($signed(reg31)));
        end
      reg42 <= ($unsigned($signed(((reg37 >> wire25) ?
              (&wire22) : (wire32 ? reg29 : reg36)))) ?
          $unsigned($unsigned(reg34)) : $signed(($signed((reg35 > wire25)) & (~^{reg33,
              reg28}))));
      reg43 <= ((^~(|reg39[(4'h9):(3'h5)])) * (reg27 < $unsigned((wire23[(4'hb):(2'h3)] ?
          {reg41, reg35} : (wire25 >>> wire32)))));
      reg44 <= reg39;
    end
  assign wire45 = $unsigned(($signed($signed(reg42)) ~^ (+(&wire26[(4'h8):(3'h7)]))));
  assign wire46 = reg44;
  assign wire47 = $unsigned($signed(wire46));
  assign wire48 = (wire22 ? (reg34 >= $signed(reg28)) : reg43[(2'h2):(2'h2)]);
  assign wire49 = {(!(8'hb2)),
                      $unsigned($signed((wire48 >> (reg29 >>> wire23))))};
  assign wire50 = $signed($signed({reg33[(3'h7):(3'h5)],
                      wire26[(4'h9):(1'h1)]}));
  assign wire51 = ({((^~(reg41 >= reg42)) >= reg33)} ?
                      {reg33[(4'h9):(4'h8)],
                          {$unsigned($signed((8'hb1))),
                              {$signed(wire50),
                                  (~&reg38)}}} : $signed(reg39[(5'h10):(4'h8)]));
  assign wire52 = wire23;
  assign wire53 = $signed($unsigned((($unsigned(reg28) ^ (reg39 ?
                          wire49 : (8'ha0))) ?
                      (^~{wire51, reg41}) : ({wire47, reg41} < (reg33 ?
                          reg44 : wire22)))));
  assign wire54 = $unsigned(wire48[(1'h0):(1'h0)]);
  assign wire55 = $signed((~$signed($unsigned(wire54))));
  assign wire56 = $signed($signed(wire25[(1'h0):(1'h0)]));
  assign wire57 = $signed(wire24);
endmodule
