$date
	Thu Dec 13 10:57:08 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPUTester1 $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPUTester1 $end
$var reg 1 " reset $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module Program_Counter $end
$var wire 1 ! Clk $end
$var wire 32 # PCNext [31:0] $end
$var wire 1 " Reset $end
$var reg 32 $ PCResult [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module Instruction_Memory $end
$var wire 1 ! Enable $end
$var wire 32 % PC [31:0] $end
$var wire 32 & Instruction [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module Control_Unit $end
$var wire 1 ! clk $end
$var wire 6 ' opcode [5:0] $end
$var wire 1 " reset $end
$var reg 3 ( aluCode [2:0] $end
$var reg 1 ) alu_src $end
$var reg 1 * branch $end
$var reg 1 + jump $end
$var reg 1 , memRead $end
$var reg 1 - memWrite $end
$var reg 1 . mem_to_reg $end
$var reg 1 / reg_dst $end
$var reg 1 0 reg_write $end
$var reg 1 1 unSign $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module alu $end
$var wire 32 2 a [31:0] $end
$var wire 3 3 aluCode [2:0] $end
$var wire 32 4 b [31:0] $end
$var wire 6 5 operation [5:0] $end
$var reg 32 6 Result [31:0] $end
$var reg 32 7 tempVar [31:0] $end
$var reg 1 8 zeroFlag $end
$var integer 32 9 counter [31:0] $end
$var integer 32 : index [31:0] $end
$var integer 32 ; var [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module Register_File $end
$var wire 5 < A_Address [4:0] $end
$var wire 5 = B_Address [4:0] $end
$var wire 32 > C_Data [31:0] $end
$var wire 1 ! Clk $end
$var wire 1 . Write $end
$var wire 5 ? C_Address [4:0] $end
$var reg 32 @ A_Data [31:0] $end
$var reg 32 A B_Data [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module ram $end
$var wire 32 B address [31:0] $end
$var wire 1 ! clk $end
$var wire 32 C dataIn [31:0] $end
$var wire 1 , read $end
$var wire 1 - write $end
$var reg 32 D output_destination [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module addFour $end
$var wire 32 E pc [31:0] $end
$var wire 32 F result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module adder $end
$var wire 32 G entry1 [31:0] $end
$var wire 32 H entry0 [31:0] $end
$var reg 32 I result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module signExt $end
$var wire 16 J ins [15:0] $end
$var wire 1 1 unSign $end
$var reg 32 K result [31:0] $end
$var reg 16 L tempOnes [15:0] $end
$var reg 16 M tempZero [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module shftJump $end
$var wire 26 N in [25:0] $end
$var reg 28 O result [27:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module shftLeft $end
$var wire 32 P in [31:0] $end
$var reg 32 Q result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module simpleAND $end
$var wire 1 8 Z_flag $end
$var wire 1 * branch $end
$var reg 1 R result $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module Jump_Mux $end
$var wire 32 S one [31:0] $end
$var wire 1 + s $end
$var wire 32 T zero [31:0] $end
$var reg 32 U result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module ALU_Mux $end
$var wire 32 V zero [31:0] $end
$var wire 1 ) s $end
$var wire 32 W one [31:0] $end
$var reg 32 X result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module Register_Mux $end
$var wire 5 Y one [4:0] $end
$var wire 1 / s $end
$var wire 5 Z zero [4:0] $end
$var reg 5 [ result [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module RAM_Mux $end
$var wire 1 . s $end
$var wire 32 \ zero [31:0] $end
$var wire 32 ] one [31:0] $end
$var reg 32 ^ result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPUTester1 $end
$scope module CPU_Test1 $end
$scope module Branch_Mux $end
$var wire 32 _ zero [31:0] $end
$var wire 1 R s $end
$var wire 32 ` one [31:0] $end
$var reg 32 a result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 a
b10110100 `
b100 _
b101100 ^
b101100 ]
bx \
b1 [
b1 Z
b0 Y
b101100 X
b101100 W
b0 V
b100 U
b100 T
b1000000000010110000 S
0R
b10110000 Q
b101100 P
b1000000000010110000 O
b10000000000101100 N
b0 M
b1111111111111111 L
b101100 K
b101100 J
b10110100 I
b10110000 H
b100 G
b100 F
b0 E
bx D
b0 C
b101100 B
b0 A
b0 @
b1 ?
b101100 >
b1 =
b0 <
b0 ;
bx :
b0 9
08
bx 7
b101100 6
b101100 5
b101100 4
b101 3
b0 2
11
10
0/
1.
0-
0,
0+
0*
1)
b101 (
b1001 '
b100100000000010000000000101100 &
b0 %
b0 $
b100 #
0"
0!
$end
#5
b101100 2
b101100 @
b0 A
b0 C
b0 V
b101100 6
b101100 B
b101100 ]
b0 H
b0 Q
bx >
bx ^
b0 4
b0 X
b1000 #
b1000 U
b0 K
b0 P
b0 W
b100010000000000000000000 S
b100010000000000000000000 O
b10 ?
b10 [
0.
1,
0)
b1000 T
b1000 a
b1000 I
b1000 `
b0 J
b0 5
b1000100000000000000000 N
b10 =
b1 <
b10 Z
b100100 '
b1000 F
b1000 G
b1000 _
b10010000001000100000000000000000 &
b100 $
b100 %
b100 E
0!
#10
b1010000 6
b1010000 B
b1010000 ]
b10010000 H
b10010000 Q
b1010000 >
b1010000 ^
b100100 4
b100100 X
b1100 #
b1100 U
b100100 K
b100100 P
b100100 W
b100100000000000010010000 S
b100100000000000010010000 O
b100 ?
b100 [
1.
0,
1)
b1100 T
b1100 a
b10011100 I
b10011100 `
b100100 J
b100100 5
b1001000000000000100100 N
b100 =
b100 Z
b1001 '
b1100 F
b1100 G
b1100 _
b100100001001000000000000100100 &
b1000 $
b1000 %
b1000 E
0!
#15
b0 2
b0 @
b0 A
b0 C
b0 V
b0 >
b0 ^
b0 6
b0 B
b0 ]
b1010000010000100 H
b1010000010000100 Q
b0 4
b0 X
b10000 #
b10000 U
b10100000100001 K
b10100000100001 P
b10100000100001 W
b1010000010000100 S
b1010000010000100 O
b101 ?
b101 [
01
b0 (
b0 3
0)
1/
b10000 T
b10000 a
b1010000010010100 I
b1010000010010100 `
b100001 5
b10100000100001 J
b101 Y
b10100000100001 N
b0 =
b0 <
b0 Z
b0 '
b10000 F
b10000 G
b10000 _
b10100000100001 &
b1100 $
b1100 %
b1100 E
0!
#20
b10100 #
b10100 U
b10100010001010000010000100 S
b10100010001010000010000100 O
b10100 T
b10100 a
b1010000010011000 I
b1010000010011000 `
b101000100010100000100001 N
b10 =
b101 <
b10 Z
b10100 F
b10100 G
b10100 _
b101000100010100000100001 &
b10000 $
b10000 %
b10000 E
0!
#25
b1111111111111111 >
b1111111111111111 ^
b1111111111111111 6
b1111111111111111 B
b1111111111111111 ]
b111111111111111100 H
b111111111111111100 Q
b1111111111111111 4
b1111111111111111 X
b11000 #
b11000 U
b1111111111111111 K
b1111111111111111 P
b1111111111111111 W
b1100011111111111111111100 S
b1100011111111111111111100 O
b11 ?
b11 [
11
b101 (
b101 3
1)
0/
b11000 T
b11000 a
b1000000000000010100 I
b1000000000000010100 `
b111111 5
b1111111111111111 J
b11111 Y
b11000111111111111111111 N
b11 =
b11 <
b11 Z
b1001 '
b11000 F
b11000 G
b11000 _
b100100011000111111111111111111 &
b10100 $
b10100 %
b10100 E
0!
#30
b1111111111111111 2
b1111111111111111 @
b11111111111111111111111111110100 H
b11111111111111111111111111110100 Q
0R
bx >
bx ^
b0 4
b0 X
b11100 #
b11100 U
b11111111111111111111111111111101 K
b11111111111111111111111111111101 P
b11111111111111111111111111111101 W
08
b1 6
b1 B
b1 ]
b1100000111111111111110100 S
b1100000111111111111110100 O
b0 ?
b0 [
01
1*
0.
b11 (
b11 3
0)
00
b11100 T
b11100 a
b10000 I
b10000 `
b1111111111111101 J
b111101 5
b11000001111111111111101 N
b0 =
b0 Z
b111 '
b11100 F
b11100 G
b11100 _
b11100011000001111111111111101 &
b11000 $
b11000 %
b11000 E
0!
#35
b0 2
b0 @
b0 H
b0 Q
b0 >
b0 ^
b100000 #
b100000 U
b0 6
b0 B
b0 ]
b0 K
b0 P
b0 W
b0 S
b0 O
0*
1.
b0 (
b0 3
10
1/
b100000 T
b100000 a
b100000 I
b100000 `
b0 5
b0 J
b0 Y
b0 N
b0 <
b0 '
b100000 F
b100000 G
b100000 _
b0 &
b11100 $
b11100 %
b11100 E
0!
#40
b101100 2
b101100 @
b101101 6
b101101 B
b101101 ]
b100 H
b100 Q
bx >
bx ^
b1 4
b1 X
b100100 #
b100100 U
b1 K
b1 P
b1 W
b100101000000000000000100 S
b100101000000000000000100 O
0.
1-
b110 (
b110 3
1)
00
b100100 T
b100100 a
b101000 I
b101000 `
b1 J
b1 5
b1001010000000000000001 N
b101 =
b1 <
b101 Z
b101000 '
b100100 F
b100100 G
b100100 _
b10100000001001010000000000000001 &
b100000 $
b100000 %
b100000 E
0!
#45
1R
18
b0 2
b0 @
b1000 H
b1000 Q
b0 4
b0 X
b110000 #
b110000 U
b10 K
b10 P
b10 W
b1000 S
b1000 O
1*
0-
b1 (
b1 3
0)
0/
b110000 T
b110000 a
b110000 I
b110000 `
b10 J
b10 5
b10 N
b0 =
b0 <
b0 Z
b100 '
b101000 F
b101000 G
b101000 _
b10000000000000000000000000010 &
b100100 $
b100100 %
b100100 E
0!
#50
b11111111111111111111111111111100 H
b11111111111111111111111111111100 Q
b110000 #
b110000 U
b111111111111111100 S
b111111111111111100 O
b11111111111111111111111111111111 K
b11111111111111111111111111111111 P
b11111111111111111111111111111111 W
b110000 T
b110000 a
b110000 I
b110000 `
b111111 5
b1111111111111111 N
b1111111111111111 J
b11111 Y
b110100 F
b110100 G
b110100 _
b10000000000001111111111111111 &
b110000 $
b110000 %
b110000 E
0!
#55
0!
#60
0!
#65
0!
#70
0!
#75
0!
#80
0!
#85
0!
#90
0!
#95
0!
#100
0!
#105
0!
#110
0!
#115
0!
#120
0!
#125
0!
#130
0!
#135
0!
#140
0!
#145
0!
#150
0!
#155
0!
#160
0!
#165
0!
#170
0!
#175
0!
#180
0!
#185
0!
#190
0!
#195
0!
#200
0!
#205
0!
#210
0!
#215
0!
#220
0!
#225
0!
#230
0!
#235
0!
#240
0!
#245
0!
#250
0!
#255
0!
#260
0!
#265
0!
#270
0!
#275
0!
#280
0!
#285
0!
#290
0!
#295
0!
#300
0!
#305
0!
#310
0!
#315
0!
#320
0!
#325
0!
#330
0!
#335
0!
#340
0!
#345
0!
#350
0!
#355
0!
#360
0!
#365
0!
#370
0!
#375
0!
#380
0!
#385
0!
#390
0!
#395
0!
#400
0!
#405
0!
#410
0!
#415
0!
#420
0!
#425
0!
#430
0!
#435
0!
#440
0!
#445
0!
#450
0!
#455
0!
#460
0!
#465
0!
#470
0!
#475
0!
#480
0!
#485
0!
#490
0!
#495
0!
#500
0!
#505
0!
#510
0!
#515
0!
#520
0!
#525
0!
#530
0!
#535
0!
#540
0!
#545
0!
#550
0!
#555
0!
#560
0!
#565
0!
#570
0!
#575
0!
#580
0!
#585
0!
#590
0!
#595
0!
#600
0!
#605
0!
#610
0!
#615
0!
#620
0!
#625
0!
#630
0!
#635
0!
#640
0!
#645
0!
#650
1!
