GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v'
Analyzing included file 'define.vh'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":5811)
Back to file 'E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":5811)
Analyzing included file 'E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\static_macro_define.vh'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":5811)
Back to file 'E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":5811)
Analyzing included file 'parameter.vh'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":5811)
Back to file 'E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":5811)
Analyzing Verilog file 'E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v'
Analyzing included file 'define.vh'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v":1)
Back to file 'E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v":1)
Analyzing included file 'E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\static_macro_define.vh'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v":2)
Back to file 'E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v":2)
Compiling module 'CAN_TOP'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v":4)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Compiling module '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
Extracting RAM for identifier '**'("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
NOTE  (EX0101) : Current top module is "CAN_TOP"
WARN  (EX0211) : The output port "SCAN_OUT[4]" of module "~canc.CAN_TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX0211) : The output port "SCAN_OUT[3]" of module "~canc.CAN_TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX0211) : The output port "SCAN_OUT[2]" of module "~canc.CAN_TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX0211) : The output port "SCAN_OUT[1]" of module "~canc.CAN_TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (EX0211) : The output port "SCAN_OUT[0]" of module "~canc.CAN_TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
[5%] Running netlist conversion ...
WARN  (CV0020) : Input cpu_addr[31:10] is unused("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v":92)
WARN  (CV0020) : Input cpu_addr[1:0] is unused("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v":92)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'cfgstrp_clkdiv_latched[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (DI0003) : Latch inferred for net 'cfgstrp_clkdiv_latched[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (DI0003) : Latch inferred for net 'cfgstrp_clkdiv_latched[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (DI0003) : Latch inferred for net 'cfgstrp_clkdiv_latched[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (DI0003) : Latch inferred for net 'cfgstrp_clkdiv_latched[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (DI0003) : Latch inferred for net 'cfgstrp_clkdiv_latched[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (DI0003) : Latch inferred for net 'cfgstrp_clkdiv_latched[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (DI0003) : Latch inferred for net 'cfgstrp_clkdiv_latched[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "~cdftmux.CAN_TOP" instantiated to "u_cdftmux_canclk" is swept in optimizing("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (NL0002) : The module "~cdftmux.CAN_TOP" instantiated to "u_cdftmux_sysclk" is swept in optimizing("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (NL0002) : The module "~cdftmux.CAN_TOP" instantiated to "u_cdftmux_tqclk" is swept in optimizing("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (NL0002) : The module "~cdftmux.CAN_TOP" instantiated to "u_dftmux_rstcclk_0" is swept in optimizing("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (NL0002) : The module "~cdftmux.CAN_TOP" instantiated to "u_dftmux_rstponcclk_0" is swept in optimizing("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (NL0002) : The module "~cdftmux.CAN_TOP" instantiated to "u_dftmux_rstponcclk_extd_0" is swept in optimizing("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (NL0002) : The module "~cdftmux.CAN_TOP" instantiated to "u_dftmux_rstponsclk_0" is swept in optimizing("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (NL0002) : The module "~cdftmux.CAN_TOP" instantiated to "u_dftmux_rstsclk_0" is swept in optimizing("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
WARN  (NL0002) : The module "~cdftmux.CAN_TOP" instantiated to "u_dftmux_rsttqclk_0" is swept in optimizing("E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v":0)
[95%] Generate netlist file "E:\verilog_gowin\usb_test\fpga_project_1\src\can\temp\CAN\can.vg" completed
Generate template file "E:\verilog_gowin\usb_test\fpga_project_1\src\can\temp\CAN\can_tmp.v" completed
[100%] Generate report file "E:\verilog_gowin\usb_test\fpga_project_1\src\can\temp\CAN\can_syn.rpt.html" completed
GowinSynthesis finish
