
LCV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005044  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000008  20000000  00005044  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00005088  20000008  0000504c  00020008  2**2
                  ALLOC
  3 .stack        00002000  20005090  0000a0d4  00020008  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003d899  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005c3e  00000000  00000000  0005d922  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000a8a9  00000000  00000000  00063560  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ab8  00000000  00000000  0006de09  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000c18  00000000  00000000  0006e8c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000b392  00000000  00000000  0006f4d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00016b89  00000000  00000000  0007a86b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000917e2  00000000  00000000  000913f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001c38  00000000  00000000  00122bd8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	90 70 00 20 29 33 00 00 25 33 00 00 9b 34 00 00     .p. )3..%3...4..
	...
      2c:	25 33 00 00 00 00 00 00 00 00 00 00 25 33 00 00     %3..........%3..
      3c:	25 33 00 00 25 33 00 00 25 33 00 00 7d 25 00 00     %3..%3..%3..}%..
      4c:	25 33 00 00 25 33 00 00 25 33 00 00 25 33 00 00     %3..%3..%3..%3..
      5c:	25 33 00 00 25 33 00 00 05 28 00 00 15 28 00 00     %3..%3...(...(..
      6c:	25 28 00 00 35 28 00 00 45 28 00 00 55 28 00 00     %(..5(..E(..U(..
      7c:	25 33 00 00 25 33 00 00 25 33 00 00 25 33 00 00     %3..%3..%3..%3..
      8c:	25 33 00 00 25 33 00 00 00 00 00 00 00 00 00 00     %3..%3..........
      9c:	15 01 00 00 25 33 00 00 d9 01 00 00 25 33 00 00     ....%3......%3..
      ac:	25 33 00 00 00 00 00 00                             %3......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000008 	.word	0x20000008
      d4:	00000000 	.word	0x00000000
      d8:	00005044 	.word	0x00005044

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000000c 	.word	0x2000000c
     108:	00005044 	.word	0x00005044
     10c:	00005044 	.word	0x00005044
     110:	00000000 	.word	0x00000000

00000114 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     116:	4b2f      	ldr	r3, [pc, #188]	; (1d4 <ADC_Handler+0xc0>)
     118:	681d      	ldr	r5, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     11a:	682b      	ldr	r3, [r5, #0]
     11c:	7e1a      	ldrb	r2, [r3, #24]
     11e:	7ddc      	ldrb	r4, [r3, #23]
     120:	4014      	ands	r4, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     122:	07e2      	lsls	r2, r4, #31
     124:	d416      	bmi.n	154 <ADC_Handler+0x40>
	if (flags & ADC_INTFLAG_WINMON) {
     126:	0763      	lsls	r3, r4, #29
     128:	d508      	bpl.n	13c <ADC_Handler+0x28>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     12a:	2304      	movs	r3, #4
     12c:	682a      	ldr	r2, [r5, #0]
     12e:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     130:	7eeb      	ldrb	r3, [r5, #27]
     132:	079b      	lsls	r3, r3, #30
     134:	d502      	bpl.n	13c <ADC_Handler+0x28>
     136:	7eab      	ldrb	r3, [r5, #26]
     138:	079b      	lsls	r3, r3, #30
     13a:	d442      	bmi.n	1c2 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     13c:	07a3      	lsls	r3, r4, #30
     13e:	d508      	bpl.n	152 <ADC_Handler+0x3e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     140:	2302      	movs	r3, #2
     142:	682a      	ldr	r2, [r5, #0]
     144:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     146:	7eeb      	ldrb	r3, [r5, #27]
     148:	075b      	lsls	r3, r3, #29
     14a:	d502      	bpl.n	152 <ADC_Handler+0x3e>
     14c:	7eab      	ldrb	r3, [r5, #26]
     14e:	075b      	lsls	r3, r3, #29
     150:	d43b      	bmi.n	1ca <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     152:	bd70      	pop	{r4, r5, r6, pc}
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     154:	2201      	movs	r2, #1
     156:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     158:	682a      	ldr	r2, [r5, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     15a:	7e53      	ldrb	r3, [r2, #25]
		while (adc_is_syncing(module)) {
     15c:	b25b      	sxtb	r3, r3
     15e:	2b00      	cmp	r3, #0
     160:	dbfb      	blt.n	15a <ADC_Handler+0x46>
		*(module->job_buffer++) = module->hw->RESULT.reg;
     162:	6969      	ldr	r1, [r5, #20]
     164:	1c8b      	adds	r3, r1, #2
     166:	616b      	str	r3, [r5, #20]
     168:	8b53      	ldrh	r3, [r2, #26]
     16a:	b29b      	uxth	r3, r3
     16c:	800b      	strh	r3, [r1, #0]
		if (--module->remaining_conversions > 0) {
     16e:	8b2b      	ldrh	r3, [r5, #24]
     170:	3b01      	subs	r3, #1
     172:	b29b      	uxth	r3, r3
     174:	832b      	strh	r3, [r5, #24]
     176:	2b00      	cmp	r3, #0
     178:	d011      	beq.n	19e <ADC_Handler+0x8a>
			if (module->software_trigger == true) {
     17a:	7f6b      	ldrb	r3, [r5, #29]
     17c:	2b00      	cmp	r3, #0
     17e:	d0d2      	beq.n	126 <ADC_Handler+0x12>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     180:	682a      	ldr	r2, [r5, #0]
     182:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     184:	b25b      	sxtb	r3, r3
     186:	2b00      	cmp	r3, #0
     188:	dbfb      	blt.n	182 <ADC_Handler+0x6e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     18a:	7b13      	ldrb	r3, [r2, #12]
     18c:	2102      	movs	r1, #2
     18e:	430b      	orrs	r3, r1
     190:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     192:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     194:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     196:	b25b      	sxtb	r3, r3
     198:	2b00      	cmp	r3, #0
     19a:	dbfb      	blt.n	194 <ADC_Handler+0x80>
     19c:	e7c3      	b.n	126 <ADC_Handler+0x12>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     19e:	2301      	movs	r3, #1
     1a0:	682a      	ldr	r2, [r5, #0]
     1a2:	7593      	strb	r3, [r2, #22]
			if (module->job_status == STATUS_BUSY) {
     1a4:	7f2b      	ldrb	r3, [r5, #28]
     1a6:	2b05      	cmp	r3, #5
     1a8:	d1bd      	bne.n	126 <ADC_Handler+0x12>
				module->job_status = STATUS_OK;
     1aa:	2300      	movs	r3, #0
     1ac:	772b      	strb	r3, [r5, #28]
				if ((module->enabled_callback_mask &
     1ae:	7eeb      	ldrb	r3, [r5, #27]
     1b0:	07db      	lsls	r3, r3, #31
     1b2:	d5b8      	bpl.n	126 <ADC_Handler+0x12>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     1b4:	7eab      	ldrb	r3, [r5, #26]
     1b6:	07db      	lsls	r3, r3, #31
     1b8:	d5b5      	bpl.n	126 <ADC_Handler+0x12>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     1ba:	0028      	movs	r0, r5
     1bc:	68ab      	ldr	r3, [r5, #8]
     1be:	4798      	blx	r3
     1c0:	e7b1      	b.n	126 <ADC_Handler+0x12>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     1c2:	0028      	movs	r0, r5
     1c4:	68eb      	ldr	r3, [r5, #12]
     1c6:	4798      	blx	r3
     1c8:	e7b8      	b.n	13c <ADC_Handler+0x28>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     1ca:	692b      	ldr	r3, [r5, #16]
     1cc:	0028      	movs	r0, r5
     1ce:	4798      	blx	r3
}
     1d0:	e7bf      	b.n	152 <ADC_Handler+0x3e>
     1d2:	46c0      	nop			; (mov r8, r8)
     1d4:	2000502c 	.word	0x2000502c

000001d8 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
     1d8:	b570      	push	{r4, r5, r6, lr}
	struct dac_module *module = _dac_instances[instance];
     1da:	4b27      	ldr	r3, [pc, #156]	; (278 <DAC_Handler+0xa0>)
     1dc:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
     1de:	6825      	ldr	r5, [r4, #0]
	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
     1e0:	79ab      	ldrb	r3, [r5, #6]
     1e2:	07db      	lsls	r3, r3, #31
     1e4:	d507      	bpl.n	1f6 <DAC_Handler+0x1e>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
     1e6:	2301      	movs	r3, #1
     1e8:	71ab      	strb	r3, [r5, #6]
		if ((module->callback) &&
     1ea:	0023      	movs	r3, r4
     1ec:	3314      	adds	r3, #20
     1ee:	d002      	beq.n	1f6 <DAC_Handler+0x1e>
     1f0:	7c63      	ldrb	r3, [r4, #17]
     1f2:	2b00      	cmp	r3, #0
     1f4:	d131      	bne.n	25a <DAC_Handler+0x82>
	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
     1f6:	79ab      	ldrb	r3, [r5, #6]
     1f8:	079b      	lsls	r3, r3, #30
     1fa:	d538      	bpl.n	26e <DAC_Handler+0x96>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     1fc:	2302      	movs	r3, #2
     1fe:	71ab      	strb	r3, [r5, #6]
		if (module->remaining_conversions) {
     200:	89a3      	ldrh	r3, [r4, #12]
     202:	b29b      	uxth	r3, r3
     204:	2b00      	cmp	r3, #0
     206:	d02c      	beq.n	262 <DAC_Handler+0x8a>
				module->job_buffer[module->transferred_conversions++];
     208:	89e3      	ldrh	r3, [r4, #14]
     20a:	b29b      	uxth	r3, r3
     20c:	1c5a      	adds	r2, r3, #1
     20e:	b292      	uxth	r2, r2
     210:	81e2      	strh	r2, [r4, #14]
     212:	005b      	lsls	r3, r3, #1
     214:	68a2      	ldr	r2, [r4, #8]
     216:	4694      	mov	ip, r2
     218:	4463      	add	r3, ip
     21a:	881b      	ldrh	r3, [r3, #0]
     21c:	b29b      	uxth	r3, r3
			dac_hw->DATABUF.reg =
     21e:	81ab      	strh	r3, [r5, #12]
			module->remaining_conversions --;
     220:	89a3      	ldrh	r3, [r4, #12]
     222:	3b01      	subs	r3, #1
     224:	b29b      	uxth	r3, r3
     226:	81a3      	strh	r3, [r4, #12]
			if (module->remaining_conversions == 0) {
     228:	89a3      	ldrh	r3, [r4, #12]
     22a:	b29b      	uxth	r3, r3
     22c:	2b00      	cmp	r3, #0
     22e:	d118      	bne.n	262 <DAC_Handler+0x8a>
				module->job_status = STATUS_OK;
     230:	2200      	movs	r2, #0
     232:	3320      	adds	r3, #32
     234:	54e2      	strb	r2, [r4, r3]
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
     236:	3b1e      	subs	r3, #30
     238:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     23a:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     23c:	2180      	movs	r1, #128	; 0x80
     23e:	0489      	lsls	r1, r1, #18
     240:	337e      	adds	r3, #126	; 0x7e
     242:	4a0e      	ldr	r2, [pc, #56]	; (27c <DAC_Handler+0xa4>)
     244:	50d1      	str	r1, [r2, r3]
				if ((module->callback) &&
     246:	0023      	movs	r3, r4
     248:	3314      	adds	r3, #20
     24a:	d010      	beq.n	26e <DAC_Handler+0x96>
     24c:	7ca3      	ldrb	r3, [r4, #18]
     24e:	2b00      	cmp	r3, #0
     250:	d00a      	beq.n	268 <DAC_Handler+0x90>
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
     252:	2000      	movs	r0, #0
     254:	69e3      	ldr	r3, [r4, #28]
     256:	4798      	blx	r3
     258:	e006      	b.n	268 <DAC_Handler+0x90>
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
     25a:	2000      	movs	r0, #0
     25c:	69a3      	ldr	r3, [r4, #24]
     25e:	4798      	blx	r3
     260:	e7c9      	b.n	1f6 <DAC_Handler+0x1e>
		if ((module->callback) &&
     262:	0023      	movs	r3, r4
     264:	3314      	adds	r3, #20
     266:	d002      	beq.n	26e <DAC_Handler+0x96>
     268:	7c23      	ldrb	r3, [r4, #16]
     26a:	2b00      	cmp	r3, #0
     26c:	d100      	bne.n	270 <DAC_Handler+0x98>
	_dac_interrupt_handler(0);
}
     26e:	bd70      	pop	{r4, r5, r6, pc}
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
     270:	6963      	ldr	r3, [r4, #20]
     272:	2000      	movs	r0, #0
     274:	4798      	blx	r3
}
     276:	e7fa      	b.n	26e <DAC_Handler+0x96>
     278:	20005030 	.word	0x20005030
     27c:	e000e100 	.word	0xe000e100

00000280 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     280:	b5f0      	push	{r4, r5, r6, r7, lr}
     282:	46d6      	mov	lr, sl
     284:	464f      	mov	r7, r9
     286:	4646      	mov	r6, r8
     288:	b5c0      	push	{r6, r7, lr}
     28a:	b08a      	sub	sp, #40	; 0x28
     28c:	0006      	movs	r6, r0
     28e:	000f      	movs	r7, r1
     290:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     292:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     294:	0008      	movs	r0, r1
     296:	4ba0      	ldr	r3, [pc, #640]	; (518 <i2c_master_init+0x298>)
     298:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     29a:	4aa0      	ldr	r2, [pc, #640]	; (51c <i2c_master_init+0x29c>)
     29c:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     29e:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     2a0:	2301      	movs	r3, #1
     2a2:	40ab      	lsls	r3, r5
     2a4:	430b      	orrs	r3, r1
     2a6:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     2a8:	a909      	add	r1, sp, #36	; 0x24
     2aa:	7b23      	ldrb	r3, [r4, #12]
     2ac:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     2ae:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     2b0:	b2c5      	uxtb	r5, r0
     2b2:	0028      	movs	r0, r5
     2b4:	4b9a      	ldr	r3, [pc, #616]	; (520 <i2c_master_init+0x2a0>)
     2b6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     2b8:	0028      	movs	r0, r5
     2ba:	4b9a      	ldr	r3, [pc, #616]	; (524 <i2c_master_init+0x2a4>)
     2bc:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     2be:	7b20      	ldrb	r0, [r4, #12]
     2c0:	2100      	movs	r1, #0
     2c2:	4b99      	ldr	r3, [pc, #612]	; (528 <i2c_master_init+0x2a8>)
     2c4:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     2c6:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     2c8:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     2ca:	079b      	lsls	r3, r3, #30
     2cc:	d505      	bpl.n	2da <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     2ce:	b00a      	add	sp, #40	; 0x28
     2d0:	bc1c      	pop	{r2, r3, r4}
     2d2:	4690      	mov	r8, r2
     2d4:	4699      	mov	r9, r3
     2d6:	46a2      	mov	sl, r4
     2d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     2da:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     2dc:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     2de:	07db      	lsls	r3, r3, #31
     2e0:	d4f5      	bmi.n	2ce <i2c_master_init+0x4e>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     2e2:	6830      	ldr	r0, [r6, #0]
     2e4:	4b8c      	ldr	r3, [pc, #560]	; (518 <i2c_master_init+0x298>)
     2e6:	4699      	mov	r9, r3
     2e8:	4798      	blx	r3
     2ea:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     2ec:	498f      	ldr	r1, [pc, #572]	; (52c <i2c_master_init+0x2ac>)
     2ee:	4b90      	ldr	r3, [pc, #576]	; (530 <i2c_master_init+0x2b0>)
     2f0:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     2f2:	00ad      	lsls	r5, r5, #2
     2f4:	4b8f      	ldr	r3, [pc, #572]	; (534 <i2c_master_init+0x2b4>)
     2f6:	50ee      	str	r6, [r5, r3]
	module->registered_callback = 0;
     2f8:	2300      	movs	r3, #0
     2fa:	7633      	strb	r3, [r6, #24]
	module->enabled_callback = 0;
     2fc:	7673      	strb	r3, [r6, #25]
	module->buffer_length = 0;
     2fe:	2500      	movs	r5, #0
     300:	8373      	strh	r3, [r6, #26]
	module->buffer_remaining = 0;
     302:	83b3      	strh	r3, [r6, #28]
	module->status = STATUS_OK;
     304:	2225      	movs	r2, #37	; 0x25
     306:	54b5      	strb	r5, [r6, r2]
	module->buffer = NULL;
     308:	6233      	str	r3, [r6, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     30a:	3314      	adds	r3, #20
     30c:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     30e:	6833      	ldr	r3, [r6, #0]
     310:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     312:	0018      	movs	r0, r3
     314:	47c8      	blx	r9
     316:	4681      	mov	r9, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     318:	2380      	movs	r3, #128	; 0x80
     31a:	aa08      	add	r2, sp, #32
     31c:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     31e:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     320:	2301      	movs	r3, #1
     322:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     324:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     326:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     328:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     32a:	2800      	cmp	r0, #0
     32c:	d100      	bne.n	330 <i2c_master_init+0xb0>
     32e:	e0af      	b.n	490 <i2c_master_init+0x210>
	pin_conf.mux_position = pad0 & 0xFFFF;
     330:	ab08      	add	r3, sp, #32
     332:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     334:	2302      	movs	r3, #2
     336:	aa08      	add	r2, sp, #32
     338:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     33a:	0c00      	lsrs	r0, r0, #16
     33c:	b2c0      	uxtb	r0, r0
     33e:	0011      	movs	r1, r2
     340:	4b7d      	ldr	r3, [pc, #500]	; (538 <i2c_master_init+0x2b8>)
     342:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     344:	2f00      	cmp	r7, #0
     346:	d100      	bne.n	34a <i2c_master_init+0xca>
     348:	e0a7      	b.n	49a <i2c_master_init+0x21a>
	pin_conf.mux_position = pad1 & 0xFFFF;
     34a:	ab08      	add	r3, sp, #32
     34c:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     34e:	2302      	movs	r3, #2
     350:	aa08      	add	r2, sp, #32
     352:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     354:	0c3f      	lsrs	r7, r7, #16
     356:	b2f8      	uxtb	r0, r7
     358:	0011      	movs	r1, r2
     35a:	4b77      	ldr	r3, [pc, #476]	; (538 <i2c_master_init+0x2b8>)
     35c:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     35e:	8aa3      	ldrh	r3, [r4, #20]
     360:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     362:	8ae3      	ldrh	r3, [r4, #22]
     364:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     366:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     368:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     36a:	2b00      	cmp	r3, #0
     36c:	d104      	bne.n	378 <i2c_master_init+0xf8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     36e:	4b73      	ldr	r3, [pc, #460]	; (53c <i2c_master_init+0x2bc>)
     370:	789b      	ldrb	r3, [r3, #2]
     372:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     374:	0fdb      	lsrs	r3, r3, #31
     376:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     378:	68a1      	ldr	r1, [r4, #8]
     37a:	6923      	ldr	r3, [r4, #16]
     37c:	430b      	orrs	r3, r1
     37e:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     380:	2224      	movs	r2, #36	; 0x24
     382:	5ca2      	ldrb	r2, [r4, r2]
     384:	2a00      	cmp	r2, #0
     386:	d002      	beq.n	38e <i2c_master_init+0x10e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     388:	2280      	movs	r2, #128	; 0x80
     38a:	05d2      	lsls	r2, r2, #23
     38c:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     38e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     390:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     392:	222c      	movs	r2, #44	; 0x2c
     394:	5ca2      	ldrb	r2, [r4, r2]
     396:	2a00      	cmp	r2, #0
     398:	d103      	bne.n	3a2 <i2c_master_init+0x122>
     39a:	2280      	movs	r2, #128	; 0x80
     39c:	0492      	lsls	r2, r2, #18
     39e:	4291      	cmp	r1, r2
     3a0:	d102      	bne.n	3a8 <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     3a2:	2280      	movs	r2, #128	; 0x80
     3a4:	0512      	lsls	r2, r2, #20
     3a6:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     3a8:	222d      	movs	r2, #45	; 0x2d
     3aa:	5ca2      	ldrb	r2, [r4, r2]
     3ac:	2a00      	cmp	r2, #0
     3ae:	d002      	beq.n	3b6 <i2c_master_init+0x136>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     3b0:	2280      	movs	r2, #128	; 0x80
     3b2:	0412      	lsls	r2, r2, #16
     3b4:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     3b6:	222e      	movs	r2, #46	; 0x2e
     3b8:	5ca2      	ldrb	r2, [r4, r2]
     3ba:	2a00      	cmp	r2, #0
     3bc:	d002      	beq.n	3c4 <i2c_master_init+0x144>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     3be:	2280      	movs	r2, #128	; 0x80
     3c0:	03d2      	lsls	r2, r2, #15
     3c2:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     3c4:	4642      	mov	r2, r8
     3c6:	6812      	ldr	r2, [r2, #0]
     3c8:	4313      	orrs	r3, r2
     3ca:	4642      	mov	r2, r8
     3cc:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     3ce:	2380      	movs	r3, #128	; 0x80
     3d0:	005b      	lsls	r3, r3, #1
     3d2:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     3d4:	4648      	mov	r0, r9
     3d6:	3014      	adds	r0, #20
     3d8:	b2c0      	uxtb	r0, r0
     3da:	4b59      	ldr	r3, [pc, #356]	; (540 <i2c_master_init+0x2c0>)
     3dc:	4798      	blx	r3
     3de:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     3e0:	23fa      	movs	r3, #250	; 0xfa
     3e2:	009b      	lsls	r3, r3, #2
     3e4:	6822      	ldr	r2, [r4, #0]
     3e6:	435a      	muls	r2, r3
     3e8:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     3ea:	6863      	ldr	r3, [r4, #4]
     3ec:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     3ee:	4d55      	ldr	r5, [pc, #340]	; (544 <i2c_master_init+0x2c4>)
     3f0:	47a8      	blx	r5
     3f2:	9000      	str	r0, [sp, #0]
     3f4:	9101      	str	r1, [sp, #4]
     3f6:	464b      	mov	r3, r9
     3f8:	0058      	lsls	r0, r3, #1
     3fa:	47a8      	blx	r5
     3fc:	9002      	str	r0, [sp, #8]
     3fe:	9103      	str	r1, [sp, #12]
     400:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     402:	47a8      	blx	r5
     404:	9004      	str	r0, [sp, #16]
     406:	9105      	str	r1, [sp, #20]
     408:	4f4f      	ldr	r7, [pc, #316]	; (548 <i2c_master_init+0x2c8>)
     40a:	4a50      	ldr	r2, [pc, #320]	; (54c <i2c_master_init+0x2cc>)
     40c:	4b50      	ldr	r3, [pc, #320]	; (550 <i2c_master_init+0x2d0>)
     40e:	9800      	ldr	r0, [sp, #0]
     410:	9901      	ldr	r1, [sp, #4]
     412:	47b8      	blx	r7
     414:	0002      	movs	r2, r0
     416:	000b      	movs	r3, r1
     418:	9804      	ldr	r0, [sp, #16]
     41a:	9905      	ldr	r1, [sp, #20]
     41c:	47b8      	blx	r7
     41e:	4e4d      	ldr	r6, [pc, #308]	; (554 <i2c_master_init+0x2d4>)
     420:	2200      	movs	r2, #0
     422:	4b4d      	ldr	r3, [pc, #308]	; (558 <i2c_master_init+0x2d8>)
     424:	47b0      	blx	r6
     426:	9004      	str	r0, [sp, #16]
     428:	9105      	str	r1, [sp, #20]
     42a:	4648      	mov	r0, r9
     42c:	47a8      	blx	r5
     42e:	0002      	movs	r2, r0
     430:	000b      	movs	r3, r1
     432:	9804      	ldr	r0, [sp, #16]
     434:	9905      	ldr	r1, [sp, #20]
     436:	47b8      	blx	r7
     438:	0002      	movs	r2, r0
     43a:	000b      	movs	r3, r1
     43c:	4d47      	ldr	r5, [pc, #284]	; (55c <i2c_master_init+0x2dc>)
     43e:	9800      	ldr	r0, [sp, #0]
     440:	9901      	ldr	r1, [sp, #4]
     442:	47a8      	blx	r5
     444:	9a02      	ldr	r2, [sp, #8]
     446:	9b03      	ldr	r3, [sp, #12]
     448:	47b0      	blx	r6
     44a:	2200      	movs	r2, #0
     44c:	4b44      	ldr	r3, [pc, #272]	; (560 <i2c_master_init+0x2e0>)
     44e:	47a8      	blx	r5
     450:	9a02      	ldr	r2, [sp, #8]
     452:	9b03      	ldr	r3, [sp, #12]
     454:	4d43      	ldr	r5, [pc, #268]	; (564 <i2c_master_init+0x2e4>)
     456:	47a8      	blx	r5
     458:	4b43      	ldr	r3, [pc, #268]	; (568 <i2c_master_init+0x2e8>)
     45a:	4798      	blx	r3
     45c:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     45e:	2380      	movs	r3, #128	; 0x80
     460:	049b      	lsls	r3, r3, #18
     462:	68a2      	ldr	r2, [r4, #8]
     464:	429a      	cmp	r2, r3
     466:	d01e      	beq.n	4a6 <i2c_master_init+0x226>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     468:	0003      	movs	r3, r0
     46a:	2040      	movs	r0, #64	; 0x40
     46c:	2dff      	cmp	r5, #255	; 0xff
     46e:	d900      	bls.n	472 <i2c_master_init+0x1f2>
     470:	e72d      	b.n	2ce <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     472:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     474:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     476:	25ff      	movs	r5, #255	; 0xff
     478:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     47a:	0624      	lsls	r4, r4, #24
     47c:	4325      	orrs	r5, r4
     47e:	0400      	lsls	r0, r0, #16
     480:	23ff      	movs	r3, #255	; 0xff
     482:	041b      	lsls	r3, r3, #16
     484:	4018      	ands	r0, r3
     486:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     488:	4643      	mov	r3, r8
     48a:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     48c:	2000      	movs	r0, #0
     48e:	e71e      	b.n	2ce <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     490:	2100      	movs	r1, #0
     492:	4640      	mov	r0, r8
     494:	4b35      	ldr	r3, [pc, #212]	; (56c <i2c_master_init+0x2ec>)
     496:	4798      	blx	r3
     498:	e74a      	b.n	330 <i2c_master_init+0xb0>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     49a:	2101      	movs	r1, #1
     49c:	4640      	mov	r0, r8
     49e:	4b33      	ldr	r3, [pc, #204]	; (56c <i2c_master_init+0x2ec>)
     4a0:	4798      	blx	r3
     4a2:	0007      	movs	r7, r0
     4a4:	e751      	b.n	34a <i2c_master_init+0xca>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     4a6:	26fa      	movs	r6, #250	; 0xfa
     4a8:	00b6      	lsls	r6, r6, #2
     4aa:	4653      	mov	r3, sl
     4ac:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     4ae:	9800      	ldr	r0, [sp, #0]
     4b0:	9901      	ldr	r1, [sp, #4]
     4b2:	0002      	movs	r2, r0
     4b4:	000b      	movs	r3, r1
     4b6:	4c27      	ldr	r4, [pc, #156]	; (554 <i2c_master_init+0x2d4>)
     4b8:	47a0      	blx	r4
     4ba:	9000      	str	r0, [sp, #0]
     4bc:	9101      	str	r1, [sp, #4]
     4be:	0030      	movs	r0, r6
     4c0:	4b20      	ldr	r3, [pc, #128]	; (544 <i2c_master_init+0x2c4>)
     4c2:	4798      	blx	r3
     4c4:	2200      	movs	r2, #0
     4c6:	4b2a      	ldr	r3, [pc, #168]	; (570 <i2c_master_init+0x2f0>)
     4c8:	47b8      	blx	r7
     4ca:	0002      	movs	r2, r0
     4cc:	000b      	movs	r3, r1
     4ce:	9800      	ldr	r0, [sp, #0]
     4d0:	9901      	ldr	r1, [sp, #4]
     4d2:	4c24      	ldr	r4, [pc, #144]	; (564 <i2c_master_init+0x2e4>)
     4d4:	47a0      	blx	r4
     4d6:	2200      	movs	r2, #0
     4d8:	4b21      	ldr	r3, [pc, #132]	; (560 <i2c_master_init+0x2e0>)
     4da:	4c20      	ldr	r4, [pc, #128]	; (55c <i2c_master_init+0x2dc>)
     4dc:	47a0      	blx	r4
     4de:	4b22      	ldr	r3, [pc, #136]	; (568 <i2c_master_init+0x2e8>)
     4e0:	4798      	blx	r3
     4e2:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     4e4:	d00c      	beq.n	500 <i2c_master_init+0x280>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     4e6:	0031      	movs	r1, r6
     4e8:	9807      	ldr	r0, [sp, #28]
     4ea:	4b22      	ldr	r3, [pc, #136]	; (574 <i2c_master_init+0x2f4>)
     4ec:	4798      	blx	r3
     4ee:	3802      	subs	r0, #2
     4f0:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     4f2:	002b      	movs	r3, r5
     4f4:	2dff      	cmp	r5, #255	; 0xff
     4f6:	d80c      	bhi.n	512 <i2c_master_init+0x292>
     4f8:	28ff      	cmp	r0, #255	; 0xff
     4fa:	d9bc      	bls.n	476 <i2c_master_init+0x1f6>
     4fc:	2040      	movs	r0, #64	; 0x40
     4fe:	e6e6      	b.n	2ce <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     500:	0071      	lsls	r1, r6, #1
     502:	1e48      	subs	r0, r1, #1
     504:	9b07      	ldr	r3, [sp, #28]
     506:	469c      	mov	ip, r3
     508:	4460      	add	r0, ip
     50a:	4b1a      	ldr	r3, [pc, #104]	; (574 <i2c_master_init+0x2f4>)
     50c:	4798      	blx	r3
     50e:	3801      	subs	r0, #1
     510:	e7ef      	b.n	4f2 <i2c_master_init+0x272>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     512:	2040      	movs	r0, #64	; 0x40
     514:	e6db      	b.n	2ce <i2c_master_init+0x4e>
     516:	46c0      	nop			; (mov r8, r8)
     518:	0000275d 	.word	0x0000275d
     51c:	40000400 	.word	0x40000400
     520:	0000319d 	.word	0x0000319d
     524:	00003111 	.word	0x00003111
     528:	00002599 	.word	0x00002599
     52c:	00000855 	.word	0x00000855
     530:	00002799 	.word	0x00002799
     534:	20005078 	.word	0x20005078
     538:	000032c5 	.word	0x000032c5
     53c:	41002000 	.word	0x41002000
     540:	000031e9 	.word	0x000031e9
     544:	00004dd1 	.word	0x00004dd1
     548:	0000423d 	.word	0x0000423d
     54c:	e826d695 	.word	0xe826d695
     550:	3e112e0b 	.word	0x3e112e0b
     554:	000035b5 	.word	0x000035b5
     558:	40240000 	.word	0x40240000
     55c:	0000473d 	.word	0x0000473d
     560:	3ff00000 	.word	0x3ff00000
     564:	00003bd5 	.word	0x00003bd5
     568:	00004d69 	.word	0x00004d69
     56c:	000025e5 	.word	0x000025e5
     570:	40080000 	.word	0x40080000
     574:	0000349d 	.word	0x0000349d

00000578 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     578:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     57a:	7e1a      	ldrb	r2, [r3, #24]
     57c:	0792      	lsls	r2, r2, #30
     57e:	d507      	bpl.n	590 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     580:	2202      	movs	r2, #2
     582:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     584:	8b5b      	ldrh	r3, [r3, #26]
     586:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     588:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     58a:	17db      	asrs	r3, r3, #31
     58c:	4018      	ands	r0, r3
}
     58e:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     590:	8b5a      	ldrh	r2, [r3, #26]
     592:	0752      	lsls	r2, r2, #29
     594:	d506      	bpl.n	5a4 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     596:	6859      	ldr	r1, [r3, #4]
     598:	22c0      	movs	r2, #192	; 0xc0
     59a:	0292      	lsls	r2, r2, #10
     59c:	430a      	orrs	r2, r1
     59e:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     5a0:	2018      	movs	r0, #24
     5a2:	e7f4      	b.n	58e <_i2c_master_address_response+0x16>
	return STATUS_OK;
     5a4:	2000      	movs	r0, #0
     5a6:	e7f2      	b.n	58e <_i2c_master_address_response+0x16>

000005a8 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     5a8:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     5aa:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     5ac:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     5ae:	2401      	movs	r4, #1
     5b0:	2502      	movs	r5, #2
     5b2:	7e11      	ldrb	r1, [r2, #24]
     5b4:	4221      	tst	r1, r4
     5b6:	d10b      	bne.n	5d0 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     5b8:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     5ba:	4229      	tst	r1, r5
     5bc:	d106      	bne.n	5cc <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     5be:	3301      	adds	r3, #1
     5c0:	b29b      	uxth	r3, r3
     5c2:	8901      	ldrh	r1, [r0, #8]
     5c4:	4299      	cmp	r1, r3
     5c6:	d8f4      	bhi.n	5b2 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     5c8:	2012      	movs	r0, #18
     5ca:	e002      	b.n	5d2 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     5cc:	2000      	movs	r0, #0
     5ce:	e000      	b.n	5d2 <_i2c_master_wait_for_bus+0x2a>
     5d0:	2000      	movs	r0, #0
}
     5d2:	bd30      	pop	{r4, r5, pc}

000005d4 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     5d4:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     5d6:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     5d8:	6862      	ldr	r2, [r4, #4]
     5da:	2380      	movs	r3, #128	; 0x80
     5dc:	02db      	lsls	r3, r3, #11
     5de:	4313      	orrs	r3, r2
     5e0:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     5e2:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     5e4:	4b02      	ldr	r3, [pc, #8]	; (5f0 <_i2c_master_send_hs_master_code+0x1c>)
     5e6:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     5e8:	2301      	movs	r3, #1
     5ea:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     5ec:	bd10      	pop	{r4, pc}
     5ee:	46c0      	nop			; (mov r8, r8)
     5f0:	000005a9 	.word	0x000005a9

000005f4 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     5f4:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     5f6:	2207      	movs	r2, #7
     5f8:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     5fa:	421a      	tst	r2, r3
     5fc:	d1fc      	bne.n	5f8 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     5fe:	4770      	bx	lr

00000600 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     600:	b570      	push	{r4, r5, r6, lr}
     602:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     604:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     606:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     608:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
     60a:	8b83      	ldrh	r3, [r0, #28]
     60c:	1aed      	subs	r5, r5, r3
     60e:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     610:	8b83      	ldrh	r3, [r0, #28]
     612:	3b01      	subs	r3, #1
     614:	b29b      	uxth	r3, r3
     616:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     618:	0113      	lsls	r3, r2, #4
     61a:	d51d      	bpl.n	658 <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
     61c:	7ac3      	ldrb	r3, [r0, #11]
     61e:	2b00      	cmp	r3, #0
     620:	d003      	beq.n	62a <_i2c_master_read+0x2a>
     622:	8b83      	ldrh	r3, [r0, #28]
     624:	b29b      	uxth	r3, r3
     626:	2b01      	cmp	r3, #1
     628:	d010      	beq.n	64c <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
     62a:	8ba3      	ldrh	r3, [r4, #28]
     62c:	b29b      	uxth	r3, r3
     62e:	2b00      	cmp	r3, #0
     630:	d102      	bne.n	638 <_i2c_master_read+0x38>
		if (module->send_stop) {
     632:	7aa3      	ldrb	r3, [r4, #10]
     634:	2b00      	cmp	r3, #0
     636:	d11c      	bne.n	672 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     638:	0020      	movs	r0, r4
     63a:	4b12      	ldr	r3, [pc, #72]	; (684 <_i2c_master_read+0x84>)
     63c:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     63e:	6a23      	ldr	r3, [r4, #32]
     640:	195d      	adds	r5, r3, r5
     642:	2328      	movs	r3, #40	; 0x28
     644:	5cf3      	ldrb	r3, [r6, r3]
     646:	b2db      	uxtb	r3, r3
     648:	702b      	strb	r3, [r5, #0]
}
     64a:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     64c:	6872      	ldr	r2, [r6, #4]
     64e:	2380      	movs	r3, #128	; 0x80
     650:	02db      	lsls	r3, r3, #11
     652:	4313      	orrs	r3, r2
     654:	6073      	str	r3, [r6, #4]
     656:	e7e8      	b.n	62a <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
     658:	7ac3      	ldrb	r3, [r0, #11]
     65a:	2b00      	cmp	r3, #0
     65c:	d0e5      	beq.n	62a <_i2c_master_read+0x2a>
     65e:	8b83      	ldrh	r3, [r0, #28]
     660:	b29b      	uxth	r3, r3
     662:	2b00      	cmp	r3, #0
     664:	d1e1      	bne.n	62a <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     666:	6872      	ldr	r2, [r6, #4]
     668:	2380      	movs	r3, #128	; 0x80
     66a:	02db      	lsls	r3, r3, #11
     66c:	4313      	orrs	r3, r2
     66e:	6073      	str	r3, [r6, #4]
     670:	e7db      	b.n	62a <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
     672:	0020      	movs	r0, r4
     674:	4b03      	ldr	r3, [pc, #12]	; (684 <_i2c_master_read+0x84>)
     676:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     678:	6872      	ldr	r2, [r6, #4]
     67a:	23c0      	movs	r3, #192	; 0xc0
     67c:	029b      	lsls	r3, r3, #10
     67e:	4313      	orrs	r3, r2
     680:	6073      	str	r3, [r6, #4]
     682:	e7d9      	b.n	638 <_i2c_master_read+0x38>
     684:	000005f5 	.word	0x000005f5

00000688 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     688:	b570      	push	{r4, r5, r6, lr}
     68a:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     68c:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     68e:	8b6b      	ldrh	r3, [r5, #26]
     690:	075b      	lsls	r3, r3, #29
     692:	d503      	bpl.n	69c <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     694:	221e      	movs	r2, #30
     696:	2325      	movs	r3, #37	; 0x25
     698:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
     69a:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
     69c:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
     69e:	8b83      	ldrh	r3, [r0, #28]
     6a0:	1af6      	subs	r6, r6, r3
     6a2:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
     6a4:	8b83      	ldrh	r3, [r0, #28]
     6a6:	3b01      	subs	r3, #1
     6a8:	b29b      	uxth	r3, r3
     6aa:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
     6ac:	4b04      	ldr	r3, [pc, #16]	; (6c0 <_i2c_master_write+0x38>)
     6ae:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     6b0:	6a23      	ldr	r3, [r4, #32]
     6b2:	199e      	adds	r6, r3, r6
     6b4:	7833      	ldrb	r3, [r6, #0]
     6b6:	b2db      	uxtb	r3, r3
     6b8:	2228      	movs	r2, #40	; 0x28
     6ba:	54ab      	strb	r3, [r5, r2]
     6bc:	e7ed      	b.n	69a <_i2c_master_write+0x12>
     6be:	46c0      	nop			; (mov r8, r8)
     6c0:	000005f5 	.word	0x000005f5

000006c4 <_i2c_master_write_packet>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     6c4:	b570      	push	{r4, r5, r6, lr}
     6c6:	0005      	movs	r5, r0
     6c8:	000c      	movs	r4, r1
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     6ca:	6806      	ldr	r6, [r0, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
     6cc:	7a4b      	ldrb	r3, [r1, #9]
     6ce:	2b00      	cmp	r3, #0
     6d0:	d11a      	bne.n	708 <_i2c_master_write_packet+0x44>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     6d2:	6873      	ldr	r3, [r6, #4]
     6d4:	4a13      	ldr	r2, [pc, #76]	; (724 <_i2c_master_write_packet+0x60>)
     6d6:	4013      	ands	r3, r2
     6d8:	6073      	str	r3, [r6, #4]

	/* Save packet to software module */
	module->buffer             = packet->data;
     6da:	6863      	ldr	r3, [r4, #4]
     6dc:	622b      	str	r3, [r5, #32]
	module->buffer_remaining   = packet->data_length;
     6de:	8863      	ldrh	r3, [r4, #2]
     6e0:	83ab      	strh	r3, [r5, #28]
	module->transfer_direction = I2C_TRANSFER_WRITE;
     6e2:	2200      	movs	r2, #0
     6e4:	2324      	movs	r3, #36	; 0x24
     6e6:	54ea      	strb	r2, [r5, r3]
	module->status             = STATUS_BUSY;
     6e8:	3205      	adds	r2, #5
     6ea:	3301      	adds	r3, #1
     6ec:	54ea      	strb	r2, [r5, r3]

	/* Enable interrupts */
	i2c_module->INTENSET.reg =
     6ee:	3b22      	subs	r3, #34	; 0x22
     6f0:	75b3      	strb	r3, [r6, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

	/* Set address and direction bit, will send start command on bus */
	if (packet->ten_bit_address) {
     6f2:	7a23      	ldrb	r3, [r4, #8]
     6f4:	2b00      	cmp	r3, #0
     6f6:	d10b      	bne.n	710 <_i2c_master_write_packet+0x4c>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     6f8:	8823      	ldrh	r3, [r4, #0]
     6fa:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     6fc:	7a62      	ldrb	r2, [r4, #9]
     6fe:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     700:	4313      	orrs	r3, r2
     702:	6273      	str	r3, [r6, #36]	; 0x24
	}

	return STATUS_OK;
}
     704:	2000      	movs	r0, #0
     706:	bd70      	pop	{r4, r5, r6, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     708:	7a89      	ldrb	r1, [r1, #10]
     70a:	4b07      	ldr	r3, [pc, #28]	; (728 <_i2c_master_write_packet+0x64>)
     70c:	4798      	blx	r3
     70e:	e7e0      	b.n	6d2 <_i2c_master_write_packet+0xe>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     710:	8823      	ldrh	r3, [r4, #0]
     712:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     714:	7a62      	ldrb	r2, [r4, #9]
     716:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     718:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     71a:	2280      	movs	r2, #128	; 0x80
     71c:	0212      	lsls	r2, r2, #8
     71e:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     720:	6273      	str	r3, [r6, #36]	; 0x24
     722:	e7ef      	b.n	704 <_i2c_master_write_packet+0x40>
     724:	fffbffff 	.word	0xfffbffff
     728:	000005d5 	.word	0x000005d5

0000072c <_i2c_master_read_packet>:
{
     72c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     72e:	0005      	movs	r5, r0
     730:	000c      	movs	r4, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     732:	6806      	ldr	r6, [r0, #0]
	module->buffer             = packet->data;
     734:	684b      	ldr	r3, [r1, #4]
     736:	6203      	str	r3, [r0, #32]
	module->buffer_remaining   = packet->data_length;
     738:	884b      	ldrh	r3, [r1, #2]
     73a:	8383      	strh	r3, [r0, #28]
	module->transfer_direction = I2C_TRANSFER_READ;
     73c:	2201      	movs	r2, #1
     73e:	2324      	movs	r3, #36	; 0x24
     740:	54c2      	strb	r2, [r0, r3]
	module->status             = STATUS_BUSY;
     742:	3204      	adds	r2, #4
     744:	3301      	adds	r3, #1
     746:	54c2      	strb	r2, [r0, r3]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     748:	6837      	ldr	r7, [r6, #0]
     74a:	013f      	lsls	r7, r7, #4
     74c:	0fff      	lsrs	r7, r7, #31
	if (packet->high_speed) {
     74e:	7a4b      	ldrb	r3, [r1, #9]
     750:	2b00      	cmp	r3, #0
     752:	d117      	bne.n	784 <_i2c_master_read_packet+0x58>
	if ((sclsm_flag) && (packet->data_length == 1)) {
     754:	2f00      	cmp	r7, #0
     756:	d002      	beq.n	75e <_i2c_master_read_packet+0x32>
     758:	8863      	ldrh	r3, [r4, #2]
     75a:	2b01      	cmp	r3, #1
     75c:	d016      	beq.n	78c <_i2c_master_read_packet+0x60>
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     75e:	6873      	ldr	r3, [r6, #4]
     760:	4a20      	ldr	r2, [pc, #128]	; (7e4 <_i2c_master_read_packet+0xb8>)
     762:	4013      	ands	r3, r2
     764:	6073      	str	r3, [r6, #4]
	if (packet->ten_bit_address) {
     766:	7a23      	ldrb	r3, [r4, #8]
     768:	2b00      	cmp	r3, #0
     76a:	d115      	bne.n	798 <_i2c_master_read_packet+0x6c>
		i2c_module->INTENSET.reg =
     76c:	2303      	movs	r3, #3
     76e:	75b3      	strb	r3, [r6, #22]
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     770:	8823      	ldrh	r3, [r4, #0]
     772:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     774:	7a62      	ldrb	r2, [r4, #9]
     776:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     778:	4313      	orrs	r3, r2
     77a:	2201      	movs	r2, #1
     77c:	4313      	orrs	r3, r2
     77e:	6273      	str	r3, [r6, #36]	; 0x24
	return STATUS_OK;
     780:	2000      	movs	r0, #0
}
     782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     784:	7a89      	ldrb	r1, [r1, #10]
     786:	4b18      	ldr	r3, [pc, #96]	; (7e8 <_i2c_master_read_packet+0xbc>)
     788:	4798      	blx	r3
     78a:	e7e3      	b.n	754 <_i2c_master_read_packet+0x28>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     78c:	6872      	ldr	r2, [r6, #4]
     78e:	2380      	movs	r3, #128	; 0x80
     790:	02db      	lsls	r3, r3, #11
     792:	4313      	orrs	r3, r2
     794:	6073      	str	r3, [r6, #4]
     796:	e7e6      	b.n	766 <_i2c_master_read_packet+0x3a>
		i2c_module->ADDR.reg = (packet->address << 1) |
     798:	8823      	ldrh	r3, [r4, #0]
     79a:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     79c:	7a62      	ldrb	r2, [r4, #9]
     79e:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     7a0:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7a2:	2280      	movs	r2, #128	; 0x80
     7a4:	0212      	lsls	r2, r2, #8
     7a6:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     7a8:	6273      	str	r3, [r6, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     7aa:	0028      	movs	r0, r5
     7ac:	4b0f      	ldr	r3, [pc, #60]	; (7ec <_i2c_master_read_packet+0xc0>)
     7ae:	4798      	blx	r3
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     7b0:	6873      	ldr	r3, [r6, #4]
     7b2:	4a0c      	ldr	r2, [pc, #48]	; (7e4 <_i2c_master_read_packet+0xb8>)
     7b4:	4013      	ands	r3, r2
     7b6:	6073      	str	r3, [r6, #4]
		if (tmp_status == STATUS_OK) {
     7b8:	2800      	cmp	r0, #0
     7ba:	d1e2      	bne.n	782 <_i2c_master_read_packet+0x56>
			tmp_status = _i2c_master_address_response(module);
     7bc:	0028      	movs	r0, r5
     7be:	4b0c      	ldr	r3, [pc, #48]	; (7f0 <_i2c_master_read_packet+0xc4>)
     7c0:	4798      	blx	r3
		if (tmp_status == STATUS_OK) {
     7c2:	2800      	cmp	r0, #0
     7c4:	d1dd      	bne.n	782 <_i2c_master_read_packet+0x56>
			i2c_module->INTENSET.reg =
     7c6:	2303      	movs	r3, #3
     7c8:	75b3      	strb	r3, [r6, #22]
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7ca:	8823      	ldrh	r3, [r4, #0]
     7cc:	0a1b      	lsrs	r3, r3, #8
     7ce:	2278      	movs	r2, #120	; 0x78
     7d0:	4313      	orrs	r3, r2
     7d2:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7d4:	7a62      	ldrb	r2, [r4, #9]
     7d6:	0392      	lsls	r2, r2, #14
     7d8:	2101      	movs	r1, #1
     7da:	430a      	orrs	r2, r1
     7dc:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7de:	6273      	str	r3, [r6, #36]	; 0x24
     7e0:	e7cf      	b.n	782 <_i2c_master_read_packet+0x56>
     7e2:	46c0      	nop			; (mov r8, r8)
     7e4:	fffbffff 	.word	0xfffbffff
     7e8:	000005d5 	.word	0x000005d5
     7ec:	000005a9 	.word	0x000005a9
     7f0:	00000579 	.word	0x00000579

000007f4 <i2c_master_register_callback>:
	module->callbacks[callback_type] = callback;
     7f4:	1c93      	adds	r3, r2, #2
     7f6:	009b      	lsls	r3, r3, #2
     7f8:	18c3      	adds	r3, r0, r3
     7fa:	6059      	str	r1, [r3, #4]
	module->registered_callback |= (1 << callback_type);
     7fc:	7e03      	ldrb	r3, [r0, #24]
     7fe:	2101      	movs	r1, #1
     800:	4091      	lsls	r1, r2
     802:	430b      	orrs	r3, r1
     804:	b2db      	uxtb	r3, r3
     806:	7603      	strb	r3, [r0, #24]
}
     808:	4770      	bx	lr
	...

0000080c <i2c_master_read_packet_job>:
{
     80c:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
     80e:	8b83      	ldrh	r3, [r0, #28]
     810:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     812:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     814:	2b00      	cmp	r3, #0
     816:	d001      	beq.n	81c <i2c_master_read_packet_job+0x10>
}
     818:	0010      	movs	r0, r2
     81a:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     81c:	3301      	adds	r3, #1
     81e:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     820:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     822:	4b02      	ldr	r3, [pc, #8]	; (82c <i2c_master_read_packet_job+0x20>)
     824:	4798      	blx	r3
     826:	0002      	movs	r2, r0
     828:	e7f6      	b.n	818 <i2c_master_read_packet_job+0xc>
     82a:	46c0      	nop			; (mov r8, r8)
     82c:	0000072d 	.word	0x0000072d

00000830 <i2c_master_write_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_write_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     830:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with another job. */
	if (module->buffer_remaining > 0) {
     832:	8b83      	ldrh	r3, [r0, #28]
     834:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     836:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     838:	2b00      	cmp	r3, #0
     83a:	d001      	beq.n	840 <i2c_master_write_packet_job+0x10>
	/* Make sure we send STOP at end*/
	module->send_stop = true;
	module->send_nack = true;
	/* Start write operation */
	return _i2c_master_write_packet(module, packet);
}
     83c:	0010      	movs	r0, r2
     83e:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     840:	3301      	adds	r3, #1
     842:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     844:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
     846:	4b02      	ldr	r3, [pc, #8]	; (850 <i2c_master_write_packet_job+0x20>)
     848:	4798      	blx	r3
     84a:	0002      	movs	r2, r0
     84c:	e7f6      	b.n	83c <i2c_master_write_packet_job+0xc>
     84e:	46c0      	nop			; (mov r8, r8)
     850:	000006c5 	.word	0x000006c5

00000854 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     854:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     856:	0080      	lsls	r0, r0, #2
     858:	4b75      	ldr	r3, [pc, #468]	; (a30 <_i2c_master_interrupt_handler+0x1dc>)
     85a:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     85c:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     85e:	682b      	ldr	r3, [r5, #0]
     860:	011b      	lsls	r3, r3, #4
     862:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     864:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
     866:	7e26      	ldrb	r6, [r4, #24]
     868:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     86a:	8b63      	ldrh	r3, [r4, #26]
     86c:	b29b      	uxth	r3, r3
     86e:	2b00      	cmp	r3, #0
     870:	d103      	bne.n	87a <_i2c_master_interrupt_handler+0x26>
     872:	8ba3      	ldrh	r3, [r4, #28]
     874:	b29b      	uxth	r3, r3
     876:	2b00      	cmp	r3, #0
     878:	d123      	bne.n	8c2 <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     87a:	8b63      	ldrh	r3, [r4, #26]
     87c:	b29b      	uxth	r3, r3
     87e:	2b00      	cmp	r3, #0
     880:	d008      	beq.n	894 <_i2c_master_interrupt_handler+0x40>
     882:	8ba3      	ldrh	r3, [r4, #28]
     884:	b29b      	uxth	r3, r3
     886:	2b00      	cmp	r3, #0
     888:	d104      	bne.n	894 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
     88a:	3325      	adds	r3, #37	; 0x25
     88c:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     88e:	2b05      	cmp	r3, #5
     890:	d100      	bne.n	894 <_i2c_master_interrupt_handler+0x40>
     892:	e06d      	b.n	970 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     894:	8b63      	ldrh	r3, [r4, #26]
     896:	b29b      	uxth	r3, r3
     898:	2b00      	cmp	r3, #0
     89a:	d024      	beq.n	8e6 <_i2c_master_interrupt_handler+0x92>
     89c:	8ba3      	ldrh	r3, [r4, #28]
     89e:	b29b      	uxth	r3, r3
     8a0:	2b00      	cmp	r3, #0
     8a2:	d020      	beq.n	8e6 <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     8a4:	8b6b      	ldrh	r3, [r5, #26]
     8a6:	069b      	lsls	r3, r3, #26
     8a8:	d500      	bpl.n	8ac <_i2c_master_interrupt_handler+0x58>
     8aa:	e081      	b.n	9b0 <_i2c_master_interrupt_handler+0x15c>
     8ac:	2a00      	cmp	r2, #0
     8ae:	d004      	beq.n	8ba <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     8b0:	8ba3      	ldrh	r3, [r4, #28]
     8b2:	b29b      	uxth	r3, r3
     8b4:	2b01      	cmp	r3, #1
     8b6:	d100      	bne.n	8ba <_i2c_master_interrupt_handler+0x66>
     8b8:	e07a      	b.n	9b0 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
     8ba:	2241      	movs	r2, #65	; 0x41
     8bc:	2325      	movs	r3, #37	; 0x25
     8be:	54e2      	strb	r2, [r4, r3]
     8c0:	e011      	b.n	8e6 <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     8c2:	7e2b      	ldrb	r3, [r5, #24]
     8c4:	07db      	lsls	r3, r3, #31
     8c6:	d507      	bpl.n	8d8 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     8c8:	2301      	movs	r3, #1
     8ca:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     8cc:	8b6b      	ldrh	r3, [r5, #26]
     8ce:	079b      	lsls	r3, r3, #30
     8d0:	d52e      	bpl.n	930 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
     8d2:	2241      	movs	r2, #65	; 0x41
     8d4:	2325      	movs	r3, #37	; 0x25
     8d6:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
     8d8:	8ba3      	ldrh	r3, [r4, #28]
     8da:	b29b      	uxth	r3, r3
     8dc:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
     8de:	2325      	movs	r3, #37	; 0x25
     8e0:	5ce3      	ldrb	r3, [r4, r3]
     8e2:	2b05      	cmp	r3, #5
     8e4:	d038      	beq.n	958 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     8e6:	8b63      	ldrh	r3, [r4, #26]
     8e8:	b29b      	uxth	r3, r3
     8ea:	2b00      	cmp	r3, #0
     8ec:	d007      	beq.n	8fe <_i2c_master_interrupt_handler+0xaa>
     8ee:	8ba3      	ldrh	r3, [r4, #28]
     8f0:	b29b      	uxth	r3, r3
     8f2:	2b00      	cmp	r3, #0
     8f4:	d103      	bne.n	8fe <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
     8f6:	3325      	adds	r3, #37	; 0x25
     8f8:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     8fa:	2b05      	cmp	r3, #5
     8fc:	d064      	beq.n	9c8 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     8fe:	2325      	movs	r3, #37	; 0x25
     900:	5ce3      	ldrb	r3, [r4, r3]
     902:	2b05      	cmp	r3, #5
     904:	d013      	beq.n	92e <_i2c_master_interrupt_handler+0xda>
     906:	2325      	movs	r3, #37	; 0x25
     908:	5ce3      	ldrb	r3, [r4, r3]
     90a:	2b00      	cmp	r3, #0
     90c:	d00f      	beq.n	92e <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     90e:	2303      	movs	r3, #3
     910:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     912:	2300      	movs	r3, #0
     914:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
     916:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     918:	3325      	adds	r3, #37	; 0x25
     91a:	5ce3      	ldrb	r3, [r4, r3]
     91c:	2b41      	cmp	r3, #65	; 0x41
     91e:	d003      	beq.n	928 <_i2c_master_interrupt_handler+0xd4>
     920:	7aa3      	ldrb	r3, [r4, #10]
     922:	2b00      	cmp	r3, #0
     924:	d000      	beq.n	928 <_i2c_master_interrupt_handler+0xd4>
     926:	e075      	b.n	a14 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     928:	0773      	lsls	r3, r6, #29
     92a:	d500      	bpl.n	92e <_i2c_master_interrupt_handler+0xda>
     92c:	e07b      	b.n	a26 <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
     92e:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     930:	8b6b      	ldrh	r3, [r5, #26]
     932:	075b      	lsls	r3, r3, #29
     934:	d5d0      	bpl.n	8d8 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     936:	2218      	movs	r2, #24
     938:	2325      	movs	r3, #37	; 0x25
     93a:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
     93c:	2300      	movs	r3, #0
     93e:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
     940:	7aa3      	ldrb	r3, [r4, #10]
     942:	2b00      	cmp	r3, #0
     944:	d0c8      	beq.n	8d8 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
     946:	0020      	movs	r0, r4
     948:	4b3a      	ldr	r3, [pc, #232]	; (a34 <_i2c_master_interrupt_handler+0x1e0>)
     94a:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     94c:	686a      	ldr	r2, [r5, #4]
     94e:	23c0      	movs	r3, #192	; 0xc0
     950:	029b      	lsls	r3, r3, #10
     952:	4313      	orrs	r3, r2
     954:	606b      	str	r3, [r5, #4]
     956:	e7bf      	b.n	8d8 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     958:	331f      	adds	r3, #31
     95a:	5ce3      	ldrb	r3, [r4, r3]
     95c:	2b00      	cmp	r3, #0
     95e:	d003      	beq.n	968 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
     960:	0020      	movs	r0, r4
     962:	4b35      	ldr	r3, [pc, #212]	; (a38 <_i2c_master_interrupt_handler+0x1e4>)
     964:	4798      	blx	r3
     966:	e7be      	b.n	8e6 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
     968:	0020      	movs	r0, r4
     96a:	4b34      	ldr	r3, [pc, #208]	; (a3c <_i2c_master_interrupt_handler+0x1e8>)
     96c:	4798      	blx	r3
     96e:	e7ba      	b.n	8e6 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     970:	331f      	adds	r3, #31
     972:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     974:	2b00      	cmp	r3, #0
     976:	d000      	beq.n	97a <_i2c_master_interrupt_handler+0x126>
     978:	e78c      	b.n	894 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
     97a:	3303      	adds	r3, #3
     97c:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     97e:	2300      	movs	r3, #0
     980:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     982:	3325      	adds	r3, #37	; 0x25
     984:	2200      	movs	r2, #0
     986:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
     988:	7aa3      	ldrb	r3, [r4, #10]
     98a:	2b00      	cmp	r3, #0
     98c:	d107      	bne.n	99e <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     98e:	2301      	movs	r3, #1
     990:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     992:	07f3      	lsls	r3, r6, #31
     994:	d5a7      	bpl.n	8e6 <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     996:	68e3      	ldr	r3, [r4, #12]
     998:	0020      	movs	r0, r4
     99a:	4798      	blx	r3
     99c:	e7a3      	b.n	8e6 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
     99e:	0020      	movs	r0, r4
     9a0:	4b24      	ldr	r3, [pc, #144]	; (a34 <_i2c_master_interrupt_handler+0x1e0>)
     9a2:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     9a4:	686a      	ldr	r2, [r5, #4]
     9a6:	23c0      	movs	r3, #192	; 0xc0
     9a8:	029b      	lsls	r3, r3, #10
     9aa:	4313      	orrs	r3, r2
     9ac:	606b      	str	r3, [r5, #4]
     9ae:	e7f0      	b.n	992 <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     9b0:	2324      	movs	r3, #36	; 0x24
     9b2:	5ce3      	ldrb	r3, [r4, r3]
     9b4:	2b00      	cmp	r3, #0
     9b6:	d103      	bne.n	9c0 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
     9b8:	0020      	movs	r0, r4
     9ba:	4b20      	ldr	r3, [pc, #128]	; (a3c <_i2c_master_interrupt_handler+0x1e8>)
     9bc:	4798      	blx	r3
     9be:	e792      	b.n	8e6 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
     9c0:	0020      	movs	r0, r4
     9c2:	4b1d      	ldr	r3, [pc, #116]	; (a38 <_i2c_master_interrupt_handler+0x1e4>)
     9c4:	4798      	blx	r3
     9c6:	e78e      	b.n	8e6 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     9c8:	331f      	adds	r3, #31
     9ca:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     9cc:	2b01      	cmp	r3, #1
     9ce:	d196      	bne.n	8fe <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     9d0:	7e2b      	ldrb	r3, [r5, #24]
     9d2:	079b      	lsls	r3, r3, #30
     9d4:	d501      	bpl.n	9da <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     9d6:	2302      	movs	r3, #2
     9d8:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
     9da:	2303      	movs	r3, #3
     9dc:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     9de:	2300      	movs	r3, #0
     9e0:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     9e2:	3325      	adds	r3, #37	; 0x25
     9e4:	2200      	movs	r2, #0
     9e6:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     9e8:	07b3      	lsls	r3, r6, #30
     9ea:	d503      	bpl.n	9f4 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     9ec:	2324      	movs	r3, #36	; 0x24
     9ee:	5ce3      	ldrb	r3, [r4, r3]
     9f0:	2b01      	cmp	r3, #1
     9f2:	d00b      	beq.n	a0c <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     9f4:	07f3      	lsls	r3, r6, #31
     9f6:	d400      	bmi.n	9fa <_i2c_master_interrupt_handler+0x1a6>
     9f8:	e781      	b.n	8fe <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     9fa:	2324      	movs	r3, #36	; 0x24
     9fc:	5ce3      	ldrb	r3, [r4, r3]
     9fe:	2b00      	cmp	r3, #0
     a00:	d000      	beq.n	a04 <_i2c_master_interrupt_handler+0x1b0>
     a02:	e77c      	b.n	8fe <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     a04:	68e3      	ldr	r3, [r4, #12]
     a06:	0020      	movs	r0, r4
     a08:	4798      	blx	r3
     a0a:	e778      	b.n	8fe <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     a0c:	6923      	ldr	r3, [r4, #16]
     a0e:	0020      	movs	r0, r4
     a10:	4798      	blx	r3
     a12:	e774      	b.n	8fe <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
     a14:	0020      	movs	r0, r4
     a16:	4b07      	ldr	r3, [pc, #28]	; (a34 <_i2c_master_interrupt_handler+0x1e0>)
     a18:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     a1a:	686a      	ldr	r2, [r5, #4]
     a1c:	23e0      	movs	r3, #224	; 0xe0
     a1e:	02db      	lsls	r3, r3, #11
     a20:	4313      	orrs	r3, r2
     a22:	606b      	str	r3, [r5, #4]
     a24:	e780      	b.n	928 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     a26:	6963      	ldr	r3, [r4, #20]
     a28:	0020      	movs	r0, r4
     a2a:	4798      	blx	r3
}
     a2c:	e77f      	b.n	92e <_i2c_master_interrupt_handler+0xda>
     a2e:	46c0      	nop			; (mov r8, r8)
     a30:	20005078 	.word	0x20005078
     a34:	000005f5 	.word	0x000005f5
     a38:	00000601 	.word	0x00000601
     a3c:	00000689 	.word	0x00000689

00000a40 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
     a40:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
     a42:	2300      	movs	r3, #0
     a44:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
     a46:	4b06      	ldr	r3, [pc, #24]	; (a60 <prvTaskExitError+0x20>)
     a48:	681b      	ldr	r3, [r3, #0]
     a4a:	3301      	adds	r3, #1
     a4c:	d001      	beq.n	a52 <prvTaskExitError+0x12>
     a4e:	b672      	cpsid	i
     a50:	e7fe      	b.n	a50 <prvTaskExitError+0x10>
	portDISABLE_INTERRUPTS();
     a52:	b672      	cpsid	i
	while( ulDummy == 0 )
     a54:	9b01      	ldr	r3, [sp, #4]
     a56:	2b00      	cmp	r3, #0
     a58:	d0fc      	beq.n	a54 <prvTaskExitError+0x14>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
     a5a:	b002      	add	sp, #8
     a5c:	4770      	bx	lr
     a5e:	46c0      	nop			; (mov r8, r8)
     a60:	20000000 	.word	0x20000000
	...

00000a70 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
     a70:	4a0b      	ldr	r2, [pc, #44]	; (aa0 <pxCurrentTCBConst2>)
     a72:	6813      	ldr	r3, [r2, #0]
     a74:	6818      	ldr	r0, [r3, #0]
     a76:	3020      	adds	r0, #32
     a78:	f380 8809 	msr	PSP, r0
     a7c:	2002      	movs	r0, #2
     a7e:	f380 8814 	msr	CONTROL, r0
     a82:	f3bf 8f6f 	isb	sy
     a86:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
     a88:	46ae      	mov	lr, r5
     a8a:	bc08      	pop	{r3}
     a8c:	bc04      	pop	{r2}
     a8e:	b662      	cpsie	i
     a90:	4718      	bx	r3
     a92:	46c0      	nop			; (mov r8, r8)
     a94:	46c0      	nop			; (mov r8, r8)
     a96:	46c0      	nop			; (mov r8, r8)
     a98:	46c0      	nop			; (mov r8, r8)
     a9a:	46c0      	nop			; (mov r8, r8)
     a9c:	46c0      	nop			; (mov r8, r8)
     a9e:	46c0      	nop			; (mov r8, r8)

00000aa0 <pxCurrentTCBConst2>:
     aa0:	20004eb0 	.word	0x20004eb0

00000aa4 <pxPortInitialiseStack>:
{
     aa4:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
     aa6:	1f03      	subs	r3, r0, #4
     aa8:	2480      	movs	r4, #128	; 0x80
     aaa:	0464      	lsls	r4, r4, #17
     aac:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
     aae:	3b04      	subs	r3, #4
     ab0:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
     ab2:	3b04      	subs	r3, #4
     ab4:	4902      	ldr	r1, [pc, #8]	; (ac0 <pxPortInitialiseStack+0x1c>)
     ab6:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
     ab8:	3b14      	subs	r3, #20
     aba:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
     abc:	3840      	subs	r0, #64	; 0x40
}
     abe:	bd10      	pop	{r4, pc}
     ac0:	00000a41 	.word	0x00000a41

00000ac4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
     ac4:	b510      	push	{r4, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
     ac6:	4b0f      	ldr	r3, [pc, #60]	; (b04 <xPortStartScheduler+0x40>)
     ac8:	6819      	ldr	r1, [r3, #0]
     aca:	22ff      	movs	r2, #255	; 0xff
     acc:	0412      	lsls	r2, r2, #16
     ace:	430a      	orrs	r2, r1
     ad0:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
     ad2:	6819      	ldr	r1, [r3, #0]
     ad4:	22ff      	movs	r2, #255	; 0xff
     ad6:	0612      	lsls	r2, r2, #24
     ad8:	430a      	orrs	r2, r1
     ada:	601a      	str	r2, [r3, #0]
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
	/* Stop and reset the SysTick. */
	*(portNVIC_SYSTICK_CTRL) = 0UL;
     adc:	4a0a      	ldr	r2, [pc, #40]	; (b08 <xPortStartScheduler+0x44>)
     ade:	2300      	movs	r3, #0
     ae0:	6013      	str	r3, [r2, #0]
	*(portNVIC_SYSTICK_CURRENT_VALUE) = 0UL;
     ae2:	490a      	ldr	r1, [pc, #40]	; (b0c <xPortStartScheduler+0x48>)
     ae4:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
     ae6:	480a      	ldr	r0, [pc, #40]	; (b10 <xPortStartScheduler+0x4c>)
     ae8:	490a      	ldr	r1, [pc, #40]	; (b14 <xPortStartScheduler+0x50>)
     aea:	6008      	str	r0, [r1, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
     aec:	2107      	movs	r1, #7
     aee:	6011      	str	r1, [r2, #0]
	uxCriticalNesting = 0;
     af0:	4a09      	ldr	r2, [pc, #36]	; (b18 <xPortStartScheduler+0x54>)
     af2:	6013      	str	r3, [r2, #0]
	vPortStartFirstTask();
     af4:	4b09      	ldr	r3, [pc, #36]	; (b1c <xPortStartScheduler+0x58>)
     af6:	4798      	blx	r3
	vTaskSwitchContext();
     af8:	4b09      	ldr	r3, [pc, #36]	; (b20 <xPortStartScheduler+0x5c>)
     afa:	4798      	blx	r3
	prvTaskExitError();
     afc:	4b09      	ldr	r3, [pc, #36]	; (b24 <xPortStartScheduler+0x60>)
     afe:	4798      	blx	r3
}
     b00:	2000      	movs	r0, #0
     b02:	bd10      	pop	{r4, pc}
     b04:	e000ed20 	.word	0xe000ed20
     b08:	e000e010 	.word	0xe000e010
     b0c:	e000e018 	.word	0xe000e018
     b10:	0000bb7f 	.word	0x0000bb7f
     b14:	e000e014 	.word	0xe000e014
     b18:	20000000 	.word	0x20000000
     b1c:	00000a71 	.word	0x00000a71
     b20:	00001da9 	.word	0x00001da9
     b24:	00000a41 	.word	0x00000a41

00000b28 <vPortYield>:
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
     b28:	2280      	movs	r2, #128	; 0x80
     b2a:	0552      	lsls	r2, r2, #21
     b2c:	4b03      	ldr	r3, [pc, #12]	; (b3c <vPortYield+0x14>)
     b2e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
     b30:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
     b34:	f3bf 8f6f 	isb	sy
}
     b38:	4770      	bx	lr
     b3a:	46c0      	nop			; (mov r8, r8)
     b3c:	e000ed04 	.word	0xe000ed04

00000b40 <vPortEnterCritical>:
    portDISABLE_INTERRUPTS();
     b40:	b672      	cpsid	i
    uxCriticalNesting++;
     b42:	4a04      	ldr	r2, [pc, #16]	; (b54 <vPortEnterCritical+0x14>)
     b44:	6813      	ldr	r3, [r2, #0]
     b46:	3301      	adds	r3, #1
     b48:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" ::: "memory" );
     b4a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
     b4e:	f3bf 8f6f 	isb	sy
}
     b52:	4770      	bx	lr
     b54:	20000000 	.word	0x20000000

00000b58 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
     b58:	4b06      	ldr	r3, [pc, #24]	; (b74 <vPortExitCritical+0x1c>)
     b5a:	681b      	ldr	r3, [r3, #0]
     b5c:	2b00      	cmp	r3, #0
     b5e:	d101      	bne.n	b64 <vPortExitCritical+0xc>
     b60:	b672      	cpsid	i
     b62:	e7fe      	b.n	b62 <vPortExitCritical+0xa>
    uxCriticalNesting--;
     b64:	3b01      	subs	r3, #1
     b66:	4a03      	ldr	r2, [pc, #12]	; (b74 <vPortExitCritical+0x1c>)
     b68:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
     b6a:	2b00      	cmp	r3, #0
     b6c:	d100      	bne.n	b70 <vPortExitCritical+0x18>
        portENABLE_INTERRUPTS();
     b6e:	b662      	cpsie	i
}
     b70:	4770      	bx	lr
     b72:	46c0      	nop			; (mov r8, r8)
     b74:	20000000 	.word	0x20000000

00000b78 <ulSetInterruptMaskFromISR>:
	__asm volatile(
     b78:	f3ef 8010 	mrs	r0, PRIMASK
     b7c:	b672      	cpsid	i
     b7e:	4770      	bx	lr

00000b80 <vClearInterruptMaskFromISR>:
	__asm volatile(
     b80:	f380 8810 	msr	PRIMASK, r0
     b84:	4770      	bx	lr
	...

00000b88 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
     b88:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
     b8a:	4b12      	ldr	r3, [pc, #72]	; (bd4 <prvInsertBlockIntoFreeList+0x4c>)
     b8c:	681a      	ldr	r2, [r3, #0]
     b8e:	4282      	cmp	r2, r0
     b90:	d319      	bcc.n	bc6 <prvInsertBlockIntoFreeList+0x3e>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
     b92:	685c      	ldr	r4, [r3, #4]
     b94:	1919      	adds	r1, r3, r4
     b96:	4288      	cmp	r0, r1
     b98:	d103      	bne.n	ba2 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
     b9a:	6841      	ldr	r1, [r0, #4]
     b9c:	1909      	adds	r1, r1, r4
     b9e:	6059      	str	r1, [r3, #4]
     ba0:	0018      	movs	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
     ba2:	6841      	ldr	r1, [r0, #4]
     ba4:	1844      	adds	r4, r0, r1
     ba6:	42a2      	cmp	r2, r4
     ba8:	d111      	bne.n	bce <prvInsertBlockIntoFreeList+0x46>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
     baa:	4c0b      	ldr	r4, [pc, #44]	; (bd8 <prvInsertBlockIntoFreeList+0x50>)
     bac:	6824      	ldr	r4, [r4, #0]
     bae:	42a2      	cmp	r2, r4
     bb0:	d00b      	beq.n	bca <prvInsertBlockIntoFreeList+0x42>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
     bb2:	6852      	ldr	r2, [r2, #4]
     bb4:	1852      	adds	r2, r2, r1
     bb6:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
     bb8:	681a      	ldr	r2, [r3, #0]
     bba:	6812      	ldr	r2, [r2, #0]
     bbc:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
     bbe:	4298      	cmp	r0, r3
     bc0:	d000      	beq.n	bc4 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
     bc2:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
     bc4:	bd10      	pop	{r4, pc}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
     bc6:	0013      	movs	r3, r2
     bc8:	e7e0      	b.n	b8c <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
     bca:	6002      	str	r2, [r0, #0]
     bcc:	e7f7      	b.n	bbe <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
     bce:	6002      	str	r2, [r0, #0]
     bd0:	e7f5      	b.n	bbe <prvInsertBlockIntoFreeList+0x36>
     bd2:	46c0      	nop			; (mov r8, r8)
     bd4:	20004e54 	.word	0x20004e54
     bd8:	20000024 	.word	0x20000024

00000bdc <pvPortMalloc>:
{
     bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     bde:	0004      	movs	r4, r0
	vTaskSuspendAll();
     be0:	4b3e      	ldr	r3, [pc, #248]	; (cdc <pvPortMalloc+0x100>)
     be2:	4798      	blx	r3
		if( pxEnd == NULL )
     be4:	4b3e      	ldr	r3, [pc, #248]	; (ce0 <pvPortMalloc+0x104>)
     be6:	681b      	ldr	r3, [r3, #0]
     be8:	2b00      	cmp	r3, #0
     bea:	d015      	beq.n	c18 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
     bec:	4b3d      	ldr	r3, [pc, #244]	; (ce4 <pvPortMalloc+0x108>)
     bee:	681f      	ldr	r7, [r3, #0]
     bf0:	423c      	tst	r4, r7
     bf2:	d168      	bne.n	cc6 <pvPortMalloc+0xea>
			if( xWantedSize > 0 )
     bf4:	2c00      	cmp	r4, #0
     bf6:	d069      	beq.n	ccc <pvPortMalloc+0xf0>
				xWantedSize += xHeapStructSize;
     bf8:	0023      	movs	r3, r4
     bfa:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
     bfc:	075a      	lsls	r2, r3, #29
     bfe:	d002      	beq.n	c06 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
     c00:	2207      	movs	r2, #7
     c02:	4393      	bics	r3, r2
     c04:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
     c06:	2b00      	cmp	r3, #0
     c08:	d05d      	beq.n	cc6 <pvPortMalloc+0xea>
     c0a:	4a37      	ldr	r2, [pc, #220]	; (ce8 <pvPortMalloc+0x10c>)
     c0c:	6816      	ldr	r6, [r2, #0]
     c0e:	42b3      	cmp	r3, r6
     c10:	d859      	bhi.n	cc6 <pvPortMalloc+0xea>
				pxBlock = xStart.pxNextFreeBlock;
     c12:	4a36      	ldr	r2, [pc, #216]	; (cec <pvPortMalloc+0x110>)
     c14:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
     c16:	e025      	b.n	c64 <pvPortMalloc+0x88>
	uxAddress = ( size_t ) ucHeap;
     c18:	4a35      	ldr	r2, [pc, #212]	; (cf0 <pvPortMalloc+0x114>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
     c1a:	0753      	lsls	r3, r2, #29
     c1c:	d01e      	beq.n	c5c <pvPortMalloc+0x80>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
     c1e:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
     c20:	2307      	movs	r3, #7
     c22:	4399      	bics	r1, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
     c24:	4b33      	ldr	r3, [pc, #204]	; (cf4 <pvPortMalloc+0x118>)
     c26:	18d3      	adds	r3, r2, r3
     c28:	1a5b      	subs	r3, r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
     c2a:	000a      	movs	r2, r1
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
     c2c:	482f      	ldr	r0, [pc, #188]	; (cec <pvPortMalloc+0x110>)
     c2e:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
     c30:	2100      	movs	r1, #0
     c32:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
     c34:	18d3      	adds	r3, r2, r3
	uxAddress -= xHeapStructSize;
     c36:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
     c38:	2007      	movs	r0, #7
     c3a:	4383      	bics	r3, r0
	pxEnd = ( void * ) uxAddress;
     c3c:	4828      	ldr	r0, [pc, #160]	; (ce0 <pvPortMalloc+0x104>)
     c3e:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
     c40:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
     c42:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
     c44:	1a99      	subs	r1, r3, r2
     c46:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
     c48:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
     c4a:	4b2b      	ldr	r3, [pc, #172]	; (cf8 <pvPortMalloc+0x11c>)
     c4c:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
     c4e:	4b26      	ldr	r3, [pc, #152]	; (ce8 <pvPortMalloc+0x10c>)
     c50:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
     c52:	2280      	movs	r2, #128	; 0x80
     c54:	0612      	lsls	r2, r2, #24
     c56:	4b23      	ldr	r3, [pc, #140]	; (ce4 <pvPortMalloc+0x108>)
     c58:	601a      	str	r2, [r3, #0]
     c5a:	e7c7      	b.n	bec <pvPortMalloc+0x10>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
     c5c:	4b25      	ldr	r3, [pc, #148]	; (cf4 <pvPortMalloc+0x118>)
     c5e:	e7e5      	b.n	c2c <pvPortMalloc+0x50>
     c60:	0022      	movs	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
     c62:	000c      	movs	r4, r1
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
     c64:	6861      	ldr	r1, [r4, #4]
     c66:	428b      	cmp	r3, r1
     c68:	d902      	bls.n	c70 <pvPortMalloc+0x94>
     c6a:	6821      	ldr	r1, [r4, #0]
     c6c:	2900      	cmp	r1, #0
     c6e:	d1f7      	bne.n	c60 <pvPortMalloc+0x84>
				if( pxBlock != pxEnd )
     c70:	491b      	ldr	r1, [pc, #108]	; (ce0 <pvPortMalloc+0x104>)
     c72:	6809      	ldr	r1, [r1, #0]
     c74:	428c      	cmp	r4, r1
     c76:	d026      	beq.n	cc6 <pvPortMalloc+0xea>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
     c78:	6815      	ldr	r5, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
     c7a:	6821      	ldr	r1, [r4, #0]
     c7c:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
     c7e:	6862      	ldr	r2, [r4, #4]
     c80:	1ad2      	subs	r2, r2, r3
     c82:	2a10      	cmp	r2, #16
     c84:	d908      	bls.n	c98 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
     c86:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
     c88:	0741      	lsls	r1, r0, #29
     c8a:	d001      	beq.n	c90 <pvPortMalloc+0xb4>
     c8c:	b672      	cpsid	i
     c8e:	e7fe      	b.n	c8e <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
     c90:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
     c92:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
     c94:	4b19      	ldr	r3, [pc, #100]	; (cfc <pvPortMalloc+0x120>)
     c96:	4798      	blx	r3
					xFreeBytesRemaining -= pxBlock->xBlockSize;
     c98:	6862      	ldr	r2, [r4, #4]
     c9a:	1ab6      	subs	r6, r6, r2
     c9c:	4912      	ldr	r1, [pc, #72]	; (ce8 <pvPortMalloc+0x10c>)
     c9e:	600e      	str	r6, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
     ca0:	4915      	ldr	r1, [pc, #84]	; (cf8 <pvPortMalloc+0x11c>)
     ca2:	6809      	ldr	r1, [r1, #0]
     ca4:	428e      	cmp	r6, r1
     ca6:	d201      	bcs.n	cac <pvPortMalloc+0xd0>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
     ca8:	4913      	ldr	r1, [pc, #76]	; (cf8 <pvPortMalloc+0x11c>)
     caa:	600e      	str	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
     cac:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
     cae:	4317      	orrs	r7, r2
     cb0:	6067      	str	r7, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
     cb2:	2300      	movs	r3, #0
     cb4:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
     cb6:	4b12      	ldr	r3, [pc, #72]	; (d00 <pvPortMalloc+0x124>)
     cb8:	4798      	blx	r3
		if( pvReturn == NULL )
     cba:	2d00      	cmp	r5, #0
     cbc:	d008      	beq.n	cd0 <pvPortMalloc+0xf4>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
     cbe:	076b      	lsls	r3, r5, #29
     cc0:	d009      	beq.n	cd6 <pvPortMalloc+0xfa>
     cc2:	b672      	cpsid	i
     cc4:	e7fe      	b.n	cc4 <pvPortMalloc+0xe8>
	( void ) xTaskResumeAll();
     cc6:	4b0e      	ldr	r3, [pc, #56]	; (d00 <pvPortMalloc+0x124>)
     cc8:	4798      	blx	r3
     cca:	e001      	b.n	cd0 <pvPortMalloc+0xf4>
     ccc:	4b0c      	ldr	r3, [pc, #48]	; (d00 <pvPortMalloc+0x124>)
     cce:	4798      	blx	r3
			vApplicationMallocFailedHook();
     cd0:	4b0c      	ldr	r3, [pc, #48]	; (d04 <pvPortMalloc+0x128>)
     cd2:	4798      	blx	r3
     cd4:	2500      	movs	r5, #0
}
     cd6:	0028      	movs	r0, r5
     cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     cda:	46c0      	nop			; (mov r8, r8)
     cdc:	00001b15 	.word	0x00001b15
     ce0:	20000024 	.word	0x20000024
     ce4:	20004e48 	.word	0x20004e48
     ce8:	20004e4c 	.word	0x20004e4c
     cec:	20004e54 	.word	0x20004e54
     cf0:	20000028 	.word	0x20000028
     cf4:	00004e20 	.word	0x00004e20
     cf8:	20004e50 	.word	0x20004e50
     cfc:	00000b89 	.word	0x00000b89
     d00:	00001c69 	.word	0x00001c69
     d04:	00003485 	.word	0x00003485

00000d08 <vPortFree>:
{
     d08:	b510      	push	{r4, lr}
	if( pv != NULL )
     d0a:	2800      	cmp	r0, #0
     d0c:	d020      	beq.n	d50 <vPortFree+0x48>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
     d0e:	0003      	movs	r3, r0
     d10:	3b08      	subs	r3, #8
     d12:	685b      	ldr	r3, [r3, #4]
     d14:	4a0f      	ldr	r2, [pc, #60]	; (d54 <vPortFree+0x4c>)
     d16:	6812      	ldr	r2, [r2, #0]
     d18:	421a      	tst	r2, r3
     d1a:	d101      	bne.n	d20 <vPortFree+0x18>
     d1c:	b672      	cpsid	i
     d1e:	e7fe      	b.n	d1e <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
     d20:	0001      	movs	r1, r0
     d22:	3908      	subs	r1, #8
     d24:	6809      	ldr	r1, [r1, #0]
     d26:	2900      	cmp	r1, #0
     d28:	d001      	beq.n	d2e <vPortFree+0x26>
     d2a:	b672      	cpsid	i
     d2c:	e7fe      	b.n	d2c <vPortFree+0x24>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
     d2e:	3808      	subs	r0, #8
     d30:	0004      	movs	r4, r0
     d32:	4393      	bics	r3, r2
     d34:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
     d36:	4b08      	ldr	r3, [pc, #32]	; (d58 <vPortFree+0x50>)
     d38:	4798      	blx	r3
					xFreeBytesRemaining += pxLink->xBlockSize;
     d3a:	4a08      	ldr	r2, [pc, #32]	; (d5c <vPortFree+0x54>)
     d3c:	6863      	ldr	r3, [r4, #4]
     d3e:	6811      	ldr	r1, [r2, #0]
     d40:	468c      	mov	ip, r1
     d42:	4463      	add	r3, ip
     d44:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
     d46:	0020      	movs	r0, r4
     d48:	4b05      	ldr	r3, [pc, #20]	; (d60 <vPortFree+0x58>)
     d4a:	4798      	blx	r3
				( void ) xTaskResumeAll();
     d4c:	4b05      	ldr	r3, [pc, #20]	; (d64 <vPortFree+0x5c>)
     d4e:	4798      	blx	r3
}
     d50:	bd10      	pop	{r4, pc}
     d52:	46c0      	nop			; (mov r8, r8)
     d54:	20004e48 	.word	0x20004e48
     d58:	00001b15 	.word	0x00001b15
     d5c:	20004e4c 	.word	0x20004e4c
     d60:	00000b89 	.word	0x00000b89
     d64:	00001c69 	.word	0x00001c69

00000d68 <flow_sensor_slm_callback>:
	 if (crc != checksum) return false;
	 else return true;
}

static void flow_sensor_slm_callback(struct i2c_master_module *const module)
{
     d68:	b510      	push	{r4, lr}
	uint8_t read_crc = read_slm_buffer[2];
     d6a:	4b16      	ldr	r3, [pc, #88]	; (dc4 <flow_sensor_slm_callback+0x5c>)
     d6c:	7899      	ldrb	r1, [r3, #2]
     d6e:	b2c9      	uxtb	r1, r1
	 { crc ^= *(data+byteCtr);
     d70:	781b      	ldrb	r3, [r3, #0]
     d72:	2208      	movs	r2, #8
		 { if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
     d74:	2431      	movs	r4, #49	; 0x31
     d76:	e006      	b.n	d86 <flow_sensor_slm_callback+0x1e>
     d78:	005b      	lsls	r3, r3, #1
     d7a:	4063      	eors	r3, r4
     d7c:	b2db      	uxtb	r3, r3
     d7e:	3a01      	subs	r2, #1
     d80:	b2d2      	uxtb	r2, r2
		 for (uint8_t bit = 8; bit > 0; --bit)
     d82:	2a00      	cmp	r2, #0
     d84:	d005      	beq.n	d92 <flow_sensor_slm_callback+0x2a>
		 { if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
     d86:	b258      	sxtb	r0, r3
     d88:	2800      	cmp	r0, #0
     d8a:	dbf5      	blt.n	d78 <flow_sensor_slm_callback+0x10>
			 else crc = (crc << 1);
     d8c:	005b      	lsls	r3, r3, #1
     d8e:	b2db      	uxtb	r3, r3
     d90:	e7f5      	b.n	d7e <flow_sensor_slm_callback+0x16>
	 { crc ^= *(data+byteCtr);
     d92:	4a0c      	ldr	r2, [pc, #48]	; (dc4 <flow_sensor_slm_callback+0x5c>)
     d94:	7852      	ldrb	r2, [r2, #1]
     d96:	4053      	eors	r3, r2
     d98:	2208      	movs	r2, #8
		 { if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
     d9a:	2431      	movs	r4, #49	; 0x31
     d9c:	e006      	b.n	dac <flow_sensor_slm_callback+0x44>
     d9e:	005b      	lsls	r3, r3, #1
     da0:	4063      	eors	r3, r4
     da2:	b2db      	uxtb	r3, r3
     da4:	3a01      	subs	r2, #1
     da6:	b2d2      	uxtb	r2, r2
		 for (uint8_t bit = 8; bit > 0; --bit)
     da8:	2a00      	cmp	r2, #0
     daa:	d005      	beq.n	db8 <flow_sensor_slm_callback+0x50>
		 { if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
     dac:	b258      	sxtb	r0, r3
     dae:	2800      	cmp	r0, #0
     db0:	dbf5      	blt.n	d9e <flow_sensor_slm_callback+0x36>
			 else crc = (crc << 1);
     db2:	005b      	lsls	r3, r3, #1
     db4:	b2db      	uxtb	r3, r3
     db6:	e7f5      	b.n	da4 <flow_sensor_slm_callback+0x3c>
	if(!flow_sensor_crc(read_slm_buffer, 2, read_crc))
     db8:	4299      	cmp	r1, r3
     dba:	d102      	bne.n	dc2 <flow_sensor_slm_callback+0x5a>
	{
		return;
	}

	uint32_t raw_rate = read_slm_buffer[1] | (read_slm_buffer[0] << 8);
     dbc:	4b01      	ldr	r3, [pc, #4]	; (dc4 <flow_sensor_slm_callback+0x5c>)
     dbe:	785a      	ldrb	r2, [r3, #1]
     dc0:	781b      	ldrb	r3, [r3, #0]
	float flow_rate = (float) ((int32_t) raw_rate - (int32_t) SFM3300_OFFSET_FLOW) / SFM3300_SCALE_FACTOR_FLOW;
	// TODO do something with it
}
     dc2:	bd10      	pop	{r4, pc}
     dc4:	20004e5c 	.word	0x20004e5c

00000dc8 <flow_sensor_init>:

void flow_sensor_init(struct i2c_master_module * i2c_mod)
{
     dc8:	b510      	push	{r4, lr}
     dca:	0004      	movs	r4, r0
	// Set up I2C callback
	i2c_master_register_callback(i2c_mod, flow_sensor_slm_callback, I2C_MASTER_CALLBACK_READ_COMPLETE);
     dcc:	2201      	movs	r2, #1
     dce:	4904      	ldr	r1, [pc, #16]	; (de0 <flow_sensor_init+0x18>)
     dd0:	4b04      	ldr	r3, [pc, #16]	; (de4 <flow_sensor_init+0x1c>)
     dd2:	4798      	blx	r3
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
     dd4:	7e63      	ldrb	r3, [r4, #25]
     dd6:	2202      	movs	r2, #2
     dd8:	4313      	orrs	r3, r2
     dda:	7663      	strb	r3, [r4, #25]
	i2c_master_enable_callback(i2c_mod, I2C_MASTER_CALLBACK_READ_COMPLETE);
	// TODO set priority to be FreeRTOS compatible?
}
     ddc:	bd10      	pop	{r4, pc}
     dde:	46c0      	nop			; (mov r8, r8)
     de0:	00000d69 	.word	0x00000d69
     de4:	000007f5 	.word	0x000007f5

00000de8 <flow_sensor_power_on>:

inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
     de8:	2280      	movs	r2, #128	; 0x80
     dea:	4b01      	ldr	r3, [pc, #4]	; (df0 <flow_sensor_power_on+0x8>)
     dec:	619a      	str	r2, [r3, #24]

void flow_sensor_power_on(void)
{
	ioport_set_pin_level(FLOW_SENSOR_POWER_GPIO, FLOW_SENSOR_POWER_ACTIVE_LEVEL);
}
     dee:	4770      	bx	lr
     df0:	41004400 	.word	0x41004400

00000df4 <flow_sensor_request_flow_slm>:
{
	ioport_set_pin_level(FLOW_SENSOR_POWER_GPIO, !FLOW_SENSOR_POWER_ACTIVE_LEVEL);
}

void flow_sensor_request_flow_slm(struct i2c_master_module * i2c_mod)
{
     df4:	b570      	push	{r4, r5, r6, lr}
     df6:	0005      	movs	r5, r0
	// Note: Delay is inherent between these, so must not call faster than 500Hz

	slm_read_packet.address = SFM3300_I2C_ADDRESS;
     df8:	490b      	ldr	r1, [pc, #44]	; (e28 <flow_sensor_request_flow_slm+0x34>)
     dfa:	2640      	movs	r6, #64	; 0x40
     dfc:	800e      	strh	r6, [r1, #0]
	slm_read_packet.data = read_slm_buffer;
     dfe:	4b0b      	ldr	r3, [pc, #44]	; (e2c <flow_sensor_request_flow_slm+0x38>)
     e00:	604b      	str	r3, [r1, #4]
	slm_read_packet.data_length = 3;
     e02:	2303      	movs	r3, #3
     e04:	804b      	strh	r3, [r1, #2]
	slm_read_packet.high_speed = false;
     e06:	2400      	movs	r4, #0
     e08:	724c      	strb	r4, [r1, #9]
	slm_read_packet.ten_bit_address = false;
     e0a:	720c      	strb	r4, [r1, #8]
	i2c_master_read_packet_job(i2c_mod, &slm_read_packet);
     e0c:	4b08      	ldr	r3, [pc, #32]	; (e30 <flow_sensor_request_flow_slm+0x3c>)
     e0e:	4798      	blx	r3

	static uint8_t flow_request_to_send[2] = {SFM3300_MEAS_CMD_BYTE_1, SFM3300_MEAS_CMD_BYTE_2};
	// First have to request read, delay 2ms, and then read
	slm_write_packet.address = SFM3300_I2C_ADDRESS;
     e10:	4908      	ldr	r1, [pc, #32]	; (e34 <flow_sensor_request_flow_slm+0x40>)
     e12:	800e      	strh	r6, [r1, #0]
	slm_write_packet.data = &flow_request_to_send[0];
     e14:	4b08      	ldr	r3, [pc, #32]	; (e38 <flow_sensor_request_flow_slm+0x44>)
     e16:	604b      	str	r3, [r1, #4]
	slm_write_packet.data_length = 2;
     e18:	2302      	movs	r3, #2
     e1a:	804b      	strh	r3, [r1, #2]
	slm_write_packet.high_speed = false;
     e1c:	724c      	strb	r4, [r1, #9]
	slm_write_packet.ten_bit_address = false;
     e1e:	720c      	strb	r4, [r1, #8]
	i2c_master_write_packet_job(i2c_mod, &slm_write_packet);
     e20:	0028      	movs	r0, r5
     e22:	4b06      	ldr	r3, [pc, #24]	; (e3c <flow_sensor_request_flow_slm+0x48>)
     e24:	4798      	blx	r3
     e26:	bd70      	pop	{r4, r5, r6, pc}
     e28:	20004e60 	.word	0x20004e60
     e2c:	20004e5c 	.word	0x20004e5c
     e30:	0000080d 	.word	0x0000080d
     e34:	20004e6c 	.word	0x20004e6c
     e38:	20000004 	.word	0x20000004
     e3c:	00000831 	.word	0x00000831

00000e40 <control_task>:

// Task handle
static TaskHandle_t control_task_handle = NULL;

static void control_task(void * pvParameters)
{
     e40:	b570      	push	{r4, r5, r6, lr}
	UNUSED(pvParameters);
	
	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(1000)); // TODO do something here
     e42:	25fa      	movs	r5, #250	; 0xfa
     e44:	00ad      	lsls	r5, r5, #2
     e46:	4c02      	ldr	r4, [pc, #8]	; (e50 <control_task+0x10>)
     e48:	0028      	movs	r0, r5
     e4a:	47a0      	blx	r4
     e4c:	e7fc      	b.n	e48 <control_task+0x8>
     e4e:	46c0      	nop			; (mov r8, r8)
     e50:	00001d69 	.word	0x00001d69

00000e54 <create_control_task>:
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/

void create_control_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
     e54:	b510      	push	{r4, lr}
     e56:	b082      	sub	sp, #8
     e58:	0002      	movs	r2, r0
	xTaskCreate(control_task, (const char * const) "CONTROL",
     e5a:	4b05      	ldr	r3, [pc, #20]	; (e70 <create_control_task+0x1c>)
     e5c:	9301      	str	r3, [sp, #4]
     e5e:	9100      	str	r1, [sp, #0]
     e60:	2300      	movs	r3, #0
     e62:	4904      	ldr	r1, [pc, #16]	; (e74 <create_control_task+0x20>)
     e64:	4804      	ldr	r0, [pc, #16]	; (e78 <create_control_task+0x24>)
     e66:	4c05      	ldr	r4, [pc, #20]	; (e7c <create_control_task+0x28>)
     e68:	47a0      	blx	r4
	stack_depth_words, NULL, task_priority, &control_task_handle);
     e6a:	b002      	add	sp, #8
     e6c:	bd10      	pop	{r4, pc}
     e6e:	46c0      	nop			; (mov r8, r8)
     e70:	20004e78 	.word	0x20004e78
     e74:	00004ee8 	.word	0x00004ee8
     e78:	00000e41 	.word	0x00000e41
     e7c:	000018b9 	.word	0x000018b9

00000e80 <hmi_task>:

// Task handle
static TaskHandle_t hmi_task_handle = NULL;

static void hmi_task(void * pvParameters)
{
     e80:	b570      	push	{r4, r5, r6, lr}
	UNUSED(pvParameters);
	
	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(1000)); // TODO do something here
     e82:	25fa      	movs	r5, #250	; 0xfa
     e84:	00ad      	lsls	r5, r5, #2
     e86:	4c02      	ldr	r4, [pc, #8]	; (e90 <hmi_task+0x10>)
     e88:	0028      	movs	r0, r5
     e8a:	47a0      	blx	r4
     e8c:	e7fc      	b.n	e88 <hmi_task+0x8>
     e8e:	46c0      	nop			; (mov r8, r8)
     e90:	00001d69 	.word	0x00001d69

00000e94 <create_hmi_task>:
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/

void create_hmi_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
     e94:	b510      	push	{r4, lr}
     e96:	b082      	sub	sp, #8
     e98:	0002      	movs	r2, r0
	xTaskCreate(hmi_task, (const char * const) "HMI",
     e9a:	4b05      	ldr	r3, [pc, #20]	; (eb0 <create_hmi_task+0x1c>)
     e9c:	9301      	str	r3, [sp, #4]
     e9e:	9100      	str	r1, [sp, #0]
     ea0:	2300      	movs	r3, #0
     ea2:	4904      	ldr	r1, [pc, #16]	; (eb4 <create_hmi_task+0x20>)
     ea4:	4804      	ldr	r0, [pc, #16]	; (eb8 <create_hmi_task+0x24>)
     ea6:	4c05      	ldr	r4, [pc, #20]	; (ebc <create_hmi_task+0x28>)
     ea8:	47a0      	blx	r4
		stack_depth_words, NULL, task_priority, &hmi_task_handle);
     eaa:	b002      	add	sp, #8
     eac:	bd10      	pop	{r4, pc}
     eae:	46c0      	nop			; (mov r8, r8)
     eb0:	20004e7c 	.word	0x20004e7c
     eb4:	00004ef0 	.word	0x00004ef0
     eb8:	00000e81 	.word	0x00000e81
     ebc:	000018b9 	.word	0x000018b9

00000ec0 <monitor_task>:

// Task handle
static TaskHandle_t monitor_task_handle = NULL;

static void monitor_task(void * pvParameters)
{
     ec0:	b570      	push	{r4, r5, r6, lr}
	UNUSED(pvParameters);
	
	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(1000)); // TODO do something here
     ec2:	25fa      	movs	r5, #250	; 0xfa
     ec4:	00ad      	lsls	r5, r5, #2
     ec6:	4c02      	ldr	r4, [pc, #8]	; (ed0 <monitor_task+0x10>)
     ec8:	0028      	movs	r0, r5
     eca:	47a0      	blx	r4
     ecc:	e7fc      	b.n	ec8 <monitor_task+0x8>
     ece:	46c0      	nop			; (mov r8, r8)
     ed0:	00001d69 	.word	0x00001d69

00000ed4 <create_monitor_task>:
*
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/
void create_monitor_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
     ed4:	b510      	push	{r4, lr}
     ed6:	b082      	sub	sp, #8
     ed8:	0002      	movs	r2, r0
	xTaskCreate(monitor_task, (const char * const) "MONITOR",
     eda:	4b05      	ldr	r3, [pc, #20]	; (ef0 <create_monitor_task+0x1c>)
     edc:	9301      	str	r3, [sp, #4]
     ede:	9100      	str	r1, [sp, #0]
     ee0:	2300      	movs	r3, #0
     ee2:	4904      	ldr	r1, [pc, #16]	; (ef4 <create_monitor_task+0x20>)
     ee4:	4804      	ldr	r0, [pc, #16]	; (ef8 <create_monitor_task+0x24>)
     ee6:	4c05      	ldr	r4, [pc, #20]	; (efc <create_monitor_task+0x28>)
     ee8:	47a0      	blx	r4
		stack_depth_words, NULL, task_priority, &monitor_task_handle);
     eea:	b002      	add	sp, #8
     eec:	bd10      	pop	{r4, pc}
     eee:	46c0      	nop			; (mov r8, r8)
     ef0:	20004e80 	.word	0x20004e80
     ef4:	00004ef4 	.word	0x00004ef4
     ef8:	00000ec1 	.word	0x00000ec1
     efc:	000018b9 	.word	0x000018b9

00000f00 <sensor_task>:
	flow_sensor_power_on();
	flow_sensor_init(&i2c_master_instance);
}

static void sensor_task(void * pvParameters)
{
     f00:	b570      	push	{r4, r5, r6, lr}
	UNUSED(pvParameters);

	vTaskDelay(pdMS_TO_TICKS(10));
     f02:	200a      	movs	r0, #10
     f04:	4b05      	ldr	r3, [pc, #20]	; (f1c <sensor_task+0x1c>)
     f06:	4798      	blx	r3
	flow_sensor_request_flow_slm(&i2c_master_instance); // first read is invalid
     f08:	4805      	ldr	r0, [pc, #20]	; (f20 <sensor_task+0x20>)
     f0a:	4b06      	ldr	r3, [pc, #24]	; (f24 <sensor_task+0x24>)
     f0c:	4798      	blx	r3
	
	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(1000)); // TODO do something here
     f0e:	25fa      	movs	r5, #250	; 0xfa
     f10:	00ad      	lsls	r5, r5, #2
     f12:	4c02      	ldr	r4, [pc, #8]	; (f1c <sensor_task+0x1c>)
     f14:	0028      	movs	r0, r5
     f16:	47a0      	blx	r4
     f18:	e7fc      	b.n	f14 <sensor_task+0x14>
     f1a:	46c0      	nop			; (mov r8, r8)
     f1c:	00001d69 	.word	0x00001d69
     f20:	20004e84 	.word	0x20004e84
     f24:	00000df5 	.word	0x00000df5

00000f28 <create_sensor_task>:
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/

void create_sensor_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
     f28:	b5f0      	push	{r4, r5, r6, r7, lr}
     f2a:	b091      	sub	sp, #68	; 0x44
     f2c:	0005      	movs	r5, r0
     f2e:	000e      	movs	r6, r1
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     f30:	ab03      	add	r3, sp, #12
     f32:	2264      	movs	r2, #100	; 0x64
     f34:	9203      	str	r2, [sp, #12]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     f36:	4a29      	ldr	r2, [pc, #164]	; (fdc <create_sensor_task+0xb4>)
     f38:	9204      	str	r2, [sp, #16]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     f3a:	2200      	movs	r2, #0
     f3c:	9205      	str	r2, [sp, #20]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     f3e:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
     f40:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     f42:	2180      	movs	r1, #128	; 0x80
     f44:	0389      	lsls	r1, r1, #14
     f46:	9107      	str	r1, [sp, #28]
	config->buffer_timeout   = 65535;
     f48:	2101      	movs	r1, #1
     f4a:	4249      	negs	r1, r1
     f4c:	82d9      	strh	r1, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
     f4e:	8299      	strh	r1, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     f50:	3125      	adds	r1, #37	; 0x25
     f52:	545a      	strb	r2, [r3, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     f54:	920d      	str	r2, [sp, #52]	; 0x34
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     f56:	3108      	adds	r1, #8
     f58:	545a      	strb	r2, [r3, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     f5a:	3101      	adds	r1, #1
     f5c:	545a      	strb	r2, [r3, r1]
	config->master_scl_low_extend_timeout  = false;
     f5e:	3101      	adds	r1, #1
     f60:	545a      	strb	r2, [r3, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     f62:	32d7      	adds	r2, #215	; 0xd7
     f64:	861a      	strh	r2, [r3, #48]	; 0x30
	config_i2c_master.pinmux_pad0 = PIN_PA22C_SERCOM3_PAD0;
     f66:	3ac1      	subs	r2, #193	; 0xc1
     f68:	920a      	str	r2, [sp, #40]	; 0x28
	config_i2c_master.pinmux_pad1 = PIN_PA23C_SERCOM3_PAD1;
     f6a:	3201      	adds	r2, #1
     f6c:	920b      	str	r2, [sp, #44]	; 0x2c
	while(i2c_master_init(&i2c_master_instance, FLOW_METER_SERCOM, &config_i2c_master) != STATUS_OK);
     f6e:	4c1c      	ldr	r4, [pc, #112]	; (fe0 <create_sensor_task+0xb8>)
     f70:	4f1c      	ldr	r7, [pc, #112]	; (fe4 <create_sensor_task+0xbc>)
     f72:	aa03      	add	r2, sp, #12
     f74:	491c      	ldr	r1, [pc, #112]	; (fe8 <create_sensor_task+0xc0>)
     f76:	0020      	movs	r0, r4
     f78:	47b8      	blx	r7
     f7a:	2800      	cmp	r0, #0
     f7c:	d1f9      	bne.n	f72 <create_sensor_task+0x4a>
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     f7e:	4b18      	ldr	r3, [pc, #96]	; (fe0 <create_sensor_task+0xb8>)
     f80:	681c      	ldr	r4, [r3, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     f82:	2207      	movs	r2, #7
     f84:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
     f86:	421a      	tst	r2, r3
     f88:	d1fc      	bne.n	f84 <create_sensor_task+0x5c>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     f8a:	6823      	ldr	r3, [r4, #0]
     f8c:	2202      	movs	r2, #2
     f8e:	4313      	orrs	r3, r2
     f90:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     f92:	4f13      	ldr	r7, [pc, #76]	; (fe0 <create_sensor_task+0xb8>)
     f94:	6838      	ldr	r0, [r7, #0]
     f96:	4b15      	ldr	r3, [pc, #84]	; (fec <create_sensor_task+0xc4>)
     f98:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     f9a:	231f      	movs	r3, #31
     f9c:	4018      	ands	r0, r3
     f9e:	3b1e      	subs	r3, #30
     fa0:	4083      	lsls	r3, r0
     fa2:	4a13      	ldr	r2, [pc, #76]	; (ff0 <create_sensor_task+0xc8>)
     fa4:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     fa6:	88f8      	ldrh	r0, [r7, #6]
	uint32_t timeout_counter = 0;
     fa8:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     faa:	2110      	movs	r1, #16
     fac:	8b62      	ldrh	r2, [r4, #26]
     fae:	420a      	tst	r2, r1
     fb0:	d104      	bne.n	fbc <create_sensor_task+0x94>
		timeout_counter++;
     fb2:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     fb4:	4283      	cmp	r3, r0
     fb6:	d3f9      	bcc.n	fac <create_sensor_task+0x84>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     fb8:	2310      	movs	r3, #16
     fba:	8363      	strh	r3, [r4, #26]
	flow_sensor_power_on();
     fbc:	4b0d      	ldr	r3, [pc, #52]	; (ff4 <create_sensor_task+0xcc>)
     fbe:	4798      	blx	r3
	flow_sensor_init(&i2c_master_instance);
     fc0:	4807      	ldr	r0, [pc, #28]	; (fe0 <create_sensor_task+0xb8>)
     fc2:	4b0d      	ldr	r3, [pc, #52]	; (ff8 <create_sensor_task+0xd0>)
     fc4:	4798      	blx	r3
	sensor_hw_init();
	
	xTaskCreate(sensor_task, (const char * const) "SENSOR",
     fc6:	4b0d      	ldr	r3, [pc, #52]	; (ffc <create_sensor_task+0xd4>)
     fc8:	9301      	str	r3, [sp, #4]
     fca:	9600      	str	r6, [sp, #0]
     fcc:	2300      	movs	r3, #0
     fce:	002a      	movs	r2, r5
     fd0:	490b      	ldr	r1, [pc, #44]	; (1000 <create_sensor_task+0xd8>)
     fd2:	480c      	ldr	r0, [pc, #48]	; (1004 <create_sensor_task+0xdc>)
     fd4:	4c0c      	ldr	r4, [pc, #48]	; (1008 <create_sensor_task+0xe0>)
     fd6:	47a0      	blx	r4
		stack_depth_words, NULL, task_priority, &sensor_task_handle);
     fd8:	b011      	add	sp, #68	; 0x44
     fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fdc:	00000d48 	.word	0x00000d48
     fe0:	20004e84 	.word	0x20004e84
     fe4:	00000281 	.word	0x00000281
     fe8:	42001400 	.word	0x42001400
     fec:	000027d5 	.word	0x000027d5
     ff0:	e000e100 	.word	0xe000e100
     ff4:	00000de9 	.word	0x00000de9
     ff8:	00000dc9 	.word	0x00000dc9
     ffc:	20004eac 	.word	0x20004eac
    1000:	00004efc 	.word	0x00004efc
    1004:	00000f01 	.word	0x00000f01
    1008:	000018b9 	.word	0x000018b9

0000100c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    100c:	0003      	movs	r3, r0
    100e:	3308      	adds	r3, #8
    1010:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1012:	2201      	movs	r2, #1
    1014:	4252      	negs	r2, r2
    1016:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1018:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    101a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    101c:	2300      	movs	r3, #0
    101e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1020:	4770      	bx	lr

00001022 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    1022:	2300      	movs	r3, #0
    1024:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1026:	4770      	bx	lr

00001028 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
    1028:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    102a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    102c:	689a      	ldr	r2, [r3, #8]
    102e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    1030:	689a      	ldr	r2, [r3, #8]
    1032:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
    1034:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    1036:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    1038:	6803      	ldr	r3, [r0, #0]
    103a:	3301      	adds	r3, #1
    103c:	6003      	str	r3, [r0, #0]
}
    103e:	4770      	bx	lr

00001040 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1040:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1042:	680c      	ldr	r4, [r1, #0]
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1044:	0002      	movs	r2, r0
    1046:	3208      	adds	r2, #8
	if( xValueOfInsertion == portMAX_DELAY )
    1048:	1c63      	adds	r3, r4, #1
    104a:	d102      	bne.n	1052 <vListInsert+0x12>
		pxIterator = pxList->xListEnd.pxPrevious;
    104c:	6902      	ldr	r2, [r0, #16]
    104e:	e004      	b.n	105a <vListInsert+0x1a>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1050:	001a      	movs	r2, r3
    1052:	6853      	ldr	r3, [r2, #4]
    1054:	681d      	ldr	r5, [r3, #0]
    1056:	42ac      	cmp	r4, r5
    1058:	d2fa      	bcs.n	1050 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    105a:	6853      	ldr	r3, [r2, #4]
    105c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    105e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    1060:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
    1062:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    1064:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    1066:	6803      	ldr	r3, [r0, #0]
    1068:	3301      	adds	r3, #1
    106a:	6003      	str	r3, [r0, #0]
}
    106c:	bd30      	pop	{r4, r5, pc}

0000106e <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    106e:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1070:	6842      	ldr	r2, [r0, #4]
    1072:	6881      	ldr	r1, [r0, #8]
    1074:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    1076:	6882      	ldr	r2, [r0, #8]
    1078:	6841      	ldr	r1, [r0, #4]
    107a:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    107c:	685a      	ldr	r2, [r3, #4]
    107e:	4290      	cmp	r0, r2
    1080:	d006      	beq.n	1090 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1082:	2200      	movs	r2, #0
    1084:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
    1086:	681a      	ldr	r2, [r3, #0]
    1088:	3a01      	subs	r2, #1
    108a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    108c:	6818      	ldr	r0, [r3, #0]
}
    108e:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1090:	6882      	ldr	r2, [r0, #8]
    1092:	605a      	str	r2, [r3, #4]
    1094:	e7f5      	b.n	1082 <uxListRemove+0x14>
	...

00001098 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    1098:	b510      	push	{r4, lr}
    109a:	0004      	movs	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
    109c:	4b03      	ldr	r3, [pc, #12]	; (10ac <prvIsQueueEmpty+0x14>)
    109e:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    10a0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    10a2:	4b03      	ldr	r3, [pc, #12]	; (10b0 <prvIsQueueEmpty+0x18>)
    10a4:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    10a6:	4260      	negs	r0, r4
    10a8:	4160      	adcs	r0, r4

	return xReturn;
}
    10aa:	bd10      	pop	{r4, pc}
    10ac:	00000b41 	.word	0x00000b41
    10b0:	00000b59 	.word	0x00000b59

000010b4 <prvCopyDataToQueue>:
{
    10b4:	b570      	push	{r4, r5, r6, lr}
    10b6:	0004      	movs	r4, r0
    10b8:	0016      	movs	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    10ba:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    10bc:	6c02      	ldr	r2, [r0, #64]	; 0x40
    10be:	2a00      	cmp	r2, #0
    10c0:	d10b      	bne.n	10da <prvCopyDataToQueue+0x26>
BaseType_t xReturn = pdFALSE;
    10c2:	2000      	movs	r0, #0
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    10c4:	6823      	ldr	r3, [r4, #0]
    10c6:	4283      	cmp	r3, r0
    10c8:	d104      	bne.n	10d4 <prvCopyDataToQueue+0x20>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    10ca:	6860      	ldr	r0, [r4, #4]
    10cc:	4b16      	ldr	r3, [pc, #88]	; (1128 <prvCopyDataToQueue+0x74>)
    10ce:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
    10d0:	2300      	movs	r3, #0
    10d2:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    10d4:	3501      	adds	r5, #1
    10d6:	63a5      	str	r5, [r4, #56]	; 0x38
}
    10d8:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
    10da:	2e00      	cmp	r6, #0
    10dc:	d10e      	bne.n	10fc <prvCopyDataToQueue+0x48>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    10de:	6880      	ldr	r0, [r0, #8]
    10e0:	4b12      	ldr	r3, [pc, #72]	; (112c <prvCopyDataToQueue+0x78>)
    10e2:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    10e4:	68a3      	ldr	r3, [r4, #8]
    10e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
    10e8:	4694      	mov	ip, r2
    10ea:	4463      	add	r3, ip
    10ec:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
    10ee:	2000      	movs	r0, #0
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    10f0:	6862      	ldr	r2, [r4, #4]
    10f2:	4293      	cmp	r3, r2
    10f4:	d3ee      	bcc.n	10d4 <prvCopyDataToQueue+0x20>
			pxQueue->pcWriteTo = pxQueue->pcHead;
    10f6:	6823      	ldr	r3, [r4, #0]
    10f8:	60a3      	str	r3, [r4, #8]
    10fa:	e7eb      	b.n	10d4 <prvCopyDataToQueue+0x20>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    10fc:	68c0      	ldr	r0, [r0, #12]
    10fe:	4b0b      	ldr	r3, [pc, #44]	; (112c <prvCopyDataToQueue+0x78>)
    1100:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    1102:	6c23      	ldr	r3, [r4, #64]	; 0x40
    1104:	425b      	negs	r3, r3
    1106:	68e2      	ldr	r2, [r4, #12]
    1108:	18d2      	adds	r2, r2, r3
    110a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    110c:	6821      	ldr	r1, [r4, #0]
    110e:	428a      	cmp	r2, r1
    1110:	d203      	bcs.n	111a <prvCopyDataToQueue+0x66>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    1112:	6862      	ldr	r2, [r4, #4]
    1114:	4694      	mov	ip, r2
    1116:	4463      	add	r3, ip
    1118:	60e3      	str	r3, [r4, #12]
BaseType_t xReturn = pdFALSE;
    111a:	2000      	movs	r0, #0
		if( xPosition == queueOVERWRITE )
    111c:	2e02      	cmp	r6, #2
    111e:	d1d9      	bne.n	10d4 <prvCopyDataToQueue+0x20>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    1120:	4285      	cmp	r5, r0
    1122:	d0d7      	beq.n	10d4 <prvCopyDataToQueue+0x20>
				--uxMessagesWaiting;
    1124:	3d01      	subs	r5, #1
    1126:	e7d5      	b.n	10d4 <prvCopyDataToQueue+0x20>
    1128:	0000201d 	.word	0x0000201d
    112c:	00004ec5 	.word	0x00004ec5

00001130 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
    1130:	b570      	push	{r4, r5, r6, lr}
    1132:	b082      	sub	sp, #8
    1134:	9001      	str	r0, [sp, #4]
    1136:	000a      	movs	r2, r1
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    1138:	6c84      	ldr	r4, [r0, #72]	; 0x48
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
    113a:	2c00      	cmp	r4, #0
    113c:	d005      	beq.n	114a <prvNotifyQueueSetContainer+0x1a>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
    113e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    1140:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    1142:	4299      	cmp	r1, r3
    1144:	d303      	bcc.n	114e <prvNotifyQueueSetContainer+0x1e>
    1146:	b672      	cpsid	i
    1148:	e7fe      	b.n	1148 <prvNotifyQueueSetContainer+0x18>
		configASSERT( pxQueueSetContainer );
    114a:	b672      	cpsid	i
    114c:	e7fe      	b.n	114c <prvNotifyQueueSetContainer+0x1c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    114e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
	BaseType_t xReturn = pdFALSE;
    1150:	2600      	movs	r6, #0
		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    1152:	428b      	cmp	r3, r1
    1154:	d802      	bhi.n	115c <prvNotifyQueueSetContainer+0x2c>
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
    1156:	0030      	movs	r0, r6
    1158:	b002      	add	sp, #8
    115a:	bd70      	pop	{r4, r5, r6, pc}
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    115c:	2345      	movs	r3, #69	; 0x45
    115e:	5ce5      	ldrb	r5, [r4, r3]
    1160:	b26d      	sxtb	r5, r5
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
    1162:	a901      	add	r1, sp, #4
    1164:	0020      	movs	r0, r4
    1166:	4b0a      	ldr	r3, [pc, #40]	; (1190 <prvNotifyQueueSetContainer+0x60>)
    1168:	4798      	blx	r3
    116a:	0006      	movs	r6, r0
			if( cTxLock == queueUNLOCKED )
    116c:	1c6b      	adds	r3, r5, #1
    116e:	d10a      	bne.n	1186 <prvNotifyQueueSetContainer+0x56>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
    1170:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1172:	2b00      	cmp	r3, #0
    1174:	d0ef      	beq.n	1156 <prvNotifyQueueSetContainer+0x26>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
    1176:	0020      	movs	r0, r4
    1178:	3024      	adds	r0, #36	; 0x24
    117a:	4b06      	ldr	r3, [pc, #24]	; (1194 <prvNotifyQueueSetContainer+0x64>)
    117c:	4798      	blx	r3
    117e:	2800      	cmp	r0, #0
    1180:	d0e9      	beq.n	1156 <prvNotifyQueueSetContainer+0x26>
						xReturn = pdTRUE;
    1182:	2601      	movs	r6, #1
    1184:	e7e7      	b.n	1156 <prvNotifyQueueSetContainer+0x26>
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
    1186:	3501      	adds	r5, #1
    1188:	b26d      	sxtb	r5, r5
    118a:	2345      	movs	r3, #69	; 0x45
    118c:	54e5      	strb	r5, [r4, r3]
    118e:	e7e2      	b.n	1156 <prvNotifyQueueSetContainer+0x26>
    1190:	000010b5 	.word	0x000010b5
    1194:	00001ee1 	.word	0x00001ee1

00001198 <prvCopyDataFromQueue>:
{
    1198:	b510      	push	{r4, lr}
    119a:	000c      	movs	r4, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    119c:	6c02      	ldr	r2, [r0, #64]	; 0x40
    119e:	2a00      	cmp	r2, #0
    11a0:	d00b      	beq.n	11ba <prvCopyDataFromQueue+0x22>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    11a2:	68c3      	ldr	r3, [r0, #12]
    11a4:	189b      	adds	r3, r3, r2
    11a6:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    11a8:	6841      	ldr	r1, [r0, #4]
    11aa:	428b      	cmp	r3, r1
    11ac:	d301      	bcc.n	11b2 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    11ae:	6803      	ldr	r3, [r0, #0]
    11b0:	60c3      	str	r3, [r0, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    11b2:	68c1      	ldr	r1, [r0, #12]
    11b4:	0020      	movs	r0, r4
    11b6:	4b01      	ldr	r3, [pc, #4]	; (11bc <prvCopyDataFromQueue+0x24>)
    11b8:	4798      	blx	r3
}
    11ba:	bd10      	pop	{r4, pc}
    11bc:	00004ec5 	.word	0x00004ec5

000011c0 <prvUnlockQueue>:
{
    11c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    11c2:	0007      	movs	r7, r0
	taskENTER_CRITICAL();
    11c4:	4b25      	ldr	r3, [pc, #148]	; (125c <prvUnlockQueue+0x9c>)
    11c6:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
    11c8:	2345      	movs	r3, #69	; 0x45
    11ca:	5cfc      	ldrb	r4, [r7, r3]
    11cc:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
    11ce:	2c00      	cmp	r4, #0
    11d0:	dd1c      	ble.n	120c <prvUnlockQueue+0x4c>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    11d2:	4e23      	ldr	r6, [pc, #140]	; (1260 <prvUnlockQueue+0xa0>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    11d4:	4d23      	ldr	r5, [pc, #140]	; (1264 <prvUnlockQueue+0xa4>)
    11d6:	e00b      	b.n	11f0 <prvUnlockQueue+0x30>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    11d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11da:	2b00      	cmp	r3, #0
    11dc:	d016      	beq.n	120c <prvUnlockQueue+0x4c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    11de:	0038      	movs	r0, r7
    11e0:	3024      	adds	r0, #36	; 0x24
    11e2:	47a8      	blx	r5
    11e4:	2800      	cmp	r0, #0
    11e6:	d10e      	bne.n	1206 <prvUnlockQueue+0x46>
    11e8:	3c01      	subs	r4, #1
    11ea:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
    11ec:	2c00      	cmp	r4, #0
    11ee:	d00d      	beq.n	120c <prvUnlockQueue+0x4c>
				if( pxQueue->pxQueueSetContainer != NULL )
    11f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    11f2:	2b00      	cmp	r3, #0
    11f4:	d0f0      	beq.n	11d8 <prvUnlockQueue+0x18>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    11f6:	2100      	movs	r1, #0
    11f8:	0038      	movs	r0, r7
    11fa:	47b0      	blx	r6
    11fc:	2800      	cmp	r0, #0
    11fe:	d0f3      	beq.n	11e8 <prvUnlockQueue+0x28>
						vTaskMissedYield();
    1200:	4b19      	ldr	r3, [pc, #100]	; (1268 <prvUnlockQueue+0xa8>)
    1202:	4798      	blx	r3
    1204:	e7f0      	b.n	11e8 <prvUnlockQueue+0x28>
							vTaskMissedYield();
    1206:	4b18      	ldr	r3, [pc, #96]	; (1268 <prvUnlockQueue+0xa8>)
    1208:	4798      	blx	r3
    120a:	e7ed      	b.n	11e8 <prvUnlockQueue+0x28>
		pxQueue->cTxLock = queueUNLOCKED;
    120c:	22ff      	movs	r2, #255	; 0xff
    120e:	2345      	movs	r3, #69	; 0x45
    1210:	54fa      	strb	r2, [r7, r3]
	taskEXIT_CRITICAL();
    1212:	4b16      	ldr	r3, [pc, #88]	; (126c <prvUnlockQueue+0xac>)
    1214:	4798      	blx	r3
	taskENTER_CRITICAL();
    1216:	4b11      	ldr	r3, [pc, #68]	; (125c <prvUnlockQueue+0x9c>)
    1218:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
    121a:	2344      	movs	r3, #68	; 0x44
    121c:	5cfc      	ldrb	r4, [r7, r3]
    121e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
    1220:	2c00      	cmp	r4, #0
    1222:	dd14      	ble.n	124e <prvUnlockQueue+0x8e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1224:	693b      	ldr	r3, [r7, #16]
    1226:	2b00      	cmp	r3, #0
    1228:	d011      	beq.n	124e <prvUnlockQueue+0x8e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    122a:	003d      	movs	r5, r7
    122c:	3510      	adds	r5, #16
    122e:	4e0d      	ldr	r6, [pc, #52]	; (1264 <prvUnlockQueue+0xa4>)
    1230:	e006      	b.n	1240 <prvUnlockQueue+0x80>
    1232:	3c01      	subs	r4, #1
    1234:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
    1236:	2c00      	cmp	r4, #0
    1238:	d009      	beq.n	124e <prvUnlockQueue+0x8e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    123a:	693b      	ldr	r3, [r7, #16]
    123c:	2b00      	cmp	r3, #0
    123e:	d006      	beq.n	124e <prvUnlockQueue+0x8e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    1240:	0028      	movs	r0, r5
    1242:	47b0      	blx	r6
    1244:	2800      	cmp	r0, #0
    1246:	d0f4      	beq.n	1232 <prvUnlockQueue+0x72>
					vTaskMissedYield();
    1248:	4b07      	ldr	r3, [pc, #28]	; (1268 <prvUnlockQueue+0xa8>)
    124a:	4798      	blx	r3
    124c:	e7f1      	b.n	1232 <prvUnlockQueue+0x72>
		pxQueue->cRxLock = queueUNLOCKED;
    124e:	22ff      	movs	r2, #255	; 0xff
    1250:	2344      	movs	r3, #68	; 0x44
    1252:	54fa      	strb	r2, [r7, r3]
	taskEXIT_CRITICAL();
    1254:	4b05      	ldr	r3, [pc, #20]	; (126c <prvUnlockQueue+0xac>)
    1256:	4798      	blx	r3
}
    1258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    125a:	46c0      	nop			; (mov r8, r8)
    125c:	00000b41 	.word	0x00000b41
    1260:	00001131 	.word	0x00001131
    1264:	00001ee1 	.word	0x00001ee1
    1268:	00001ff1 	.word	0x00001ff1
    126c:	00000b59 	.word	0x00000b59

00001270 <xQueueGenericReset>:
{
    1270:	b570      	push	{r4, r5, r6, lr}
    1272:	0004      	movs	r4, r0
    1274:	000d      	movs	r5, r1
	configASSERT( pxQueue );
    1276:	2800      	cmp	r0, #0
    1278:	d021      	beq.n	12be <xQueueGenericReset+0x4e>
	taskENTER_CRITICAL();
    127a:	4b17      	ldr	r3, [pc, #92]	; (12d8 <xQueueGenericReset+0x68>)
    127c:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    127e:	6822      	ldr	r2, [r4, #0]
    1280:	6c21      	ldr	r1, [r4, #64]	; 0x40
    1282:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    1284:	434b      	muls	r3, r1
    1286:	18d0      	adds	r0, r2, r3
    1288:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    128a:	2000      	movs	r0, #0
    128c:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    128e:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1290:	1a5b      	subs	r3, r3, r1
    1292:	18d3      	adds	r3, r2, r3
    1294:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    1296:	23ff      	movs	r3, #255	; 0xff
    1298:	2244      	movs	r2, #68	; 0x44
    129a:	54a3      	strb	r3, [r4, r2]
		pxQueue->cTxLock = queueUNLOCKED;
    129c:	3201      	adds	r2, #1
    129e:	54a3      	strb	r3, [r4, r2]
		if( xNewQueue == pdFALSE )
    12a0:	2d00      	cmp	r5, #0
    12a2:	d111      	bne.n	12c8 <xQueueGenericReset+0x58>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    12a4:	6923      	ldr	r3, [r4, #16]
    12a6:	2b00      	cmp	r3, #0
    12a8:	d005      	beq.n	12b6 <xQueueGenericReset+0x46>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    12aa:	0020      	movs	r0, r4
    12ac:	3010      	adds	r0, #16
    12ae:	4b0b      	ldr	r3, [pc, #44]	; (12dc <xQueueGenericReset+0x6c>)
    12b0:	4798      	blx	r3
    12b2:	2800      	cmp	r0, #0
    12b4:	d105      	bne.n	12c2 <xQueueGenericReset+0x52>
	taskEXIT_CRITICAL();
    12b6:	4b0a      	ldr	r3, [pc, #40]	; (12e0 <xQueueGenericReset+0x70>)
    12b8:	4798      	blx	r3
}
    12ba:	2001      	movs	r0, #1
    12bc:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxQueue );
    12be:	b672      	cpsid	i
    12c0:	e7fe      	b.n	12c0 <xQueueGenericReset+0x50>
					queueYIELD_IF_USING_PREEMPTION();
    12c2:	4b08      	ldr	r3, [pc, #32]	; (12e4 <xQueueGenericReset+0x74>)
    12c4:	4798      	blx	r3
    12c6:	e7f6      	b.n	12b6 <xQueueGenericReset+0x46>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    12c8:	0020      	movs	r0, r4
    12ca:	3010      	adds	r0, #16
    12cc:	4d06      	ldr	r5, [pc, #24]	; (12e8 <xQueueGenericReset+0x78>)
    12ce:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    12d0:	0020      	movs	r0, r4
    12d2:	3024      	adds	r0, #36	; 0x24
    12d4:	47a8      	blx	r5
    12d6:	e7ee      	b.n	12b6 <xQueueGenericReset+0x46>
    12d8:	00000b41 	.word	0x00000b41
    12dc:	00001ee1 	.word	0x00001ee1
    12e0:	00000b59 	.word	0x00000b59
    12e4:	00000b29 	.word	0x00000b29
    12e8:	0000100d 	.word	0x0000100d

000012ec <xQueueGenericCreate>:
	{
    12ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12ee:	0006      	movs	r6, r0
    12f0:	000d      	movs	r5, r1
    12f2:	0017      	movs	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    12f4:	2800      	cmp	r0, #0
    12f6:	d101      	bne.n	12fc <xQueueGenericCreate+0x10>
    12f8:	b672      	cpsid	i
    12fa:	e7fe      	b.n	12fa <xQueueGenericCreate+0xe>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    12fc:	0008      	movs	r0, r1
    12fe:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1300:	3054      	adds	r0, #84	; 0x54
    1302:	4b0b      	ldr	r3, [pc, #44]	; (1330 <xQueueGenericCreate+0x44>)
    1304:	4798      	blx	r3
    1306:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
    1308:	d010      	beq.n	132c <xQueueGenericCreate+0x40>
	if( uxItemSize == ( UBaseType_t ) 0 )
    130a:	2d00      	cmp	r5, #0
    130c:	d003      	beq.n	1316 <xQueueGenericCreate+0x2a>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    130e:	0003      	movs	r3, r0
    1310:	3354      	adds	r3, #84	; 0x54
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    1312:	6003      	str	r3, [r0, #0]
    1314:	e000      	b.n	1318 <xQueueGenericCreate+0x2c>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1316:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
    1318:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    131a:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    131c:	2101      	movs	r1, #1
    131e:	0020      	movs	r0, r4
    1320:	4b04      	ldr	r3, [pc, #16]	; (1334 <xQueueGenericCreate+0x48>)
    1322:	4798      	blx	r3
		pxNewQueue->ucQueueType = ucQueueType;
    1324:	2350      	movs	r3, #80	; 0x50
    1326:	54e7      	strb	r7, [r4, r3]
		pxNewQueue->pxQueueSetContainer = NULL;
    1328:	2300      	movs	r3, #0
    132a:	64a3      	str	r3, [r4, #72]	; 0x48
	}
    132c:	0020      	movs	r0, r4
    132e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1330:	00000bdd 	.word	0x00000bdd
    1334:	00001271 	.word	0x00001271

00001338 <xQueueGenericSend>:
{
    1338:	b5f0      	push	{r4, r5, r6, r7, lr}
    133a:	46ce      	mov	lr, r9
    133c:	4647      	mov	r7, r8
    133e:	b580      	push	{r7, lr}
    1340:	b085      	sub	sp, #20
    1342:	0004      	movs	r4, r0
    1344:	000f      	movs	r7, r1
    1346:	9201      	str	r2, [sp, #4]
    1348:	001d      	movs	r5, r3
	configASSERT( pxQueue );
    134a:	2800      	cmp	r0, #0
    134c:	d00c      	beq.n	1368 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    134e:	2900      	cmp	r1, #0
    1350:	d00c      	beq.n	136c <xQueueGenericSend+0x34>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    1352:	2d02      	cmp	r5, #2
    1354:	d00f      	beq.n	1376 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    1356:	4b4e      	ldr	r3, [pc, #312]	; (1490 <xQueueGenericSend+0x158>)
    1358:	4798      	blx	r3
    135a:	2800      	cmp	r0, #0
    135c:	d110      	bne.n	1380 <xQueueGenericSend+0x48>
    135e:	9b01      	ldr	r3, [sp, #4]
    1360:	2b00      	cmp	r3, #0
    1362:	d011      	beq.n	1388 <xQueueGenericSend+0x50>
    1364:	b672      	cpsid	i
    1366:	e7fe      	b.n	1366 <xQueueGenericSend+0x2e>
	configASSERT( pxQueue );
    1368:	b672      	cpsid	i
    136a:	e7fe      	b.n	136a <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    136c:	6c03      	ldr	r3, [r0, #64]	; 0x40
    136e:	2b00      	cmp	r3, #0
    1370:	d0ef      	beq.n	1352 <xQueueGenericSend+0x1a>
    1372:	b672      	cpsid	i
    1374:	e7fe      	b.n	1374 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    1376:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    1378:	2b01      	cmp	r3, #1
    137a:	d0ec      	beq.n	1356 <xQueueGenericSend+0x1e>
    137c:	b672      	cpsid	i
    137e:	e7fe      	b.n	137e <xQueueGenericSend+0x46>
    1380:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
    1382:	4b44      	ldr	r3, [pc, #272]	; (1494 <xQueueGenericSend+0x15c>)
    1384:	4698      	mov	r8, r3
    1386:	e04c      	b.n	1422 <xQueueGenericSend+0xea>
    1388:	2600      	movs	r6, #0
    138a:	e7fa      	b.n	1382 <xQueueGenericSend+0x4a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    138c:	002a      	movs	r2, r5
    138e:	0039      	movs	r1, r7
    1390:	0020      	movs	r0, r4
    1392:	4b41      	ldr	r3, [pc, #260]	; (1498 <xQueueGenericSend+0x160>)
    1394:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
    1396:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    1398:	2b00      	cmp	r3, #0
    139a:	d00f      	beq.n	13bc <xQueueGenericSend+0x84>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    139c:	0029      	movs	r1, r5
    139e:	0020      	movs	r0, r4
    13a0:	4b3e      	ldr	r3, [pc, #248]	; (149c <xQueueGenericSend+0x164>)
    13a2:	4798      	blx	r3
    13a4:	2800      	cmp	r0, #0
    13a6:	d001      	beq.n	13ac <xQueueGenericSend+0x74>
							queueYIELD_IF_USING_PREEMPTION();
    13a8:	4b3d      	ldr	r3, [pc, #244]	; (14a0 <xQueueGenericSend+0x168>)
    13aa:	4798      	blx	r3
				taskEXIT_CRITICAL();
    13ac:	4b3d      	ldr	r3, [pc, #244]	; (14a4 <xQueueGenericSend+0x16c>)
    13ae:	4798      	blx	r3
				return pdPASS;
    13b0:	2001      	movs	r0, #1
}
    13b2:	b005      	add	sp, #20
    13b4:	bc0c      	pop	{r2, r3}
    13b6:	4690      	mov	r8, r2
    13b8:	4699      	mov	r9, r3
    13ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    13bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    13be:	2b00      	cmp	r3, #0
    13c0:	d008      	beq.n	13d4 <xQueueGenericSend+0x9c>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    13c2:	0020      	movs	r0, r4
    13c4:	3024      	adds	r0, #36	; 0x24
    13c6:	4b38      	ldr	r3, [pc, #224]	; (14a8 <xQueueGenericSend+0x170>)
    13c8:	4798      	blx	r3
    13ca:	2800      	cmp	r0, #0
    13cc:	d0ee      	beq.n	13ac <xQueueGenericSend+0x74>
								queueYIELD_IF_USING_PREEMPTION();
    13ce:	4b34      	ldr	r3, [pc, #208]	; (14a0 <xQueueGenericSend+0x168>)
    13d0:	4798      	blx	r3
    13d2:	e7eb      	b.n	13ac <xQueueGenericSend+0x74>
						else if( xYieldRequired != pdFALSE )
    13d4:	2800      	cmp	r0, #0
    13d6:	d0e9      	beq.n	13ac <xQueueGenericSend+0x74>
							queueYIELD_IF_USING_PREEMPTION();
    13d8:	4b31      	ldr	r3, [pc, #196]	; (14a0 <xQueueGenericSend+0x168>)
    13da:	4798      	blx	r3
    13dc:	e7e6      	b.n	13ac <xQueueGenericSend+0x74>
					taskEXIT_CRITICAL();
    13de:	4b31      	ldr	r3, [pc, #196]	; (14a4 <xQueueGenericSend+0x16c>)
    13e0:	4798      	blx	r3
					return errQUEUE_FULL;
    13e2:	2000      	movs	r0, #0
    13e4:	e7e5      	b.n	13b2 <xQueueGenericSend+0x7a>
		prvLockQueue( pxQueue );
    13e6:	4b2f      	ldr	r3, [pc, #188]	; (14a4 <xQueueGenericSend+0x16c>)
    13e8:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    13ea:	a901      	add	r1, sp, #4
    13ec:	a802      	add	r0, sp, #8
    13ee:	4b2f      	ldr	r3, [pc, #188]	; (14ac <xQueueGenericSend+0x174>)
    13f0:	4798      	blx	r3
    13f2:	2800      	cmp	r0, #0
    13f4:	d144      	bne.n	1480 <xQueueGenericSend+0x148>
	taskENTER_CRITICAL();
    13f6:	4b27      	ldr	r3, [pc, #156]	; (1494 <xQueueGenericSend+0x15c>)
    13f8:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    13fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    13fc:	4699      	mov	r9, r3
    13fe:	6be6      	ldr	r6, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
    1400:	4b28      	ldr	r3, [pc, #160]	; (14a4 <xQueueGenericSend+0x16c>)
    1402:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    1404:	45b1      	cmp	r9, r6
    1406:	d135      	bne.n	1474 <xQueueGenericSend+0x13c>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    1408:	0020      	movs	r0, r4
    140a:	3010      	adds	r0, #16
    140c:	9901      	ldr	r1, [sp, #4]
    140e:	4b28      	ldr	r3, [pc, #160]	; (14b0 <xQueueGenericSend+0x178>)
    1410:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    1412:	0020      	movs	r0, r4
    1414:	4b27      	ldr	r3, [pc, #156]	; (14b4 <xQueueGenericSend+0x17c>)
    1416:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    1418:	4b27      	ldr	r3, [pc, #156]	; (14b8 <xQueueGenericSend+0x180>)
    141a:	4798      	blx	r3
    141c:	2800      	cmp	r0, #0
    141e:	d026      	beq.n	146e <xQueueGenericSend+0x136>
    1420:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
    1422:	47c0      	blx	r8
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1424:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1426:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    1428:	4293      	cmp	r3, r2
    142a:	d3af      	bcc.n	138c <xQueueGenericSend+0x54>
    142c:	2d02      	cmp	r5, #2
    142e:	d0ad      	beq.n	138c <xQueueGenericSend+0x54>
				if( xTicksToWait == ( TickType_t ) 0 )
    1430:	9b01      	ldr	r3, [sp, #4]
    1432:	2b00      	cmp	r3, #0
    1434:	d0d3      	beq.n	13de <xQueueGenericSend+0xa6>
				else if( xEntryTimeSet == pdFALSE )
    1436:	2e00      	cmp	r6, #0
    1438:	d102      	bne.n	1440 <xQueueGenericSend+0x108>
					vTaskInternalSetTimeOutState( &xTimeOut );
    143a:	a802      	add	r0, sp, #8
    143c:	4b1f      	ldr	r3, [pc, #124]	; (14bc <xQueueGenericSend+0x184>)
    143e:	4798      	blx	r3
		taskEXIT_CRITICAL();
    1440:	4b18      	ldr	r3, [pc, #96]	; (14a4 <xQueueGenericSend+0x16c>)
    1442:	4798      	blx	r3
		vTaskSuspendAll();
    1444:	4b1e      	ldr	r3, [pc, #120]	; (14c0 <xQueueGenericSend+0x188>)
    1446:	4798      	blx	r3
		prvLockQueue( pxQueue );
    1448:	4b12      	ldr	r3, [pc, #72]	; (1494 <xQueueGenericSend+0x15c>)
    144a:	4798      	blx	r3
    144c:	2344      	movs	r3, #68	; 0x44
    144e:	5ce3      	ldrb	r3, [r4, r3]
    1450:	b25b      	sxtb	r3, r3
    1452:	3301      	adds	r3, #1
    1454:	d102      	bne.n	145c <xQueueGenericSend+0x124>
    1456:	2200      	movs	r2, #0
    1458:	2344      	movs	r3, #68	; 0x44
    145a:	54e2      	strb	r2, [r4, r3]
    145c:	2345      	movs	r3, #69	; 0x45
    145e:	5ce3      	ldrb	r3, [r4, r3]
    1460:	b25b      	sxtb	r3, r3
    1462:	3301      	adds	r3, #1
    1464:	d1bf      	bne.n	13e6 <xQueueGenericSend+0xae>
    1466:	2200      	movs	r2, #0
    1468:	2345      	movs	r3, #69	; 0x45
    146a:	54e2      	strb	r2, [r4, r3]
    146c:	e7bb      	b.n	13e6 <xQueueGenericSend+0xae>
					portYIELD_WITHIN_API();
    146e:	4b0c      	ldr	r3, [pc, #48]	; (14a0 <xQueueGenericSend+0x168>)
    1470:	4798      	blx	r3
    1472:	e7d5      	b.n	1420 <xQueueGenericSend+0xe8>
				prvUnlockQueue( pxQueue );
    1474:	0020      	movs	r0, r4
    1476:	4b0f      	ldr	r3, [pc, #60]	; (14b4 <xQueueGenericSend+0x17c>)
    1478:	4798      	blx	r3
				( void ) xTaskResumeAll();
    147a:	4b0f      	ldr	r3, [pc, #60]	; (14b8 <xQueueGenericSend+0x180>)
    147c:	4798      	blx	r3
    147e:	e7cf      	b.n	1420 <xQueueGenericSend+0xe8>
			prvUnlockQueue( pxQueue );
    1480:	0020      	movs	r0, r4
    1482:	4b0c      	ldr	r3, [pc, #48]	; (14b4 <xQueueGenericSend+0x17c>)
    1484:	4798      	blx	r3
			( void ) xTaskResumeAll();
    1486:	4b0c      	ldr	r3, [pc, #48]	; (14b8 <xQueueGenericSend+0x180>)
    1488:	4798      	blx	r3
			return errQUEUE_FULL;
    148a:	2000      	movs	r0, #0
    148c:	e791      	b.n	13b2 <xQueueGenericSend+0x7a>
    148e:	46c0      	nop			; (mov r8, r8)
    1490:	00001ffd 	.word	0x00001ffd
    1494:	00000b41 	.word	0x00000b41
    1498:	000010b5 	.word	0x000010b5
    149c:	00001131 	.word	0x00001131
    14a0:	00000b29 	.word	0x00000b29
    14a4:	00000b59 	.word	0x00000b59
    14a8:	00001ee1 	.word	0x00001ee1
    14ac:	00001f81 	.word	0x00001f81
    14b0:	00001e7d 	.word	0x00001e7d
    14b4:	000011c1 	.word	0x000011c1
    14b8:	00001c69 	.word	0x00001c69
    14bc:	00001f69 	.word	0x00001f69
    14c0:	00001b15 	.word	0x00001b15

000014c4 <xQueueGenericSendFromISR>:
{
    14c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    14c6:	b083      	sub	sp, #12
    14c8:	0004      	movs	r4, r0
    14ca:	9101      	str	r1, [sp, #4]
    14cc:	0016      	movs	r6, r2
    14ce:	001d      	movs	r5, r3
	configASSERT( pxQueue );
    14d0:	2800      	cmp	r0, #0
    14d2:	d012      	beq.n	14fa <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    14d4:	9b01      	ldr	r3, [sp, #4]
    14d6:	2b00      	cmp	r3, #0
    14d8:	d011      	beq.n	14fe <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    14da:	2d02      	cmp	r5, #2
    14dc:	d014      	beq.n	1508 <xQueueGenericSendFromISR+0x44>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    14de:	4b28      	ldr	r3, [pc, #160]	; (1580 <xQueueGenericSendFromISR+0xbc>)
    14e0:	4798      	blx	r3
    14e2:	9000      	str	r0, [sp, #0]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    14e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    14e6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    14e8:	429a      	cmp	r2, r3
    14ea:	d82f      	bhi.n	154c <xQueueGenericSendFromISR+0x88>
			xReturn = errQUEUE_FULL;
    14ec:	2500      	movs	r5, #0
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    14ee:	9800      	ldr	r0, [sp, #0]
    14f0:	4b24      	ldr	r3, [pc, #144]	; (1584 <xQueueGenericSendFromISR+0xc0>)
    14f2:	4798      	blx	r3
}
    14f4:	0028      	movs	r0, r5
    14f6:	b003      	add	sp, #12
    14f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	configASSERT( pxQueue );
    14fa:	b672      	cpsid	i
    14fc:	e7fe      	b.n	14fc <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    14fe:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1500:	2b00      	cmp	r3, #0
    1502:	d0ea      	beq.n	14da <xQueueGenericSendFromISR+0x16>
    1504:	b672      	cpsid	i
    1506:	e7fe      	b.n	1506 <xQueueGenericSendFromISR+0x42>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    1508:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    150a:	2b01      	cmp	r3, #1
    150c:	d01a      	beq.n	1544 <xQueueGenericSendFromISR+0x80>
    150e:	b672      	cpsid	i
    1510:	e7fe      	b.n	1510 <xQueueGenericSendFromISR+0x4c>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1512:	6a63      	ldr	r3, [r4, #36]	; 0x24
			xReturn = pdPASS;
    1514:	2501      	movs	r5, #1
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1516:	2b00      	cmp	r3, #0
    1518:	d0e9      	beq.n	14ee <xQueueGenericSendFromISR+0x2a>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    151a:	0020      	movs	r0, r4
    151c:	3024      	adds	r0, #36	; 0x24
    151e:	4b1a      	ldr	r3, [pc, #104]	; (1588 <xQueueGenericSendFromISR+0xc4>)
    1520:	4798      	blx	r3
    1522:	2800      	cmp	r0, #0
    1524:	d0e3      	beq.n	14ee <xQueueGenericSendFromISR+0x2a>
								if( pxHigherPriorityTaskWoken != NULL )
    1526:	2e00      	cmp	r6, #0
    1528:	d00a      	beq.n	1540 <xQueueGenericSendFromISR+0x7c>
									*pxHigherPriorityTaskWoken = pdTRUE;
    152a:	2301      	movs	r3, #1
    152c:	6033      	str	r3, [r6, #0]
    152e:	e7de      	b.n	14ee <xQueueGenericSendFromISR+0x2a>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    1530:	1c7b      	adds	r3, r7, #1
    1532:	b25b      	sxtb	r3, r3
    1534:	2245      	movs	r2, #69	; 0x45
    1536:	54a3      	strb	r3, [r4, r2]
			xReturn = pdPASS;
    1538:	2501      	movs	r5, #1
    153a:	e7d8      	b.n	14ee <xQueueGenericSendFromISR+0x2a>
    153c:	2501      	movs	r5, #1
    153e:	e7d6      	b.n	14ee <xQueueGenericSendFromISR+0x2a>
    1540:	2501      	movs	r5, #1
    1542:	e7d4      	b.n	14ee <xQueueGenericSendFromISR+0x2a>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    1544:	4b0e      	ldr	r3, [pc, #56]	; (1580 <xQueueGenericSendFromISR+0xbc>)
    1546:	4798      	blx	r3
    1548:	9000      	str	r0, [sp, #0]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    154a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
    154c:	2345      	movs	r3, #69	; 0x45
    154e:	5ce7      	ldrb	r7, [r4, r3]
    1550:	b27f      	sxtb	r7, r7
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1552:	002a      	movs	r2, r5
    1554:	9901      	ldr	r1, [sp, #4]
    1556:	0020      	movs	r0, r4
    1558:	4b0c      	ldr	r3, [pc, #48]	; (158c <xQueueGenericSendFromISR+0xc8>)
    155a:	4798      	blx	r3
			if( cTxLock == queueUNLOCKED )
    155c:	1c7b      	adds	r3, r7, #1
    155e:	d1e7      	bne.n	1530 <xQueueGenericSendFromISR+0x6c>
					if( pxQueue->pxQueueSetContainer != NULL )
    1560:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    1562:	2b00      	cmp	r3, #0
    1564:	d0d5      	beq.n	1512 <xQueueGenericSendFromISR+0x4e>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    1566:	0029      	movs	r1, r5
    1568:	0020      	movs	r0, r4
    156a:	4b09      	ldr	r3, [pc, #36]	; (1590 <xQueueGenericSendFromISR+0xcc>)
    156c:	4798      	blx	r3
			xReturn = pdPASS;
    156e:	2501      	movs	r5, #1
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    1570:	2800      	cmp	r0, #0
    1572:	d0bc      	beq.n	14ee <xQueueGenericSendFromISR+0x2a>
							if( pxHigherPriorityTaskWoken != NULL )
    1574:	2e00      	cmp	r6, #0
    1576:	d0e1      	beq.n	153c <xQueueGenericSendFromISR+0x78>
								*pxHigherPriorityTaskWoken = pdTRUE;
    1578:	2301      	movs	r3, #1
    157a:	6033      	str	r3, [r6, #0]
    157c:	e7b7      	b.n	14ee <xQueueGenericSendFromISR+0x2a>
    157e:	46c0      	nop			; (mov r8, r8)
    1580:	00000b79 	.word	0x00000b79
    1584:	00000b81 	.word	0x00000b81
    1588:	00001ee1 	.word	0x00001ee1
    158c:	000010b5 	.word	0x000010b5
    1590:	00001131 	.word	0x00001131

00001594 <xQueueReceive>:
{
    1594:	b5f0      	push	{r4, r5, r6, r7, lr}
    1596:	46c6      	mov	lr, r8
    1598:	b500      	push	{lr}
    159a:	b084      	sub	sp, #16
    159c:	0004      	movs	r4, r0
    159e:	000f      	movs	r7, r1
    15a0:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
    15a2:	2800      	cmp	r0, #0
    15a4:	d00a      	beq.n	15bc <xQueueReceive+0x28>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    15a6:	2900      	cmp	r1, #0
    15a8:	d00a      	beq.n	15c0 <xQueueReceive+0x2c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    15aa:	4b42      	ldr	r3, [pc, #264]	; (16b4 <xQueueReceive+0x120>)
    15ac:	4798      	blx	r3
    15ae:	2800      	cmp	r0, #0
    15b0:	d10b      	bne.n	15ca <xQueueReceive+0x36>
    15b2:	9b01      	ldr	r3, [sp, #4]
    15b4:	2b00      	cmp	r3, #0
    15b6:	d00c      	beq.n	15d2 <xQueueReceive+0x3e>
    15b8:	b672      	cpsid	i
    15ba:	e7fe      	b.n	15ba <xQueueReceive+0x26>
	configASSERT( ( pxQueue ) );
    15bc:	b672      	cpsid	i
    15be:	e7fe      	b.n	15be <xQueueReceive+0x2a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    15c0:	6c03      	ldr	r3, [r0, #64]	; 0x40
    15c2:	2b00      	cmp	r3, #0
    15c4:	d0f1      	beq.n	15aa <xQueueReceive+0x16>
    15c6:	b672      	cpsid	i
    15c8:	e7fe      	b.n	15c8 <xQueueReceive+0x34>
    15ca:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
    15cc:	4b3a      	ldr	r3, [pc, #232]	; (16b8 <xQueueReceive+0x124>)
    15ce:	4698      	mov	r8, r3
    15d0:	e02f      	b.n	1632 <xQueueReceive+0x9e>
    15d2:	2600      	movs	r6, #0
    15d4:	e7fa      	b.n	15cc <xQueueReceive+0x38>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    15d6:	0039      	movs	r1, r7
    15d8:	0020      	movs	r0, r4
    15da:	4b38      	ldr	r3, [pc, #224]	; (16bc <xQueueReceive+0x128>)
    15dc:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    15de:	3d01      	subs	r5, #1
    15e0:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    15e2:	6923      	ldr	r3, [r4, #16]
    15e4:	2b00      	cmp	r3, #0
    15e6:	d007      	beq.n	15f8 <xQueueReceive+0x64>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    15e8:	0020      	movs	r0, r4
    15ea:	3010      	adds	r0, #16
    15ec:	4b34      	ldr	r3, [pc, #208]	; (16c0 <xQueueReceive+0x12c>)
    15ee:	4798      	blx	r3
    15f0:	2800      	cmp	r0, #0
    15f2:	d001      	beq.n	15f8 <xQueueReceive+0x64>
						queueYIELD_IF_USING_PREEMPTION();
    15f4:	4b33      	ldr	r3, [pc, #204]	; (16c4 <xQueueReceive+0x130>)
    15f6:	4798      	blx	r3
				taskEXIT_CRITICAL();
    15f8:	4b33      	ldr	r3, [pc, #204]	; (16c8 <xQueueReceive+0x134>)
    15fa:	4798      	blx	r3
				return pdPASS;
    15fc:	2001      	movs	r0, #1
}
    15fe:	b004      	add	sp, #16
    1600:	bc04      	pop	{r2}
    1602:	4690      	mov	r8, r2
    1604:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
    1606:	4b30      	ldr	r3, [pc, #192]	; (16c8 <xQueueReceive+0x134>)
    1608:	4798      	blx	r3
					return errQUEUE_EMPTY;
    160a:	2000      	movs	r0, #0
    160c:	e7f7      	b.n	15fe <xQueueReceive+0x6a>
					vTaskInternalSetTimeOutState( &xTimeOut );
    160e:	a802      	add	r0, sp, #8
    1610:	4b2e      	ldr	r3, [pc, #184]	; (16cc <xQueueReceive+0x138>)
    1612:	4798      	blx	r3
    1614:	e016      	b.n	1644 <xQueueReceive+0xb0>
		prvLockQueue( pxQueue );
    1616:	2200      	movs	r2, #0
    1618:	2344      	movs	r3, #68	; 0x44
    161a:	54e2      	strb	r2, [r4, r3]
    161c:	e01d      	b.n	165a <xQueueReceive+0xc6>
    161e:	2200      	movs	r2, #0
    1620:	2345      	movs	r3, #69	; 0x45
    1622:	54e2      	strb	r2, [r4, r3]
    1624:	e01e      	b.n	1664 <xQueueReceive+0xd0>
				prvUnlockQueue( pxQueue );
    1626:	0020      	movs	r0, r4
    1628:	4b29      	ldr	r3, [pc, #164]	; (16d0 <xQueueReceive+0x13c>)
    162a:	4798      	blx	r3
				( void ) xTaskResumeAll();
    162c:	4b29      	ldr	r3, [pc, #164]	; (16d4 <xQueueReceive+0x140>)
    162e:	4798      	blx	r3
    1630:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
    1632:	47c0      	blx	r8
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    1634:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    1636:	2d00      	cmp	r5, #0
    1638:	d1cd      	bne.n	15d6 <xQueueReceive+0x42>
				if( xTicksToWait == ( TickType_t ) 0 )
    163a:	9b01      	ldr	r3, [sp, #4]
    163c:	2b00      	cmp	r3, #0
    163e:	d0e2      	beq.n	1606 <xQueueReceive+0x72>
				else if( xEntryTimeSet == pdFALSE )
    1640:	2e00      	cmp	r6, #0
    1642:	d0e4      	beq.n	160e <xQueueReceive+0x7a>
		taskEXIT_CRITICAL();
    1644:	4b20      	ldr	r3, [pc, #128]	; (16c8 <xQueueReceive+0x134>)
    1646:	4798      	blx	r3
		vTaskSuspendAll();
    1648:	4b23      	ldr	r3, [pc, #140]	; (16d8 <xQueueReceive+0x144>)
    164a:	4798      	blx	r3
		prvLockQueue( pxQueue );
    164c:	4b1a      	ldr	r3, [pc, #104]	; (16b8 <xQueueReceive+0x124>)
    164e:	4798      	blx	r3
    1650:	2344      	movs	r3, #68	; 0x44
    1652:	5ce3      	ldrb	r3, [r4, r3]
    1654:	b25b      	sxtb	r3, r3
    1656:	3301      	adds	r3, #1
    1658:	d0dd      	beq.n	1616 <xQueueReceive+0x82>
    165a:	2345      	movs	r3, #69	; 0x45
    165c:	5ce3      	ldrb	r3, [r4, r3]
    165e:	b25b      	sxtb	r3, r3
    1660:	3301      	adds	r3, #1
    1662:	d0dc      	beq.n	161e <xQueueReceive+0x8a>
    1664:	4b18      	ldr	r3, [pc, #96]	; (16c8 <xQueueReceive+0x134>)
    1666:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1668:	a901      	add	r1, sp, #4
    166a:	a802      	add	r0, sp, #8
    166c:	4b1b      	ldr	r3, [pc, #108]	; (16dc <xQueueReceive+0x148>)
    166e:	4798      	blx	r3
    1670:	2800      	cmp	r0, #0
    1672:	d113      	bne.n	169c <xQueueReceive+0x108>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    1674:	0020      	movs	r0, r4
    1676:	4b1a      	ldr	r3, [pc, #104]	; (16e0 <xQueueReceive+0x14c>)
    1678:	4798      	blx	r3
    167a:	2800      	cmp	r0, #0
    167c:	d0d3      	beq.n	1626 <xQueueReceive+0x92>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    167e:	0020      	movs	r0, r4
    1680:	3024      	adds	r0, #36	; 0x24
    1682:	9901      	ldr	r1, [sp, #4]
    1684:	4b17      	ldr	r3, [pc, #92]	; (16e4 <xQueueReceive+0x150>)
    1686:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    1688:	0020      	movs	r0, r4
    168a:	4b11      	ldr	r3, [pc, #68]	; (16d0 <xQueueReceive+0x13c>)
    168c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    168e:	4b11      	ldr	r3, [pc, #68]	; (16d4 <xQueueReceive+0x140>)
    1690:	4798      	blx	r3
    1692:	2800      	cmp	r0, #0
    1694:	d1cc      	bne.n	1630 <xQueueReceive+0x9c>
					portYIELD_WITHIN_API();
    1696:	4b0b      	ldr	r3, [pc, #44]	; (16c4 <xQueueReceive+0x130>)
    1698:	4798      	blx	r3
    169a:	e7c9      	b.n	1630 <xQueueReceive+0x9c>
			prvUnlockQueue( pxQueue );
    169c:	0020      	movs	r0, r4
    169e:	4b0c      	ldr	r3, [pc, #48]	; (16d0 <xQueueReceive+0x13c>)
    16a0:	4798      	blx	r3
			( void ) xTaskResumeAll();
    16a2:	4b0c      	ldr	r3, [pc, #48]	; (16d4 <xQueueReceive+0x140>)
    16a4:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    16a6:	0020      	movs	r0, r4
    16a8:	4b0d      	ldr	r3, [pc, #52]	; (16e0 <xQueueReceive+0x14c>)
    16aa:	4798      	blx	r3
    16ac:	2800      	cmp	r0, #0
    16ae:	d0bf      	beq.n	1630 <xQueueReceive+0x9c>
				return errQUEUE_EMPTY;
    16b0:	2000      	movs	r0, #0
    16b2:	e7a4      	b.n	15fe <xQueueReceive+0x6a>
    16b4:	00001ffd 	.word	0x00001ffd
    16b8:	00000b41 	.word	0x00000b41
    16bc:	00001199 	.word	0x00001199
    16c0:	00001ee1 	.word	0x00001ee1
    16c4:	00000b29 	.word	0x00000b29
    16c8:	00000b59 	.word	0x00000b59
    16cc:	00001f69 	.word	0x00001f69
    16d0:	000011c1 	.word	0x000011c1
    16d4:	00001c69 	.word	0x00001c69
    16d8:	00001b15 	.word	0x00001b15
    16dc:	00001f81 	.word	0x00001f81
    16e0:	00001099 	.word	0x00001099
    16e4:	00001e7d 	.word	0x00001e7d

000016e8 <vQueueAddToRegistry>:
	{
    16e8:	b510      	push	{r4, lr}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
    16ea:	4b0a      	ldr	r3, [pc, #40]	; (1714 <vQueueAddToRegistry+0x2c>)
    16ec:	681b      	ldr	r3, [r3, #0]
    16ee:	2b00      	cmp	r3, #0
    16f0:	d009      	beq.n	1706 <vQueueAddToRegistry+0x1e>
    16f2:	2301      	movs	r3, #1
    16f4:	4c07      	ldr	r4, [pc, #28]	; (1714 <vQueueAddToRegistry+0x2c>)
    16f6:	00da      	lsls	r2, r3, #3
    16f8:	58a2      	ldr	r2, [r4, r2]
    16fa:	2a00      	cmp	r2, #0
    16fc:	d004      	beq.n	1708 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    16fe:	3301      	adds	r3, #1
    1700:	2b08      	cmp	r3, #8
    1702:	d1f8      	bne.n	16f6 <vQueueAddToRegistry+0xe>
	}
    1704:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    1706:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
    1708:	4a02      	ldr	r2, [pc, #8]	; (1714 <vQueueAddToRegistry+0x2c>)
    170a:	00db      	lsls	r3, r3, #3
    170c:	5099      	str	r1, [r3, r2]
				xQueueRegistry[ ux ].xHandle = xQueue;
    170e:	18d3      	adds	r3, r2, r3
    1710:	6058      	str	r0, [r3, #4]
				break;
    1712:	e7f7      	b.n	1704 <vQueueAddToRegistry+0x1c>
    1714:	20005034 	.word	0x20005034

00001718 <vQueueWaitForMessageRestricted>:
	{
    1718:	b570      	push	{r4, r5, r6, lr}
    171a:	0004      	movs	r4, r0
    171c:	000d      	movs	r5, r1
    171e:	0016      	movs	r6, r2
		prvLockQueue( pxQueue );
    1720:	4b11      	ldr	r3, [pc, #68]	; (1768 <vQueueWaitForMessageRestricted+0x50>)
    1722:	4798      	blx	r3
    1724:	2344      	movs	r3, #68	; 0x44
    1726:	5ce3      	ldrb	r3, [r4, r3]
    1728:	b25b      	sxtb	r3, r3
    172a:	3301      	adds	r3, #1
    172c:	d00d      	beq.n	174a <vQueueWaitForMessageRestricted+0x32>
    172e:	2345      	movs	r3, #69	; 0x45
    1730:	5ce3      	ldrb	r3, [r4, r3]
    1732:	b25b      	sxtb	r3, r3
    1734:	3301      	adds	r3, #1
    1736:	d00c      	beq.n	1752 <vQueueWaitForMessageRestricted+0x3a>
    1738:	4b0c      	ldr	r3, [pc, #48]	; (176c <vQueueWaitForMessageRestricted+0x54>)
    173a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    173c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    173e:	2b00      	cmp	r3, #0
    1740:	d00b      	beq.n	175a <vQueueWaitForMessageRestricted+0x42>
		prvUnlockQueue( pxQueue );
    1742:	0020      	movs	r0, r4
    1744:	4b0a      	ldr	r3, [pc, #40]	; (1770 <vQueueWaitForMessageRestricted+0x58>)
    1746:	4798      	blx	r3
	}
    1748:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
    174a:	2200      	movs	r2, #0
    174c:	2344      	movs	r3, #68	; 0x44
    174e:	54e2      	strb	r2, [r4, r3]
    1750:	e7ed      	b.n	172e <vQueueWaitForMessageRestricted+0x16>
    1752:	2200      	movs	r2, #0
    1754:	2345      	movs	r3, #69	; 0x45
    1756:	54e2      	strb	r2, [r4, r3]
    1758:	e7ee      	b.n	1738 <vQueueWaitForMessageRestricted+0x20>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
    175a:	0020      	movs	r0, r4
    175c:	3024      	adds	r0, #36	; 0x24
    175e:	0032      	movs	r2, r6
    1760:	0029      	movs	r1, r5
    1762:	4b04      	ldr	r3, [pc, #16]	; (1774 <vQueueWaitForMessageRestricted+0x5c>)
    1764:	4798      	blx	r3
    1766:	e7ec      	b.n	1742 <vQueueWaitForMessageRestricted+0x2a>
    1768:	00000b41 	.word	0x00000b41
    176c:	00000b59 	.word	0x00000b59
    1770:	000011c1 	.word	0x000011c1
    1774:	00001ea9 	.word	0x00001ea9

00001778 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    1778:	4b08      	ldr	r3, [pc, #32]	; (179c <prvResetNextTaskUnblockTime+0x24>)
    177a:	681b      	ldr	r3, [r3, #0]
    177c:	681b      	ldr	r3, [r3, #0]
    177e:	2b00      	cmp	r3, #0
    1780:	d007      	beq.n	1792 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    1782:	4b06      	ldr	r3, [pc, #24]	; (179c <prvResetNextTaskUnblockTime+0x24>)
    1784:	681b      	ldr	r3, [r3, #0]
    1786:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    1788:	68db      	ldr	r3, [r3, #12]
    178a:	685a      	ldr	r2, [r3, #4]
    178c:	4b04      	ldr	r3, [pc, #16]	; (17a0 <prvResetNextTaskUnblockTime+0x28>)
    178e:	601a      	str	r2, [r3, #0]
	}
}
    1790:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    1792:	2201      	movs	r2, #1
    1794:	4252      	negs	r2, r2
    1796:	4b02      	ldr	r3, [pc, #8]	; (17a0 <prvResetNextTaskUnblockTime+0x28>)
    1798:	601a      	str	r2, [r3, #0]
    179a:	e7f9      	b.n	1790 <prvResetNextTaskUnblockTime+0x18>
    179c:	20004eb4 	.word	0x20004eb4
    17a0:	20004f64 	.word	0x20004f64

000017a4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    17a4:	b570      	push	{r4, r5, r6, lr}
    17a6:	0004      	movs	r4, r0
    17a8:	000d      	movs	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    17aa:	4b17      	ldr	r3, [pc, #92]	; (1808 <prvAddCurrentTaskToDelayedList+0x64>)
    17ac:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    17ae:	4b17      	ldr	r3, [pc, #92]	; (180c <prvAddCurrentTaskToDelayedList+0x68>)
    17b0:	6818      	ldr	r0, [r3, #0]
    17b2:	3004      	adds	r0, #4
    17b4:	4b16      	ldr	r3, [pc, #88]	; (1810 <prvAddCurrentTaskToDelayedList+0x6c>)
    17b6:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    17b8:	1c63      	adds	r3, r4, #1
    17ba:	d013      	beq.n	17e4 <prvAddCurrentTaskToDelayedList+0x40>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
    17bc:	1934      	adds	r4, r6, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    17be:	4b13      	ldr	r3, [pc, #76]	; (180c <prvAddCurrentTaskToDelayedList+0x68>)
    17c0:	681b      	ldr	r3, [r3, #0]
    17c2:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
    17c4:	42a6      	cmp	r6, r4
    17c6:	d816      	bhi.n	17f6 <prvAddCurrentTaskToDelayedList+0x52>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    17c8:	4b12      	ldr	r3, [pc, #72]	; (1814 <prvAddCurrentTaskToDelayedList+0x70>)
    17ca:	6818      	ldr	r0, [r3, #0]
    17cc:	4b0f      	ldr	r3, [pc, #60]	; (180c <prvAddCurrentTaskToDelayedList+0x68>)
    17ce:	6819      	ldr	r1, [r3, #0]
    17d0:	3104      	adds	r1, #4
    17d2:	4b11      	ldr	r3, [pc, #68]	; (1818 <prvAddCurrentTaskToDelayedList+0x74>)
    17d4:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
    17d6:	4b11      	ldr	r3, [pc, #68]	; (181c <prvAddCurrentTaskToDelayedList+0x78>)
    17d8:	681b      	ldr	r3, [r3, #0]
    17da:	429c      	cmp	r4, r3
    17dc:	d212      	bcs.n	1804 <prvAddCurrentTaskToDelayedList+0x60>
				{
					xNextTaskUnblockTime = xTimeToWake;
    17de:	4b0f      	ldr	r3, [pc, #60]	; (181c <prvAddCurrentTaskToDelayedList+0x78>)
    17e0:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    17e2:	e00f      	b.n	1804 <prvAddCurrentTaskToDelayedList+0x60>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    17e4:	2d00      	cmp	r5, #0
    17e6:	d0e9      	beq.n	17bc <prvAddCurrentTaskToDelayedList+0x18>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    17e8:	4b08      	ldr	r3, [pc, #32]	; (180c <prvAddCurrentTaskToDelayedList+0x68>)
    17ea:	6819      	ldr	r1, [r3, #0]
    17ec:	3104      	adds	r1, #4
    17ee:	480c      	ldr	r0, [pc, #48]	; (1820 <prvAddCurrentTaskToDelayedList+0x7c>)
    17f0:	4b0c      	ldr	r3, [pc, #48]	; (1824 <prvAddCurrentTaskToDelayedList+0x80>)
    17f2:	4798      	blx	r3
    17f4:	e006      	b.n	1804 <prvAddCurrentTaskToDelayedList+0x60>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    17f6:	4b0c      	ldr	r3, [pc, #48]	; (1828 <prvAddCurrentTaskToDelayedList+0x84>)
    17f8:	6818      	ldr	r0, [r3, #0]
    17fa:	4b04      	ldr	r3, [pc, #16]	; (180c <prvAddCurrentTaskToDelayedList+0x68>)
    17fc:	6819      	ldr	r1, [r3, #0]
    17fe:	3104      	adds	r1, #4
    1800:	4b05      	ldr	r3, [pc, #20]	; (1818 <prvAddCurrentTaskToDelayedList+0x74>)
    1802:	4798      	blx	r3
}
    1804:	bd70      	pop	{r4, r5, r6, pc}
    1806:	46c0      	nop			; (mov r8, r8)
    1808:	20004fac 	.word	0x20004fac
    180c:	20004eb0 	.word	0x20004eb0
    1810:	0000106f 	.word	0x0000106f
    1814:	20004eb4 	.word	0x20004eb4
    1818:	00001041 	.word	0x00001041
    181c:	20004f64 	.word	0x20004f64
    1820:	20004f84 	.word	0x20004f84
    1824:	00001029 	.word	0x00001029
    1828:	20004eb8 	.word	0x20004eb8

0000182c <prvIdleTask>:
{
    182c:	b5f0      	push	{r4, r5, r6, r7, lr}
    182e:	46d6      	mov	lr, sl
    1830:	464f      	mov	r7, r9
    1832:	4646      	mov	r6, r8
    1834:	b5c0      	push	{r6, r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    1836:	4b16      	ldr	r3, [pc, #88]	; (1890 <prvIdleTask+0x64>)
    1838:	4699      	mov	r9, r3
			taskENTER_CRITICAL();
    183a:	4b16      	ldr	r3, [pc, #88]	; (1894 <prvIdleTask+0x68>)
    183c:	4698      	mov	r8, r3
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    183e:	4f16      	ldr	r7, [pc, #88]	; (1898 <prvIdleTask+0x6c>)
    1840:	e001      	b.n	1846 <prvIdleTask+0x1a>
			vApplicationIdleHook();
    1842:	4b16      	ldr	r3, [pc, #88]	; (189c <prvIdleTask+0x70>)
    1844:	4798      	blx	r3
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    1846:	464b      	mov	r3, r9
    1848:	681b      	ldr	r3, [r3, #0]
    184a:	2b00      	cmp	r3, #0
    184c:	d018      	beq.n	1880 <prvIdleTask+0x54>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    184e:	4b14      	ldr	r3, [pc, #80]	; (18a0 <prvIdleTask+0x74>)
    1850:	469a      	mov	sl, r3
			taskENTER_CRITICAL();
    1852:	47c0      	blx	r8
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    1854:	68fb      	ldr	r3, [r7, #12]
    1856:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    1858:	1d28      	adds	r0, r5, #4
    185a:	47d0      	blx	sl
				--uxCurrentNumberOfTasks;
    185c:	4a11      	ldr	r2, [pc, #68]	; (18a4 <prvIdleTask+0x78>)
    185e:	6813      	ldr	r3, [r2, #0]
    1860:	3b01      	subs	r3, #1
    1862:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
    1864:	4c0a      	ldr	r4, [pc, #40]	; (1890 <prvIdleTask+0x64>)
    1866:	6823      	ldr	r3, [r4, #0]
    1868:	3b01      	subs	r3, #1
    186a:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
    186c:	4b0e      	ldr	r3, [pc, #56]	; (18a8 <prvIdleTask+0x7c>)
    186e:	4798      	blx	r3
			vPortFree( pxTCB->pxStack );
    1870:	6b28      	ldr	r0, [r5, #48]	; 0x30
    1872:	4e0e      	ldr	r6, [pc, #56]	; (18ac <prvIdleTask+0x80>)
    1874:	47b0      	blx	r6
			vPortFree( pxTCB );
    1876:	0028      	movs	r0, r5
    1878:	47b0      	blx	r6
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    187a:	6823      	ldr	r3, [r4, #0]
    187c:	2b00      	cmp	r3, #0
    187e:	d1e8      	bne.n	1852 <prvIdleTask+0x26>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    1880:	4b0b      	ldr	r3, [pc, #44]	; (18b0 <prvIdleTask+0x84>)
    1882:	681b      	ldr	r3, [r3, #0]
    1884:	2b01      	cmp	r3, #1
    1886:	d9dc      	bls.n	1842 <prvIdleTask+0x16>
				taskYIELD();
    1888:	4b0a      	ldr	r3, [pc, #40]	; (18b4 <prvIdleTask+0x88>)
    188a:	4798      	blx	r3
    188c:	e7d9      	b.n	1842 <prvIdleTask+0x16>
    188e:	46c0      	nop			; (mov r8, r8)
    1890:	20004f24 	.word	0x20004f24
    1894:	00000b41 	.word	0x00000b41
    1898:	20004f98 	.word	0x20004f98
    189c:	00003489 	.word	0x00003489
    18a0:	0000106f 	.word	0x0000106f
    18a4:	20004f20 	.word	0x20004f20
    18a8:	00000b59 	.word	0x00000b59
    18ac:	00000d09 	.word	0x00000d09
    18b0:	20004ebc 	.word	0x20004ebc
    18b4:	00000b29 	.word	0x00000b29

000018b8 <xTaskCreate>:
	{
    18b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    18ba:	46c6      	mov	lr, r8
    18bc:	b500      	push	{lr}
    18be:	b084      	sub	sp, #16
    18c0:	9001      	str	r0, [sp, #4]
    18c2:	000d      	movs	r5, r1
    18c4:	9302      	str	r3, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    18c6:	0097      	lsls	r7, r2, #2
    18c8:	0038      	movs	r0, r7
    18ca:	4b5f      	ldr	r3, [pc, #380]	; (1a48 <xTaskCreate+0x190>)
    18cc:	4798      	blx	r3
    18ce:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
    18d0:	d100      	bne.n	18d4 <xTaskCreate+0x1c>
    18d2:	e089      	b.n	19e8 <xTaskCreate+0x130>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    18d4:	2058      	movs	r0, #88	; 0x58
    18d6:	4b5c      	ldr	r3, [pc, #368]	; (1a48 <xTaskCreate+0x190>)
    18d8:	4798      	blx	r3
    18da:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
    18dc:	d100      	bne.n	18e0 <xTaskCreate+0x28>
    18de:	e080      	b.n	19e2 <xTaskCreate+0x12a>
					pxNewTCB->pxStack = pxStack;
    18e0:	6306      	str	r6, [r0, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
    18e2:	003a      	movs	r2, r7
    18e4:	21a5      	movs	r1, #165	; 0xa5
    18e6:	0030      	movs	r0, r6
    18e8:	4b58      	ldr	r3, [pc, #352]	; (1a4c <xTaskCreate+0x194>)
    18ea:	4798      	blx	r3
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    18ec:	1f3a      	subs	r2, r7, #4
    18ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
    18f0:	469c      	mov	ip, r3
    18f2:	4462      	add	r2, ip
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    18f4:	2307      	movs	r3, #7
    18f6:	439a      	bics	r2, r3
    18f8:	4690      	mov	r8, r2
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    18fa:	782a      	ldrb	r2, [r5, #0]
    18fc:	332d      	adds	r3, #45	; 0x2d
    18fe:	54e2      	strb	r2, [r4, r3]
		if( pcName[ x ] == 0x00 )
    1900:	782b      	ldrb	r3, [r5, #0]
    1902:	2b00      	cmp	r3, #0
    1904:	d00d      	beq.n	1922 <xTaskCreate+0x6a>
    1906:	3501      	adds	r5, #1
    1908:	0023      	movs	r3, r4
    190a:	3335      	adds	r3, #53	; 0x35
    190c:	0020      	movs	r0, r4
    190e:	303e      	adds	r0, #62	; 0x3e
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    1910:	782a      	ldrb	r2, [r5, #0]
    1912:	701a      	strb	r2, [r3, #0]
		if( pcName[ x ] == 0x00 )
    1914:	782a      	ldrb	r2, [r5, #0]
    1916:	2a00      	cmp	r2, #0
    1918:	d003      	beq.n	1922 <xTaskCreate+0x6a>
    191a:	3501      	adds	r5, #1
    191c:	3301      	adds	r3, #1
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    191e:	4283      	cmp	r3, r0
    1920:	d1f6      	bne.n	1910 <xTaskCreate+0x58>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    1922:	2200      	movs	r2, #0
    1924:	233d      	movs	r3, #61	; 0x3d
    1926:	54e2      	strb	r2, [r4, r3]
    1928:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    192a:	2f04      	cmp	r7, #4
    192c:	d900      	bls.n	1930 <xTaskCreate+0x78>
    192e:	2704      	movs	r7, #4
	pxNewTCB->uxPriority = uxPriority;
    1930:	62e7      	str	r7, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
    1932:	64a7      	str	r7, [r4, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
    1934:	2600      	movs	r6, #0
    1936:	64e6      	str	r6, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    1938:	1d23      	adds	r3, r4, #4
    193a:	9303      	str	r3, [sp, #12]
    193c:	0018      	movs	r0, r3
    193e:	4d44      	ldr	r5, [pc, #272]	; (1a50 <xTaskCreate+0x198>)
    1940:	47a8      	blx	r5
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    1942:	0020      	movs	r0, r4
    1944:	3018      	adds	r0, #24
    1946:	47a8      	blx	r5
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    1948:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    194a:	2305      	movs	r3, #5
    194c:	1bdb      	subs	r3, r3, r7
    194e:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    1950:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
    1952:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    1954:	2354      	movs	r3, #84	; 0x54
    1956:	54e6      	strb	r6, [r4, r3]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    1958:	9a02      	ldr	r2, [sp, #8]
    195a:	9901      	ldr	r1, [sp, #4]
    195c:	4640      	mov	r0, r8
    195e:	4b3d      	ldr	r3, [pc, #244]	; (1a54 <xTaskCreate+0x19c>)
    1960:	4798      	blx	r3
    1962:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
    1964:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1966:	2b00      	cmp	r3, #0
    1968:	d000      	beq.n	196c <xTaskCreate+0xb4>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    196a:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
    196c:	4b3a      	ldr	r3, [pc, #232]	; (1a58 <xTaskCreate+0x1a0>)
    196e:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
    1970:	4a3a      	ldr	r2, [pc, #232]	; (1a5c <xTaskCreate+0x1a4>)
    1972:	6813      	ldr	r3, [r2, #0]
    1974:	3301      	adds	r3, #1
    1976:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
    1978:	4b39      	ldr	r3, [pc, #228]	; (1a60 <xTaskCreate+0x1a8>)
    197a:	681b      	ldr	r3, [r3, #0]
    197c:	2b00      	cmp	r3, #0
    197e:	d036      	beq.n	19ee <xTaskCreate+0x136>
			if( xSchedulerRunning == pdFALSE )
    1980:	4b38      	ldr	r3, [pc, #224]	; (1a64 <xTaskCreate+0x1ac>)
    1982:	681b      	ldr	r3, [r3, #0]
    1984:	2b00      	cmp	r3, #0
    1986:	d107      	bne.n	1998 <xTaskCreate+0xe0>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    1988:	4b35      	ldr	r3, [pc, #212]	; (1a60 <xTaskCreate+0x1a8>)
    198a:	681b      	ldr	r3, [r3, #0]
    198c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    198e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1990:	4293      	cmp	r3, r2
    1992:	d801      	bhi.n	1998 <xTaskCreate+0xe0>
					pxCurrentTCB = pxNewTCB;
    1994:	4b32      	ldr	r3, [pc, #200]	; (1a60 <xTaskCreate+0x1a8>)
    1996:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
    1998:	4a33      	ldr	r2, [pc, #204]	; (1a68 <xTaskCreate+0x1b0>)
    199a:	6813      	ldr	r3, [r2, #0]
    199c:	3301      	adds	r3, #1
    199e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
    19a0:	6423      	str	r3, [r4, #64]	; 0x40
		prvAddTaskToReadyList( pxNewTCB );
    19a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    19a4:	4a31      	ldr	r2, [pc, #196]	; (1a6c <xTaskCreate+0x1b4>)
    19a6:	6812      	ldr	r2, [r2, #0]
    19a8:	4293      	cmp	r3, r2
    19aa:	d901      	bls.n	19b0 <xTaskCreate+0xf8>
    19ac:	4a2f      	ldr	r2, [pc, #188]	; (1a6c <xTaskCreate+0x1b4>)
    19ae:	6013      	str	r3, [r2, #0]
    19b0:	0098      	lsls	r0, r3, #2
    19b2:	18c0      	adds	r0, r0, r3
    19b4:	0080      	lsls	r0, r0, #2
    19b6:	4b2e      	ldr	r3, [pc, #184]	; (1a70 <xTaskCreate+0x1b8>)
    19b8:	1818      	adds	r0, r3, r0
    19ba:	9903      	ldr	r1, [sp, #12]
    19bc:	4b2d      	ldr	r3, [pc, #180]	; (1a74 <xTaskCreate+0x1bc>)
    19be:	4798      	blx	r3
	taskEXIT_CRITICAL();
    19c0:	4b2d      	ldr	r3, [pc, #180]	; (1a78 <xTaskCreate+0x1c0>)
    19c2:	4798      	blx	r3
	if( xSchedulerRunning != pdFALSE )
    19c4:	4b27      	ldr	r3, [pc, #156]	; (1a64 <xTaskCreate+0x1ac>)
    19c6:	681b      	ldr	r3, [r3, #0]
			xReturn = pdPASS;
    19c8:	2001      	movs	r0, #1
	if( xSchedulerRunning != pdFALSE )
    19ca:	2b00      	cmp	r3, #0
    19cc:	d005      	beq.n	19da <xTaskCreate+0x122>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    19ce:	4b24      	ldr	r3, [pc, #144]	; (1a60 <xTaskCreate+0x1a8>)
    19d0:	681b      	ldr	r3, [r3, #0]
    19d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    19d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    19d6:	429a      	cmp	r2, r3
    19d8:	d331      	bcc.n	1a3e <xTaskCreate+0x186>
	}
    19da:	b004      	add	sp, #16
    19dc:	bc04      	pop	{r2}
    19de:	4690      	mov	r8, r2
    19e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
    19e2:	0030      	movs	r0, r6
    19e4:	4b25      	ldr	r3, [pc, #148]	; (1a7c <xTaskCreate+0x1c4>)
    19e6:	4798      	blx	r3
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    19e8:	2001      	movs	r0, #1
    19ea:	4240      	negs	r0, r0
    19ec:	e7f5      	b.n	19da <xTaskCreate+0x122>
			pxCurrentTCB = pxNewTCB;
    19ee:	4b1c      	ldr	r3, [pc, #112]	; (1a60 <xTaskCreate+0x1a8>)
    19f0:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    19f2:	6813      	ldr	r3, [r2, #0]
    19f4:	2b01      	cmp	r3, #1
    19f6:	d1cf      	bne.n	1998 <xTaskCreate+0xe0>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    19f8:	4f1d      	ldr	r7, [pc, #116]	; (1a70 <xTaskCreate+0x1b8>)
    19fa:	0038      	movs	r0, r7
    19fc:	4e20      	ldr	r6, [pc, #128]	; (1a80 <xTaskCreate+0x1c8>)
    19fe:	47b0      	blx	r6
    1a00:	0038      	movs	r0, r7
    1a02:	3014      	adds	r0, #20
    1a04:	47b0      	blx	r6
    1a06:	0038      	movs	r0, r7
    1a08:	3028      	adds	r0, #40	; 0x28
    1a0a:	47b0      	blx	r6
    1a0c:	0038      	movs	r0, r7
    1a0e:	303c      	adds	r0, #60	; 0x3c
    1a10:	47b0      	blx	r6
    1a12:	0038      	movs	r0, r7
    1a14:	3050      	adds	r0, #80	; 0x50
    1a16:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
    1a18:	4b1a      	ldr	r3, [pc, #104]	; (1a84 <xTaskCreate+0x1cc>)
    1a1a:	4698      	mov	r8, r3
    1a1c:	0018      	movs	r0, r3
    1a1e:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
    1a20:	4f19      	ldr	r7, [pc, #100]	; (1a88 <xTaskCreate+0x1d0>)
    1a22:	0038      	movs	r0, r7
    1a24:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
    1a26:	4819      	ldr	r0, [pc, #100]	; (1a8c <xTaskCreate+0x1d4>)
    1a28:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
    1a2a:	4819      	ldr	r0, [pc, #100]	; (1a90 <xTaskCreate+0x1d8>)
    1a2c:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
    1a2e:	4819      	ldr	r0, [pc, #100]	; (1a94 <xTaskCreate+0x1dc>)
    1a30:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
    1a32:	4b19      	ldr	r3, [pc, #100]	; (1a98 <xTaskCreate+0x1e0>)
    1a34:	4642      	mov	r2, r8
    1a36:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    1a38:	4b18      	ldr	r3, [pc, #96]	; (1a9c <xTaskCreate+0x1e4>)
    1a3a:	601f      	str	r7, [r3, #0]
    1a3c:	e7ac      	b.n	1998 <xTaskCreate+0xe0>
			taskYIELD_IF_USING_PREEMPTION();
    1a3e:	4b18      	ldr	r3, [pc, #96]	; (1aa0 <xTaskCreate+0x1e8>)
    1a40:	4798      	blx	r3
			xReturn = pdPASS;
    1a42:	2001      	movs	r0, #1
    1a44:	e7c9      	b.n	19da <xTaskCreate+0x122>
    1a46:	46c0      	nop			; (mov r8, r8)
    1a48:	00000bdd 	.word	0x00000bdd
    1a4c:	00004ed7 	.word	0x00004ed7
    1a50:	00001023 	.word	0x00001023
    1a54:	00000aa5 	.word	0x00000aa5
    1a58:	00000b41 	.word	0x00000b41
    1a5c:	20004f20 	.word	0x20004f20
    1a60:	20004eb0 	.word	0x20004eb0
    1a64:	20004f80 	.word	0x20004f80
    1a68:	20004f30 	.word	0x20004f30
    1a6c:	20004f34 	.word	0x20004f34
    1a70:	20004ebc 	.word	0x20004ebc
    1a74:	00001029 	.word	0x00001029
    1a78:	00000b59 	.word	0x00000b59
    1a7c:	00000d09 	.word	0x00000d09
    1a80:	0000100d 	.word	0x0000100d
    1a84:	20004f38 	.word	0x20004f38
    1a88:	20004f4c 	.word	0x20004f4c
    1a8c:	20004f6c 	.word	0x20004f6c
    1a90:	20004f98 	.word	0x20004f98
    1a94:	20004f84 	.word	0x20004f84
    1a98:	20004eb4 	.word	0x20004eb4
    1a9c:	20004eb8 	.word	0x20004eb8
    1aa0:	00000b29 	.word	0x00000b29

00001aa4 <vTaskStartScheduler>:
{
    1aa4:	b510      	push	{r4, lr}
    1aa6:	b082      	sub	sp, #8
		xReturn = xTaskCreate(	prvIdleTask,
    1aa8:	4b11      	ldr	r3, [pc, #68]	; (1af0 <vTaskStartScheduler+0x4c>)
    1aaa:	9301      	str	r3, [sp, #4]
    1aac:	2300      	movs	r3, #0
    1aae:	9300      	str	r3, [sp, #0]
    1ab0:	2282      	movs	r2, #130	; 0x82
    1ab2:	4910      	ldr	r1, [pc, #64]	; (1af4 <vTaskStartScheduler+0x50>)
    1ab4:	4810      	ldr	r0, [pc, #64]	; (1af8 <vTaskStartScheduler+0x54>)
    1ab6:	4c11      	ldr	r4, [pc, #68]	; (1afc <vTaskStartScheduler+0x58>)
    1ab8:	47a0      	blx	r4
		if( xReturn == pdPASS )
    1aba:	2801      	cmp	r0, #1
    1abc:	d003      	beq.n	1ac6 <vTaskStartScheduler+0x22>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    1abe:	1c43      	adds	r3, r0, #1
    1ac0:	d013      	beq.n	1aea <vTaskStartScheduler+0x46>
}
    1ac2:	b002      	add	sp, #8
    1ac4:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
    1ac6:	4b0e      	ldr	r3, [pc, #56]	; (1b00 <vTaskStartScheduler+0x5c>)
    1ac8:	4798      	blx	r3
	if( xReturn == pdPASS )
    1aca:	2801      	cmp	r0, #1
    1acc:	d1f7      	bne.n	1abe <vTaskStartScheduler+0x1a>
		portDISABLE_INTERRUPTS();
    1ace:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
    1ad0:	2201      	movs	r2, #1
    1ad2:	4252      	negs	r2, r2
    1ad4:	4b0b      	ldr	r3, [pc, #44]	; (1b04 <vTaskStartScheduler+0x60>)
    1ad6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    1ad8:	3202      	adds	r2, #2
    1ada:	4b0b      	ldr	r3, [pc, #44]	; (1b08 <vTaskStartScheduler+0x64>)
    1adc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    1ade:	2200      	movs	r2, #0
    1ae0:	4b0a      	ldr	r3, [pc, #40]	; (1b0c <vTaskStartScheduler+0x68>)
    1ae2:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
    1ae4:	4b0a      	ldr	r3, [pc, #40]	; (1b10 <vTaskStartScheduler+0x6c>)
    1ae6:	4798      	blx	r3
    1ae8:	e7eb      	b.n	1ac2 <vTaskStartScheduler+0x1e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    1aea:	b672      	cpsid	i
    1aec:	e7fe      	b.n	1aec <vTaskStartScheduler+0x48>
    1aee:	46c0      	nop			; (mov r8, r8)
    1af0:	20004f60 	.word	0x20004f60
    1af4:	00004f04 	.word	0x00004f04
    1af8:	0000182d 	.word	0x0000182d
    1afc:	000018b9 	.word	0x000018b9
    1b00:	00002151 	.word	0x00002151
    1b04:	20004f64 	.word	0x20004f64
    1b08:	20004f80 	.word	0x20004f80
    1b0c:	20004fac 	.word	0x20004fac
    1b10:	00000ac5 	.word	0x00000ac5

00001b14 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
    1b14:	4a02      	ldr	r2, [pc, #8]	; (1b20 <vTaskSuspendAll+0xc>)
    1b16:	6813      	ldr	r3, [r2, #0]
    1b18:	3301      	adds	r3, #1
    1b1a:	6013      	str	r3, [r2, #0]
}
    1b1c:	4770      	bx	lr
    1b1e:	46c0      	nop			; (mov r8, r8)
    1b20:	20004f2c 	.word	0x20004f2c

00001b24 <xTaskGetTickCount>:
		xTicks = xTickCount;
    1b24:	4b01      	ldr	r3, [pc, #4]	; (1b2c <xTaskGetTickCount+0x8>)
    1b26:	6818      	ldr	r0, [r3, #0]
}
    1b28:	4770      	bx	lr
    1b2a:	46c0      	nop			; (mov r8, r8)
    1b2c:	20004fac 	.word	0x20004fac

00001b30 <xTaskIncrementTick>:
{
    1b30:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b32:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1b34:	4b3d      	ldr	r3, [pc, #244]	; (1c2c <xTaskIncrementTick+0xfc>)
    1b36:	681b      	ldr	r3, [r3, #0]
    1b38:	2b00      	cmp	r3, #0
    1b3a:	d000      	beq.n	1b3e <xTaskIncrementTick+0xe>
    1b3c:	e06d      	b.n	1c1a <xTaskIncrementTick+0xea>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
    1b3e:	4b3c      	ldr	r3, [pc, #240]	; (1c30 <xTaskIncrementTick+0x100>)
    1b40:	681d      	ldr	r5, [r3, #0]
    1b42:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
    1b44:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
    1b46:	2d00      	cmp	r5, #0
    1b48:	d112      	bne.n	1b70 <xTaskIncrementTick+0x40>
			taskSWITCH_DELAYED_LISTS();
    1b4a:	4b3a      	ldr	r3, [pc, #232]	; (1c34 <xTaskIncrementTick+0x104>)
    1b4c:	681b      	ldr	r3, [r3, #0]
    1b4e:	681b      	ldr	r3, [r3, #0]
    1b50:	2b00      	cmp	r3, #0
    1b52:	d001      	beq.n	1b58 <xTaskIncrementTick+0x28>
    1b54:	b672      	cpsid	i
    1b56:	e7fe      	b.n	1b56 <xTaskIncrementTick+0x26>
    1b58:	4a36      	ldr	r2, [pc, #216]	; (1c34 <xTaskIncrementTick+0x104>)
    1b5a:	6811      	ldr	r1, [r2, #0]
    1b5c:	4b36      	ldr	r3, [pc, #216]	; (1c38 <xTaskIncrementTick+0x108>)
    1b5e:	6818      	ldr	r0, [r3, #0]
    1b60:	6010      	str	r0, [r2, #0]
    1b62:	6019      	str	r1, [r3, #0]
    1b64:	4a35      	ldr	r2, [pc, #212]	; (1c3c <xTaskIncrementTick+0x10c>)
    1b66:	6813      	ldr	r3, [r2, #0]
    1b68:	3301      	adds	r3, #1
    1b6a:	6013      	str	r3, [r2, #0]
    1b6c:	4b34      	ldr	r3, [pc, #208]	; (1c40 <xTaskIncrementTick+0x110>)
    1b6e:	4798      	blx	r3
		if( xConstTickCount >= xNextTaskUnblockTime )
    1b70:	4b34      	ldr	r3, [pc, #208]	; (1c44 <xTaskIncrementTick+0x114>)
    1b72:	681b      	ldr	r3, [r3, #0]
BaseType_t xSwitchRequired = pdFALSE;
    1b74:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
    1b76:	429d      	cmp	r5, r3
    1b78:	d333      	bcc.n	1be2 <xTaskIncrementTick+0xb2>
    1b7a:	2400      	movs	r4, #0
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    1b7c:	4f2d      	ldr	r7, [pc, #180]	; (1c34 <xTaskIncrementTick+0x104>)
    1b7e:	683b      	ldr	r3, [r7, #0]
    1b80:	681b      	ldr	r3, [r3, #0]
    1b82:	2b00      	cmp	r3, #0
    1b84:	d029      	beq.n	1bda <xTaskIncrementTick+0xaa>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    1b86:	4b2b      	ldr	r3, [pc, #172]	; (1c34 <xTaskIncrementTick+0x104>)
    1b88:	681b      	ldr	r3, [r3, #0]
    1b8a:	68db      	ldr	r3, [r3, #12]
    1b8c:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    1b8e:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
    1b90:	429d      	cmp	r5, r3
    1b92:	d33f      	bcc.n	1c14 <xTaskIncrementTick+0xe4>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    1b94:	1d33      	adds	r3, r6, #4
    1b96:	9301      	str	r3, [sp, #4]
    1b98:	0018      	movs	r0, r3
    1b9a:	4b2b      	ldr	r3, [pc, #172]	; (1c48 <xTaskIncrementTick+0x118>)
    1b9c:	4798      	blx	r3
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    1b9e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1ba0:	2b00      	cmp	r3, #0
    1ba2:	d003      	beq.n	1bac <xTaskIncrementTick+0x7c>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    1ba4:	0030      	movs	r0, r6
    1ba6:	3018      	adds	r0, #24
    1ba8:	4b27      	ldr	r3, [pc, #156]	; (1c48 <xTaskIncrementTick+0x118>)
    1baa:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    1bac:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1bae:	4a27      	ldr	r2, [pc, #156]	; (1c4c <xTaskIncrementTick+0x11c>)
    1bb0:	6812      	ldr	r2, [r2, #0]
    1bb2:	4293      	cmp	r3, r2
    1bb4:	d901      	bls.n	1bba <xTaskIncrementTick+0x8a>
    1bb6:	4a25      	ldr	r2, [pc, #148]	; (1c4c <xTaskIncrementTick+0x11c>)
    1bb8:	6013      	str	r3, [r2, #0]
    1bba:	0098      	lsls	r0, r3, #2
    1bbc:	18c0      	adds	r0, r0, r3
    1bbe:	0080      	lsls	r0, r0, #2
    1bc0:	4b23      	ldr	r3, [pc, #140]	; (1c50 <xTaskIncrementTick+0x120>)
    1bc2:	1818      	adds	r0, r3, r0
    1bc4:	9901      	ldr	r1, [sp, #4]
    1bc6:	4b23      	ldr	r3, [pc, #140]	; (1c54 <xTaskIncrementTick+0x124>)
    1bc8:	4798      	blx	r3
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    1bca:	4b23      	ldr	r3, [pc, #140]	; (1c58 <xTaskIncrementTick+0x128>)
    1bcc:	681b      	ldr	r3, [r3, #0]
    1bce:	6af2      	ldr	r2, [r6, #44]	; 0x2c
    1bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1bd2:	429a      	cmp	r2, r3
    1bd4:	d3d3      	bcc.n	1b7e <xTaskIncrementTick+0x4e>
							xSwitchRequired = pdTRUE;
    1bd6:	2401      	movs	r4, #1
    1bd8:	e7d1      	b.n	1b7e <xTaskIncrementTick+0x4e>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bda:	2201      	movs	r2, #1
    1bdc:	4252      	negs	r2, r2
    1bde:	4b19      	ldr	r3, [pc, #100]	; (1c44 <xTaskIncrementTick+0x114>)
    1be0:	601a      	str	r2, [r3, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    1be2:	4b1d      	ldr	r3, [pc, #116]	; (1c58 <xTaskIncrementTick+0x128>)
    1be4:	681b      	ldr	r3, [r3, #0]
    1be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1be8:	0093      	lsls	r3, r2, #2
    1bea:	189b      	adds	r3, r3, r2
    1bec:	009b      	lsls	r3, r3, #2
    1bee:	4a18      	ldr	r2, [pc, #96]	; (1c50 <xTaskIncrementTick+0x120>)
    1bf0:	589b      	ldr	r3, [r3, r2]
    1bf2:	2b01      	cmp	r3, #1
    1bf4:	d900      	bls.n	1bf8 <xTaskIncrementTick+0xc8>
				xSwitchRequired = pdTRUE;
    1bf6:	2401      	movs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
    1bf8:	4b18      	ldr	r3, [pc, #96]	; (1c5c <xTaskIncrementTick+0x12c>)
    1bfa:	681b      	ldr	r3, [r3, #0]
    1bfc:	2b00      	cmp	r3, #0
    1bfe:	d101      	bne.n	1c04 <xTaskIncrementTick+0xd4>
				vApplicationTickHook();
    1c00:	4b17      	ldr	r3, [pc, #92]	; (1c60 <xTaskIncrementTick+0x130>)
    1c02:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
    1c04:	4b17      	ldr	r3, [pc, #92]	; (1c64 <xTaskIncrementTick+0x134>)
    1c06:	681b      	ldr	r3, [r3, #0]
    1c08:	2b00      	cmp	r3, #0
    1c0a:	d000      	beq.n	1c0e <xTaskIncrementTick+0xde>
			xSwitchRequired = pdTRUE;
    1c0c:	2401      	movs	r4, #1
}
    1c0e:	0020      	movs	r0, r4
    1c10:	b003      	add	sp, #12
    1c12:	bdf0      	pop	{r4, r5, r6, r7, pc}
						xNextTaskUnblockTime = xItemValue;
    1c14:	4a0b      	ldr	r2, [pc, #44]	; (1c44 <xTaskIncrementTick+0x114>)
    1c16:	6013      	str	r3, [r2, #0]
						break;
    1c18:	e7e3      	b.n	1be2 <xTaskIncrementTick+0xb2>
		++uxPendedTicks;
    1c1a:	4a10      	ldr	r2, [pc, #64]	; (1c5c <xTaskIncrementTick+0x12c>)
    1c1c:	6813      	ldr	r3, [r2, #0]
    1c1e:	3301      	adds	r3, #1
    1c20:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
    1c22:	4b0f      	ldr	r3, [pc, #60]	; (1c60 <xTaskIncrementTick+0x130>)
    1c24:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
    1c26:	2400      	movs	r4, #0
    1c28:	e7ec      	b.n	1c04 <xTaskIncrementTick+0xd4>
    1c2a:	46c0      	nop			; (mov r8, r8)
    1c2c:	20004f2c 	.word	0x20004f2c
    1c30:	20004fac 	.word	0x20004fac
    1c34:	20004eb4 	.word	0x20004eb4
    1c38:	20004eb8 	.word	0x20004eb8
    1c3c:	20004f68 	.word	0x20004f68
    1c40:	00001779 	.word	0x00001779
    1c44:	20004f64 	.word	0x20004f64
    1c48:	0000106f 	.word	0x0000106f
    1c4c:	20004f34 	.word	0x20004f34
    1c50:	20004ebc 	.word	0x20004ebc
    1c54:	00001029 	.word	0x00001029
    1c58:	20004eb0 	.word	0x20004eb0
    1c5c:	20004f28 	.word	0x20004f28
    1c60:	00003495 	.word	0x00003495
    1c64:	20004fb0 	.word	0x20004fb0

00001c68 <xTaskResumeAll>:
{
    1c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
    1c6a:	4b30      	ldr	r3, [pc, #192]	; (1d2c <xTaskResumeAll+0xc4>)
    1c6c:	681b      	ldr	r3, [r3, #0]
    1c6e:	2b00      	cmp	r3, #0
    1c70:	d101      	bne.n	1c76 <xTaskResumeAll+0xe>
    1c72:	b672      	cpsid	i
    1c74:	e7fe      	b.n	1c74 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
    1c76:	4b2e      	ldr	r3, [pc, #184]	; (1d30 <xTaskResumeAll+0xc8>)
    1c78:	4798      	blx	r3
		--uxSchedulerSuspended;
    1c7a:	4b2c      	ldr	r3, [pc, #176]	; (1d2c <xTaskResumeAll+0xc4>)
    1c7c:	681a      	ldr	r2, [r3, #0]
    1c7e:	3a01      	subs	r2, #1
    1c80:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1c82:	681b      	ldr	r3, [r3, #0]
BaseType_t xAlreadyYielded = pdFALSE;
    1c84:	2400      	movs	r4, #0
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1c86:	2b00      	cmp	r3, #0
    1c88:	d103      	bne.n	1c92 <xTaskResumeAll+0x2a>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    1c8a:	4b2a      	ldr	r3, [pc, #168]	; (1d34 <xTaskResumeAll+0xcc>)
    1c8c:	681b      	ldr	r3, [r3, #0]
    1c8e:	2b00      	cmp	r3, #0
    1c90:	d103      	bne.n	1c9a <xTaskResumeAll+0x32>
	taskEXIT_CRITICAL();
    1c92:	4b29      	ldr	r3, [pc, #164]	; (1d38 <xTaskResumeAll+0xd0>)
    1c94:	4798      	blx	r3
}
    1c96:	0020      	movs	r0, r4
    1c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    1c9a:	4d28      	ldr	r5, [pc, #160]	; (1d3c <xTaskResumeAll+0xd4>)
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    1c9c:	002f      	movs	r7, r5
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    1c9e:	682b      	ldr	r3, [r5, #0]
    1ca0:	2b00      	cmp	r3, #0
    1ca2:	d022      	beq.n	1cea <xTaskResumeAll+0x82>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    1ca4:	68fb      	ldr	r3, [r7, #12]
    1ca6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    1ca8:	0020      	movs	r0, r4
    1caa:	3018      	adds	r0, #24
    1cac:	4b24      	ldr	r3, [pc, #144]	; (1d40 <xTaskResumeAll+0xd8>)
    1cae:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    1cb0:	1d26      	adds	r6, r4, #4
    1cb2:	0030      	movs	r0, r6
    1cb4:	4b22      	ldr	r3, [pc, #136]	; (1d40 <xTaskResumeAll+0xd8>)
    1cb6:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    1cb8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1cba:	4a22      	ldr	r2, [pc, #136]	; (1d44 <xTaskResumeAll+0xdc>)
    1cbc:	6812      	ldr	r2, [r2, #0]
    1cbe:	4293      	cmp	r3, r2
    1cc0:	d901      	bls.n	1cc6 <xTaskResumeAll+0x5e>
    1cc2:	4a20      	ldr	r2, [pc, #128]	; (1d44 <xTaskResumeAll+0xdc>)
    1cc4:	6013      	str	r3, [r2, #0]
    1cc6:	0098      	lsls	r0, r3, #2
    1cc8:	18c0      	adds	r0, r0, r3
    1cca:	0080      	lsls	r0, r0, #2
    1ccc:	4b1e      	ldr	r3, [pc, #120]	; (1d48 <xTaskResumeAll+0xe0>)
    1cce:	1818      	adds	r0, r3, r0
    1cd0:	0031      	movs	r1, r6
    1cd2:	4b1e      	ldr	r3, [pc, #120]	; (1d4c <xTaskResumeAll+0xe4>)
    1cd4:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    1cd6:	4b1e      	ldr	r3, [pc, #120]	; (1d50 <xTaskResumeAll+0xe8>)
    1cd8:	681b      	ldr	r3, [r3, #0]
    1cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1cdc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1cde:	429a      	cmp	r2, r3
    1ce0:	d3dd      	bcc.n	1c9e <xTaskResumeAll+0x36>
						xYieldPending = pdTRUE;
    1ce2:	2201      	movs	r2, #1
    1ce4:	4b1b      	ldr	r3, [pc, #108]	; (1d54 <xTaskResumeAll+0xec>)
    1ce6:	601a      	str	r2, [r3, #0]
    1ce8:	e7d9      	b.n	1c9e <xTaskResumeAll+0x36>
				if( pxTCB != NULL )
    1cea:	2c00      	cmp	r4, #0
    1cec:	d001      	beq.n	1cf2 <xTaskResumeAll+0x8a>
					prvResetNextTaskUnblockTime();
    1cee:	4b1a      	ldr	r3, [pc, #104]	; (1d58 <xTaskResumeAll+0xf0>)
    1cf0:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    1cf2:	4b1a      	ldr	r3, [pc, #104]	; (1d5c <xTaskResumeAll+0xf4>)
    1cf4:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
    1cf6:	2c00      	cmp	r4, #0
    1cf8:	d00e      	beq.n	1d18 <xTaskResumeAll+0xb0>
							if( xTaskIncrementTick() != pdFALSE )
    1cfa:	4f19      	ldr	r7, [pc, #100]	; (1d60 <xTaskResumeAll+0xf8>)
								xYieldPending = pdTRUE;
    1cfc:	4e15      	ldr	r6, [pc, #84]	; (1d54 <xTaskResumeAll+0xec>)
    1cfe:	2501      	movs	r5, #1
    1d00:	e002      	b.n	1d08 <xTaskResumeAll+0xa0>
							--uxPendedCounts;
    1d02:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    1d04:	2c00      	cmp	r4, #0
    1d06:	d004      	beq.n	1d12 <xTaskResumeAll+0xaa>
							if( xTaskIncrementTick() != pdFALSE )
    1d08:	47b8      	blx	r7
    1d0a:	2800      	cmp	r0, #0
    1d0c:	d0f9      	beq.n	1d02 <xTaskResumeAll+0x9a>
								xYieldPending = pdTRUE;
    1d0e:	6035      	str	r5, [r6, #0]
    1d10:	e7f7      	b.n	1d02 <xTaskResumeAll+0x9a>
						uxPendedTicks = 0;
    1d12:	2200      	movs	r2, #0
    1d14:	4b11      	ldr	r3, [pc, #68]	; (1d5c <xTaskResumeAll+0xf4>)
    1d16:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
    1d18:	4b0e      	ldr	r3, [pc, #56]	; (1d54 <xTaskResumeAll+0xec>)
    1d1a:	681b      	ldr	r3, [r3, #0]
BaseType_t xAlreadyYielded = pdFALSE;
    1d1c:	2400      	movs	r4, #0
				if( xYieldPending != pdFALSE )
    1d1e:	2b00      	cmp	r3, #0
    1d20:	d0b7      	beq.n	1c92 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
    1d22:	4b10      	ldr	r3, [pc, #64]	; (1d64 <xTaskResumeAll+0xfc>)
    1d24:	4798      	blx	r3
						xAlreadyYielded = pdTRUE;
    1d26:	3401      	adds	r4, #1
    1d28:	e7b3      	b.n	1c92 <xTaskResumeAll+0x2a>
    1d2a:	46c0      	nop			; (mov r8, r8)
    1d2c:	20004f2c 	.word	0x20004f2c
    1d30:	00000b41 	.word	0x00000b41
    1d34:	20004f20 	.word	0x20004f20
    1d38:	00000b59 	.word	0x00000b59
    1d3c:	20004f6c 	.word	0x20004f6c
    1d40:	0000106f 	.word	0x0000106f
    1d44:	20004f34 	.word	0x20004f34
    1d48:	20004ebc 	.word	0x20004ebc
    1d4c:	00001029 	.word	0x00001029
    1d50:	20004eb0 	.word	0x20004eb0
    1d54:	20004fb0 	.word	0x20004fb0
    1d58:	00001779 	.word	0x00001779
    1d5c:	20004f28 	.word	0x20004f28
    1d60:	00001b31 	.word	0x00001b31
    1d64:	00000b29 	.word	0x00000b29

00001d68 <vTaskDelay>:
	{
    1d68:	b510      	push	{r4, lr}
    1d6a:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
    1d6c:	d00f      	beq.n	1d8e <vTaskDelay+0x26>
			configASSERT( uxSchedulerSuspended == 0 );
    1d6e:	4b09      	ldr	r3, [pc, #36]	; (1d94 <vTaskDelay+0x2c>)
    1d70:	681b      	ldr	r3, [r3, #0]
    1d72:	2b00      	cmp	r3, #0
    1d74:	d001      	beq.n	1d7a <vTaskDelay+0x12>
    1d76:	b672      	cpsid	i
    1d78:	e7fe      	b.n	1d78 <vTaskDelay+0x10>
			vTaskSuspendAll();
    1d7a:	4b07      	ldr	r3, [pc, #28]	; (1d98 <vTaskDelay+0x30>)
    1d7c:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    1d7e:	2100      	movs	r1, #0
    1d80:	0020      	movs	r0, r4
    1d82:	4b06      	ldr	r3, [pc, #24]	; (1d9c <vTaskDelay+0x34>)
    1d84:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
    1d86:	4b06      	ldr	r3, [pc, #24]	; (1da0 <vTaskDelay+0x38>)
    1d88:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
    1d8a:	2800      	cmp	r0, #0
    1d8c:	d101      	bne.n	1d92 <vTaskDelay+0x2a>
			portYIELD_WITHIN_API();
    1d8e:	4b05      	ldr	r3, [pc, #20]	; (1da4 <vTaskDelay+0x3c>)
    1d90:	4798      	blx	r3
	}
    1d92:	bd10      	pop	{r4, pc}
    1d94:	20004f2c 	.word	0x20004f2c
    1d98:	00001b15 	.word	0x00001b15
    1d9c:	000017a5 	.word	0x000017a5
    1da0:	00001c69 	.word	0x00001c69
    1da4:	00000b29 	.word	0x00000b29

00001da8 <vTaskSwitchContext>:
{
    1da8:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    1daa:	4b2d      	ldr	r3, [pc, #180]	; (1e60 <vTaskSwitchContext+0xb8>)
    1dac:	681b      	ldr	r3, [r3, #0]
    1dae:	2b00      	cmp	r3, #0
    1db0:	d128      	bne.n	1e04 <vTaskSwitchContext+0x5c>
		xYieldPending = pdFALSE;
    1db2:	2200      	movs	r2, #0
    1db4:	4b2b      	ldr	r3, [pc, #172]	; (1e64 <vTaskSwitchContext+0xbc>)
    1db6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
    1db8:	4b2b      	ldr	r3, [pc, #172]	; (1e68 <vTaskSwitchContext+0xc0>)
    1dba:	681b      	ldr	r3, [r3, #0]
    1dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1dbe:	4a2b      	ldr	r2, [pc, #172]	; (1e6c <vTaskSwitchContext+0xc4>)
    1dc0:	6819      	ldr	r1, [r3, #0]
    1dc2:	4291      	cmp	r1, r2
    1dc4:	d102      	bne.n	1dcc <vTaskSwitchContext+0x24>
    1dc6:	6859      	ldr	r1, [r3, #4]
    1dc8:	4291      	cmp	r1, r2
    1dca:	d01f      	beq.n	1e0c <vTaskSwitchContext+0x64>
    1dcc:	4b26      	ldr	r3, [pc, #152]	; (1e68 <vTaskSwitchContext+0xc0>)
    1dce:	6818      	ldr	r0, [r3, #0]
    1dd0:	6819      	ldr	r1, [r3, #0]
    1dd2:	3134      	adds	r1, #52	; 0x34
    1dd4:	4b26      	ldr	r3, [pc, #152]	; (1e70 <vTaskSwitchContext+0xc8>)
    1dd6:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
    1dd8:	4b26      	ldr	r3, [pc, #152]	; (1e74 <vTaskSwitchContext+0xcc>)
    1dda:	681b      	ldr	r3, [r3, #0]
    1ddc:	009a      	lsls	r2, r3, #2
    1dde:	18d2      	adds	r2, r2, r3
    1de0:	0092      	lsls	r2, r2, #2
    1de2:	4925      	ldr	r1, [pc, #148]	; (1e78 <vTaskSwitchContext+0xd0>)
    1de4:	5852      	ldr	r2, [r2, r1]
    1de6:	2a00      	cmp	r2, #0
    1de8:	d117      	bne.n	1e1a <vTaskSwitchContext+0x72>
    1dea:	2b00      	cmp	r3, #0
    1dec:	d008      	beq.n	1e00 <vTaskSwitchContext+0x58>
    1dee:	3b01      	subs	r3, #1
    1df0:	009a      	lsls	r2, r3, #2
    1df2:	18d2      	adds	r2, r2, r3
    1df4:	0092      	lsls	r2, r2, #2
    1df6:	5852      	ldr	r2, [r2, r1]
    1df8:	2a00      	cmp	r2, #0
    1dfa:	d10e      	bne.n	1e1a <vTaskSwitchContext+0x72>
    1dfc:	2b00      	cmp	r3, #0
    1dfe:	d1f6      	bne.n	1dee <vTaskSwitchContext+0x46>
    1e00:	b672      	cpsid	i
    1e02:	e7fe      	b.n	1e02 <vTaskSwitchContext+0x5a>
		xYieldPending = pdTRUE;
    1e04:	2201      	movs	r2, #1
    1e06:	4b17      	ldr	r3, [pc, #92]	; (1e64 <vTaskSwitchContext+0xbc>)
    1e08:	601a      	str	r2, [r3, #0]
}
    1e0a:	bd10      	pop	{r4, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
    1e0c:	6899      	ldr	r1, [r3, #8]
    1e0e:	4291      	cmp	r1, r2
    1e10:	d1dc      	bne.n	1dcc <vTaskSwitchContext+0x24>
    1e12:	68db      	ldr	r3, [r3, #12]
    1e14:	4293      	cmp	r3, r2
    1e16:	d1d9      	bne.n	1dcc <vTaskSwitchContext+0x24>
    1e18:	e7de      	b.n	1dd8 <vTaskSwitchContext+0x30>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    1e1a:	4817      	ldr	r0, [pc, #92]	; (1e78 <vTaskSwitchContext+0xd0>)
    1e1c:	009a      	lsls	r2, r3, #2
    1e1e:	18d1      	adds	r1, r2, r3
    1e20:	0089      	lsls	r1, r1, #2
    1e22:	1841      	adds	r1, r0, r1
    1e24:	684c      	ldr	r4, [r1, #4]
    1e26:	6864      	ldr	r4, [r4, #4]
    1e28:	604c      	str	r4, [r1, #4]
    1e2a:	18d2      	adds	r2, r2, r3
    1e2c:	0092      	lsls	r2, r2, #2
    1e2e:	3208      	adds	r2, #8
    1e30:	1882      	adds	r2, r0, r2
    1e32:	4294      	cmp	r4, r2
    1e34:	d00b      	beq.n	1e4e <vTaskSwitchContext+0xa6>
    1e36:	009a      	lsls	r2, r3, #2
    1e38:	18d2      	adds	r2, r2, r3
    1e3a:	0092      	lsls	r2, r2, #2
    1e3c:	490e      	ldr	r1, [pc, #56]	; (1e78 <vTaskSwitchContext+0xd0>)
    1e3e:	188a      	adds	r2, r1, r2
    1e40:	6852      	ldr	r2, [r2, #4]
    1e42:	68d1      	ldr	r1, [r2, #12]
    1e44:	4a08      	ldr	r2, [pc, #32]	; (1e68 <vTaskSwitchContext+0xc0>)
    1e46:	6011      	str	r1, [r2, #0]
    1e48:	4a0a      	ldr	r2, [pc, #40]	; (1e74 <vTaskSwitchContext+0xcc>)
    1e4a:	6013      	str	r3, [r2, #0]
}
    1e4c:	e7dd      	b.n	1e0a <vTaskSwitchContext+0x62>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    1e4e:	6860      	ldr	r0, [r4, #4]
    1e50:	009a      	lsls	r2, r3, #2
    1e52:	18d2      	adds	r2, r2, r3
    1e54:	0092      	lsls	r2, r2, #2
    1e56:	4908      	ldr	r1, [pc, #32]	; (1e78 <vTaskSwitchContext+0xd0>)
    1e58:	188a      	adds	r2, r1, r2
    1e5a:	6050      	str	r0, [r2, #4]
    1e5c:	e7eb      	b.n	1e36 <vTaskSwitchContext+0x8e>
    1e5e:	46c0      	nop			; (mov r8, r8)
    1e60:	20004f2c 	.word	0x20004f2c
    1e64:	20004fb0 	.word	0x20004fb0
    1e68:	20004eb0 	.word	0x20004eb0
    1e6c:	a5a5a5a5 	.word	0xa5a5a5a5
    1e70:	00003497 	.word	0x00003497
    1e74:	20004f34 	.word	0x20004f34
    1e78:	20004ebc 	.word	0x20004ebc

00001e7c <vTaskPlaceOnEventList>:
{
    1e7c:	b510      	push	{r4, lr}
    1e7e:	000c      	movs	r4, r1
	configASSERT( pxEventList );
    1e80:	2800      	cmp	r0, #0
    1e82:	d101      	bne.n	1e88 <vTaskPlaceOnEventList+0xc>
    1e84:	b672      	cpsid	i
    1e86:	e7fe      	b.n	1e86 <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    1e88:	4b04      	ldr	r3, [pc, #16]	; (1e9c <vTaskPlaceOnEventList+0x20>)
    1e8a:	6819      	ldr	r1, [r3, #0]
    1e8c:	3118      	adds	r1, #24
    1e8e:	4b04      	ldr	r3, [pc, #16]	; (1ea0 <vTaskPlaceOnEventList+0x24>)
    1e90:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    1e92:	2101      	movs	r1, #1
    1e94:	0020      	movs	r0, r4
    1e96:	4b03      	ldr	r3, [pc, #12]	; (1ea4 <vTaskPlaceOnEventList+0x28>)
    1e98:	4798      	blx	r3
}
    1e9a:	bd10      	pop	{r4, pc}
    1e9c:	20004eb0 	.word	0x20004eb0
    1ea0:	00001041 	.word	0x00001041
    1ea4:	000017a5 	.word	0x000017a5

00001ea8 <vTaskPlaceOnEventListRestricted>:
	{
    1ea8:	b570      	push	{r4, r5, r6, lr}
    1eaa:	000c      	movs	r4, r1
    1eac:	0015      	movs	r5, r2
		configASSERT( pxEventList );
    1eae:	2800      	cmp	r0, #0
    1eb0:	d00d      	beq.n	1ece <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    1eb2:	4b08      	ldr	r3, [pc, #32]	; (1ed4 <vTaskPlaceOnEventListRestricted+0x2c>)
    1eb4:	6819      	ldr	r1, [r3, #0]
    1eb6:	3118      	adds	r1, #24
    1eb8:	4b07      	ldr	r3, [pc, #28]	; (1ed8 <vTaskPlaceOnEventListRestricted+0x30>)
    1eba:	4798      	blx	r3
		if( xWaitIndefinitely != pdFALSE )
    1ebc:	2d00      	cmp	r5, #0
    1ebe:	d001      	beq.n	1ec4 <vTaskPlaceOnEventListRestricted+0x1c>
			xTicksToWait = portMAX_DELAY;
    1ec0:	2401      	movs	r4, #1
    1ec2:	4264      	negs	r4, r4
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
    1ec4:	0029      	movs	r1, r5
    1ec6:	0020      	movs	r0, r4
    1ec8:	4b04      	ldr	r3, [pc, #16]	; (1edc <vTaskPlaceOnEventListRestricted+0x34>)
    1eca:	4798      	blx	r3
	}
    1ecc:	bd70      	pop	{r4, r5, r6, pc}
		configASSERT( pxEventList );
    1ece:	b672      	cpsid	i
    1ed0:	e7fe      	b.n	1ed0 <vTaskPlaceOnEventListRestricted+0x28>
    1ed2:	46c0      	nop			; (mov r8, r8)
    1ed4:	20004eb0 	.word	0x20004eb0
    1ed8:	00001029 	.word	0x00001029
    1edc:	000017a5 	.word	0x000017a5

00001ee0 <xTaskRemoveFromEventList>:
{
    1ee0:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    1ee2:	68c3      	ldr	r3, [r0, #12]
    1ee4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
    1ee6:	2c00      	cmp	r4, #0
    1ee8:	d027      	beq.n	1f3a <xTaskRemoveFromEventList+0x5a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    1eea:	0025      	movs	r5, r4
    1eec:	3518      	adds	r5, #24
    1eee:	0028      	movs	r0, r5
    1ef0:	4b15      	ldr	r3, [pc, #84]	; (1f48 <xTaskRemoveFromEventList+0x68>)
    1ef2:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1ef4:	4b15      	ldr	r3, [pc, #84]	; (1f4c <xTaskRemoveFromEventList+0x6c>)
    1ef6:	681b      	ldr	r3, [r3, #0]
    1ef8:	2b00      	cmp	r3, #0
    1efa:	d120      	bne.n	1f3e <xTaskRemoveFromEventList+0x5e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    1efc:	1d25      	adds	r5, r4, #4
    1efe:	0028      	movs	r0, r5
    1f00:	4b11      	ldr	r3, [pc, #68]	; (1f48 <xTaskRemoveFromEventList+0x68>)
    1f02:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    1f04:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1f06:	4a12      	ldr	r2, [pc, #72]	; (1f50 <xTaskRemoveFromEventList+0x70>)
    1f08:	6812      	ldr	r2, [r2, #0]
    1f0a:	4293      	cmp	r3, r2
    1f0c:	d901      	bls.n	1f12 <xTaskRemoveFromEventList+0x32>
    1f0e:	4a10      	ldr	r2, [pc, #64]	; (1f50 <xTaskRemoveFromEventList+0x70>)
    1f10:	6013      	str	r3, [r2, #0]
    1f12:	0098      	lsls	r0, r3, #2
    1f14:	18c0      	adds	r0, r0, r3
    1f16:	0080      	lsls	r0, r0, #2
    1f18:	4b0e      	ldr	r3, [pc, #56]	; (1f54 <xTaskRemoveFromEventList+0x74>)
    1f1a:	1818      	adds	r0, r3, r0
    1f1c:	0029      	movs	r1, r5
    1f1e:	4b0e      	ldr	r3, [pc, #56]	; (1f58 <xTaskRemoveFromEventList+0x78>)
    1f20:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    1f22:	4b0e      	ldr	r3, [pc, #56]	; (1f5c <xTaskRemoveFromEventList+0x7c>)
    1f24:	681b      	ldr	r3, [r3, #0]
    1f26:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		xReturn = pdFALSE;
    1f2a:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    1f2c:	429a      	cmp	r2, r3
    1f2e:	d903      	bls.n	1f38 <xTaskRemoveFromEventList+0x58>
		xYieldPending = pdTRUE;
    1f30:	2201      	movs	r2, #1
    1f32:	4b0b      	ldr	r3, [pc, #44]	; (1f60 <xTaskRemoveFromEventList+0x80>)
    1f34:	601a      	str	r2, [r3, #0]
		xReturn = pdTRUE;
    1f36:	3001      	adds	r0, #1
}
    1f38:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxUnblockedTCB );
    1f3a:	b672      	cpsid	i
    1f3c:	e7fe      	b.n	1f3c <xTaskRemoveFromEventList+0x5c>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    1f3e:	0029      	movs	r1, r5
    1f40:	4808      	ldr	r0, [pc, #32]	; (1f64 <xTaskRemoveFromEventList+0x84>)
    1f42:	4b05      	ldr	r3, [pc, #20]	; (1f58 <xTaskRemoveFromEventList+0x78>)
    1f44:	4798      	blx	r3
    1f46:	e7ec      	b.n	1f22 <xTaskRemoveFromEventList+0x42>
    1f48:	0000106f 	.word	0x0000106f
    1f4c:	20004f2c 	.word	0x20004f2c
    1f50:	20004f34 	.word	0x20004f34
    1f54:	20004ebc 	.word	0x20004ebc
    1f58:	00001029 	.word	0x00001029
    1f5c:	20004eb0 	.word	0x20004eb0
    1f60:	20004fb0 	.word	0x20004fb0
    1f64:	20004f6c 	.word	0x20004f6c

00001f68 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    1f68:	4b03      	ldr	r3, [pc, #12]	; (1f78 <vTaskInternalSetTimeOutState+0x10>)
    1f6a:	681b      	ldr	r3, [r3, #0]
    1f6c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    1f6e:	4b03      	ldr	r3, [pc, #12]	; (1f7c <vTaskInternalSetTimeOutState+0x14>)
    1f70:	681b      	ldr	r3, [r3, #0]
    1f72:	6043      	str	r3, [r0, #4]
}
    1f74:	4770      	bx	lr
    1f76:	46c0      	nop			; (mov r8, r8)
    1f78:	20004f68 	.word	0x20004f68
    1f7c:	20004fac 	.word	0x20004fac

00001f80 <xTaskCheckForTimeOut>:
{
    1f80:	b570      	push	{r4, r5, r6, lr}
    1f82:	0006      	movs	r6, r0
    1f84:	000d      	movs	r5, r1
	configASSERT( pxTimeOut );
    1f86:	2800      	cmp	r0, #0
    1f88:	d01b      	beq.n	1fc2 <xTaskCheckForTimeOut+0x42>
	configASSERT( pxTicksToWait );
    1f8a:	2900      	cmp	r1, #0
    1f8c:	d01b      	beq.n	1fc6 <xTaskCheckForTimeOut+0x46>
	taskENTER_CRITICAL();
    1f8e:	4b13      	ldr	r3, [pc, #76]	; (1fdc <xTaskCheckForTimeOut+0x5c>)
    1f90:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
    1f92:	4b13      	ldr	r3, [pc, #76]	; (1fe0 <xTaskCheckForTimeOut+0x60>)
    1f94:	681a      	ldr	r2, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    1f96:	6871      	ldr	r1, [r6, #4]
			if( *pxTicksToWait == portMAX_DELAY )
    1f98:	682b      	ldr	r3, [r5, #0]
    1f9a:	1c58      	adds	r0, r3, #1
    1f9c:	d01c      	beq.n	1fd8 <xTaskCheckForTimeOut+0x58>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    1f9e:	4811      	ldr	r0, [pc, #68]	; (1fe4 <xTaskCheckForTimeOut+0x64>)
    1fa0:	6800      	ldr	r0, [r0, #0]
    1fa2:	6834      	ldr	r4, [r6, #0]
    1fa4:	4284      	cmp	r4, r0
    1fa6:	d002      	beq.n	1fae <xTaskCheckForTimeOut+0x2e>
			xReturn = pdTRUE;
    1fa8:	2401      	movs	r4, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    1faa:	428a      	cmp	r2, r1
    1fac:	d205      	bcs.n	1fba <xTaskCheckForTimeOut+0x3a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    1fae:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    1fb0:	429a      	cmp	r2, r3
    1fb2:	d30a      	bcc.n	1fca <xTaskCheckForTimeOut+0x4a>
			*pxTicksToWait = 0;
    1fb4:	2300      	movs	r3, #0
    1fb6:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
    1fb8:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
    1fba:	4b0b      	ldr	r3, [pc, #44]	; (1fe8 <xTaskCheckForTimeOut+0x68>)
    1fbc:	4798      	blx	r3
}
    1fbe:	0020      	movs	r0, r4
    1fc0:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxTimeOut );
    1fc2:	b672      	cpsid	i
    1fc4:	e7fe      	b.n	1fc4 <xTaskCheckForTimeOut+0x44>
	configASSERT( pxTicksToWait );
    1fc6:	b672      	cpsid	i
    1fc8:	e7fe      	b.n	1fc8 <xTaskCheckForTimeOut+0x48>
			*pxTicksToWait -= xElapsedTime;
    1fca:	1a9b      	subs	r3, r3, r2
    1fcc:	602b      	str	r3, [r5, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
    1fce:	0030      	movs	r0, r6
    1fd0:	4b06      	ldr	r3, [pc, #24]	; (1fec <xTaskCheckForTimeOut+0x6c>)
    1fd2:	4798      	blx	r3
			xReturn = pdFALSE;
    1fd4:	2400      	movs	r4, #0
    1fd6:	e7f0      	b.n	1fba <xTaskCheckForTimeOut+0x3a>
				xReturn = pdFALSE;
    1fd8:	2400      	movs	r4, #0
    1fda:	e7ee      	b.n	1fba <xTaskCheckForTimeOut+0x3a>
    1fdc:	00000b41 	.word	0x00000b41
    1fe0:	20004fac 	.word	0x20004fac
    1fe4:	20004f68 	.word	0x20004f68
    1fe8:	00000b59 	.word	0x00000b59
    1fec:	00001f69 	.word	0x00001f69

00001ff0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
    1ff0:	2201      	movs	r2, #1
    1ff2:	4b01      	ldr	r3, [pc, #4]	; (1ff8 <vTaskMissedYield+0x8>)
    1ff4:	601a      	str	r2, [r3, #0]
}
    1ff6:	4770      	bx	lr
    1ff8:	20004fb0 	.word	0x20004fb0

00001ffc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
    1ffc:	4b05      	ldr	r3, [pc, #20]	; (2014 <STACK_SIZE+0x14>)
    1ffe:	681b      	ldr	r3, [r3, #0]
			xReturn = taskSCHEDULER_NOT_STARTED;
    2000:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
    2002:	2b00      	cmp	r3, #0
    2004:	d004      	beq.n	2010 <STACK_SIZE+0x10>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2006:	4b04      	ldr	r3, [pc, #16]	; (2018 <STACK_SIZE+0x18>)
    2008:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
    200a:	4243      	negs	r3, r0
    200c:	4158      	adcs	r0, r3
    200e:	0040      	lsls	r0, r0, #1
	}
    2010:	4770      	bx	lr
    2012:	46c0      	nop			; (mov r8, r8)
    2014:	20004f80 	.word	0x20004f80
    2018:	20004f2c 	.word	0x20004f2c

0000201c <xTaskPriorityDisinherit>:
	{
    201c:	b570      	push	{r4, r5, r6, lr}
    201e:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
    2020:	d02c      	beq.n	207c <xTaskPriorityDisinherit+0x60>
			configASSERT( pxTCB == pxCurrentTCB );
    2022:	4b18      	ldr	r3, [pc, #96]	; (2084 <xTaskPriorityDisinherit+0x68>)
    2024:	681b      	ldr	r3, [r3, #0]
    2026:	4298      	cmp	r0, r3
    2028:	d001      	beq.n	202e <xTaskPriorityDisinherit+0x12>
    202a:	b672      	cpsid	i
    202c:	e7fe      	b.n	202c <xTaskPriorityDisinherit+0x10>
			configASSERT( pxTCB->uxMutexesHeld );
    202e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    2030:	2b00      	cmp	r3, #0
    2032:	d101      	bne.n	2038 <xTaskPriorityDisinherit+0x1c>
    2034:	b672      	cpsid	i
    2036:	e7fe      	b.n	2036 <xTaskPriorityDisinherit+0x1a>
			( pxTCB->uxMutexesHeld )--;
    2038:	3b01      	subs	r3, #1
    203a:	64c3      	str	r3, [r0, #76]	; 0x4c
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    203c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    203e:	6c81      	ldr	r1, [r0, #72]	; 0x48
    2040:	428a      	cmp	r2, r1
    2042:	d01d      	beq.n	2080 <xTaskPriorityDisinherit+0x64>
	BaseType_t xReturn = pdFALSE;
    2044:	2000      	movs	r0, #0
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    2046:	2b00      	cmp	r3, #0
    2048:	d117      	bne.n	207a <xTaskPriorityDisinherit+0x5e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    204a:	1d25      	adds	r5, r4, #4
    204c:	0028      	movs	r0, r5
    204e:	4b0e      	ldr	r3, [pc, #56]	; (2088 <xTaskPriorityDisinherit+0x6c>)
    2050:	4798      	blx	r3
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    2052:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    2054:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2056:	2205      	movs	r2, #5
    2058:	1ad2      	subs	r2, r2, r3
    205a:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
    205c:	4a0b      	ldr	r2, [pc, #44]	; (208c <xTaskPriorityDisinherit+0x70>)
    205e:	6812      	ldr	r2, [r2, #0]
    2060:	4293      	cmp	r3, r2
    2062:	d901      	bls.n	2068 <xTaskPriorityDisinherit+0x4c>
    2064:	4a09      	ldr	r2, [pc, #36]	; (208c <xTaskPriorityDisinherit+0x70>)
    2066:	6013      	str	r3, [r2, #0]
    2068:	009a      	lsls	r2, r3, #2
    206a:	18d3      	adds	r3, r2, r3
    206c:	009b      	lsls	r3, r3, #2
    206e:	4808      	ldr	r0, [pc, #32]	; (2090 <xTaskPriorityDisinherit+0x74>)
    2070:	18c0      	adds	r0, r0, r3
    2072:	0029      	movs	r1, r5
    2074:	4b07      	ldr	r3, [pc, #28]	; (2094 <xTaskPriorityDisinherit+0x78>)
    2076:	4798      	blx	r3
					xReturn = pdTRUE;
    2078:	2001      	movs	r0, #1
	}
    207a:	bd70      	pop	{r4, r5, r6, pc}
	BaseType_t xReturn = pdFALSE;
    207c:	2000      	movs	r0, #0
    207e:	e7fc      	b.n	207a <xTaskPriorityDisinherit+0x5e>
    2080:	2000      	movs	r0, #0
    2082:	e7fa      	b.n	207a <xTaskPriorityDisinherit+0x5e>
    2084:	20004eb0 	.word	0x20004eb0
    2088:	0000106f 	.word	0x0000106f
    208c:	20004f34 	.word	0x20004f34
    2090:	20004ebc 	.word	0x20004ebc
    2094:	00001029 	.word	0x00001029

00002098 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    2098:	b510      	push	{r4, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    209a:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    209c:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
    209e:	4291      	cmp	r1, r2
    20a0:	d80b      	bhi.n	20ba <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    20a2:	1ad2      	subs	r2, r2, r3
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    20a4:	2401      	movs	r4, #1
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    20a6:	6983      	ldr	r3, [r0, #24]
    20a8:	429a      	cmp	r2, r3
    20aa:	d211      	bcs.n	20d0 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    20ac:	1d01      	adds	r1, r0, #4
    20ae:	4b09      	ldr	r3, [pc, #36]	; (20d4 <prvInsertTimerInActiveList+0x3c>)
    20b0:	6818      	ldr	r0, [r3, #0]
    20b2:	4b09      	ldr	r3, [pc, #36]	; (20d8 <prvInsertTimerInActiveList+0x40>)
    20b4:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
    20b6:	2400      	movs	r4, #0
    20b8:	e00a      	b.n	20d0 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    20ba:	429a      	cmp	r2, r3
    20bc:	d202      	bcs.n	20c4 <prvInsertTimerInActiveList+0x2c>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    20be:	2401      	movs	r4, #1
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    20c0:	4299      	cmp	r1, r3
    20c2:	d205      	bcs.n	20d0 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    20c4:	1d01      	adds	r1, r0, #4
    20c6:	4b05      	ldr	r3, [pc, #20]	; (20dc <prvInsertTimerInActiveList+0x44>)
    20c8:	6818      	ldr	r0, [r3, #0]
    20ca:	4b03      	ldr	r3, [pc, #12]	; (20d8 <prvInsertTimerInActiveList+0x40>)
    20cc:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
    20ce:	2400      	movs	r4, #0
		}
	}

	return xProcessTimerNow;
}
    20d0:	0020      	movs	r0, r4
    20d2:	bd10      	pop	{r4, pc}
    20d4:	20004fb8 	.word	0x20004fb8
    20d8:	00001041 	.word	0x00001041
    20dc:	20004fb4 	.word	0x20004fb4

000020e0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    20e0:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    20e2:	4b10      	ldr	r3, [pc, #64]	; (2124 <prvCheckForValidListAndQueue+0x44>)
    20e4:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    20e6:	4b10      	ldr	r3, [pc, #64]	; (2128 <prvCheckForValidListAndQueue+0x48>)
    20e8:	681b      	ldr	r3, [r3, #0]
    20ea:	2b00      	cmp	r3, #0
    20ec:	d002      	beq.n	20f4 <prvCheckForValidListAndQueue+0x14>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    20ee:	4b0f      	ldr	r3, [pc, #60]	; (212c <prvCheckForValidListAndQueue+0x4c>)
    20f0:	4798      	blx	r3
}
    20f2:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
    20f4:	4d0e      	ldr	r5, [pc, #56]	; (2130 <prvCheckForValidListAndQueue+0x50>)
    20f6:	0028      	movs	r0, r5
    20f8:	4e0e      	ldr	r6, [pc, #56]	; (2134 <prvCheckForValidListAndQueue+0x54>)
    20fa:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
    20fc:	4c0e      	ldr	r4, [pc, #56]	; (2138 <prvCheckForValidListAndQueue+0x58>)
    20fe:	0020      	movs	r0, r4
    2100:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
    2102:	4b0e      	ldr	r3, [pc, #56]	; (213c <prvCheckForValidListAndQueue+0x5c>)
    2104:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
    2106:	4b0e      	ldr	r3, [pc, #56]	; (2140 <prvCheckForValidListAndQueue+0x60>)
    2108:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    210a:	2200      	movs	r2, #0
    210c:	2110      	movs	r1, #16
    210e:	2005      	movs	r0, #5
    2110:	4b0c      	ldr	r3, [pc, #48]	; (2144 <prvCheckForValidListAndQueue+0x64>)
    2112:	4798      	blx	r3
    2114:	4b04      	ldr	r3, [pc, #16]	; (2128 <prvCheckForValidListAndQueue+0x48>)
    2116:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
    2118:	2800      	cmp	r0, #0
    211a:	d0e8      	beq.n	20ee <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
    211c:	490a      	ldr	r1, [pc, #40]	; (2148 <prvCheckForValidListAndQueue+0x68>)
    211e:	4b0b      	ldr	r3, [pc, #44]	; (214c <prvCheckForValidListAndQueue+0x6c>)
    2120:	4798      	blx	r3
    2122:	e7e4      	b.n	20ee <prvCheckForValidListAndQueue+0xe>
    2124:	00000b41 	.word	0x00000b41
    2128:	20004fe8 	.word	0x20004fe8
    212c:	00000b59 	.word	0x00000b59
    2130:	20004fbc 	.word	0x20004fbc
    2134:	0000100d 	.word	0x0000100d
    2138:	20004fd0 	.word	0x20004fd0
    213c:	20004fb4 	.word	0x20004fb4
    2140:	20004fb8 	.word	0x20004fb8
    2144:	000012ed 	.word	0x000012ed
    2148:	00004f34 	.word	0x00004f34
    214c:	000016e9 	.word	0x000016e9

00002150 <xTimerCreateTimerTask>:
{
    2150:	b510      	push	{r4, lr}
    2152:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
    2154:	4b0b      	ldr	r3, [pc, #44]	; (2184 <xTimerCreateTimerTask+0x34>)
    2156:	4798      	blx	r3
	if( xTimerQueue != NULL )
    2158:	4b0b      	ldr	r3, [pc, #44]	; (2188 <xTimerCreateTimerTask+0x38>)
    215a:	681b      	ldr	r3, [r3, #0]
    215c:	2b00      	cmp	r3, #0
    215e:	d00e      	beq.n	217e <xTimerCreateTimerTask+0x2e>
			xReturn = xTaskCreate(	prvTimerTask,
    2160:	4b0a      	ldr	r3, [pc, #40]	; (218c <xTimerCreateTimerTask+0x3c>)
    2162:	9301      	str	r3, [sp, #4]
    2164:	2304      	movs	r3, #4
    2166:	9300      	str	r3, [sp, #0]
    2168:	2300      	movs	r3, #0
    216a:	2282      	movs	r2, #130	; 0x82
    216c:	0052      	lsls	r2, r2, #1
    216e:	4908      	ldr	r1, [pc, #32]	; (2190 <xTimerCreateTimerTask+0x40>)
    2170:	4808      	ldr	r0, [pc, #32]	; (2194 <xTimerCreateTimerTask+0x44>)
    2172:	4c09      	ldr	r4, [pc, #36]	; (2198 <xTimerCreateTimerTask+0x48>)
    2174:	47a0      	blx	r4
	configASSERT( xReturn );
    2176:	2800      	cmp	r0, #0
    2178:	d001      	beq.n	217e <xTimerCreateTimerTask+0x2e>
}
    217a:	b002      	add	sp, #8
    217c:	bd10      	pop	{r4, pc}
	configASSERT( xReturn );
    217e:	b672      	cpsid	i
    2180:	e7fe      	b.n	2180 <xTimerCreateTimerTask+0x30>
    2182:	46c0      	nop			; (mov r8, r8)
    2184:	000020e1 	.word	0x000020e1
    2188:	20004fe8 	.word	0x20004fe8
    218c:	20004fec 	.word	0x20004fec
    2190:	00004f3c 	.word	0x00004f3c
    2194:	000022c1 	.word	0x000022c1
    2198:	000018b9 	.word	0x000018b9

0000219c <xTimerGenericCommand>:
{
    219c:	b530      	push	{r4, r5, lr}
    219e:	b085      	sub	sp, #20
    21a0:	0004      	movs	r4, r0
    21a2:	001d      	movs	r5, r3
	configASSERT( xTimer );
    21a4:	2800      	cmp	r0, #0
    21a6:	d014      	beq.n	21d2 <xTimerGenericCommand+0x36>
	if( xTimerQueue != NULL )
    21a8:	4b13      	ldr	r3, [pc, #76]	; (21f8 <xTimerGenericCommand+0x5c>)
    21aa:	6818      	ldr	r0, [r3, #0]
    21ac:	2800      	cmp	r0, #0
    21ae:	d021      	beq.n	21f4 <xTimerGenericCommand+0x58>
		xMessage.xMessageID = xCommandID;
    21b0:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    21b2:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    21b4:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    21b6:	2905      	cmp	r1, #5
    21b8:	dc15      	bgt.n	21e6 <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    21ba:	4b10      	ldr	r3, [pc, #64]	; (21fc <xTimerGenericCommand+0x60>)
    21bc:	4798      	blx	r3
    21be:	2802      	cmp	r0, #2
    21c0:	d009      	beq.n	21d6 <xTimerGenericCommand+0x3a>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    21c2:	4b0d      	ldr	r3, [pc, #52]	; (21f8 <xTimerGenericCommand+0x5c>)
    21c4:	6818      	ldr	r0, [r3, #0]
    21c6:	2300      	movs	r3, #0
    21c8:	2200      	movs	r2, #0
    21ca:	4669      	mov	r1, sp
    21cc:	4c0c      	ldr	r4, [pc, #48]	; (2200 <xTimerGenericCommand+0x64>)
    21ce:	47a0      	blx	r4
    21d0:	e00e      	b.n	21f0 <xTimerGenericCommand+0x54>
	configASSERT( xTimer );
    21d2:	b672      	cpsid	i
    21d4:	e7fe      	b.n	21d4 <xTimerGenericCommand+0x38>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    21d6:	4b08      	ldr	r3, [pc, #32]	; (21f8 <xTimerGenericCommand+0x5c>)
    21d8:	6818      	ldr	r0, [r3, #0]
    21da:	2300      	movs	r3, #0
    21dc:	9a08      	ldr	r2, [sp, #32]
    21de:	4669      	mov	r1, sp
    21e0:	4c07      	ldr	r4, [pc, #28]	; (2200 <xTimerGenericCommand+0x64>)
    21e2:	47a0      	blx	r4
    21e4:	e004      	b.n	21f0 <xTimerGenericCommand+0x54>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    21e6:	2300      	movs	r3, #0
    21e8:	002a      	movs	r2, r5
    21ea:	4669      	mov	r1, sp
    21ec:	4c05      	ldr	r4, [pc, #20]	; (2204 <xTimerGenericCommand+0x68>)
    21ee:	47a0      	blx	r4
}
    21f0:	b005      	add	sp, #20
    21f2:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
    21f4:	2000      	movs	r0, #0
	return xReturn;
    21f6:	e7fb      	b.n	21f0 <xTimerGenericCommand+0x54>
    21f8:	20004fe8 	.word	0x20004fe8
    21fc:	00001ffd 	.word	0x00001ffd
    2200:	00001339 	.word	0x00001339
    2204:	000014c5 	.word	0x000014c5

00002208 <prvSampleTimeNow>:
{
    2208:	b5f0      	push	{r4, r5, r6, r7, lr}
    220a:	46d6      	mov	lr, sl
    220c:	464f      	mov	r7, r9
    220e:	4646      	mov	r6, r8
    2210:	b5c0      	push	{r6, r7, lr}
    2212:	b082      	sub	sp, #8
    2214:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
    2216:	4b23      	ldr	r3, [pc, #140]	; (22a4 <prvSampleTimeNow+0x9c>)
    2218:	4798      	blx	r3
    221a:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
    221c:	4b22      	ldr	r3, [pc, #136]	; (22a8 <prvSampleTimeNow+0xa0>)
    221e:	681b      	ldr	r3, [r3, #0]
    2220:	4298      	cmp	r0, r3
    2222:	d317      	bcc.n	2254 <prvSampleTimeNow+0x4c>
		*pxTimerListsWereSwitched = pdFALSE;
    2224:	2300      	movs	r3, #0
    2226:	4642      	mov	r2, r8
    2228:	6013      	str	r3, [r2, #0]
	xLastTime = xTimeNow;
    222a:	4b1f      	ldr	r3, [pc, #124]	; (22a8 <prvSampleTimeNow+0xa0>)
    222c:	4652      	mov	r2, sl
    222e:	601a      	str	r2, [r3, #0]
}
    2230:	4650      	mov	r0, sl
    2232:	b002      	add	sp, #8
    2234:	bc1c      	pop	{r2, r3, r4}
    2236:	4690      	mov	r8, r2
    2238:	4699      	mov	r9, r3
    223a:	46a2      	mov	sl, r4
    223c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    223e:	2300      	movs	r3, #0
    2240:	9300      	str	r3, [sp, #0]
    2242:	003a      	movs	r2, r7
    2244:	2100      	movs	r1, #0
    2246:	0020      	movs	r0, r4
    2248:	4c18      	ldr	r4, [pc, #96]	; (22ac <prvSampleTimeNow+0xa4>)
    224a:	47a0      	blx	r4
				configASSERT( xResult );
    224c:	2800      	cmp	r0, #0
    224e:	d104      	bne.n	225a <prvSampleTimeNow+0x52>
    2250:	b672      	cpsid	i
    2252:	e7fe      	b.n	2252 <prvSampleTimeNow+0x4a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    2254:	4d16      	ldr	r5, [pc, #88]	; (22b0 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    2256:	4b17      	ldr	r3, [pc, #92]	; (22b4 <prvSampleTimeNow+0xac>)
    2258:	4699      	mov	r9, r3
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    225a:	682b      	ldr	r3, [r5, #0]
    225c:	681a      	ldr	r2, [r3, #0]
    225e:	2a00      	cmp	r2, #0
    2260:	d017      	beq.n	2292 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    2262:	68db      	ldr	r3, [r3, #12]
    2264:	681f      	ldr	r7, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    2266:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    2268:	1d26      	adds	r6, r4, #4
    226a:	0030      	movs	r0, r6
    226c:	47c8      	blx	r9
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    226e:	0020      	movs	r0, r4
    2270:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2272:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    2274:	69e3      	ldr	r3, [r4, #28]
    2276:	2b01      	cmp	r3, #1
    2278:	d1ef      	bne.n	225a <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    227a:	69a3      	ldr	r3, [r4, #24]
    227c:	18fb      	adds	r3, r7, r3
			if( xReloadTime > xNextExpireTime )
    227e:	429f      	cmp	r7, r3
    2280:	d2dd      	bcs.n	223e <prvSampleTimeNow+0x36>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    2282:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    2284:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    2286:	4b0a      	ldr	r3, [pc, #40]	; (22b0 <prvSampleTimeNow+0xa8>)
    2288:	6818      	ldr	r0, [r3, #0]
    228a:	0031      	movs	r1, r6
    228c:	4b0a      	ldr	r3, [pc, #40]	; (22b8 <prvSampleTimeNow+0xb0>)
    228e:	4798      	blx	r3
    2290:	e7e3      	b.n	225a <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
    2292:	4a0a      	ldr	r2, [pc, #40]	; (22bc <prvSampleTimeNow+0xb4>)
    2294:	4906      	ldr	r1, [pc, #24]	; (22b0 <prvSampleTimeNow+0xa8>)
    2296:	6810      	ldr	r0, [r2, #0]
    2298:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
    229a:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
    229c:	2301      	movs	r3, #1
    229e:	4642      	mov	r2, r8
    22a0:	6013      	str	r3, [r2, #0]
    22a2:	e7c2      	b.n	222a <prvSampleTimeNow+0x22>
    22a4:	00001b25 	.word	0x00001b25
    22a8:	20004fe4 	.word	0x20004fe4
    22ac:	0000219d 	.word	0x0000219d
    22b0:	20004fb4 	.word	0x20004fb4
    22b4:	0000106f 	.word	0x0000106f
    22b8:	00001041 	.word	0x00001041
    22bc:	20004fb8 	.word	0x20004fb8

000022c0 <prvTimerTask>:
{
    22c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    22c2:	b08d      	sub	sp, #52	; 0x34
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    22c4:	4f59      	ldr	r7, [pc, #356]	; (242c <prvTimerTask+0x16c>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    22c6:	4b5a      	ldr	r3, [pc, #360]	; (2430 <prvTimerTask+0x170>)
    22c8:	681b      	ldr	r3, [r3, #0]
    22ca:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
    22cc:	2a00      	cmp	r2, #0
    22ce:	d00e      	beq.n	22ee <prvTimerTask+0x2e>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    22d0:	68db      	ldr	r3, [r3, #12]
    22d2:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
    22d4:	4b57      	ldr	r3, [pc, #348]	; (2434 <prvTimerTask+0x174>)
    22d6:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    22d8:	a808      	add	r0, sp, #32
    22da:	4b57      	ldr	r3, [pc, #348]	; (2438 <prvTimerTask+0x178>)
    22dc:	4798      	blx	r3
    22de:	0005      	movs	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
    22e0:	9b08      	ldr	r3, [sp, #32]
    22e2:	2b00      	cmp	r3, #0
    22e4:	d146      	bne.n	2374 <prvTimerTask+0xb4>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    22e6:	42a0      	cmp	r0, r4
    22e8:	d21d      	bcs.n	2326 <prvTimerTask+0x66>
    22ea:	2200      	movs	r2, #0
    22ec:	e00f      	b.n	230e <prvTimerTask+0x4e>
	vTaskSuspendAll();
    22ee:	4b51      	ldr	r3, [pc, #324]	; (2434 <prvTimerTask+0x174>)
    22f0:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    22f2:	a808      	add	r0, sp, #32
    22f4:	4b50      	ldr	r3, [pc, #320]	; (2438 <prvTimerTask+0x178>)
    22f6:	4798      	blx	r3
    22f8:	0005      	movs	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
    22fa:	9b08      	ldr	r3, [sp, #32]
    22fc:	2b00      	cmp	r3, #0
    22fe:	d139      	bne.n	2374 <prvTimerTask+0xb4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
    2300:	4b4e      	ldr	r3, [pc, #312]	; (243c <prvTimerTask+0x17c>)
    2302:	681b      	ldr	r3, [r3, #0]
    2304:	681b      	ldr	r3, [r3, #0]
    2306:	425a      	negs	r2, r3
    2308:	415a      	adcs	r2, r3
    230a:	b2d2      	uxtb	r2, r2
    230c:	2400      	movs	r4, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
    230e:	1b61      	subs	r1, r4, r5
    2310:	4b4b      	ldr	r3, [pc, #300]	; (2440 <prvTimerTask+0x180>)
    2312:	6818      	ldr	r0, [r3, #0]
    2314:	4b4b      	ldr	r3, [pc, #300]	; (2444 <prvTimerTask+0x184>)
    2316:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    2318:	4b4b      	ldr	r3, [pc, #300]	; (2448 <prvTimerTask+0x188>)
    231a:	4798      	blx	r3
    231c:	2800      	cmp	r0, #0
    231e:	d026      	beq.n	236e <prvTimerTask+0xae>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    2320:	4d47      	ldr	r5, [pc, #284]	; (2440 <prvTimerTask+0x180>)
    2322:	4c4a      	ldr	r4, [pc, #296]	; (244c <prvTimerTask+0x18c>)
    2324:	e036      	b.n	2394 <prvTimerTask+0xd4>
				( void ) xTaskResumeAll();
    2326:	4b48      	ldr	r3, [pc, #288]	; (2448 <prvTimerTask+0x188>)
    2328:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    232a:	4b41      	ldr	r3, [pc, #260]	; (2430 <prvTimerTask+0x170>)
    232c:	681b      	ldr	r3, [r3, #0]
    232e:	68db      	ldr	r3, [r3, #12]
    2330:	68de      	ldr	r6, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    2332:	1d30      	adds	r0, r6, #4
    2334:	4b3d      	ldr	r3, [pc, #244]	; (242c <prvTimerTask+0x16c>)
    2336:	4798      	blx	r3
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    2338:	69f3      	ldr	r3, [r6, #28]
    233a:	2b01      	cmp	r3, #1
    233c:	d003      	beq.n	2346 <prvTimerTask+0x86>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    233e:	6a73      	ldr	r3, [r6, #36]	; 0x24
    2340:	0030      	movs	r0, r6
    2342:	4798      	blx	r3
    2344:	e7ec      	b.n	2320 <prvTimerTask+0x60>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
    2346:	69b3      	ldr	r3, [r6, #24]
    2348:	18e1      	adds	r1, r4, r3
    234a:	0023      	movs	r3, r4
    234c:	002a      	movs	r2, r5
    234e:	0030      	movs	r0, r6
    2350:	4d3f      	ldr	r5, [pc, #252]	; (2450 <prvTimerTask+0x190>)
    2352:	47a8      	blx	r5
    2354:	2800      	cmp	r0, #0
    2356:	d0f2      	beq.n	233e <prvTimerTask+0x7e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    2358:	2300      	movs	r3, #0
    235a:	9300      	str	r3, [sp, #0]
    235c:	0022      	movs	r2, r4
    235e:	2100      	movs	r1, #0
    2360:	0030      	movs	r0, r6
    2362:	4c3c      	ldr	r4, [pc, #240]	; (2454 <prvTimerTask+0x194>)
    2364:	47a0      	blx	r4
			configASSERT( xResult );
    2366:	2800      	cmp	r0, #0
    2368:	d1e9      	bne.n	233e <prvTimerTask+0x7e>
    236a:	b672      	cpsid	i
    236c:	e7fe      	b.n	236c <prvTimerTask+0xac>
					portYIELD_WITHIN_API();
    236e:	4b3a      	ldr	r3, [pc, #232]	; (2458 <prvTimerTask+0x198>)
    2370:	4798      	blx	r3
    2372:	e7d5      	b.n	2320 <prvTimerTask+0x60>
			( void ) xTaskResumeAll();
    2374:	4b34      	ldr	r3, [pc, #208]	; (2448 <prvTimerTask+0x188>)
    2376:	4798      	blx	r3
    2378:	e7d2      	b.n	2320 <prvTimerTask+0x60>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
    237a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    237c:	9303      	str	r3, [sp, #12]
    237e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2380:	9304      	str	r3, [sp, #16]
    2382:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2384:	9305      	str	r3, [sp, #20]
    2386:	9903      	ldr	r1, [sp, #12]
    2388:	9804      	ldr	r0, [sp, #16]
    238a:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    238c:	9b08      	ldr	r3, [sp, #32]
    238e:	9303      	str	r3, [sp, #12]
    2390:	2b00      	cmp	r3, #0
    2392:	da09      	bge.n	23a8 <prvTimerTask+0xe8>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    2394:	2200      	movs	r2, #0
    2396:	a908      	add	r1, sp, #32
    2398:	6828      	ldr	r0, [r5, #0]
    239a:	47a0      	blx	r4
    239c:	2800      	cmp	r0, #0
    239e:	d092      	beq.n	22c6 <prvTimerTask+0x6>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
    23a0:	9b08      	ldr	r3, [sp, #32]
    23a2:	9303      	str	r3, [sp, #12]
    23a4:	2b00      	cmp	r3, #0
    23a6:	dbe8      	blt.n	237a <prvTimerTask+0xba>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    23a8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
    23aa:	6973      	ldr	r3, [r6, #20]
    23ac:	2b00      	cmp	r3, #0
    23ae:	d001      	beq.n	23b4 <prvTimerTask+0xf4>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    23b0:	1d30      	adds	r0, r6, #4
    23b2:	47b8      	blx	r7
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    23b4:	a807      	add	r0, sp, #28
    23b6:	4b20      	ldr	r3, [pc, #128]	; (2438 <prvTimerTask+0x178>)
    23b8:	4798      	blx	r3
			switch( xMessage.xMessageID )
    23ba:	9b08      	ldr	r3, [sp, #32]
    23bc:	2b09      	cmp	r3, #9
    23be:	d8e9      	bhi.n	2394 <prvTimerTask+0xd4>
    23c0:	009b      	lsls	r3, r3, #2
    23c2:	4a26      	ldr	r2, [pc, #152]	; (245c <prvTimerTask+0x19c>)
    23c4:	58d3      	ldr	r3, [r2, r3]
    23c6:	469f      	mov	pc, r3
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
    23c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    23ca:	69b2      	ldr	r2, [r6, #24]
    23cc:	4694      	mov	ip, r2
    23ce:	4463      	add	r3, ip
    23d0:	0019      	movs	r1, r3
    23d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    23d4:	0002      	movs	r2, r0
    23d6:	0030      	movs	r0, r6
    23d8:	4c1d      	ldr	r4, [pc, #116]	; (2450 <prvTimerTask+0x190>)
    23da:	47a0      	blx	r4
    23dc:	2800      	cmp	r0, #0
    23de:	d0a0      	beq.n	2322 <prvTimerTask+0x62>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    23e0:	0030      	movs	r0, r6
    23e2:	6a73      	ldr	r3, [r6, #36]	; 0x24
    23e4:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    23e6:	69f3      	ldr	r3, [r6, #28]
    23e8:	2b01      	cmp	r3, #1
    23ea:	d19a      	bne.n	2322 <prvTimerTask+0x62>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    23ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
    23ee:	69b1      	ldr	r1, [r6, #24]
    23f0:	468c      	mov	ip, r1
    23f2:	4463      	add	r3, ip
    23f4:	001a      	movs	r2, r3
    23f6:	2300      	movs	r3, #0
    23f8:	9300      	str	r3, [sp, #0]
    23fa:	2100      	movs	r1, #0
    23fc:	0030      	movs	r0, r6
    23fe:	4c15      	ldr	r4, [pc, #84]	; (2454 <prvTimerTask+0x194>)
    2400:	47a0      	blx	r4
							configASSERT( xResult );
    2402:	2800      	cmp	r0, #0
    2404:	d18d      	bne.n	2322 <prvTimerTask+0x62>
    2406:	b672      	cpsid	i
    2408:	e7fe      	b.n	2408 <prvTimerTask+0x148>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    240a:	9909      	ldr	r1, [sp, #36]	; 0x24
    240c:	61b1      	str	r1, [r6, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    240e:	2900      	cmp	r1, #0
    2410:	d006      	beq.n	2420 <prvTimerTask+0x160>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    2412:	1841      	adds	r1, r0, r1
    2414:	0003      	movs	r3, r0
    2416:	0002      	movs	r2, r0
    2418:	0030      	movs	r0, r6
    241a:	4c0d      	ldr	r4, [pc, #52]	; (2450 <prvTimerTask+0x190>)
    241c:	47a0      	blx	r4
    241e:	e780      	b.n	2322 <prvTimerTask+0x62>
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    2420:	b672      	cpsid	i
    2422:	e7fe      	b.n	2422 <prvTimerTask+0x162>
						vPortFree( pxTimer );
    2424:	0030      	movs	r0, r6
    2426:	4b0e      	ldr	r3, [pc, #56]	; (2460 <prvTimerTask+0x1a0>)
    2428:	4798      	blx	r3
    242a:	e77a      	b.n	2322 <prvTimerTask+0x62>
    242c:	0000106f 	.word	0x0000106f
    2430:	20004fb4 	.word	0x20004fb4
    2434:	00001b15 	.word	0x00001b15
    2438:	00002209 	.word	0x00002209
    243c:	20004fb8 	.word	0x20004fb8
    2440:	20004fe8 	.word	0x20004fe8
    2444:	00001719 	.word	0x00001719
    2448:	00001c69 	.word	0x00001c69
    244c:	00001595 	.word	0x00001595
    2450:	00002099 	.word	0x00002099
    2454:	0000219d 	.word	0x0000219d
    2458:	00000b29 	.word	0x00000b29
    245c:	00004f0c 	.word	0x00004f0c
    2460:	00000d09 	.word	0x00000d09

00002464 <wdt_set_config>:
	return STATUS_OK;
}
#else
enum status_code wdt_set_config(
		const struct wdt_conf *const config)
{
    2464:	b510      	push	{r4, lr}
    2466:	b082      	sub	sp, #8
    2468:	0004      	movs	r4, r0
			PM->APBAMASK.reg |= mask;
    246a:	4a39      	ldr	r2, [pc, #228]	; (2550 <wdt_set_config+0xec>)
    246c:	6993      	ldr	r3, [r2, #24]
    246e:	2110      	movs	r1, #16
    2470:	430b      	orrs	r3, r1
    2472:	6193      	str	r3, [r2, #24]
	Wdt *const WDT_module = WDT;

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (WDT_module->CTRLA.reg & WDT_CTRLA_ALWAYSON);
#else
	return (WDT_module->CTRL.reg & WDT_CTRL_ALWAYSON);
    2474:	4b37      	ldr	r3, [pc, #220]	; (2554 <wdt_set_config+0xf0>)
    2476:	781b      	ldrb	r3, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_WDT);

	/* Check of the Watchdog has been locked to be always on, if so, abort */
	if (wdt_is_locked()) {
    2478:	b25b      	sxtb	r3, r3
		return STATUS_ERR_IO;
    247a:	2010      	movs	r0, #16
	if (wdt_is_locked()) {
    247c:	2b00      	cmp	r3, #0
    247e:	db03      	blt.n	2488 <wdt_set_config+0x24>
	}

	/* Check for an invalid timeout period, abort if found */
	if (config->timeout_period == WDT_PERIOD_NONE) {
    2480:	78e3      	ldrb	r3, [r4, #3]
		return STATUS_ERR_INVALID_ARG;
    2482:	3007      	adds	r0, #7
	if (config->timeout_period == WDT_PERIOD_NONE) {
    2484:	2b00      	cmp	r3, #0
    2486:	d101      	bne.n	248c <wdt_set_config+0x28>
	while (wdt_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}

	return STATUS_OK;
}
    2488:	b002      	add	sp, #8
    248a:	bd10      	pop	{r4, pc}
	if ((config->timeout_period < config->window_period) ||
    248c:	7922      	ldrb	r2, [r4, #4]
    248e:	429a      	cmp	r2, r3
    2490:	d8fa      	bhi.n	2488 <wdt_set_config+0x24>
    2492:	7962      	ldrb	r2, [r4, #5]
    2494:	429a      	cmp	r2, r3
    2496:	d8f7      	bhi.n	2488 <wdt_set_config+0x24>
	WDT_module->CTRL.reg &= ~WDT_CTRL_ENABLE;
    2498:	4a2e      	ldr	r2, [pc, #184]	; (2554 <wdt_set_config+0xf0>)
    249a:	7813      	ldrb	r3, [r2, #0]
    249c:	390e      	subs	r1, #14
    249e:	438b      	bics	r3, r1
    24a0:	7013      	strb	r3, [r2, #0]
	if (WDT_module->STATUS.reg & WDT_STATUS_SYNCBUSY) {
    24a2:	79d3      	ldrb	r3, [r2, #7]
	while (wdt_is_syncing()) {
    24a4:	b25b      	sxtb	r3, r3
    24a6:	2b00      	cmp	r3, #0
    24a8:	dbfb      	blt.n	24a2 <wdt_set_config+0x3e>
	if(config->enable == false) {
    24aa:	7863      	ldrb	r3, [r4, #1]
		return STATUS_OK;
    24ac:	2000      	movs	r0, #0
	if(config->enable == false) {
    24ae:	2b00      	cmp	r3, #0
    24b0:	d0ea      	beq.n	2488 <wdt_set_config+0x24>
	gclk_chan_conf.source_generator = config->clock_source;
    24b2:	a901      	add	r1, sp, #4
    24b4:	78a3      	ldrb	r3, [r4, #2]
    24b6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(WDT_GCLK_ID, &gclk_chan_conf);
    24b8:	3003      	adds	r0, #3
    24ba:	4b27      	ldr	r3, [pc, #156]	; (2558 <wdt_set_config+0xf4>)
    24bc:	4798      	blx	r3
	system_gclk_chan_enable(WDT_GCLK_ID);
    24be:	2003      	movs	r0, #3
    24c0:	4b26      	ldr	r3, [pc, #152]	; (255c <wdt_set_config+0xf8>)
    24c2:	4798      	blx	r3
	if (config->always_on) {
    24c4:	7823      	ldrb	r3, [r4, #0]
    24c6:	2b00      	cmp	r3, #0
    24c8:	d127      	bne.n	251a <wdt_set_config+0xb6>
	new_config |= (config->timeout_period - 1) << WDT_CONFIG_PER_Pos;
    24ca:	78e3      	ldrb	r3, [r4, #3]
    24cc:	3b01      	subs	r3, #1
	if (config->window_period != WDT_PERIOD_NONE) {
    24ce:	7922      	ldrb	r2, [r4, #4]
    24d0:	2a00      	cmp	r2, #0
    24d2:	d026      	beq.n	2522 <wdt_set_config+0xbe>
		WDT_module->CTRL.reg |= WDT_CTRL_WEN;
    24d4:	491f      	ldr	r1, [pc, #124]	; (2554 <wdt_set_config+0xf0>)
    24d6:	780a      	ldrb	r2, [r1, #0]
    24d8:	2004      	movs	r0, #4
    24da:	4302      	orrs	r2, r0
    24dc:	700a      	strb	r2, [r1, #0]
		new_config |= (config->window_period - 1) << WDT_CONFIG_WINDOW_Pos;
    24de:	7922      	ldrb	r2, [r4, #4]
    24e0:	3a01      	subs	r2, #1
    24e2:	4082      	lsls	r2, r0
    24e4:	4313      	orrs	r3, r2
    24e6:	491b      	ldr	r1, [pc, #108]	; (2554 <wdt_set_config+0xf0>)
    24e8:	79ca      	ldrb	r2, [r1, #7]
	while (wdt_is_syncing()) {
    24ea:	b252      	sxtb	r2, r2
    24ec:	2a00      	cmp	r2, #0
    24ee:	dbfb      	blt.n	24e8 <wdt_set_config+0x84>
	WDT_module->CONFIG.reg = new_config;
    24f0:	b2db      	uxtb	r3, r3
    24f2:	4a18      	ldr	r2, [pc, #96]	; (2554 <wdt_set_config+0xf0>)
    24f4:	7053      	strb	r3, [r2, #1]
	if (config->early_warning_period != WDT_PERIOD_NONE) {
    24f6:	7963      	ldrb	r3, [r4, #5]
    24f8:	2b00      	cmp	r3, #0
    24fa:	d118      	bne.n	252e <wdt_set_config+0xca>
	if (config->always_on) {
    24fc:	7823      	ldrb	r3, [r4, #0]
    24fe:	2b00      	cmp	r3, #0
    2500:	d01f      	beq.n	2542 <wdt_set_config+0xde>
		WDT_module->CTRL.reg |= WDT_CTRL_ALWAYSON;
    2502:	4a14      	ldr	r2, [pc, #80]	; (2554 <wdt_set_config+0xf0>)
    2504:	7813      	ldrb	r3, [r2, #0]
    2506:	2180      	movs	r1, #128	; 0x80
    2508:	430b      	orrs	r3, r1
    250a:	7013      	strb	r3, [r2, #0]
    250c:	4a11      	ldr	r2, [pc, #68]	; (2554 <wdt_set_config+0xf0>)
    250e:	79d3      	ldrb	r3, [r2, #7]
	while (wdt_is_syncing()) {
    2510:	b25b      	sxtb	r3, r3
    2512:	2b00      	cmp	r3, #0
    2514:	dbfb      	blt.n	250e <wdt_set_config+0xaa>
	return STATUS_OK;
    2516:	2000      	movs	r0, #0
    2518:	e7b6      	b.n	2488 <wdt_set_config+0x24>
		system_gclk_chan_lock(WDT_GCLK_ID);
    251a:	2003      	movs	r0, #3
    251c:	4b10      	ldr	r3, [pc, #64]	; (2560 <wdt_set_config+0xfc>)
    251e:	4798      	blx	r3
    2520:	e7d3      	b.n	24ca <wdt_set_config+0x66>
		WDT_module->CTRL.reg &= ~WDT_CTRL_WEN;
    2522:	490c      	ldr	r1, [pc, #48]	; (2554 <wdt_set_config+0xf0>)
    2524:	780a      	ldrb	r2, [r1, #0]
    2526:	2004      	movs	r0, #4
    2528:	4382      	bics	r2, r0
    252a:	700a      	strb	r2, [r1, #0]
    252c:	e7db      	b.n	24e6 <wdt_set_config+0x82>
    252e:	0011      	movs	r1, r2
    2530:	79ca      	ldrb	r2, [r1, #7]
		while (wdt_is_syncing()) {
    2532:	b252      	sxtb	r2, r2
    2534:	2a00      	cmp	r2, #0
    2536:	dbfb      	blt.n	2530 <wdt_set_config+0xcc>
			= (config->early_warning_period - 1) << WDT_EWCTRL_EWOFFSET_Pos;
    2538:	3b01      	subs	r3, #1
    253a:	b2db      	uxtb	r3, r3
    253c:	4a05      	ldr	r2, [pc, #20]	; (2554 <wdt_set_config+0xf0>)
    253e:	7093      	strb	r3, [r2, #2]
    2540:	e7dc      	b.n	24fc <wdt_set_config+0x98>
		WDT_module->CTRL.reg |= WDT_CTRL_ENABLE;
    2542:	4a04      	ldr	r2, [pc, #16]	; (2554 <wdt_set_config+0xf0>)
    2544:	7813      	ldrb	r3, [r2, #0]
    2546:	2102      	movs	r1, #2
    2548:	430b      	orrs	r3, r1
    254a:	7013      	strb	r3, [r2, #0]
    254c:	e7de      	b.n	250c <wdt_set_config+0xa8>
    254e:	46c0      	nop			; (mov r8, r8)
    2550:	40000400 	.word	0x40000400
    2554:	40001000 	.word	0x40001000
    2558:	0000319d 	.word	0x0000319d
    255c:	00003111 	.word	0x00003111
    2560:	000031b9 	.word	0x000031b9

00002564 <wdt_reset_count>:
void wdt_reset_count(void)
{
	Wdt *const WDT_module = WDT;

	/* Disable the Watchdog module */
	WDT_module->CLEAR.reg = WDT_CLEAR_CLEAR_KEY;
    2564:	22a5      	movs	r2, #165	; 0xa5
    2566:	4b04      	ldr	r3, [pc, #16]	; (2578 <wdt_reset_count+0x14>)
    2568:	721a      	strb	r2, [r3, #8]
    256a:	001a      	movs	r2, r3
    256c:	79d3      	ldrb	r3, [r2, #7]

	while (wdt_is_syncing()) {
    256e:	b25b      	sxtb	r3, r3
    2570:	2b00      	cmp	r3, #0
    2572:	dbfb      	blt.n	256c <wdt_reset_count+0x8>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    2574:	4770      	bx	lr
    2576:	46c0      	nop			; (mov r8, r8)
    2578:	40001000 	.word	0x40001000

0000257c <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    257c:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    257e:	2201      	movs	r2, #1
    2580:	4b03      	ldr	r3, [pc, #12]	; (2590 <WDT_Handler+0x14>)
    2582:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    2584:	4b03      	ldr	r3, [pc, #12]	; (2594 <WDT_Handler+0x18>)
    2586:	681b      	ldr	r3, [r3, #0]
    2588:	2b00      	cmp	r3, #0
    258a:	d000      	beq.n	258e <WDT_Handler+0x12>
		wdt_early_warning_callback();
    258c:	4798      	blx	r3
	}
}
    258e:	bd10      	pop	{r4, pc}
    2590:	40001000 	.word	0x40001000
    2594:	20005074 	.word	0x20005074

00002598 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    2598:	b510      	push	{r4, lr}
    259a:	b082      	sub	sp, #8
    259c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    259e:	4b0e      	ldr	r3, [pc, #56]	; (25d8 <sercom_set_gclk_generator+0x40>)
    25a0:	781b      	ldrb	r3, [r3, #0]
    25a2:	2b00      	cmp	r3, #0
    25a4:	d007      	beq.n	25b6 <sercom_set_gclk_generator+0x1e>
    25a6:	2900      	cmp	r1, #0
    25a8:	d105      	bne.n	25b6 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    25aa:	4b0b      	ldr	r3, [pc, #44]	; (25d8 <sercom_set_gclk_generator+0x40>)
    25ac:	785b      	ldrb	r3, [r3, #1]
    25ae:	4283      	cmp	r3, r0
    25b0:	d010      	beq.n	25d4 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    25b2:	201d      	movs	r0, #29
    25b4:	e00c      	b.n	25d0 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    25b6:	a901      	add	r1, sp, #4
    25b8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    25ba:	2013      	movs	r0, #19
    25bc:	4b07      	ldr	r3, [pc, #28]	; (25dc <sercom_set_gclk_generator+0x44>)
    25be:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    25c0:	2013      	movs	r0, #19
    25c2:	4b07      	ldr	r3, [pc, #28]	; (25e0 <sercom_set_gclk_generator+0x48>)
    25c4:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    25c6:	4b04      	ldr	r3, [pc, #16]	; (25d8 <sercom_set_gclk_generator+0x40>)
    25c8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    25ca:	2201      	movs	r2, #1
    25cc:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    25ce:	2000      	movs	r0, #0
}
    25d0:	b002      	add	sp, #8
    25d2:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    25d4:	2000      	movs	r0, #0
    25d6:	e7fb      	b.n	25d0 <sercom_set_gclk_generator+0x38>
    25d8:	20004ff0 	.word	0x20004ff0
    25dc:	0000319d 	.word	0x0000319d
    25e0:	00003111 	.word	0x00003111

000025e4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    25e4:	4b40      	ldr	r3, [pc, #256]	; (26e8 <_sercom_get_default_pad+0x104>)
    25e6:	4298      	cmp	r0, r3
    25e8:	d031      	beq.n	264e <_sercom_get_default_pad+0x6a>
    25ea:	d90a      	bls.n	2602 <_sercom_get_default_pad+0x1e>
    25ec:	4b3f      	ldr	r3, [pc, #252]	; (26ec <_sercom_get_default_pad+0x108>)
    25ee:	4298      	cmp	r0, r3
    25f0:	d04d      	beq.n	268e <_sercom_get_default_pad+0xaa>
    25f2:	4b3f      	ldr	r3, [pc, #252]	; (26f0 <_sercom_get_default_pad+0x10c>)
    25f4:	4298      	cmp	r0, r3
    25f6:	d05a      	beq.n	26ae <_sercom_get_default_pad+0xca>
    25f8:	4b3e      	ldr	r3, [pc, #248]	; (26f4 <_sercom_get_default_pad+0x110>)
    25fa:	4298      	cmp	r0, r3
    25fc:	d037      	beq.n	266e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    25fe:	2000      	movs	r0, #0
}
    2600:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    2602:	4b3d      	ldr	r3, [pc, #244]	; (26f8 <_sercom_get_default_pad+0x114>)
    2604:	4298      	cmp	r0, r3
    2606:	d00c      	beq.n	2622 <_sercom_get_default_pad+0x3e>
    2608:	4b3c      	ldr	r3, [pc, #240]	; (26fc <_sercom_get_default_pad+0x118>)
    260a:	4298      	cmp	r0, r3
    260c:	d1f7      	bne.n	25fe <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    260e:	2901      	cmp	r1, #1
    2610:	d017      	beq.n	2642 <_sercom_get_default_pad+0x5e>
    2612:	2900      	cmp	r1, #0
    2614:	d05d      	beq.n	26d2 <_sercom_get_default_pad+0xee>
    2616:	2902      	cmp	r1, #2
    2618:	d015      	beq.n	2646 <_sercom_get_default_pad+0x62>
    261a:	2903      	cmp	r1, #3
    261c:	d015      	beq.n	264a <_sercom_get_default_pad+0x66>
	return 0;
    261e:	2000      	movs	r0, #0
    2620:	e7ee      	b.n	2600 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2622:	2901      	cmp	r1, #1
    2624:	d007      	beq.n	2636 <_sercom_get_default_pad+0x52>
    2626:	2900      	cmp	r1, #0
    2628:	d051      	beq.n	26ce <_sercom_get_default_pad+0xea>
    262a:	2902      	cmp	r1, #2
    262c:	d005      	beq.n	263a <_sercom_get_default_pad+0x56>
    262e:	2903      	cmp	r1, #3
    2630:	d005      	beq.n	263e <_sercom_get_default_pad+0x5a>
	return 0;
    2632:	2000      	movs	r0, #0
    2634:	e7e4      	b.n	2600 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2636:	4832      	ldr	r0, [pc, #200]	; (2700 <_sercom_get_default_pad+0x11c>)
    2638:	e7e2      	b.n	2600 <_sercom_get_default_pad+0x1c>
    263a:	4832      	ldr	r0, [pc, #200]	; (2704 <_sercom_get_default_pad+0x120>)
    263c:	e7e0      	b.n	2600 <_sercom_get_default_pad+0x1c>
    263e:	4832      	ldr	r0, [pc, #200]	; (2708 <_sercom_get_default_pad+0x124>)
    2640:	e7de      	b.n	2600 <_sercom_get_default_pad+0x1c>
    2642:	4832      	ldr	r0, [pc, #200]	; (270c <_sercom_get_default_pad+0x128>)
    2644:	e7dc      	b.n	2600 <_sercom_get_default_pad+0x1c>
    2646:	4832      	ldr	r0, [pc, #200]	; (2710 <_sercom_get_default_pad+0x12c>)
    2648:	e7da      	b.n	2600 <_sercom_get_default_pad+0x1c>
    264a:	4832      	ldr	r0, [pc, #200]	; (2714 <_sercom_get_default_pad+0x130>)
    264c:	e7d8      	b.n	2600 <_sercom_get_default_pad+0x1c>
    264e:	2901      	cmp	r1, #1
    2650:	d007      	beq.n	2662 <_sercom_get_default_pad+0x7e>
    2652:	2900      	cmp	r1, #0
    2654:	d03f      	beq.n	26d6 <_sercom_get_default_pad+0xf2>
    2656:	2902      	cmp	r1, #2
    2658:	d005      	beq.n	2666 <_sercom_get_default_pad+0x82>
    265a:	2903      	cmp	r1, #3
    265c:	d005      	beq.n	266a <_sercom_get_default_pad+0x86>
	return 0;
    265e:	2000      	movs	r0, #0
    2660:	e7ce      	b.n	2600 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2662:	482d      	ldr	r0, [pc, #180]	; (2718 <_sercom_get_default_pad+0x134>)
    2664:	e7cc      	b.n	2600 <_sercom_get_default_pad+0x1c>
    2666:	482d      	ldr	r0, [pc, #180]	; (271c <_sercom_get_default_pad+0x138>)
    2668:	e7ca      	b.n	2600 <_sercom_get_default_pad+0x1c>
    266a:	482d      	ldr	r0, [pc, #180]	; (2720 <_sercom_get_default_pad+0x13c>)
    266c:	e7c8      	b.n	2600 <_sercom_get_default_pad+0x1c>
    266e:	2901      	cmp	r1, #1
    2670:	d007      	beq.n	2682 <_sercom_get_default_pad+0x9e>
    2672:	2900      	cmp	r1, #0
    2674:	d031      	beq.n	26da <_sercom_get_default_pad+0xf6>
    2676:	2902      	cmp	r1, #2
    2678:	d005      	beq.n	2686 <_sercom_get_default_pad+0xa2>
    267a:	2903      	cmp	r1, #3
    267c:	d005      	beq.n	268a <_sercom_get_default_pad+0xa6>
	return 0;
    267e:	2000      	movs	r0, #0
    2680:	e7be      	b.n	2600 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2682:	4828      	ldr	r0, [pc, #160]	; (2724 <_sercom_get_default_pad+0x140>)
    2684:	e7bc      	b.n	2600 <_sercom_get_default_pad+0x1c>
    2686:	4828      	ldr	r0, [pc, #160]	; (2728 <_sercom_get_default_pad+0x144>)
    2688:	e7ba      	b.n	2600 <_sercom_get_default_pad+0x1c>
    268a:	4828      	ldr	r0, [pc, #160]	; (272c <_sercom_get_default_pad+0x148>)
    268c:	e7b8      	b.n	2600 <_sercom_get_default_pad+0x1c>
    268e:	2901      	cmp	r1, #1
    2690:	d007      	beq.n	26a2 <_sercom_get_default_pad+0xbe>
    2692:	2900      	cmp	r1, #0
    2694:	d023      	beq.n	26de <_sercom_get_default_pad+0xfa>
    2696:	2902      	cmp	r1, #2
    2698:	d005      	beq.n	26a6 <_sercom_get_default_pad+0xc2>
    269a:	2903      	cmp	r1, #3
    269c:	d005      	beq.n	26aa <_sercom_get_default_pad+0xc6>
	return 0;
    269e:	2000      	movs	r0, #0
    26a0:	e7ae      	b.n	2600 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    26a2:	4823      	ldr	r0, [pc, #140]	; (2730 <_sercom_get_default_pad+0x14c>)
    26a4:	e7ac      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26a6:	4823      	ldr	r0, [pc, #140]	; (2734 <_sercom_get_default_pad+0x150>)
    26a8:	e7aa      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26aa:	4823      	ldr	r0, [pc, #140]	; (2738 <_sercom_get_default_pad+0x154>)
    26ac:	e7a8      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26ae:	2901      	cmp	r1, #1
    26b0:	d007      	beq.n	26c2 <_sercom_get_default_pad+0xde>
    26b2:	2900      	cmp	r1, #0
    26b4:	d015      	beq.n	26e2 <_sercom_get_default_pad+0xfe>
    26b6:	2902      	cmp	r1, #2
    26b8:	d005      	beq.n	26c6 <_sercom_get_default_pad+0xe2>
    26ba:	2903      	cmp	r1, #3
    26bc:	d005      	beq.n	26ca <_sercom_get_default_pad+0xe6>
	return 0;
    26be:	2000      	movs	r0, #0
    26c0:	e79e      	b.n	2600 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    26c2:	481e      	ldr	r0, [pc, #120]	; (273c <_sercom_get_default_pad+0x158>)
    26c4:	e79c      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26c6:	481e      	ldr	r0, [pc, #120]	; (2740 <_sercom_get_default_pad+0x15c>)
    26c8:	e79a      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26ca:	481e      	ldr	r0, [pc, #120]	; (2744 <_sercom_get_default_pad+0x160>)
    26cc:	e798      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26ce:	481e      	ldr	r0, [pc, #120]	; (2748 <_sercom_get_default_pad+0x164>)
    26d0:	e796      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26d2:	2003      	movs	r0, #3
    26d4:	e794      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26d6:	481d      	ldr	r0, [pc, #116]	; (274c <_sercom_get_default_pad+0x168>)
    26d8:	e792      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26da:	481d      	ldr	r0, [pc, #116]	; (2750 <_sercom_get_default_pad+0x16c>)
    26dc:	e790      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26de:	481d      	ldr	r0, [pc, #116]	; (2754 <_sercom_get_default_pad+0x170>)
    26e0:	e78e      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26e2:	481d      	ldr	r0, [pc, #116]	; (2758 <_sercom_get_default_pad+0x174>)
    26e4:	e78c      	b.n	2600 <_sercom_get_default_pad+0x1c>
    26e6:	46c0      	nop			; (mov r8, r8)
    26e8:	42001000 	.word	0x42001000
    26ec:	42001800 	.word	0x42001800
    26f0:	42001c00 	.word	0x42001c00
    26f4:	42001400 	.word	0x42001400
    26f8:	42000800 	.word	0x42000800
    26fc:	42000c00 	.word	0x42000c00
    2700:	00050003 	.word	0x00050003
    2704:	00060003 	.word	0x00060003
    2708:	00070003 	.word	0x00070003
    270c:	00010003 	.word	0x00010003
    2710:	001e0003 	.word	0x001e0003
    2714:	001f0003 	.word	0x001f0003
    2718:	00090003 	.word	0x00090003
    271c:	000a0003 	.word	0x000a0003
    2720:	000b0003 	.word	0x000b0003
    2724:	00110003 	.word	0x00110003
    2728:	00120003 	.word	0x00120003
    272c:	00130003 	.word	0x00130003
    2730:	000d0003 	.word	0x000d0003
    2734:	000e0003 	.word	0x000e0003
    2738:	000f0003 	.word	0x000f0003
    273c:	00170003 	.word	0x00170003
    2740:	00180003 	.word	0x00180003
    2744:	00190003 	.word	0x00190003
    2748:	00040003 	.word	0x00040003
    274c:	00080003 	.word	0x00080003
    2750:	00100003 	.word	0x00100003
    2754:	000c0003 	.word	0x000c0003
    2758:	00160003 	.word	0x00160003

0000275c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    275c:	b530      	push	{r4, r5, lr}
    275e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2760:	4b0b      	ldr	r3, [pc, #44]	; (2790 <_sercom_get_sercom_inst_index+0x34>)
    2762:	466a      	mov	r2, sp
    2764:	cb32      	ldmia	r3!, {r1, r4, r5}
    2766:	c232      	stmia	r2!, {r1, r4, r5}
    2768:	cb32      	ldmia	r3!, {r1, r4, r5}
    276a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    276c:	9b00      	ldr	r3, [sp, #0]
    276e:	4283      	cmp	r3, r0
    2770:	d00b      	beq.n	278a <_sercom_get_sercom_inst_index+0x2e>
    2772:	2301      	movs	r3, #1
    2774:	009a      	lsls	r2, r3, #2
    2776:	4669      	mov	r1, sp
    2778:	5852      	ldr	r2, [r2, r1]
    277a:	4282      	cmp	r2, r0
    277c:	d006      	beq.n	278c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    277e:	3301      	adds	r3, #1
    2780:	2b06      	cmp	r3, #6
    2782:	d1f7      	bne.n	2774 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2784:	2000      	movs	r0, #0
}
    2786:	b007      	add	sp, #28
    2788:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    278a:	2300      	movs	r3, #0
			return i;
    278c:	b2d8      	uxtb	r0, r3
    278e:	e7fa      	b.n	2786 <_sercom_get_sercom_inst_index+0x2a>
    2790:	00004f44 	.word	0x00004f44

00002794 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2794:	4770      	bx	lr
	...

00002798 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2798:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    279a:	4b0a      	ldr	r3, [pc, #40]	; (27c4 <_sercom_set_handler+0x2c>)
    279c:	781b      	ldrb	r3, [r3, #0]
    279e:	2b00      	cmp	r3, #0
    27a0:	d10c      	bne.n	27bc <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    27a2:	4f09      	ldr	r7, [pc, #36]	; (27c8 <_sercom_set_handler+0x30>)
    27a4:	4e09      	ldr	r6, [pc, #36]	; (27cc <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    27a6:	4d0a      	ldr	r5, [pc, #40]	; (27d0 <_sercom_set_handler+0x38>)
    27a8:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    27aa:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    27ac:	195a      	adds	r2, r3, r5
    27ae:	6014      	str	r4, [r2, #0]
    27b0:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    27b2:	2b18      	cmp	r3, #24
    27b4:	d1f9      	bne.n	27aa <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    27b6:	2201      	movs	r2, #1
    27b8:	4b02      	ldr	r3, [pc, #8]	; (27c4 <_sercom_set_handler+0x2c>)
    27ba:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    27bc:	0080      	lsls	r0, r0, #2
    27be:	4b02      	ldr	r3, [pc, #8]	; (27c8 <_sercom_set_handler+0x30>)
    27c0:	50c1      	str	r1, [r0, r3]
}
    27c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    27c4:	20004ff2 	.word	0x20004ff2
    27c8:	20004ff4 	.word	0x20004ff4
    27cc:	00002795 	.word	0x00002795
    27d0:	20005078 	.word	0x20005078

000027d4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    27d4:	b500      	push	{lr}
    27d6:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    27d8:	2309      	movs	r3, #9
    27da:	466a      	mov	r2, sp
    27dc:	7013      	strb	r3, [r2, #0]
    27de:	3301      	adds	r3, #1
    27e0:	7053      	strb	r3, [r2, #1]
    27e2:	3301      	adds	r3, #1
    27e4:	7093      	strb	r3, [r2, #2]
    27e6:	3301      	adds	r3, #1
    27e8:	70d3      	strb	r3, [r2, #3]
    27ea:	3301      	adds	r3, #1
    27ec:	7113      	strb	r3, [r2, #4]
    27ee:	3301      	adds	r3, #1
    27f0:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    27f2:	4b03      	ldr	r3, [pc, #12]	; (2800 <_sercom_get_interrupt_vector+0x2c>)
    27f4:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    27f6:	466b      	mov	r3, sp
    27f8:	5618      	ldrsb	r0, [r3, r0]
}
    27fa:	b003      	add	sp, #12
    27fc:	bd00      	pop	{pc}
    27fe:	46c0      	nop			; (mov r8, r8)
    2800:	0000275d 	.word	0x0000275d

00002804 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2804:	b510      	push	{r4, lr}
    2806:	4b02      	ldr	r3, [pc, #8]	; (2810 <SERCOM0_Handler+0xc>)
    2808:	681b      	ldr	r3, [r3, #0]
    280a:	2000      	movs	r0, #0
    280c:	4798      	blx	r3
    280e:	bd10      	pop	{r4, pc}
    2810:	20004ff4 	.word	0x20004ff4

00002814 <SERCOM1_Handler>:
    2814:	b510      	push	{r4, lr}
    2816:	4b02      	ldr	r3, [pc, #8]	; (2820 <SERCOM1_Handler+0xc>)
    2818:	685b      	ldr	r3, [r3, #4]
    281a:	2001      	movs	r0, #1
    281c:	4798      	blx	r3
    281e:	bd10      	pop	{r4, pc}
    2820:	20004ff4 	.word	0x20004ff4

00002824 <SERCOM2_Handler>:
    2824:	b510      	push	{r4, lr}
    2826:	4b02      	ldr	r3, [pc, #8]	; (2830 <SERCOM2_Handler+0xc>)
    2828:	689b      	ldr	r3, [r3, #8]
    282a:	2002      	movs	r0, #2
    282c:	4798      	blx	r3
    282e:	bd10      	pop	{r4, pc}
    2830:	20004ff4 	.word	0x20004ff4

00002834 <SERCOM3_Handler>:
    2834:	b510      	push	{r4, lr}
    2836:	4b02      	ldr	r3, [pc, #8]	; (2840 <SERCOM3_Handler+0xc>)
    2838:	68db      	ldr	r3, [r3, #12]
    283a:	2003      	movs	r0, #3
    283c:	4798      	blx	r3
    283e:	bd10      	pop	{r4, pc}
    2840:	20004ff4 	.word	0x20004ff4

00002844 <SERCOM4_Handler>:
    2844:	b510      	push	{r4, lr}
    2846:	4b02      	ldr	r3, [pc, #8]	; (2850 <SERCOM4_Handler+0xc>)
    2848:	691b      	ldr	r3, [r3, #16]
    284a:	2004      	movs	r0, #4
    284c:	4798      	blx	r3
    284e:	bd10      	pop	{r4, pc}
    2850:	20004ff4 	.word	0x20004ff4

00002854 <SERCOM5_Handler>:
    2854:	b510      	push	{r4, lr}
    2856:	4b02      	ldr	r3, [pc, #8]	; (2860 <SERCOM5_Handler+0xc>)
    2858:	695b      	ldr	r3, [r3, #20]
    285a:	2005      	movs	r0, #5
    285c:	4798      	blx	r3
    285e:	bd10      	pop	{r4, pc}
    2860:	20004ff4 	.word	0x20004ff4

00002864 <delay_init>:
 *
 * Not used in cycle mode.
 */
void delay_init(void)
{
}
    2864:	4770      	bx	lr
	...

00002868 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2868:	b570      	push	{r4, r5, r6, lr}
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    286a:	4bc3      	ldr	r3, [pc, #780]	; (2b78 <system_board_init+0x310>)
    286c:	2080      	movs	r0, #128	; 0x80
    286e:	6098      	str	r0, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    2870:	2447      	movs	r4, #71	; 0x47
    2872:	5d19      	ldrb	r1, [r3, r4]
    2874:	2502      	movs	r5, #2
    2876:	4329      	orrs	r1, r5
    2878:	b2c9      	uxtb	r1, r1
    287a:	5519      	strb	r1, [r3, r4]
	} else {
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    287c:	6158      	str	r0, [r3, #20]
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
    287e:	6058      	str	r0, [r3, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    2880:	5d1a      	ldrb	r2, [r3, r4]
    2882:	432a      	orrs	r2, r5
    2884:	b2d2      	uxtb	r2, r2
    2886:	551a      	strb	r2, [r3, r4]
	base->WRCONFIG.reg =
    2888:	4abc      	ldr	r2, [pc, #752]	; (2b7c <system_board_init+0x314>)
    288a:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    288c:	4abc      	ldr	r2, [pc, #752]	; (2b80 <system_board_init+0x318>)
    288e:	629a      	str	r2, [r3, #40]	; 0x28
		base->OUTCLR.reg = mask;
    2890:	6158      	str	r0, [r3, #20]
	base->WRCONFIG.reg =
    2892:	4abc      	ldr	r2, [pc, #752]	; (2b84 <system_board_init+0x31c>)
    2894:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    2896:	4abc      	ldr	r2, [pc, #752]	; (2b88 <system_board_init+0x320>)
    2898:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    289a:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    289c:	3c46      	subs	r4, #70	; 0x46
    289e:	387c      	subs	r0, #124	; 0x7c
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    28a0:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    28a2:	3301      	adds	r3, #1
    28a4:	2b20      	cmp	r3, #32
    28a6:	d00a      	beq.n	28be <system_board_init+0x56>
		if (mask & (1 << i)) {
    28a8:	0022      	movs	r2, r4
    28aa:	409a      	lsls	r2, r3
    28ac:	4210      	tst	r0, r2
    28ae:	d0f8      	beq.n	28a2 <system_board_init+0x3a>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    28b0:	4ab6      	ldr	r2, [pc, #728]	; (2b8c <system_board_init+0x324>)
    28b2:	1899      	adds	r1, r3, r2
    28b4:	780a      	ldrb	r2, [r1, #0]
    28b6:	432a      	orrs	r2, r5
    28b8:	b2d2      	uxtb	r2, r2
    28ba:	700a      	strb	r2, [r1, #0]
    28bc:	e7f1      	b.n	28a2 <system_board_init+0x3a>
	base->WRCONFIG.reg =
    28be:	4bb4      	ldr	r3, [pc, #720]	; (2b90 <system_board_init+0x328>)
    28c0:	4ab4      	ldr	r2, [pc, #720]	; (2b94 <system_board_init+0x32c>)
    28c2:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    28c4:	4ab0      	ldr	r2, [pc, #704]	; (2b88 <system_board_init+0x320>)
    28c6:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    28c8:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    28ca:	2401      	movs	r4, #1
    28cc:	2080      	movs	r0, #128	; 0x80
    28ce:	0040      	lsls	r0, r0, #1
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    28d0:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    28d2:	3301      	adds	r3, #1
    28d4:	2b20      	cmp	r3, #32
    28d6:	d00a      	beq.n	28ee <system_board_init+0x86>
		if (mask & (1 << i)) {
    28d8:	0022      	movs	r2, r4
    28da:	409a      	lsls	r2, r3
    28dc:	4202      	tst	r2, r0
    28de:	d0f8      	beq.n	28d2 <system_board_init+0x6a>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    28e0:	4aad      	ldr	r2, [pc, #692]	; (2b98 <system_board_init+0x330>)
    28e2:	1899      	adds	r1, r3, r2
    28e4:	780a      	ldrb	r2, [r1, #0]
    28e6:	432a      	orrs	r2, r5
    28e8:	b2d2      	uxtb	r2, r2
    28ea:	700a      	strb	r2, [r1, #0]
    28ec:	e7f1      	b.n	28d2 <system_board_init+0x6a>
	base->WRCONFIG.reg =
    28ee:	4ba8      	ldr	r3, [pc, #672]	; (2b90 <system_board_init+0x328>)
    28f0:	4aaa      	ldr	r2, [pc, #680]	; (2b9c <system_board_init+0x334>)
    28f2:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    28f4:	4aa4      	ldr	r2, [pc, #656]	; (2b88 <system_board_init+0x320>)
    28f6:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    28f8:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    28fa:	2401      	movs	r4, #1
    28fc:	2080      	movs	r0, #128	; 0x80
    28fe:	0080      	lsls	r0, r0, #2
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2900:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    2902:	3301      	adds	r3, #1
    2904:	2b20      	cmp	r3, #32
    2906:	d00a      	beq.n	291e <system_board_init+0xb6>
		if (mask & (1 << i)) {
    2908:	0022      	movs	r2, r4
    290a:	409a      	lsls	r2, r3
    290c:	4202      	tst	r2, r0
    290e:	d0f8      	beq.n	2902 <system_board_init+0x9a>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2910:	4aa1      	ldr	r2, [pc, #644]	; (2b98 <system_board_init+0x330>)
    2912:	1899      	adds	r1, r3, r2
    2914:	780a      	ldrb	r2, [r1, #0]
    2916:	432a      	orrs	r2, r5
    2918:	b2d2      	uxtb	r2, r2
    291a:	700a      	strb	r2, [r1, #0]
    291c:	e7f1      	b.n	2902 <system_board_init+0x9a>
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
    291e:	4b96      	ldr	r3, [pc, #600]	; (2b78 <system_board_init+0x310>)
    2920:	2080      	movs	r0, #128	; 0x80
    2922:	6058      	str	r0, [r3, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    2924:	2447      	movs	r4, #71	; 0x47
    2926:	5d19      	ldrb	r1, [r3, r4]
    2928:	2602      	movs	r6, #2
    292a:	4331      	orrs	r1, r6
    292c:	b2c9      	uxtb	r1, r1
    292e:	5519      	strb	r1, [r3, r4]
	base->WRCONFIG.reg =
    2930:	4d92      	ldr	r5, [pc, #584]	; (2b7c <system_board_init+0x314>)
    2932:	629d      	str	r5, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    2934:	4992      	ldr	r1, [pc, #584]	; (2b80 <system_board_init+0x318>)
    2936:	6299      	str	r1, [r3, #40]	; 0x28
		base->OUTCLR.reg = mask;
    2938:	6158      	str	r0, [r3, #20]
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
    293a:	6058      	str	r0, [r3, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    293c:	5d1a      	ldrb	r2, [r3, r4]
    293e:	4332      	orrs	r2, r6
    2940:	b2d2      	uxtb	r2, r2
    2942:	551a      	strb	r2, [r3, r4]
	base->WRCONFIG.reg =
    2944:	629d      	str	r5, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    2946:	6299      	str	r1, [r3, #40]	; 0x28
		base->OUTCLR.reg = mask;
    2948:	6158      	str	r0, [r3, #20]
	base->WRCONFIG.reg =
    294a:	4a95      	ldr	r2, [pc, #596]	; (2ba0 <system_board_init+0x338>)
    294c:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    294e:	4a8e      	ldr	r2, [pc, #568]	; (2b88 <system_board_init+0x320>)
    2950:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    2952:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    2954:	3c46      	subs	r4, #70	; 0x46
    2956:	3870      	subs	r0, #112	; 0x70
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2958:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    295a:	3301      	adds	r3, #1
    295c:	2b20      	cmp	r3, #32
    295e:	d00a      	beq.n	2976 <system_board_init+0x10e>
		if (mask & (1 << i)) {
    2960:	0022      	movs	r2, r4
    2962:	409a      	lsls	r2, r3
    2964:	4210      	tst	r0, r2
    2966:	d0f8      	beq.n	295a <system_board_init+0xf2>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2968:	4a88      	ldr	r2, [pc, #544]	; (2b8c <system_board_init+0x324>)
    296a:	1899      	adds	r1, r3, r2
    296c:	780a      	ldrb	r2, [r1, #0]
    296e:	432a      	orrs	r2, r5
    2970:	b2d2      	uxtb	r2, r2
    2972:	700a      	strb	r2, [r1, #0]
    2974:	e7f1      	b.n	295a <system_board_init+0xf2>
	base->WRCONFIG.reg =
    2976:	4b80      	ldr	r3, [pc, #512]	; (2b78 <system_board_init+0x310>)
    2978:	4a8a      	ldr	r2, [pc, #552]	; (2ba4 <system_board_init+0x33c>)
    297a:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    297c:	4a82      	ldr	r2, [pc, #520]	; (2b88 <system_board_init+0x320>)
    297e:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    2980:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    2982:	2401      	movs	r4, #1
    2984:	2020      	movs	r0, #32
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2986:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    2988:	3301      	adds	r3, #1
    298a:	2b20      	cmp	r3, #32
    298c:	d00a      	beq.n	29a4 <system_board_init+0x13c>
		if (mask & (1 << i)) {
    298e:	0022      	movs	r2, r4
    2990:	409a      	lsls	r2, r3
    2992:	4210      	tst	r0, r2
    2994:	d0f8      	beq.n	2988 <system_board_init+0x120>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2996:	4a7d      	ldr	r2, [pc, #500]	; (2b8c <system_board_init+0x324>)
    2998:	1899      	adds	r1, r3, r2
    299a:	780a      	ldrb	r2, [r1, #0]
    299c:	432a      	orrs	r2, r5
    299e:	b2d2      	uxtb	r2, r2
    29a0:	700a      	strb	r2, [r1, #0]
    29a2:	e7f1      	b.n	2988 <system_board_init+0x120>
	base->WRCONFIG.reg =
    29a4:	4b74      	ldr	r3, [pc, #464]	; (2b78 <system_board_init+0x310>)
    29a6:	4a80      	ldr	r2, [pc, #512]	; (2ba8 <system_board_init+0x340>)
    29a8:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    29aa:	4a77      	ldr	r2, [pc, #476]	; (2b88 <system_board_init+0x320>)
    29ac:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    29ae:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    29b0:	2401      	movs	r4, #1
    29b2:	2040      	movs	r0, #64	; 0x40
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    29b4:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    29b6:	3301      	adds	r3, #1
    29b8:	2b20      	cmp	r3, #32
    29ba:	d00a      	beq.n	29d2 <system_board_init+0x16a>
		if (mask & (1 << i)) {
    29bc:	0022      	movs	r2, r4
    29be:	409a      	lsls	r2, r3
    29c0:	4210      	tst	r0, r2
    29c2:	d0f8      	beq.n	29b6 <system_board_init+0x14e>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    29c4:	4a71      	ldr	r2, [pc, #452]	; (2b8c <system_board_init+0x324>)
    29c6:	1899      	adds	r1, r3, r2
    29c8:	780a      	ldrb	r2, [r1, #0]
    29ca:	432a      	orrs	r2, r5
    29cc:	b2d2      	uxtb	r2, r2
    29ce:	700a      	strb	r2, [r1, #0]
    29d0:	e7f1      	b.n	29b6 <system_board_init+0x14e>
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    29d2:	4b69      	ldr	r3, [pc, #420]	; (2b78 <system_board_init+0x310>)
    29d4:	2180      	movs	r1, #128	; 0x80
    29d6:	6099      	str	r1, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    29d8:	2047      	movs	r0, #71	; 0x47
    29da:	5c1a      	ldrb	r2, [r3, r0]
    29dc:	2402      	movs	r4, #2
    29de:	4322      	orrs	r2, r4
    29e0:	541a      	strb	r2, [r3, r0]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    29e2:	6159      	str	r1, [r3, #20]
	base->WRCONFIG.reg =
    29e4:	4a71      	ldr	r2, [pc, #452]	; (2bac <system_board_init+0x344>)
    29e6:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    29e8:	4a71      	ldr	r2, [pc, #452]	; (2bb0 <system_board_init+0x348>)
    29ea:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    29ec:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    29ee:	3c01      	subs	r4, #1
    29f0:	2080      	movs	r0, #128	; 0x80
    29f2:	03c0      	lsls	r0, r0, #15
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    29f4:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    29f6:	3301      	adds	r3, #1
    29f8:	2b20      	cmp	r3, #32
    29fa:	d00a      	beq.n	2a12 <system_board_init+0x1aa>
		if (mask & (1 << i)) {
    29fc:	0022      	movs	r2, r4
    29fe:	409a      	lsls	r2, r3
    2a00:	4202      	tst	r2, r0
    2a02:	d0f8      	beq.n	29f6 <system_board_init+0x18e>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2a04:	4a61      	ldr	r2, [pc, #388]	; (2b8c <system_board_init+0x324>)
    2a06:	1899      	adds	r1, r3, r2
    2a08:	780a      	ldrb	r2, [r1, #0]
    2a0a:	432a      	orrs	r2, r5
    2a0c:	b2d2      	uxtb	r2, r2
    2a0e:	700a      	strb	r2, [r1, #0]
    2a10:	e7f1      	b.n	29f6 <system_board_init+0x18e>
	base->WRCONFIG.reg =
    2a12:	4b59      	ldr	r3, [pc, #356]	; (2b78 <system_board_init+0x310>)
    2a14:	4a65      	ldr	r2, [pc, #404]	; (2bac <system_board_init+0x344>)
    2a16:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    2a18:	4a66      	ldr	r2, [pc, #408]	; (2bb4 <system_board_init+0x34c>)
    2a1a:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    2a1c:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    2a1e:	2401      	movs	r4, #1
    2a20:	2080      	movs	r0, #128	; 0x80
    2a22:	0400      	lsls	r0, r0, #16
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2a24:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    2a26:	3301      	adds	r3, #1
    2a28:	2b20      	cmp	r3, #32
    2a2a:	d00a      	beq.n	2a42 <system_board_init+0x1da>
		if (mask & (1 << i)) {
    2a2c:	0022      	movs	r2, r4
    2a2e:	409a      	lsls	r2, r3
    2a30:	4202      	tst	r2, r0
    2a32:	d0f8      	beq.n	2a26 <system_board_init+0x1be>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2a34:	4a55      	ldr	r2, [pc, #340]	; (2b8c <system_board_init+0x324>)
    2a36:	1899      	adds	r1, r3, r2
    2a38:	780a      	ldrb	r2, [r1, #0]
    2a3a:	432a      	orrs	r2, r5
    2a3c:	b2d2      	uxtb	r2, r2
    2a3e:	700a      	strb	r2, [r1, #0]
    2a40:	e7f1      	b.n	2a26 <system_board_init+0x1be>
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    2a42:	4b4d      	ldr	r3, [pc, #308]	; (2b78 <system_board_init+0x310>)
    2a44:	2180      	movs	r1, #128	; 0x80
    2a46:	6099      	str	r1, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    2a48:	2047      	movs	r0, #71	; 0x47
    2a4a:	5c1a      	ldrb	r2, [r3, r0]
    2a4c:	2402      	movs	r4, #2
    2a4e:	4322      	orrs	r2, r4
    2a50:	541a      	strb	r2, [r3, r0]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    2a52:	6159      	str	r1, [r3, #20]
	base->WRCONFIG.reg =
    2a54:	4a55      	ldr	r2, [pc, #340]	; (2bac <system_board_init+0x344>)
    2a56:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    2a58:	4a57      	ldr	r2, [pc, #348]	; (2bb8 <system_board_init+0x350>)
    2a5a:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    2a5c:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    2a5e:	3c01      	subs	r4, #1
    2a60:	2080      	movs	r0, #128	; 0x80
    2a62:	0240      	lsls	r0, r0, #9
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2a64:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    2a66:	3301      	adds	r3, #1
    2a68:	2b20      	cmp	r3, #32
    2a6a:	d00a      	beq.n	2a82 <system_board_init+0x21a>
		if (mask & (1 << i)) {
    2a6c:	0022      	movs	r2, r4
    2a6e:	409a      	lsls	r2, r3
    2a70:	4202      	tst	r2, r0
    2a72:	d0f8      	beq.n	2a66 <system_board_init+0x1fe>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2a74:	4a45      	ldr	r2, [pc, #276]	; (2b8c <system_board_init+0x324>)
    2a76:	1899      	adds	r1, r3, r2
    2a78:	780a      	ldrb	r2, [r1, #0]
    2a7a:	432a      	orrs	r2, r5
    2a7c:	b2d2      	uxtb	r2, r2
    2a7e:	700a      	strb	r2, [r1, #0]
    2a80:	e7f1      	b.n	2a66 <system_board_init+0x1fe>
	base->WRCONFIG.reg =
    2a82:	4b3d      	ldr	r3, [pc, #244]	; (2b78 <system_board_init+0x310>)
    2a84:	4a49      	ldr	r2, [pc, #292]	; (2bac <system_board_init+0x344>)
    2a86:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    2a88:	4a4c      	ldr	r2, [pc, #304]	; (2bbc <system_board_init+0x354>)
    2a8a:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    2a8c:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    2a8e:	2401      	movs	r4, #1
    2a90:	2080      	movs	r0, #128	; 0x80
    2a92:	0280      	lsls	r0, r0, #10
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2a94:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    2a96:	3301      	adds	r3, #1
    2a98:	2b20      	cmp	r3, #32
    2a9a:	d00a      	beq.n	2ab2 <system_board_init+0x24a>
		if (mask & (1 << i)) {
    2a9c:	0022      	movs	r2, r4
    2a9e:	409a      	lsls	r2, r3
    2aa0:	4202      	tst	r2, r0
    2aa2:	d0f8      	beq.n	2a96 <system_board_init+0x22e>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2aa4:	4a39      	ldr	r2, [pc, #228]	; (2b8c <system_board_init+0x324>)
    2aa6:	1899      	adds	r1, r3, r2
    2aa8:	780a      	ldrb	r2, [r1, #0]
    2aaa:	432a      	orrs	r2, r5
    2aac:	b2d2      	uxtb	r2, r2
    2aae:	700a      	strb	r2, [r1, #0]
    2ab0:	e7f1      	b.n	2a96 <system_board_init+0x22e>
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    2ab2:	4b31      	ldr	r3, [pc, #196]	; (2b78 <system_board_init+0x310>)
    2ab4:	2180      	movs	r1, #128	; 0x80
    2ab6:	0109      	lsls	r1, r1, #4
    2ab8:	6099      	str	r1, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    2aba:	204b      	movs	r0, #75	; 0x4b
    2abc:	5c1a      	ldrb	r2, [r3, r0]
    2abe:	2402      	movs	r4, #2
    2ac0:	4322      	orrs	r2, r4
    2ac2:	541a      	strb	r2, [r3, r0]
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
    2ac4:	6199      	str	r1, [r3, #24]
	base->WRCONFIG.reg =
    2ac6:	4a3e      	ldr	r2, [pc, #248]	; (2bc0 <system_board_init+0x358>)
    2ac8:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    2aca:	4a3e      	ldr	r2, [pc, #248]	; (2bc4 <system_board_init+0x35c>)
    2acc:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    2ace:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    2ad0:	3c01      	subs	r4, #1
    2ad2:	30b6      	adds	r0, #182	; 0xb6
    2ad4:	30ff      	adds	r0, #255	; 0xff
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2ad6:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    2ad8:	3301      	adds	r3, #1
    2ada:	2b20      	cmp	r3, #32
    2adc:	d00a      	beq.n	2af4 <system_board_init+0x28c>
		if (mask & (1 << i)) {
    2ade:	0022      	movs	r2, r4
    2ae0:	409a      	lsls	r2, r3
    2ae2:	4202      	tst	r2, r0
    2ae4:	d0f8      	beq.n	2ad8 <system_board_init+0x270>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2ae6:	4a29      	ldr	r2, [pc, #164]	; (2b8c <system_board_init+0x324>)
    2ae8:	1899      	adds	r1, r3, r2
    2aea:	780a      	ldrb	r2, [r1, #0]
    2aec:	432a      	orrs	r2, r5
    2aee:	b2d2      	uxtb	r2, r2
    2af0:	700a      	strb	r2, [r1, #0]
    2af2:	e7f1      	b.n	2ad8 <system_board_init+0x270>
	base->WRCONFIG.reg =
    2af4:	4b20      	ldr	r3, [pc, #128]	; (2b78 <system_board_init+0x310>)
    2af6:	4a34      	ldr	r2, [pc, #208]	; (2bc8 <system_board_init+0x360>)
    2af8:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    2afa:	4a32      	ldr	r2, [pc, #200]	; (2bc4 <system_board_init+0x35c>)
    2afc:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    2afe:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    2b00:	2401      	movs	r4, #1
    2b02:	2080      	movs	r0, #128	; 0x80
    2b04:	00c0      	lsls	r0, r0, #3
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2b06:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    2b08:	3301      	adds	r3, #1
    2b0a:	2b20      	cmp	r3, #32
    2b0c:	d00a      	beq.n	2b24 <system_board_init+0x2bc>
		if (mask & (1 << i)) {
    2b0e:	0022      	movs	r2, r4
    2b10:	409a      	lsls	r2, r3
    2b12:	4202      	tst	r2, r0
    2b14:	d0f8      	beq.n	2b08 <system_board_init+0x2a0>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2b16:	4a1d      	ldr	r2, [pc, #116]	; (2b8c <system_board_init+0x324>)
    2b18:	1899      	adds	r1, r3, r2
    2b1a:	780a      	ldrb	r2, [r1, #0]
    2b1c:	432a      	orrs	r2, r5
    2b1e:	b2d2      	uxtb	r2, r2
    2b20:	700a      	strb	r2, [r1, #0]
    2b22:	e7f1      	b.n	2b08 <system_board_init+0x2a0>
	base->WRCONFIG.reg =
    2b24:	4b14      	ldr	r3, [pc, #80]	; (2b78 <system_board_init+0x310>)
    2b26:	4a29      	ldr	r2, [pc, #164]	; (2bcc <system_board_init+0x364>)
    2b28:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    2b2a:	4a26      	ldr	r2, [pc, #152]	; (2bc4 <system_board_init+0x35c>)
    2b2c:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    2b2e:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    2b30:	2401      	movs	r4, #1
    2b32:	2080      	movs	r0, #128	; 0x80
    2b34:	0040      	lsls	r0, r0, #1
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2b36:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    2b38:	3301      	adds	r3, #1
    2b3a:	2b20      	cmp	r3, #32
    2b3c:	d00a      	beq.n	2b54 <system_board_init+0x2ec>
		if (mask & (1 << i)) {
    2b3e:	0022      	movs	r2, r4
    2b40:	409a      	lsls	r2, r3
    2b42:	4202      	tst	r2, r0
    2b44:	d0f8      	beq.n	2b38 <system_board_init+0x2d0>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    2b46:	4a11      	ldr	r2, [pc, #68]	; (2b8c <system_board_init+0x324>)
    2b48:	1899      	adds	r1, r3, r2
    2b4a:	780a      	ldrb	r2, [r1, #0]
    2b4c:	432a      	orrs	r2, r5
    2b4e:	b2d2      	uxtb	r2, r2
    2b50:	700a      	strb	r2, [r1, #0]
    2b52:	e7f1      	b.n	2b38 <system_board_init+0x2d0>
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    2b54:	4b08      	ldr	r3, [pc, #32]	; (2b78 <system_board_init+0x310>)
    2b56:	2080      	movs	r0, #128	; 0x80
    2b58:	6098      	str	r0, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    2b5a:	2447      	movs	r4, #71	; 0x47
    2b5c:	5d19      	ldrb	r1, [r3, r4]
    2b5e:	2502      	movs	r5, #2
    2b60:	4329      	orrs	r1, r5
    2b62:	b2c9      	uxtb	r1, r1
    2b64:	5519      	strb	r1, [r3, r4]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    2b66:	6158      	str	r0, [r3, #20]
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    2b68:	6098      	str	r0, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    2b6a:	5d1a      	ldrb	r2, [r3, r4]
    2b6c:	432a      	orrs	r2, r5
    2b6e:	b2d2      	uxtb	r2, r2
    2b70:	551a      	strb	r2, [r3, r4]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    2b72:	6158      	str	r0, [r3, #20]
	ioport_set_pin_dir(BUZZER_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(BUZZER_GPIO, !BUZZER_GPIO_ACTIVE_LEVEL);
	ioport_set_pin_dir(WATCHDOG_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(WATCHDOG_GPIO, !WATCHDOG_GPIO_ACTIVE_LEVEL);
	
    2b74:	bd70      	pop	{r4, r5, r6, pc}
    2b76:	46c0      	nop			; (mov r8, r8)
    2b78:	41004400 	.word	0x41004400
    2b7c:	50060080 	.word	0x50060080
    2b80:	d0060000 	.word	0xd0060000
    2b84:	51020004 	.word	0x51020004
    2b88:	d1020000 	.word	0xd1020000
    2b8c:	41004440 	.word	0x41004440
    2b90:	41004480 	.word	0x41004480
    2b94:	51020100 	.word	0x51020100
    2b98:	410044c0 	.word	0x410044c0
    2b9c:	51020200 	.word	0x51020200
    2ba0:	51020010 	.word	0x51020010
    2ba4:	51020020 	.word	0x51020020
    2ba8:	51020040 	.word	0x51020040
    2bac:	52020000 	.word	0x52020000
    2bb0:	d2020040 	.word	0xd2020040
    2bb4:	d2020080 	.word	0xd2020080
    2bb8:	d2020001 	.word	0xd2020001
    2bbc:	d2020002 	.word	0xd2020002
    2bc0:	52020200 	.word	0x52020200
    2bc4:	d2020000 	.word	0xd2020000
    2bc8:	52020400 	.word	0x52020400
    2bcc:	52020100 	.word	0x52020100

00002bd0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2bd0:	4b0c      	ldr	r3, [pc, #48]	; (2c04 <cpu_irq_enter_critical+0x34>)
    2bd2:	681b      	ldr	r3, [r3, #0]
    2bd4:	2b00      	cmp	r3, #0
    2bd6:	d106      	bne.n	2be6 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2bd8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2bdc:	2b00      	cmp	r3, #0
    2bde:	d007      	beq.n	2bf0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2be0:	2200      	movs	r2, #0
    2be2:	4b09      	ldr	r3, [pc, #36]	; (2c08 <cpu_irq_enter_critical+0x38>)
    2be4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2be6:	4a07      	ldr	r2, [pc, #28]	; (2c04 <cpu_irq_enter_critical+0x34>)
    2be8:	6813      	ldr	r3, [r2, #0]
    2bea:	3301      	adds	r3, #1
    2bec:	6013      	str	r3, [r2, #0]
}
    2bee:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    2bf0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2bf2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2bf6:	2200      	movs	r2, #0
    2bf8:	4b04      	ldr	r3, [pc, #16]	; (2c0c <cpu_irq_enter_critical+0x3c>)
    2bfa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2bfc:	3201      	adds	r2, #1
    2bfe:	4b02      	ldr	r3, [pc, #8]	; (2c08 <cpu_irq_enter_critical+0x38>)
    2c00:	701a      	strb	r2, [r3, #0]
    2c02:	e7f0      	b.n	2be6 <cpu_irq_enter_critical+0x16>
    2c04:	2000500c 	.word	0x2000500c
    2c08:	20005010 	.word	0x20005010
    2c0c:	20000006 	.word	0x20000006

00002c10 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2c10:	4b08      	ldr	r3, [pc, #32]	; (2c34 <cpu_irq_leave_critical+0x24>)
    2c12:	681a      	ldr	r2, [r3, #0]
    2c14:	3a01      	subs	r2, #1
    2c16:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2c18:	681b      	ldr	r3, [r3, #0]
    2c1a:	2b00      	cmp	r3, #0
    2c1c:	d109      	bne.n	2c32 <cpu_irq_leave_critical+0x22>
    2c1e:	4b06      	ldr	r3, [pc, #24]	; (2c38 <cpu_irq_leave_critical+0x28>)
    2c20:	781b      	ldrb	r3, [r3, #0]
    2c22:	2b00      	cmp	r3, #0
    2c24:	d005      	beq.n	2c32 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2c26:	2201      	movs	r2, #1
    2c28:	4b04      	ldr	r3, [pc, #16]	; (2c3c <cpu_irq_leave_critical+0x2c>)
    2c2a:	701a      	strb	r2, [r3, #0]
    2c2c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2c30:	b662      	cpsie	i
	}
}
    2c32:	4770      	bx	lr
    2c34:	2000500c 	.word	0x2000500c
    2c38:	20005010 	.word	0x20005010
    2c3c:	20000006 	.word	0x20000006

00002c40 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2c40:	b510      	push	{r4, lr}
	switch (clock_source) {
    2c42:	2808      	cmp	r0, #8
    2c44:	d803      	bhi.n	2c4e <system_clock_source_get_hz+0xe>
    2c46:	0080      	lsls	r0, r0, #2
    2c48:	4b1c      	ldr	r3, [pc, #112]	; (2cbc <system_clock_source_get_hz+0x7c>)
    2c4a:	581b      	ldr	r3, [r3, r0]
    2c4c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    2c4e:	2000      	movs	r0, #0
    2c50:	e032      	b.n	2cb8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    2c52:	4b1b      	ldr	r3, [pc, #108]	; (2cc0 <system_clock_source_get_hz+0x80>)
    2c54:	6918      	ldr	r0, [r3, #16]
    2c56:	e02f      	b.n	2cb8 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2c58:	4b1a      	ldr	r3, [pc, #104]	; (2cc4 <system_clock_source_get_hz+0x84>)
    2c5a:	6a1b      	ldr	r3, [r3, #32]
    2c5c:	059b      	lsls	r3, r3, #22
    2c5e:	0f9b      	lsrs	r3, r3, #30
    2c60:	4819      	ldr	r0, [pc, #100]	; (2cc8 <system_clock_source_get_hz+0x88>)
    2c62:	40d8      	lsrs	r0, r3
    2c64:	e028      	b.n	2cb8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    2c66:	4b16      	ldr	r3, [pc, #88]	; (2cc0 <system_clock_source_get_hz+0x80>)
    2c68:	6958      	ldr	r0, [r3, #20]
    2c6a:	e025      	b.n	2cb8 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2c6c:	4b14      	ldr	r3, [pc, #80]	; (2cc0 <system_clock_source_get_hz+0x80>)
    2c6e:	681b      	ldr	r3, [r3, #0]
			return 0;
    2c70:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2c72:	079b      	lsls	r3, r3, #30
    2c74:	d520      	bpl.n	2cb8 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2c76:	4913      	ldr	r1, [pc, #76]	; (2cc4 <system_clock_source_get_hz+0x84>)
    2c78:	2210      	movs	r2, #16
    2c7a:	68cb      	ldr	r3, [r1, #12]
    2c7c:	421a      	tst	r2, r3
    2c7e:	d0fc      	beq.n	2c7a <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    2c80:	4b0f      	ldr	r3, [pc, #60]	; (2cc0 <system_clock_source_get_hz+0x80>)
    2c82:	681a      	ldr	r2, [r3, #0]
    2c84:	2324      	movs	r3, #36	; 0x24
    2c86:	4013      	ands	r3, r2
    2c88:	2b04      	cmp	r3, #4
    2c8a:	d001      	beq.n	2c90 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    2c8c:	480f      	ldr	r0, [pc, #60]	; (2ccc <system_clock_source_get_hz+0x8c>)
    2c8e:	e013      	b.n	2cb8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2c90:	2000      	movs	r0, #0
    2c92:	4b0f      	ldr	r3, [pc, #60]	; (2cd0 <system_clock_source_get_hz+0x90>)
    2c94:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2c96:	4b0a      	ldr	r3, [pc, #40]	; (2cc0 <system_clock_source_get_hz+0x80>)
    2c98:	689b      	ldr	r3, [r3, #8]
    2c9a:	041b      	lsls	r3, r3, #16
    2c9c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2c9e:	4358      	muls	r0, r3
    2ca0:	e00a      	b.n	2cb8 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2ca2:	2350      	movs	r3, #80	; 0x50
    2ca4:	4a07      	ldr	r2, [pc, #28]	; (2cc4 <system_clock_source_get_hz+0x84>)
    2ca6:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2ca8:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2caa:	075b      	lsls	r3, r3, #29
    2cac:	d504      	bpl.n	2cb8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    2cae:	4b04      	ldr	r3, [pc, #16]	; (2cc0 <system_clock_source_get_hz+0x80>)
    2cb0:	68d8      	ldr	r0, [r3, #12]
    2cb2:	e001      	b.n	2cb8 <system_clock_source_get_hz+0x78>
		return 32768UL;
    2cb4:	2080      	movs	r0, #128	; 0x80
    2cb6:	0200      	lsls	r0, r0, #8
	}
}
    2cb8:	bd10      	pop	{r4, pc}
    2cba:	46c0      	nop			; (mov r8, r8)
    2cbc:	00004f5c 	.word	0x00004f5c
    2cc0:	20005014 	.word	0x20005014
    2cc4:	40000800 	.word	0x40000800
    2cc8:	007a1200 	.word	0x007a1200
    2ccc:	02dc6c00 	.word	0x02dc6c00
    2cd0:	000031e9 	.word	0x000031e9

00002cd4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2cd4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2cd6:	490c      	ldr	r1, [pc, #48]	; (2d08 <system_clock_source_osc8m_set_config+0x34>)
    2cd8:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2cda:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2cdc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2cde:	7840      	ldrb	r0, [r0, #1]
    2ce0:	2201      	movs	r2, #1
    2ce2:	4010      	ands	r0, r2
    2ce4:	0180      	lsls	r0, r0, #6
    2ce6:	2640      	movs	r6, #64	; 0x40
    2ce8:	43b3      	bics	r3, r6
    2cea:	4303      	orrs	r3, r0
    2cec:	402a      	ands	r2, r5
    2cee:	01d2      	lsls	r2, r2, #7
    2cf0:	2080      	movs	r0, #128	; 0x80
    2cf2:	4383      	bics	r3, r0
    2cf4:	4313      	orrs	r3, r2
    2cf6:	2203      	movs	r2, #3
    2cf8:	4022      	ands	r2, r4
    2cfa:	0212      	lsls	r2, r2, #8
    2cfc:	4803      	ldr	r0, [pc, #12]	; (2d0c <system_clock_source_osc8m_set_config+0x38>)
    2cfe:	4003      	ands	r3, r0
    2d00:	4313      	orrs	r3, r2
    2d02:	620b      	str	r3, [r1, #32]
}
    2d04:	bd70      	pop	{r4, r5, r6, pc}
    2d06:	46c0      	nop			; (mov r8, r8)
    2d08:	40000800 	.word	0x40000800
    2d0c:	fffffcff 	.word	0xfffffcff

00002d10 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2d10:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2d12:	7a03      	ldrb	r3, [r0, #8]
    2d14:	069b      	lsls	r3, r3, #26
    2d16:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2d18:	8942      	ldrh	r2, [r0, #10]
    2d1a:	0592      	lsls	r2, r2, #22
    2d1c:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2d1e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    2d20:	4918      	ldr	r1, [pc, #96]	; (2d84 <system_clock_source_dfll_set_config+0x74>)
    2d22:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2d24:	7983      	ldrb	r3, [r0, #6]
    2d26:	79c2      	ldrb	r2, [r0, #7]
    2d28:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2d2a:	8842      	ldrh	r2, [r0, #2]
    2d2c:	8884      	ldrh	r4, [r0, #4]
    2d2e:	4322      	orrs	r2, r4
    2d30:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2d32:	7842      	ldrb	r2, [r0, #1]
    2d34:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    2d36:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2d38:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2d3a:	7803      	ldrb	r3, [r0, #0]
    2d3c:	2b04      	cmp	r3, #4
    2d3e:	d011      	beq.n	2d64 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2d40:	2b20      	cmp	r3, #32
    2d42:	d10e      	bne.n	2d62 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2d44:	7b03      	ldrb	r3, [r0, #12]
    2d46:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2d48:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2d4a:	4313      	orrs	r3, r2
    2d4c:	89c2      	ldrh	r2, [r0, #14]
    2d4e:	0412      	lsls	r2, r2, #16
    2d50:	490d      	ldr	r1, [pc, #52]	; (2d88 <system_clock_source_dfll_set_config+0x78>)
    2d52:	400a      	ands	r2, r1
    2d54:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2d56:	4a0b      	ldr	r2, [pc, #44]	; (2d84 <system_clock_source_dfll_set_config+0x74>)
    2d58:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2d5a:	6811      	ldr	r1, [r2, #0]
    2d5c:	4b0b      	ldr	r3, [pc, #44]	; (2d8c <system_clock_source_dfll_set_config+0x7c>)
    2d5e:	430b      	orrs	r3, r1
    2d60:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2d62:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2d64:	7b03      	ldrb	r3, [r0, #12]
    2d66:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2d68:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2d6a:	4313      	orrs	r3, r2
    2d6c:	89c2      	ldrh	r2, [r0, #14]
    2d6e:	0412      	lsls	r2, r2, #16
    2d70:	4905      	ldr	r1, [pc, #20]	; (2d88 <system_clock_source_dfll_set_config+0x78>)
    2d72:	400a      	ands	r2, r1
    2d74:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2d76:	4a03      	ldr	r2, [pc, #12]	; (2d84 <system_clock_source_dfll_set_config+0x74>)
    2d78:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    2d7a:	6813      	ldr	r3, [r2, #0]
    2d7c:	2104      	movs	r1, #4
    2d7e:	430b      	orrs	r3, r1
    2d80:	6013      	str	r3, [r2, #0]
    2d82:	e7ee      	b.n	2d62 <system_clock_source_dfll_set_config+0x52>
    2d84:	20005014 	.word	0x20005014
    2d88:	03ff0000 	.word	0x03ff0000
    2d8c:	00000424 	.word	0x00000424

00002d90 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2d90:	2808      	cmp	r0, #8
    2d92:	d803      	bhi.n	2d9c <system_clock_source_enable+0xc>
    2d94:	0080      	lsls	r0, r0, #2
    2d96:	4b25      	ldr	r3, [pc, #148]	; (2e2c <system_clock_source_enable+0x9c>)
    2d98:	581b      	ldr	r3, [r3, r0]
    2d9a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2d9c:	2017      	movs	r0, #23
    2d9e:	e044      	b.n	2e2a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2da0:	4a23      	ldr	r2, [pc, #140]	; (2e30 <system_clock_source_enable+0xa0>)
    2da2:	6a13      	ldr	r3, [r2, #32]
    2da4:	2102      	movs	r1, #2
    2da6:	430b      	orrs	r3, r1
    2da8:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2daa:	2000      	movs	r0, #0
    2dac:	e03d      	b.n	2e2a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2dae:	4a20      	ldr	r2, [pc, #128]	; (2e30 <system_clock_source_enable+0xa0>)
    2db0:	6993      	ldr	r3, [r2, #24]
    2db2:	2102      	movs	r1, #2
    2db4:	430b      	orrs	r3, r1
    2db6:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2db8:	2000      	movs	r0, #0
		break;
    2dba:	e036      	b.n	2e2a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2dbc:	4a1c      	ldr	r2, [pc, #112]	; (2e30 <system_clock_source_enable+0xa0>)
    2dbe:	8a13      	ldrh	r3, [r2, #16]
    2dc0:	2102      	movs	r1, #2
    2dc2:	430b      	orrs	r3, r1
    2dc4:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2dc6:	2000      	movs	r0, #0
		break;
    2dc8:	e02f      	b.n	2e2a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2dca:	4a19      	ldr	r2, [pc, #100]	; (2e30 <system_clock_source_enable+0xa0>)
    2dcc:	8a93      	ldrh	r3, [r2, #20]
    2dce:	2102      	movs	r1, #2
    2dd0:	430b      	orrs	r3, r1
    2dd2:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2dd4:	2000      	movs	r0, #0
		break;
    2dd6:	e028      	b.n	2e2a <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2dd8:	4916      	ldr	r1, [pc, #88]	; (2e34 <system_clock_source_enable+0xa4>)
    2dda:	680b      	ldr	r3, [r1, #0]
    2ddc:	2202      	movs	r2, #2
    2dde:	4313      	orrs	r3, r2
    2de0:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2de2:	4b13      	ldr	r3, [pc, #76]	; (2e30 <system_clock_source_enable+0xa0>)
    2de4:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2de6:	0019      	movs	r1, r3
    2de8:	320e      	adds	r2, #14
    2dea:	68cb      	ldr	r3, [r1, #12]
    2dec:	421a      	tst	r2, r3
    2dee:	d0fc      	beq.n	2dea <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2df0:	4a10      	ldr	r2, [pc, #64]	; (2e34 <system_clock_source_enable+0xa4>)
    2df2:	6891      	ldr	r1, [r2, #8]
    2df4:	4b0e      	ldr	r3, [pc, #56]	; (2e30 <system_clock_source_enable+0xa0>)
    2df6:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2df8:	6852      	ldr	r2, [r2, #4]
    2dfa:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2dfc:	2200      	movs	r2, #0
    2dfe:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2e00:	0019      	movs	r1, r3
    2e02:	3210      	adds	r2, #16
    2e04:	68cb      	ldr	r3, [r1, #12]
    2e06:	421a      	tst	r2, r3
    2e08:	d0fc      	beq.n	2e04 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2e0a:	4b0a      	ldr	r3, [pc, #40]	; (2e34 <system_clock_source_enable+0xa4>)
    2e0c:	681b      	ldr	r3, [r3, #0]
    2e0e:	b29b      	uxth	r3, r3
    2e10:	4a07      	ldr	r2, [pc, #28]	; (2e30 <system_clock_source_enable+0xa0>)
    2e12:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2e14:	2000      	movs	r0, #0
    2e16:	e008      	b.n	2e2a <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2e18:	4905      	ldr	r1, [pc, #20]	; (2e30 <system_clock_source_enable+0xa0>)
    2e1a:	2244      	movs	r2, #68	; 0x44
    2e1c:	5c8b      	ldrb	r3, [r1, r2]
    2e1e:	2002      	movs	r0, #2
    2e20:	4303      	orrs	r3, r0
    2e22:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2e24:	2000      	movs	r0, #0
		break;
    2e26:	e000      	b.n	2e2a <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2e28:	2000      	movs	r0, #0
}
    2e2a:	4770      	bx	lr
    2e2c:	00004f80 	.word	0x00004f80
    2e30:	40000800 	.word	0x40000800
    2e34:	20005014 	.word	0x20005014

00002e38 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2e38:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e3a:	46ce      	mov	lr, r9
    2e3c:	4647      	mov	r7, r8
    2e3e:	b580      	push	{r7, lr}
    2e40:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2e42:	22c2      	movs	r2, #194	; 0xc2
    2e44:	00d2      	lsls	r2, r2, #3
    2e46:	4b3c      	ldr	r3, [pc, #240]	; (2f38 <system_clock_init+0x100>)
    2e48:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2e4a:	4a3c      	ldr	r2, [pc, #240]	; (2f3c <system_clock_init+0x104>)
    2e4c:	6853      	ldr	r3, [r2, #4]
    2e4e:	211e      	movs	r1, #30
    2e50:	438b      	bics	r3, r1
    2e52:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    2e54:	2202      	movs	r2, #2
    2e56:	ab01      	add	r3, sp, #4
    2e58:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2e5a:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2e5c:	4d38      	ldr	r5, [pc, #224]	; (2f40 <system_clock_init+0x108>)
    2e5e:	b2e0      	uxtb	r0, r4
    2e60:	a901      	add	r1, sp, #4
    2e62:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2e64:	3401      	adds	r4, #1
    2e66:	2c25      	cmp	r4, #37	; 0x25
    2e68:	d1f9      	bne.n	2e5e <system_clock_init+0x26>
	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2e6a:	ab05      	add	r3, sp, #20
    2e6c:	2100      	movs	r1, #0
    2e6e:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2e70:	2200      	movs	r2, #0
    2e72:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2e74:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2e76:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2e78:	71da      	strb	r2, [r3, #7]
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    2e7a:	3106      	adds	r1, #6
    2e7c:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2e7e:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2e80:	4b30      	ldr	r3, [pc, #192]	; (2f44 <system_clock_init+0x10c>)
    2e82:	681b      	ldr	r3, [r3, #0]
    2e84:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2e86:	2b3f      	cmp	r3, #63	; 0x3f
    2e88:	d054      	beq.n	2f34 <system_clock_init+0xfc>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    2e8a:	a805      	add	r0, sp, #20
    2e8c:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN) {
		dfll_conf.fine_value   = CONF_CLOCK_DFLL_FINE_VALUE;
    2e8e:	2380      	movs	r3, #128	; 0x80
    2e90:	009b      	lsls	r3, r3, #2
    2e92:	8143      	strh	r3, [r0, #10]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2e94:	3bfa      	subs	r3, #250	; 0xfa
    2e96:	3bff      	subs	r3, #255	; 0xff
    2e98:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2e9a:	3338      	adds	r3, #56	; 0x38
    2e9c:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2e9e:	4b2a      	ldr	r3, [pc, #168]	; (2f48 <system_clock_init+0x110>)
    2ea0:	4798      	blx	r3
	config->run_in_standby  = false;
    2ea2:	a804      	add	r0, sp, #16
    2ea4:	2500      	movs	r5, #0
    2ea6:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    2ea8:	2701      	movs	r7, #1
    2eaa:	7087      	strb	r7, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2eac:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2eae:	4b27      	ldr	r3, [pc, #156]	; (2f4c <system_clock_init+0x114>)
    2eb0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2eb2:	2006      	movs	r0, #6
    2eb4:	4e26      	ldr	r6, [pc, #152]	; (2f50 <system_clock_init+0x118>)
    2eb6:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2eb8:	4b26      	ldr	r3, [pc, #152]	; (2f54 <system_clock_init+0x11c>)
    2eba:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2ebc:	ac01      	add	r4, sp, #4
    2ebe:	9702      	str	r7, [sp, #8]
	config->high_when_disabled = false;
    2ec0:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2ec2:	2306      	movs	r3, #6
    2ec4:	4699      	mov	r9, r3
    2ec6:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    2ec8:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2eca:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2ecc:	0021      	movs	r1, r4
    2ece:	2001      	movs	r0, #1
    2ed0:	4b21      	ldr	r3, [pc, #132]	; (2f58 <system_clock_init+0x120>)
    2ed2:	4698      	mov	r8, r3
    2ed4:	4798      	blx	r3
    2ed6:	2001      	movs	r0, #1
    2ed8:	4f20      	ldr	r7, [pc, #128]	; (2f5c <system_clock_init+0x124>)
    2eda:	47b8      	blx	r7
	config->high_when_disabled = false;
    2edc:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2ede:	464b      	mov	r3, r9
    2ee0:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    2ee2:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2ee4:	7265      	strb	r5, [r4, #9]
    2ee6:	23ff      	movs	r3, #255	; 0xff
    2ee8:	6063      	str	r3, [r4, #4]
    2eea:	0021      	movs	r1, r4
    2eec:	2004      	movs	r0, #4
    2eee:	47c0      	blx	r8
    2ef0:	2004      	movs	r0, #4
    2ef2:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2ef4:	2007      	movs	r0, #7
    2ef6:	47b0      	blx	r6
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2ef8:	490f      	ldr	r1, [pc, #60]	; (2f38 <system_clock_init+0x100>)
    2efa:	2210      	movs	r2, #16
    2efc:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2efe:	421a      	tst	r2, r3
    2f00:	d0fc      	beq.n	2efc <system_clock_init+0xc4>
	PM->CPUSEL.reg = (uint32_t)divider;
    2f02:	4a17      	ldr	r2, [pc, #92]	; (2f60 <system_clock_init+0x128>)
    2f04:	2300      	movs	r3, #0
    2f06:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    2f08:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    2f0a:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    2f0c:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    2f0e:	a901      	add	r1, sp, #4
    2f10:	2201      	movs	r2, #1
    2f12:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2f14:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    2f16:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2f18:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2f1a:	3307      	adds	r3, #7
    2f1c:	700b      	strb	r3, [r1, #0]
    2f1e:	2000      	movs	r0, #0
    2f20:	4b0d      	ldr	r3, [pc, #52]	; (2f58 <system_clock_init+0x120>)
    2f22:	4798      	blx	r3
    2f24:	2000      	movs	r0, #0
    2f26:	4b0d      	ldr	r3, [pc, #52]	; (2f5c <system_clock_init+0x124>)
    2f28:	4798      	blx	r3
#endif
}
    2f2a:	b00b      	add	sp, #44	; 0x2c
    2f2c:	bc0c      	pop	{r2, r3}
    2f2e:	4690      	mov	r8, r2
    2f30:	4699      	mov	r9, r3
    2f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2f34:	3b20      	subs	r3, #32
    2f36:	e7a8      	b.n	2e8a <system_clock_init+0x52>
    2f38:	40000800 	.word	0x40000800
    2f3c:	41004000 	.word	0x41004000
    2f40:	0000319d 	.word	0x0000319d
    2f44:	00806024 	.word	0x00806024
    2f48:	00002d11 	.word	0x00002d11
    2f4c:	00002cd5 	.word	0x00002cd5
    2f50:	00002d91 	.word	0x00002d91
    2f54:	00002f65 	.word	0x00002f65
    2f58:	00002f89 	.word	0x00002f89
    2f5c:	00003041 	.word	0x00003041
    2f60:	40000400 	.word	0x40000400

00002f64 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2f64:	4a06      	ldr	r2, [pc, #24]	; (2f80 <system_gclk_init+0x1c>)
    2f66:	6993      	ldr	r3, [r2, #24]
    2f68:	2108      	movs	r1, #8
    2f6a:	430b      	orrs	r3, r1
    2f6c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2f6e:	2201      	movs	r2, #1
    2f70:	4b04      	ldr	r3, [pc, #16]	; (2f84 <system_gclk_init+0x20>)
    2f72:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2f74:	0019      	movs	r1, r3
    2f76:	780b      	ldrb	r3, [r1, #0]
    2f78:	4213      	tst	r3, r2
    2f7a:	d1fc      	bne.n	2f76 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2f7c:	4770      	bx	lr
    2f7e:	46c0      	nop			; (mov r8, r8)
    2f80:	40000400 	.word	0x40000400
    2f84:	40000c00 	.word	0x40000c00

00002f88 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2f88:	b570      	push	{r4, r5, r6, lr}
    2f8a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2f8c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2f8e:	780d      	ldrb	r5, [r1, #0]
    2f90:	022d      	lsls	r5, r5, #8
    2f92:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2f94:	784b      	ldrb	r3, [r1, #1]
    2f96:	2b00      	cmp	r3, #0
    2f98:	d002      	beq.n	2fa0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2f9a:	2380      	movs	r3, #128	; 0x80
    2f9c:	02db      	lsls	r3, r3, #11
    2f9e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2fa0:	7a4b      	ldrb	r3, [r1, #9]
    2fa2:	2b00      	cmp	r3, #0
    2fa4:	d002      	beq.n	2fac <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2fa6:	2380      	movs	r3, #128	; 0x80
    2fa8:	031b      	lsls	r3, r3, #12
    2faa:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2fac:	6848      	ldr	r0, [r1, #4]
    2fae:	2801      	cmp	r0, #1
    2fb0:	d910      	bls.n	2fd4 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2fb2:	1e43      	subs	r3, r0, #1
    2fb4:	4218      	tst	r0, r3
    2fb6:	d134      	bne.n	3022 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2fb8:	2802      	cmp	r0, #2
    2fba:	d930      	bls.n	301e <system_gclk_gen_set_config+0x96>
    2fbc:	2302      	movs	r3, #2
    2fbe:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2fc0:	3201      	adds	r2, #1
						mask <<= 1) {
    2fc2:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2fc4:	4298      	cmp	r0, r3
    2fc6:	d8fb      	bhi.n	2fc0 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2fc8:	0212      	lsls	r2, r2, #8
    2fca:	4332      	orrs	r2, r6
    2fcc:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2fce:	2380      	movs	r3, #128	; 0x80
    2fd0:	035b      	lsls	r3, r3, #13
    2fd2:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2fd4:	7a0b      	ldrb	r3, [r1, #8]
    2fd6:	2b00      	cmp	r3, #0
    2fd8:	d002      	beq.n	2fe0 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2fda:	2380      	movs	r3, #128	; 0x80
    2fdc:	039b      	lsls	r3, r3, #14
    2fde:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2fe0:	4a13      	ldr	r2, [pc, #76]	; (3030 <system_gclk_gen_set_config+0xa8>)
    2fe2:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2fe4:	b25b      	sxtb	r3, r3
    2fe6:	2b00      	cmp	r3, #0
    2fe8:	dbfb      	blt.n	2fe2 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    2fea:	4b12      	ldr	r3, [pc, #72]	; (3034 <system_gclk_gen_set_config+0xac>)
    2fec:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2fee:	4b12      	ldr	r3, [pc, #72]	; (3038 <system_gclk_gen_set_config+0xb0>)
    2ff0:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ff2:	4a0f      	ldr	r2, [pc, #60]	; (3030 <system_gclk_gen_set_config+0xa8>)
    2ff4:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2ff6:	b25b      	sxtb	r3, r3
    2ff8:	2b00      	cmp	r3, #0
    2ffa:	dbfb      	blt.n	2ff4 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2ffc:	4b0c      	ldr	r3, [pc, #48]	; (3030 <system_gclk_gen_set_config+0xa8>)
    2ffe:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3000:	001a      	movs	r2, r3
    3002:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    3004:	b25b      	sxtb	r3, r3
    3006:	2b00      	cmp	r3, #0
    3008:	dbfb      	blt.n	3002 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    300a:	4a09      	ldr	r2, [pc, #36]	; (3030 <system_gclk_gen_set_config+0xa8>)
    300c:	6853      	ldr	r3, [r2, #4]
    300e:	2180      	movs	r1, #128	; 0x80
    3010:	0249      	lsls	r1, r1, #9
    3012:	400b      	ands	r3, r1
    3014:	431d      	orrs	r5, r3
    3016:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    3018:	4b08      	ldr	r3, [pc, #32]	; (303c <system_gclk_gen_set_config+0xb4>)
    301a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    301c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    301e:	2200      	movs	r2, #0
    3020:	e7d2      	b.n	2fc8 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    3022:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    3024:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    3026:	2380      	movs	r3, #128	; 0x80
    3028:	029b      	lsls	r3, r3, #10
    302a:	431d      	orrs	r5, r3
    302c:	e7d2      	b.n	2fd4 <system_gclk_gen_set_config+0x4c>
    302e:	46c0      	nop			; (mov r8, r8)
    3030:	40000c00 	.word	0x40000c00
    3034:	00002bd1 	.word	0x00002bd1
    3038:	40000c08 	.word	0x40000c08
    303c:	00002c11 	.word	0x00002c11

00003040 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3040:	b510      	push	{r4, lr}
    3042:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3044:	4a0b      	ldr	r2, [pc, #44]	; (3074 <system_gclk_gen_enable+0x34>)
    3046:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    3048:	b25b      	sxtb	r3, r3
    304a:	2b00      	cmp	r3, #0
    304c:	dbfb      	blt.n	3046 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    304e:	4b0a      	ldr	r3, [pc, #40]	; (3078 <system_gclk_gen_enable+0x38>)
    3050:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3052:	4b0a      	ldr	r3, [pc, #40]	; (307c <system_gclk_gen_enable+0x3c>)
    3054:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3056:	4a07      	ldr	r2, [pc, #28]	; (3074 <system_gclk_gen_enable+0x34>)
    3058:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    305a:	b25b      	sxtb	r3, r3
    305c:	2b00      	cmp	r3, #0
    305e:	dbfb      	blt.n	3058 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    3060:	4a04      	ldr	r2, [pc, #16]	; (3074 <system_gclk_gen_enable+0x34>)
    3062:	6851      	ldr	r1, [r2, #4]
    3064:	2380      	movs	r3, #128	; 0x80
    3066:	025b      	lsls	r3, r3, #9
    3068:	430b      	orrs	r3, r1
    306a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    306c:	4b04      	ldr	r3, [pc, #16]	; (3080 <system_gclk_gen_enable+0x40>)
    306e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3070:	bd10      	pop	{r4, pc}
    3072:	46c0      	nop			; (mov r8, r8)
    3074:	40000c00 	.word	0x40000c00
    3078:	00002bd1 	.word	0x00002bd1
    307c:	40000c04 	.word	0x40000c04
    3080:	00002c11 	.word	0x00002c11

00003084 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3084:	b570      	push	{r4, r5, r6, lr}
    3086:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3088:	4a1a      	ldr	r2, [pc, #104]	; (30f4 <system_gclk_gen_get_hz+0x70>)
    308a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    308c:	b25b      	sxtb	r3, r3
    308e:	2b00      	cmp	r3, #0
    3090:	dbfb      	blt.n	308a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    3092:	4b19      	ldr	r3, [pc, #100]	; (30f8 <system_gclk_gen_get_hz+0x74>)
    3094:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3096:	4b19      	ldr	r3, [pc, #100]	; (30fc <system_gclk_gen_get_hz+0x78>)
    3098:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    309a:	4a16      	ldr	r2, [pc, #88]	; (30f4 <system_gclk_gen_get_hz+0x70>)
    309c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    309e:	b25b      	sxtb	r3, r3
    30a0:	2b00      	cmp	r3, #0
    30a2:	dbfb      	blt.n	309c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    30a4:	4e13      	ldr	r6, [pc, #76]	; (30f4 <system_gclk_gen_get_hz+0x70>)
    30a6:	6870      	ldr	r0, [r6, #4]
    30a8:	04c0      	lsls	r0, r0, #19
    30aa:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    30ac:	4b14      	ldr	r3, [pc, #80]	; (3100 <system_gclk_gen_get_hz+0x7c>)
    30ae:	4798      	blx	r3
    30b0:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    30b2:	4b12      	ldr	r3, [pc, #72]	; (30fc <system_gclk_gen_get_hz+0x78>)
    30b4:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    30b6:	6876      	ldr	r6, [r6, #4]
    30b8:	02f6      	lsls	r6, r6, #11
    30ba:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    30bc:	4b11      	ldr	r3, [pc, #68]	; (3104 <system_gclk_gen_get_hz+0x80>)
    30be:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    30c0:	4a0c      	ldr	r2, [pc, #48]	; (30f4 <system_gclk_gen_get_hz+0x70>)
    30c2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    30c4:	b25b      	sxtb	r3, r3
    30c6:	2b00      	cmp	r3, #0
    30c8:	dbfb      	blt.n	30c2 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    30ca:	4b0a      	ldr	r3, [pc, #40]	; (30f4 <system_gclk_gen_get_hz+0x70>)
    30cc:	689c      	ldr	r4, [r3, #8]
    30ce:	0224      	lsls	r4, r4, #8
    30d0:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    30d2:	4b0d      	ldr	r3, [pc, #52]	; (3108 <system_gclk_gen_get_hz+0x84>)
    30d4:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    30d6:	2e00      	cmp	r6, #0
    30d8:	d107      	bne.n	30ea <system_gclk_gen_get_hz+0x66>
    30da:	2c01      	cmp	r4, #1
    30dc:	d907      	bls.n	30ee <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    30de:	0021      	movs	r1, r4
    30e0:	0028      	movs	r0, r5
    30e2:	4b0a      	ldr	r3, [pc, #40]	; (310c <system_gclk_gen_get_hz+0x88>)
    30e4:	4798      	blx	r3
    30e6:	0005      	movs	r5, r0
    30e8:	e001      	b.n	30ee <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    30ea:	3401      	adds	r4, #1
    30ec:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    30ee:	0028      	movs	r0, r5
    30f0:	bd70      	pop	{r4, r5, r6, pc}
    30f2:	46c0      	nop			; (mov r8, r8)
    30f4:	40000c00 	.word	0x40000c00
    30f8:	00002bd1 	.word	0x00002bd1
    30fc:	40000c04 	.word	0x40000c04
    3100:	00002c41 	.word	0x00002c41
    3104:	40000c08 	.word	0x40000c08
    3108:	00002c11 	.word	0x00002c11
    310c:	0000349d 	.word	0x0000349d

00003110 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    3110:	b510      	push	{r4, lr}
    3112:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    3114:	4b06      	ldr	r3, [pc, #24]	; (3130 <system_gclk_chan_enable+0x20>)
    3116:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3118:	4b06      	ldr	r3, [pc, #24]	; (3134 <system_gclk_chan_enable+0x24>)
    311a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    311c:	4a06      	ldr	r2, [pc, #24]	; (3138 <system_gclk_chan_enable+0x28>)
    311e:	8853      	ldrh	r3, [r2, #2]
    3120:	2180      	movs	r1, #128	; 0x80
    3122:	01c9      	lsls	r1, r1, #7
    3124:	430b      	orrs	r3, r1
    3126:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    3128:	4b04      	ldr	r3, [pc, #16]	; (313c <system_gclk_chan_enable+0x2c>)
    312a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    312c:	bd10      	pop	{r4, pc}
    312e:	46c0      	nop			; (mov r8, r8)
    3130:	00002bd1 	.word	0x00002bd1
    3134:	40000c02 	.word	0x40000c02
    3138:	40000c00 	.word	0x40000c00
    313c:	00002c11 	.word	0x00002c11

00003140 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    3140:	b510      	push	{r4, lr}
    3142:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    3144:	4b0f      	ldr	r3, [pc, #60]	; (3184 <system_gclk_chan_disable+0x44>)
    3146:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3148:	4b0f      	ldr	r3, [pc, #60]	; (3188 <system_gclk_chan_disable+0x48>)
    314a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    314c:	4a0f      	ldr	r2, [pc, #60]	; (318c <system_gclk_chan_disable+0x4c>)
    314e:	8853      	ldrh	r3, [r2, #2]
    3150:	051b      	lsls	r3, r3, #20
    3152:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    3154:	8853      	ldrh	r3, [r2, #2]
    3156:	490e      	ldr	r1, [pc, #56]	; (3190 <system_gclk_chan_disable+0x50>)
    3158:	400b      	ands	r3, r1
    315a:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    315c:	8853      	ldrh	r3, [r2, #2]
    315e:	490d      	ldr	r1, [pc, #52]	; (3194 <system_gclk_chan_disable+0x54>)
    3160:	400b      	ands	r3, r1
    3162:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    3164:	0011      	movs	r1, r2
    3166:	2280      	movs	r2, #128	; 0x80
    3168:	01d2      	lsls	r2, r2, #7
    316a:	884b      	ldrh	r3, [r1, #2]
    316c:	4213      	tst	r3, r2
    316e:	d1fc      	bne.n	316a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    3170:	4906      	ldr	r1, [pc, #24]	; (318c <system_gclk_chan_disable+0x4c>)
    3172:	884a      	ldrh	r2, [r1, #2]
    3174:	0203      	lsls	r3, r0, #8
    3176:	4806      	ldr	r0, [pc, #24]	; (3190 <system_gclk_chan_disable+0x50>)
    3178:	4002      	ands	r2, r0
    317a:	4313      	orrs	r3, r2
    317c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    317e:	4b06      	ldr	r3, [pc, #24]	; (3198 <system_gclk_chan_disable+0x58>)
    3180:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3182:	bd10      	pop	{r4, pc}
    3184:	00002bd1 	.word	0x00002bd1
    3188:	40000c02 	.word	0x40000c02
    318c:	40000c00 	.word	0x40000c00
    3190:	fffff0ff 	.word	0xfffff0ff
    3194:	ffffbfff 	.word	0xffffbfff
    3198:	00002c11 	.word	0x00002c11

0000319c <system_gclk_chan_set_config>:
{
    319c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    319e:	780c      	ldrb	r4, [r1, #0]
    31a0:	0224      	lsls	r4, r4, #8
    31a2:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    31a4:	4b02      	ldr	r3, [pc, #8]	; (31b0 <system_gclk_chan_set_config+0x14>)
    31a6:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    31a8:	b2a4      	uxth	r4, r4
    31aa:	4b02      	ldr	r3, [pc, #8]	; (31b4 <system_gclk_chan_set_config+0x18>)
    31ac:	805c      	strh	r4, [r3, #2]
}
    31ae:	bd10      	pop	{r4, pc}
    31b0:	00003141 	.word	0x00003141
    31b4:	40000c00 	.word	0x40000c00

000031b8 <system_gclk_chan_lock>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_lock(
		const uint8_t channel)
{
    31b8:	b510      	push	{r4, lr}
    31ba:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    31bc:	4b06      	ldr	r3, [pc, #24]	; (31d8 <system_gclk_chan_lock+0x20>)
    31be:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    31c0:	4b06      	ldr	r3, [pc, #24]	; (31dc <system_gclk_chan_lock+0x24>)
    31c2:	701c      	strb	r4, [r3, #0]

	/* Lock the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_WRTLOCK | GCLK_CLKCTRL_CLKEN;
    31c4:	4a06      	ldr	r2, [pc, #24]	; (31e0 <system_gclk_chan_lock+0x28>)
    31c6:	8853      	ldrh	r3, [r2, #2]
    31c8:	21c0      	movs	r1, #192	; 0xc0
    31ca:	0209      	lsls	r1, r1, #8
    31cc:	430b      	orrs	r3, r1
    31ce:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    31d0:	4b04      	ldr	r3, [pc, #16]	; (31e4 <system_gclk_chan_lock+0x2c>)
    31d2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    31d4:	bd10      	pop	{r4, pc}
    31d6:	46c0      	nop			; (mov r8, r8)
    31d8:	00002bd1 	.word	0x00002bd1
    31dc:	40000c02 	.word	0x40000c02
    31e0:	40000c00 	.word	0x40000c00
    31e4:	00002c11 	.word	0x00002c11

000031e8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    31e8:	b510      	push	{r4, lr}
    31ea:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    31ec:	4b06      	ldr	r3, [pc, #24]	; (3208 <system_gclk_chan_get_hz+0x20>)
    31ee:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    31f0:	4b06      	ldr	r3, [pc, #24]	; (320c <system_gclk_chan_get_hz+0x24>)
    31f2:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    31f4:	4b06      	ldr	r3, [pc, #24]	; (3210 <system_gclk_chan_get_hz+0x28>)
    31f6:	885c      	ldrh	r4, [r3, #2]
    31f8:	0524      	lsls	r4, r4, #20
    31fa:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    31fc:	4b05      	ldr	r3, [pc, #20]	; (3214 <system_gclk_chan_get_hz+0x2c>)
    31fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3200:	0020      	movs	r0, r4
    3202:	4b05      	ldr	r3, [pc, #20]	; (3218 <system_gclk_chan_get_hz+0x30>)
    3204:	4798      	blx	r3
}
    3206:	bd10      	pop	{r4, pc}
    3208:	00002bd1 	.word	0x00002bd1
    320c:	40000c02 	.word	0x40000c02
    3210:	40000c00 	.word	0x40000c00
    3214:	00002c11 	.word	0x00002c11
    3218:	00003085 	.word	0x00003085

0000321c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    321c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    321e:	78d3      	ldrb	r3, [r2, #3]
    3220:	2b00      	cmp	r3, #0
    3222:	d135      	bne.n	3290 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3224:	7813      	ldrb	r3, [r2, #0]
    3226:	2b80      	cmp	r3, #128	; 0x80
    3228:	d029      	beq.n	327e <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    322a:	061b      	lsls	r3, r3, #24
    322c:	2480      	movs	r4, #128	; 0x80
    322e:	0264      	lsls	r4, r4, #9
    3230:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3232:	7854      	ldrb	r4, [r2, #1]
    3234:	2502      	movs	r5, #2
    3236:	43ac      	bics	r4, r5
    3238:	d106      	bne.n	3248 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    323a:	7894      	ldrb	r4, [r2, #2]
    323c:	2c00      	cmp	r4, #0
    323e:	d120      	bne.n	3282 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    3240:	2480      	movs	r4, #128	; 0x80
    3242:	02a4      	lsls	r4, r4, #10
    3244:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    3246:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3248:	7854      	ldrb	r4, [r2, #1]
    324a:	3c01      	subs	r4, #1
    324c:	2c01      	cmp	r4, #1
    324e:	d91c      	bls.n	328a <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3250:	040d      	lsls	r5, r1, #16
    3252:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3254:	24a0      	movs	r4, #160	; 0xa0
    3256:	05e4      	lsls	r4, r4, #23
    3258:	432c      	orrs	r4, r5
    325a:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    325c:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    325e:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    3260:	24d0      	movs	r4, #208	; 0xd0
    3262:	0624      	lsls	r4, r4, #24
    3264:	432c      	orrs	r4, r5
    3266:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3268:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    326a:	78d4      	ldrb	r4, [r2, #3]
    326c:	2c00      	cmp	r4, #0
    326e:	d122      	bne.n	32b6 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3270:	035b      	lsls	r3, r3, #13
    3272:	d51c      	bpl.n	32ae <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    3274:	7893      	ldrb	r3, [r2, #2]
    3276:	2b01      	cmp	r3, #1
    3278:	d01e      	beq.n	32b8 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    327a:	6141      	str	r1, [r0, #20]
    327c:	e017      	b.n	32ae <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    327e:	2300      	movs	r3, #0
    3280:	e7d7      	b.n	3232 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    3282:	24c0      	movs	r4, #192	; 0xc0
    3284:	02e4      	lsls	r4, r4, #11
    3286:	4323      	orrs	r3, r4
    3288:	e7dd      	b.n	3246 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    328a:	4c0d      	ldr	r4, [pc, #52]	; (32c0 <_system_pinmux_config+0xa4>)
    328c:	4023      	ands	r3, r4
    328e:	e7df      	b.n	3250 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    3290:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3292:	040c      	lsls	r4, r1, #16
    3294:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3296:	23a0      	movs	r3, #160	; 0xa0
    3298:	05db      	lsls	r3, r3, #23
    329a:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    329c:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    329e:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    32a0:	23d0      	movs	r3, #208	; 0xd0
    32a2:	061b      	lsls	r3, r3, #24
    32a4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    32a6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    32a8:	78d3      	ldrb	r3, [r2, #3]
    32aa:	2b00      	cmp	r3, #0
    32ac:	d103      	bne.n	32b6 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    32ae:	7853      	ldrb	r3, [r2, #1]
    32b0:	3b01      	subs	r3, #1
    32b2:	2b01      	cmp	r3, #1
    32b4:	d902      	bls.n	32bc <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    32b6:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    32b8:	6181      	str	r1, [r0, #24]
    32ba:	e7f8      	b.n	32ae <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    32bc:	6081      	str	r1, [r0, #8]
}
    32be:	e7fa      	b.n	32b6 <_system_pinmux_config+0x9a>
    32c0:	fffbffff 	.word	0xfffbffff

000032c4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    32c4:	b510      	push	{r4, lr}
    32c6:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    32c8:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    32ca:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    32cc:	2900      	cmp	r1, #0
    32ce:	d104      	bne.n	32da <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    32d0:	0943      	lsrs	r3, r0, #5
    32d2:	01db      	lsls	r3, r3, #7
    32d4:	4905      	ldr	r1, [pc, #20]	; (32ec <system_pinmux_pin_set_config+0x28>)
    32d6:	468c      	mov	ip, r1
    32d8:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    32da:	241f      	movs	r4, #31
    32dc:	4020      	ands	r0, r4
    32de:	2101      	movs	r1, #1
    32e0:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    32e2:	0018      	movs	r0, r3
    32e4:	4b02      	ldr	r3, [pc, #8]	; (32f0 <system_pinmux_pin_set_config+0x2c>)
    32e6:	4798      	blx	r3
}
    32e8:	bd10      	pop	{r4, pc}
    32ea:	46c0      	nop			; (mov r8, r8)
    32ec:	41004400 	.word	0x41004400
    32f0:	0000321d 	.word	0x0000321d

000032f4 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    32f4:	4770      	bx	lr
	...

000032f8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    32f8:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    32fa:	4b05      	ldr	r3, [pc, #20]	; (3310 <system_init+0x18>)
    32fc:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    32fe:	4b05      	ldr	r3, [pc, #20]	; (3314 <system_init+0x1c>)
    3300:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3302:	4b05      	ldr	r3, [pc, #20]	; (3318 <system_init+0x20>)
    3304:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3306:	4b05      	ldr	r3, [pc, #20]	; (331c <system_init+0x24>)
    3308:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    330a:	4b05      	ldr	r3, [pc, #20]	; (3320 <system_init+0x28>)
    330c:	4798      	blx	r3
}
    330e:	bd10      	pop	{r4, pc}
    3310:	00002e39 	.word	0x00002e39
    3314:	00002869 	.word	0x00002869
    3318:	000032f5 	.word	0x000032f5
    331c:	000032f5 	.word	0x000032f5
    3320:	000032f5 	.word	0x000032f5

00003324 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3324:	e7fe      	b.n	3324 <Dummy_Handler>
	...

00003328 <Reset_Handler>:
{
    3328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    332a:	4a2a      	ldr	r2, [pc, #168]	; (33d4 <Reset_Handler+0xac>)
    332c:	4b2a      	ldr	r3, [pc, #168]	; (33d8 <Reset_Handler+0xb0>)
    332e:	429a      	cmp	r2, r3
    3330:	d011      	beq.n	3356 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    3332:	001a      	movs	r2, r3
    3334:	4b29      	ldr	r3, [pc, #164]	; (33dc <Reset_Handler+0xb4>)
    3336:	429a      	cmp	r2, r3
    3338:	d20d      	bcs.n	3356 <Reset_Handler+0x2e>
    333a:	4a29      	ldr	r2, [pc, #164]	; (33e0 <Reset_Handler+0xb8>)
    333c:	3303      	adds	r3, #3
    333e:	1a9b      	subs	r3, r3, r2
    3340:	089b      	lsrs	r3, r3, #2
    3342:	3301      	adds	r3, #1
    3344:	009b      	lsls	r3, r3, #2
    3346:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    3348:	4823      	ldr	r0, [pc, #140]	; (33d8 <Reset_Handler+0xb0>)
    334a:	4922      	ldr	r1, [pc, #136]	; (33d4 <Reset_Handler+0xac>)
    334c:	588c      	ldr	r4, [r1, r2]
    334e:	5084      	str	r4, [r0, r2]
    3350:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    3352:	429a      	cmp	r2, r3
    3354:	d1fa      	bne.n	334c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    3356:	4a23      	ldr	r2, [pc, #140]	; (33e4 <Reset_Handler+0xbc>)
    3358:	4b23      	ldr	r3, [pc, #140]	; (33e8 <Reset_Handler+0xc0>)
    335a:	429a      	cmp	r2, r3
    335c:	d20a      	bcs.n	3374 <Reset_Handler+0x4c>
    335e:	43d3      	mvns	r3, r2
    3360:	4921      	ldr	r1, [pc, #132]	; (33e8 <Reset_Handler+0xc0>)
    3362:	185b      	adds	r3, r3, r1
    3364:	2103      	movs	r1, #3
    3366:	438b      	bics	r3, r1
    3368:	3304      	adds	r3, #4
    336a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    336c:	2100      	movs	r1, #0
    336e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    3370:	4293      	cmp	r3, r2
    3372:	d1fc      	bne.n	336e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3374:	4a1d      	ldr	r2, [pc, #116]	; (33ec <Reset_Handler+0xc4>)
    3376:	21ff      	movs	r1, #255	; 0xff
    3378:	4b1d      	ldr	r3, [pc, #116]	; (33f0 <Reset_Handler+0xc8>)
    337a:	438b      	bics	r3, r1
    337c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    337e:	39fd      	subs	r1, #253	; 0xfd
    3380:	2390      	movs	r3, #144	; 0x90
    3382:	005b      	lsls	r3, r3, #1
    3384:	4a1b      	ldr	r2, [pc, #108]	; (33f4 <Reset_Handler+0xcc>)
    3386:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3388:	4a1b      	ldr	r2, [pc, #108]	; (33f8 <Reset_Handler+0xd0>)
    338a:	78d3      	ldrb	r3, [r2, #3]
    338c:	2503      	movs	r5, #3
    338e:	43ab      	bics	r3, r5
    3390:	2402      	movs	r4, #2
    3392:	4323      	orrs	r3, r4
    3394:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3396:	78d3      	ldrb	r3, [r2, #3]
    3398:	270c      	movs	r7, #12
    339a:	43bb      	bics	r3, r7
    339c:	2608      	movs	r6, #8
    339e:	4333      	orrs	r3, r6
    33a0:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    33a2:	4b16      	ldr	r3, [pc, #88]	; (33fc <Reset_Handler+0xd4>)
    33a4:	7b98      	ldrb	r0, [r3, #14]
    33a6:	2230      	movs	r2, #48	; 0x30
    33a8:	4390      	bics	r0, r2
    33aa:	2220      	movs	r2, #32
    33ac:	4310      	orrs	r0, r2
    33ae:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    33b0:	7b99      	ldrb	r1, [r3, #14]
    33b2:	43b9      	bics	r1, r7
    33b4:	4331      	orrs	r1, r6
    33b6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    33b8:	7b9a      	ldrb	r2, [r3, #14]
    33ba:	43aa      	bics	r2, r5
    33bc:	4322      	orrs	r2, r4
    33be:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    33c0:	4a0f      	ldr	r2, [pc, #60]	; (3400 <Reset_Handler+0xd8>)
    33c2:	6853      	ldr	r3, [r2, #4]
    33c4:	2180      	movs	r1, #128	; 0x80
    33c6:	430b      	orrs	r3, r1
    33c8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    33ca:	4b0e      	ldr	r3, [pc, #56]	; (3404 <Reset_Handler+0xdc>)
    33cc:	4798      	blx	r3
        main();
    33ce:	4b0e      	ldr	r3, [pc, #56]	; (3408 <Reset_Handler+0xe0>)
    33d0:	4798      	blx	r3
    33d2:	e7fe      	b.n	33d2 <Reset_Handler+0xaa>
    33d4:	00005044 	.word	0x00005044
    33d8:	20000000 	.word	0x20000000
    33dc:	20000008 	.word	0x20000008
    33e0:	20000004 	.word	0x20000004
    33e4:	20000008 	.word	0x20000008
    33e8:	20005090 	.word	0x20005090
    33ec:	e000ed00 	.word	0xe000ed00
    33f0:	00000000 	.word	0x00000000
    33f4:	41007000 	.word	0x41007000
    33f8:	41005000 	.word	0x41005000
    33fc:	41004800 	.word	0x41004800
    3400:	41004000 	.word	0x41004000
    3404:	00004e7d 	.word	0x00004e7d
    3408:	0000340d 	.word	0x0000340d

0000340c <main>:
	config_wdt.timeout_period = WDT_PERIOD_16384CLK; // Approx 0.5 seconds
	wdt_set_config(&config_wdt);
}

int main (void)
{
    340c:	b510      	push	{r4, lr}
    340e:	b082      	sub	sp, #8
	system_init();
    3410:	4b14      	ldr	r3, [pc, #80]	; (3464 <main+0x58>)
    3412:	4798      	blx	r3
	delay_init();
    3414:	4b14      	ldr	r3, [pc, #80]	; (3468 <main+0x5c>)
    3416:	4798      	blx	r3
	config->enable               = true;
    3418:	2301      	movs	r3, #1
    341a:	466a      	mov	r2, sp
    341c:	7053      	strb	r3, [r2, #1]
	config->clock_source         = GCLK_GENERATOR_4;
    341e:	2204      	movs	r2, #4
    3420:	4669      	mov	r1, sp
    3422:	708a      	strb	r2, [r1, #2]
	config->timeout_period       = WDT_PERIOD_16384CLK;
    3424:	3208      	adds	r2, #8
    3426:	70ca      	strb	r2, [r1, #3]
	config->window_period        = WDT_PERIOD_NONE;
    3428:	2200      	movs	r2, #0
    342a:	710a      	strb	r2, [r1, #4]
	config->early_warning_period = WDT_PERIOD_NONE;
    342c:	714a      	strb	r2, [r1, #5]
	config_wdt.always_on = true; // Cannot be turned off
    342e:	700b      	strb	r3, [r1, #0]
	wdt_set_config(&config_wdt);
    3430:	4668      	mov	r0, sp
    3432:	4b0e      	ldr	r3, [pc, #56]	; (346c <main+0x60>)
    3434:	4798      	blx	r3
	
	// Enable WDT
	configure_wdt();
	
	// Set up application tasks.
	create_monitor_task(taskMONITOR_TASK_STACK_SIZE, taskMONITOR_TASK_PRIORITY);
    3436:	2103      	movs	r1, #3
    3438:	2080      	movs	r0, #128	; 0x80
    343a:	0040      	lsls	r0, r0, #1
    343c:	4b0c      	ldr	r3, [pc, #48]	; (3470 <main+0x64>)
    343e:	4798      	blx	r3
	create_control_task(taskCONTROL_TASK_STACK_SIZE, taskCONTROL_TASK_PRIORITY);
    3440:	2480      	movs	r4, #128	; 0x80
    3442:	00a4      	lsls	r4, r4, #2
    3444:	2102      	movs	r1, #2
    3446:	0020      	movs	r0, r4
    3448:	4b0a      	ldr	r3, [pc, #40]	; (3474 <main+0x68>)
    344a:	4798      	blx	r3
	create_sensor_task(taskSENSOR_TASK_STACK_SIZE, taskSENSOR_TASK_PRIORITY);
    344c:	2102      	movs	r1, #2
    344e:	0020      	movs	r0, r4
    3450:	4b09      	ldr	r3, [pc, #36]	; (3478 <main+0x6c>)
    3452:	4798      	blx	r3
	create_hmi_task(taskHMI_TASK_STACK_SIZE, taskHMI_TASK_PRIORITY);
    3454:	2101      	movs	r1, #1
    3456:	0020      	movs	r0, r4
    3458:	4b08      	ldr	r3, [pc, #32]	; (347c <main+0x70>)
    345a:	4798      	blx	r3

	vTaskStartScheduler();
    345c:	4b08      	ldr	r3, [pc, #32]	; (3480 <main+0x74>)
    345e:	4798      	blx	r3
    3460:	e7fe      	b.n	3460 <main+0x54>
    3462:	46c0      	nop			; (mov r8, r8)
    3464:	000032f9 	.word	0x000032f9
    3468:	00002865 	.word	0x00002865
    346c:	00002465 	.word	0x00002465
    3470:	00000ed5 	.word	0x00000ed5
    3474:	00000e55 	.word	0x00000e55
    3478:	00000f29 	.word	0x00000f29
    347c:	00000e95 	.word	0x00000e95
    3480:	00001aa5 	.word	0x00001aa5

00003484 <vApplicationMallocFailedHook>:
void vApplicationMallocFailedHook(void);

void vApplicationMallocFailedHook(void)
{
	/* Only called if configUSE_MALLOC_FAILED_HOOK is set to 1 in FreeRTOSConfig.h */
	taskDISABLE_INTERRUPTS();
    3484:	b672      	cpsid	i
    3486:	e7fe      	b.n	3486 <vApplicationMallocFailedHook+0x2>

00003488 <vApplicationIdleHook>:
}

void vApplicationIdleHook(void);

void vApplicationIdleHook(void)
{
    3488:	b510      	push	{r4, lr}
	/* Only called if configUSE_IDLE_HOOK is not set to 0 in FreeRTOSConfig.h */
	// There must be time spent in idle tick, or system will reset
	wdt_reset_count();
    348a:	4b01      	ldr	r3, [pc, #4]	; (3490 <vApplicationIdleHook+0x8>)
    348c:	4798      	blx	r3
}
    348e:	bd10      	pop	{r4, pc}
    3490:	00002565 	.word	0x00002565

00003494 <vApplicationTickHook>:

void vApplicationTickHook(void)
{
	/* This function will be called by each tick interrupt if
	configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h */
}
    3494:	4770      	bx	lr

00003496 <vApplicationStackOverflowHook>:
void vApplicationStackOverflowHook(void);

void vApplicationStackOverflowHook(void)
{
	/* Only called if configCHECK_FOR_STACK_OVERFLOW is not set to 0 in FreeRTOSConfig.h */
	taskDISABLE_INTERRUPTS();
    3496:	b672      	cpsid	i
    3498:	e7fe      	b.n	3498 <vApplicationStackOverflowHook+0x2>

0000349a <HardFault_Handler>:
	{
	}
}

ISR(HardFault_Handler)
{
    349a:	e7fe      	b.n	349a <HardFault_Handler>

0000349c <__udivsi3>:
    349c:	2200      	movs	r2, #0
    349e:	0843      	lsrs	r3, r0, #1
    34a0:	428b      	cmp	r3, r1
    34a2:	d374      	bcc.n	358e <__udivsi3+0xf2>
    34a4:	0903      	lsrs	r3, r0, #4
    34a6:	428b      	cmp	r3, r1
    34a8:	d35f      	bcc.n	356a <__udivsi3+0xce>
    34aa:	0a03      	lsrs	r3, r0, #8
    34ac:	428b      	cmp	r3, r1
    34ae:	d344      	bcc.n	353a <__udivsi3+0x9e>
    34b0:	0b03      	lsrs	r3, r0, #12
    34b2:	428b      	cmp	r3, r1
    34b4:	d328      	bcc.n	3508 <__udivsi3+0x6c>
    34b6:	0c03      	lsrs	r3, r0, #16
    34b8:	428b      	cmp	r3, r1
    34ba:	d30d      	bcc.n	34d8 <__udivsi3+0x3c>
    34bc:	22ff      	movs	r2, #255	; 0xff
    34be:	0209      	lsls	r1, r1, #8
    34c0:	ba12      	rev	r2, r2
    34c2:	0c03      	lsrs	r3, r0, #16
    34c4:	428b      	cmp	r3, r1
    34c6:	d302      	bcc.n	34ce <__udivsi3+0x32>
    34c8:	1212      	asrs	r2, r2, #8
    34ca:	0209      	lsls	r1, r1, #8
    34cc:	d065      	beq.n	359a <__udivsi3+0xfe>
    34ce:	0b03      	lsrs	r3, r0, #12
    34d0:	428b      	cmp	r3, r1
    34d2:	d319      	bcc.n	3508 <__udivsi3+0x6c>
    34d4:	e000      	b.n	34d8 <__udivsi3+0x3c>
    34d6:	0a09      	lsrs	r1, r1, #8
    34d8:	0bc3      	lsrs	r3, r0, #15
    34da:	428b      	cmp	r3, r1
    34dc:	d301      	bcc.n	34e2 <__udivsi3+0x46>
    34de:	03cb      	lsls	r3, r1, #15
    34e0:	1ac0      	subs	r0, r0, r3
    34e2:	4152      	adcs	r2, r2
    34e4:	0b83      	lsrs	r3, r0, #14
    34e6:	428b      	cmp	r3, r1
    34e8:	d301      	bcc.n	34ee <__udivsi3+0x52>
    34ea:	038b      	lsls	r3, r1, #14
    34ec:	1ac0      	subs	r0, r0, r3
    34ee:	4152      	adcs	r2, r2
    34f0:	0b43      	lsrs	r3, r0, #13
    34f2:	428b      	cmp	r3, r1
    34f4:	d301      	bcc.n	34fa <__udivsi3+0x5e>
    34f6:	034b      	lsls	r3, r1, #13
    34f8:	1ac0      	subs	r0, r0, r3
    34fa:	4152      	adcs	r2, r2
    34fc:	0b03      	lsrs	r3, r0, #12
    34fe:	428b      	cmp	r3, r1
    3500:	d301      	bcc.n	3506 <__udivsi3+0x6a>
    3502:	030b      	lsls	r3, r1, #12
    3504:	1ac0      	subs	r0, r0, r3
    3506:	4152      	adcs	r2, r2
    3508:	0ac3      	lsrs	r3, r0, #11
    350a:	428b      	cmp	r3, r1
    350c:	d301      	bcc.n	3512 <__udivsi3+0x76>
    350e:	02cb      	lsls	r3, r1, #11
    3510:	1ac0      	subs	r0, r0, r3
    3512:	4152      	adcs	r2, r2
    3514:	0a83      	lsrs	r3, r0, #10
    3516:	428b      	cmp	r3, r1
    3518:	d301      	bcc.n	351e <__udivsi3+0x82>
    351a:	028b      	lsls	r3, r1, #10
    351c:	1ac0      	subs	r0, r0, r3
    351e:	4152      	adcs	r2, r2
    3520:	0a43      	lsrs	r3, r0, #9
    3522:	428b      	cmp	r3, r1
    3524:	d301      	bcc.n	352a <__udivsi3+0x8e>
    3526:	024b      	lsls	r3, r1, #9
    3528:	1ac0      	subs	r0, r0, r3
    352a:	4152      	adcs	r2, r2
    352c:	0a03      	lsrs	r3, r0, #8
    352e:	428b      	cmp	r3, r1
    3530:	d301      	bcc.n	3536 <__udivsi3+0x9a>
    3532:	020b      	lsls	r3, r1, #8
    3534:	1ac0      	subs	r0, r0, r3
    3536:	4152      	adcs	r2, r2
    3538:	d2cd      	bcs.n	34d6 <__udivsi3+0x3a>
    353a:	09c3      	lsrs	r3, r0, #7
    353c:	428b      	cmp	r3, r1
    353e:	d301      	bcc.n	3544 <__udivsi3+0xa8>
    3540:	01cb      	lsls	r3, r1, #7
    3542:	1ac0      	subs	r0, r0, r3
    3544:	4152      	adcs	r2, r2
    3546:	0983      	lsrs	r3, r0, #6
    3548:	428b      	cmp	r3, r1
    354a:	d301      	bcc.n	3550 <__udivsi3+0xb4>
    354c:	018b      	lsls	r3, r1, #6
    354e:	1ac0      	subs	r0, r0, r3
    3550:	4152      	adcs	r2, r2
    3552:	0943      	lsrs	r3, r0, #5
    3554:	428b      	cmp	r3, r1
    3556:	d301      	bcc.n	355c <__udivsi3+0xc0>
    3558:	014b      	lsls	r3, r1, #5
    355a:	1ac0      	subs	r0, r0, r3
    355c:	4152      	adcs	r2, r2
    355e:	0903      	lsrs	r3, r0, #4
    3560:	428b      	cmp	r3, r1
    3562:	d301      	bcc.n	3568 <__udivsi3+0xcc>
    3564:	010b      	lsls	r3, r1, #4
    3566:	1ac0      	subs	r0, r0, r3
    3568:	4152      	adcs	r2, r2
    356a:	08c3      	lsrs	r3, r0, #3
    356c:	428b      	cmp	r3, r1
    356e:	d301      	bcc.n	3574 <__udivsi3+0xd8>
    3570:	00cb      	lsls	r3, r1, #3
    3572:	1ac0      	subs	r0, r0, r3
    3574:	4152      	adcs	r2, r2
    3576:	0883      	lsrs	r3, r0, #2
    3578:	428b      	cmp	r3, r1
    357a:	d301      	bcc.n	3580 <__udivsi3+0xe4>
    357c:	008b      	lsls	r3, r1, #2
    357e:	1ac0      	subs	r0, r0, r3
    3580:	4152      	adcs	r2, r2
    3582:	0843      	lsrs	r3, r0, #1
    3584:	428b      	cmp	r3, r1
    3586:	d301      	bcc.n	358c <__udivsi3+0xf0>
    3588:	004b      	lsls	r3, r1, #1
    358a:	1ac0      	subs	r0, r0, r3
    358c:	4152      	adcs	r2, r2
    358e:	1a41      	subs	r1, r0, r1
    3590:	d200      	bcs.n	3594 <__udivsi3+0xf8>
    3592:	4601      	mov	r1, r0
    3594:	4152      	adcs	r2, r2
    3596:	4610      	mov	r0, r2
    3598:	4770      	bx	lr
    359a:	e7ff      	b.n	359c <__udivsi3+0x100>
    359c:	b501      	push	{r0, lr}
    359e:	2000      	movs	r0, #0
    35a0:	f000 f806 	bl	35b0 <__aeabi_idiv0>
    35a4:	bd02      	pop	{r1, pc}
    35a6:	46c0      	nop			; (mov r8, r8)

000035a8 <__aeabi_uidivmod>:
    35a8:	2900      	cmp	r1, #0
    35aa:	d0f7      	beq.n	359c <__udivsi3+0x100>
    35ac:	e776      	b.n	349c <__udivsi3>
    35ae:	4770      	bx	lr

000035b0 <__aeabi_idiv0>:
    35b0:	4770      	bx	lr
    35b2:	46c0      	nop			; (mov r8, r8)

000035b4 <__aeabi_dadd>:
    35b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    35b6:	4645      	mov	r5, r8
    35b8:	46de      	mov	lr, fp
    35ba:	4657      	mov	r7, sl
    35bc:	464e      	mov	r6, r9
    35be:	030c      	lsls	r4, r1, #12
    35c0:	b5e0      	push	{r5, r6, r7, lr}
    35c2:	004e      	lsls	r6, r1, #1
    35c4:	0fc9      	lsrs	r1, r1, #31
    35c6:	4688      	mov	r8, r1
    35c8:	000d      	movs	r5, r1
    35ca:	0a61      	lsrs	r1, r4, #9
    35cc:	0f44      	lsrs	r4, r0, #29
    35ce:	430c      	orrs	r4, r1
    35d0:	00c7      	lsls	r7, r0, #3
    35d2:	0319      	lsls	r1, r3, #12
    35d4:	0058      	lsls	r0, r3, #1
    35d6:	0fdb      	lsrs	r3, r3, #31
    35d8:	469b      	mov	fp, r3
    35da:	0a4b      	lsrs	r3, r1, #9
    35dc:	0f51      	lsrs	r1, r2, #29
    35de:	430b      	orrs	r3, r1
    35e0:	0d76      	lsrs	r6, r6, #21
    35e2:	0d40      	lsrs	r0, r0, #21
    35e4:	0019      	movs	r1, r3
    35e6:	00d2      	lsls	r2, r2, #3
    35e8:	45d8      	cmp	r8, fp
    35ea:	d100      	bne.n	35ee <__aeabi_dadd+0x3a>
    35ec:	e0ae      	b.n	374c <__aeabi_dadd+0x198>
    35ee:	1a35      	subs	r5, r6, r0
    35f0:	2d00      	cmp	r5, #0
    35f2:	dc00      	bgt.n	35f6 <__aeabi_dadd+0x42>
    35f4:	e0f6      	b.n	37e4 <__aeabi_dadd+0x230>
    35f6:	2800      	cmp	r0, #0
    35f8:	d10f      	bne.n	361a <__aeabi_dadd+0x66>
    35fa:	4313      	orrs	r3, r2
    35fc:	d100      	bne.n	3600 <__aeabi_dadd+0x4c>
    35fe:	e0db      	b.n	37b8 <__aeabi_dadd+0x204>
    3600:	1e6b      	subs	r3, r5, #1
    3602:	2b00      	cmp	r3, #0
    3604:	d000      	beq.n	3608 <__aeabi_dadd+0x54>
    3606:	e137      	b.n	3878 <__aeabi_dadd+0x2c4>
    3608:	1aba      	subs	r2, r7, r2
    360a:	4297      	cmp	r7, r2
    360c:	41bf      	sbcs	r7, r7
    360e:	1a64      	subs	r4, r4, r1
    3610:	427f      	negs	r7, r7
    3612:	1be4      	subs	r4, r4, r7
    3614:	2601      	movs	r6, #1
    3616:	0017      	movs	r7, r2
    3618:	e024      	b.n	3664 <__aeabi_dadd+0xb0>
    361a:	4bc6      	ldr	r3, [pc, #792]	; (3934 <__aeabi_dadd+0x380>)
    361c:	429e      	cmp	r6, r3
    361e:	d04d      	beq.n	36bc <__aeabi_dadd+0x108>
    3620:	2380      	movs	r3, #128	; 0x80
    3622:	041b      	lsls	r3, r3, #16
    3624:	4319      	orrs	r1, r3
    3626:	2d38      	cmp	r5, #56	; 0x38
    3628:	dd00      	ble.n	362c <__aeabi_dadd+0x78>
    362a:	e107      	b.n	383c <__aeabi_dadd+0x288>
    362c:	2d1f      	cmp	r5, #31
    362e:	dd00      	ble.n	3632 <__aeabi_dadd+0x7e>
    3630:	e138      	b.n	38a4 <__aeabi_dadd+0x2f0>
    3632:	2020      	movs	r0, #32
    3634:	1b43      	subs	r3, r0, r5
    3636:	469a      	mov	sl, r3
    3638:	000b      	movs	r3, r1
    363a:	4650      	mov	r0, sl
    363c:	4083      	lsls	r3, r0
    363e:	4699      	mov	r9, r3
    3640:	0013      	movs	r3, r2
    3642:	4648      	mov	r0, r9
    3644:	40eb      	lsrs	r3, r5
    3646:	4318      	orrs	r0, r3
    3648:	0003      	movs	r3, r0
    364a:	4650      	mov	r0, sl
    364c:	4082      	lsls	r2, r0
    364e:	1e50      	subs	r0, r2, #1
    3650:	4182      	sbcs	r2, r0
    3652:	40e9      	lsrs	r1, r5
    3654:	431a      	orrs	r2, r3
    3656:	1aba      	subs	r2, r7, r2
    3658:	1a61      	subs	r1, r4, r1
    365a:	4297      	cmp	r7, r2
    365c:	41a4      	sbcs	r4, r4
    365e:	0017      	movs	r7, r2
    3660:	4264      	negs	r4, r4
    3662:	1b0c      	subs	r4, r1, r4
    3664:	0223      	lsls	r3, r4, #8
    3666:	d562      	bpl.n	372e <__aeabi_dadd+0x17a>
    3668:	0264      	lsls	r4, r4, #9
    366a:	0a65      	lsrs	r5, r4, #9
    366c:	2d00      	cmp	r5, #0
    366e:	d100      	bne.n	3672 <__aeabi_dadd+0xbe>
    3670:	e0df      	b.n	3832 <__aeabi_dadd+0x27e>
    3672:	0028      	movs	r0, r5
    3674:	f001 fbe4 	bl	4e40 <__clzsi2>
    3678:	0003      	movs	r3, r0
    367a:	3b08      	subs	r3, #8
    367c:	2b1f      	cmp	r3, #31
    367e:	dd00      	ble.n	3682 <__aeabi_dadd+0xce>
    3680:	e0d2      	b.n	3828 <__aeabi_dadd+0x274>
    3682:	2220      	movs	r2, #32
    3684:	003c      	movs	r4, r7
    3686:	1ad2      	subs	r2, r2, r3
    3688:	409d      	lsls	r5, r3
    368a:	40d4      	lsrs	r4, r2
    368c:	409f      	lsls	r7, r3
    368e:	4325      	orrs	r5, r4
    3690:	429e      	cmp	r6, r3
    3692:	dd00      	ble.n	3696 <__aeabi_dadd+0xe2>
    3694:	e0c4      	b.n	3820 <__aeabi_dadd+0x26c>
    3696:	1b9e      	subs	r6, r3, r6
    3698:	1c73      	adds	r3, r6, #1
    369a:	2b1f      	cmp	r3, #31
    369c:	dd00      	ble.n	36a0 <__aeabi_dadd+0xec>
    369e:	e0f1      	b.n	3884 <__aeabi_dadd+0x2d0>
    36a0:	2220      	movs	r2, #32
    36a2:	0038      	movs	r0, r7
    36a4:	0029      	movs	r1, r5
    36a6:	1ad2      	subs	r2, r2, r3
    36a8:	40d8      	lsrs	r0, r3
    36aa:	4091      	lsls	r1, r2
    36ac:	4097      	lsls	r7, r2
    36ae:	002c      	movs	r4, r5
    36b0:	4301      	orrs	r1, r0
    36b2:	1e78      	subs	r0, r7, #1
    36b4:	4187      	sbcs	r7, r0
    36b6:	40dc      	lsrs	r4, r3
    36b8:	2600      	movs	r6, #0
    36ba:	430f      	orrs	r7, r1
    36bc:	077b      	lsls	r3, r7, #29
    36be:	d009      	beq.n	36d4 <__aeabi_dadd+0x120>
    36c0:	230f      	movs	r3, #15
    36c2:	403b      	ands	r3, r7
    36c4:	2b04      	cmp	r3, #4
    36c6:	d005      	beq.n	36d4 <__aeabi_dadd+0x120>
    36c8:	1d3b      	adds	r3, r7, #4
    36ca:	42bb      	cmp	r3, r7
    36cc:	41bf      	sbcs	r7, r7
    36ce:	427f      	negs	r7, r7
    36d0:	19e4      	adds	r4, r4, r7
    36d2:	001f      	movs	r7, r3
    36d4:	0223      	lsls	r3, r4, #8
    36d6:	d52c      	bpl.n	3732 <__aeabi_dadd+0x17e>
    36d8:	4b96      	ldr	r3, [pc, #600]	; (3934 <__aeabi_dadd+0x380>)
    36da:	3601      	adds	r6, #1
    36dc:	429e      	cmp	r6, r3
    36de:	d100      	bne.n	36e2 <__aeabi_dadd+0x12e>
    36e0:	e09a      	b.n	3818 <__aeabi_dadd+0x264>
    36e2:	4645      	mov	r5, r8
    36e4:	4b94      	ldr	r3, [pc, #592]	; (3938 <__aeabi_dadd+0x384>)
    36e6:	08ff      	lsrs	r7, r7, #3
    36e8:	401c      	ands	r4, r3
    36ea:	0760      	lsls	r0, r4, #29
    36ec:	0576      	lsls	r6, r6, #21
    36ee:	0264      	lsls	r4, r4, #9
    36f0:	4307      	orrs	r7, r0
    36f2:	0b24      	lsrs	r4, r4, #12
    36f4:	0d76      	lsrs	r6, r6, #21
    36f6:	2100      	movs	r1, #0
    36f8:	0324      	lsls	r4, r4, #12
    36fa:	0b23      	lsrs	r3, r4, #12
    36fc:	0d0c      	lsrs	r4, r1, #20
    36fe:	4a8f      	ldr	r2, [pc, #572]	; (393c <__aeabi_dadd+0x388>)
    3700:	0524      	lsls	r4, r4, #20
    3702:	431c      	orrs	r4, r3
    3704:	4014      	ands	r4, r2
    3706:	0533      	lsls	r3, r6, #20
    3708:	4323      	orrs	r3, r4
    370a:	005b      	lsls	r3, r3, #1
    370c:	07ed      	lsls	r5, r5, #31
    370e:	085b      	lsrs	r3, r3, #1
    3710:	432b      	orrs	r3, r5
    3712:	0038      	movs	r0, r7
    3714:	0019      	movs	r1, r3
    3716:	bc3c      	pop	{r2, r3, r4, r5}
    3718:	4690      	mov	r8, r2
    371a:	4699      	mov	r9, r3
    371c:	46a2      	mov	sl, r4
    371e:	46ab      	mov	fp, r5
    3720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3722:	4664      	mov	r4, ip
    3724:	4304      	orrs	r4, r0
    3726:	d100      	bne.n	372a <__aeabi_dadd+0x176>
    3728:	e211      	b.n	3b4e <__aeabi_dadd+0x59a>
    372a:	0004      	movs	r4, r0
    372c:	4667      	mov	r7, ip
    372e:	077b      	lsls	r3, r7, #29
    3730:	d1c6      	bne.n	36c0 <__aeabi_dadd+0x10c>
    3732:	4645      	mov	r5, r8
    3734:	0760      	lsls	r0, r4, #29
    3736:	08ff      	lsrs	r7, r7, #3
    3738:	4307      	orrs	r7, r0
    373a:	08e4      	lsrs	r4, r4, #3
    373c:	4b7d      	ldr	r3, [pc, #500]	; (3934 <__aeabi_dadd+0x380>)
    373e:	429e      	cmp	r6, r3
    3740:	d030      	beq.n	37a4 <__aeabi_dadd+0x1f0>
    3742:	0324      	lsls	r4, r4, #12
    3744:	0576      	lsls	r6, r6, #21
    3746:	0b24      	lsrs	r4, r4, #12
    3748:	0d76      	lsrs	r6, r6, #21
    374a:	e7d4      	b.n	36f6 <__aeabi_dadd+0x142>
    374c:	1a33      	subs	r3, r6, r0
    374e:	469a      	mov	sl, r3
    3750:	2b00      	cmp	r3, #0
    3752:	dd78      	ble.n	3846 <__aeabi_dadd+0x292>
    3754:	2800      	cmp	r0, #0
    3756:	d031      	beq.n	37bc <__aeabi_dadd+0x208>
    3758:	4876      	ldr	r0, [pc, #472]	; (3934 <__aeabi_dadd+0x380>)
    375a:	4286      	cmp	r6, r0
    375c:	d0ae      	beq.n	36bc <__aeabi_dadd+0x108>
    375e:	2080      	movs	r0, #128	; 0x80
    3760:	0400      	lsls	r0, r0, #16
    3762:	4301      	orrs	r1, r0
    3764:	4653      	mov	r3, sl
    3766:	2b38      	cmp	r3, #56	; 0x38
    3768:	dc00      	bgt.n	376c <__aeabi_dadd+0x1b8>
    376a:	e0e9      	b.n	3940 <__aeabi_dadd+0x38c>
    376c:	430a      	orrs	r2, r1
    376e:	1e51      	subs	r1, r2, #1
    3770:	418a      	sbcs	r2, r1
    3772:	2100      	movs	r1, #0
    3774:	19d2      	adds	r2, r2, r7
    3776:	42ba      	cmp	r2, r7
    3778:	41bf      	sbcs	r7, r7
    377a:	1909      	adds	r1, r1, r4
    377c:	427c      	negs	r4, r7
    377e:	0017      	movs	r7, r2
    3780:	190c      	adds	r4, r1, r4
    3782:	0223      	lsls	r3, r4, #8
    3784:	d5d3      	bpl.n	372e <__aeabi_dadd+0x17a>
    3786:	4b6b      	ldr	r3, [pc, #428]	; (3934 <__aeabi_dadd+0x380>)
    3788:	3601      	adds	r6, #1
    378a:	429e      	cmp	r6, r3
    378c:	d100      	bne.n	3790 <__aeabi_dadd+0x1dc>
    378e:	e13a      	b.n	3a06 <__aeabi_dadd+0x452>
    3790:	2001      	movs	r0, #1
    3792:	4b69      	ldr	r3, [pc, #420]	; (3938 <__aeabi_dadd+0x384>)
    3794:	401c      	ands	r4, r3
    3796:	087b      	lsrs	r3, r7, #1
    3798:	4007      	ands	r7, r0
    379a:	431f      	orrs	r7, r3
    379c:	07e0      	lsls	r0, r4, #31
    379e:	4307      	orrs	r7, r0
    37a0:	0864      	lsrs	r4, r4, #1
    37a2:	e78b      	b.n	36bc <__aeabi_dadd+0x108>
    37a4:	0023      	movs	r3, r4
    37a6:	433b      	orrs	r3, r7
    37a8:	d100      	bne.n	37ac <__aeabi_dadd+0x1f8>
    37aa:	e1cb      	b.n	3b44 <__aeabi_dadd+0x590>
    37ac:	2280      	movs	r2, #128	; 0x80
    37ae:	0312      	lsls	r2, r2, #12
    37b0:	4314      	orrs	r4, r2
    37b2:	0324      	lsls	r4, r4, #12
    37b4:	0b24      	lsrs	r4, r4, #12
    37b6:	e79e      	b.n	36f6 <__aeabi_dadd+0x142>
    37b8:	002e      	movs	r6, r5
    37ba:	e77f      	b.n	36bc <__aeabi_dadd+0x108>
    37bc:	0008      	movs	r0, r1
    37be:	4310      	orrs	r0, r2
    37c0:	d100      	bne.n	37c4 <__aeabi_dadd+0x210>
    37c2:	e0b4      	b.n	392e <__aeabi_dadd+0x37a>
    37c4:	1e58      	subs	r0, r3, #1
    37c6:	2800      	cmp	r0, #0
    37c8:	d000      	beq.n	37cc <__aeabi_dadd+0x218>
    37ca:	e0de      	b.n	398a <__aeabi_dadd+0x3d6>
    37cc:	18ba      	adds	r2, r7, r2
    37ce:	42ba      	cmp	r2, r7
    37d0:	419b      	sbcs	r3, r3
    37d2:	1864      	adds	r4, r4, r1
    37d4:	425b      	negs	r3, r3
    37d6:	18e4      	adds	r4, r4, r3
    37d8:	0017      	movs	r7, r2
    37da:	2601      	movs	r6, #1
    37dc:	0223      	lsls	r3, r4, #8
    37de:	d5a6      	bpl.n	372e <__aeabi_dadd+0x17a>
    37e0:	2602      	movs	r6, #2
    37e2:	e7d5      	b.n	3790 <__aeabi_dadd+0x1dc>
    37e4:	2d00      	cmp	r5, #0
    37e6:	d16e      	bne.n	38c6 <__aeabi_dadd+0x312>
    37e8:	1c70      	adds	r0, r6, #1
    37ea:	0540      	lsls	r0, r0, #21
    37ec:	0d40      	lsrs	r0, r0, #21
    37ee:	2801      	cmp	r0, #1
    37f0:	dc00      	bgt.n	37f4 <__aeabi_dadd+0x240>
    37f2:	e0f9      	b.n	39e8 <__aeabi_dadd+0x434>
    37f4:	1ab8      	subs	r0, r7, r2
    37f6:	4684      	mov	ip, r0
    37f8:	4287      	cmp	r7, r0
    37fa:	4180      	sbcs	r0, r0
    37fc:	1ae5      	subs	r5, r4, r3
    37fe:	4240      	negs	r0, r0
    3800:	1a2d      	subs	r5, r5, r0
    3802:	0228      	lsls	r0, r5, #8
    3804:	d400      	bmi.n	3808 <__aeabi_dadd+0x254>
    3806:	e089      	b.n	391c <__aeabi_dadd+0x368>
    3808:	1bd7      	subs	r7, r2, r7
    380a:	42ba      	cmp	r2, r7
    380c:	4192      	sbcs	r2, r2
    380e:	1b1c      	subs	r4, r3, r4
    3810:	4252      	negs	r2, r2
    3812:	1aa5      	subs	r5, r4, r2
    3814:	46d8      	mov	r8, fp
    3816:	e729      	b.n	366c <__aeabi_dadd+0xb8>
    3818:	4645      	mov	r5, r8
    381a:	2400      	movs	r4, #0
    381c:	2700      	movs	r7, #0
    381e:	e76a      	b.n	36f6 <__aeabi_dadd+0x142>
    3820:	4c45      	ldr	r4, [pc, #276]	; (3938 <__aeabi_dadd+0x384>)
    3822:	1af6      	subs	r6, r6, r3
    3824:	402c      	ands	r4, r5
    3826:	e749      	b.n	36bc <__aeabi_dadd+0x108>
    3828:	003d      	movs	r5, r7
    382a:	3828      	subs	r0, #40	; 0x28
    382c:	4085      	lsls	r5, r0
    382e:	2700      	movs	r7, #0
    3830:	e72e      	b.n	3690 <__aeabi_dadd+0xdc>
    3832:	0038      	movs	r0, r7
    3834:	f001 fb04 	bl	4e40 <__clzsi2>
    3838:	3020      	adds	r0, #32
    383a:	e71d      	b.n	3678 <__aeabi_dadd+0xc4>
    383c:	430a      	orrs	r2, r1
    383e:	1e51      	subs	r1, r2, #1
    3840:	418a      	sbcs	r2, r1
    3842:	2100      	movs	r1, #0
    3844:	e707      	b.n	3656 <__aeabi_dadd+0xa2>
    3846:	2b00      	cmp	r3, #0
    3848:	d000      	beq.n	384c <__aeabi_dadd+0x298>
    384a:	e0f3      	b.n	3a34 <__aeabi_dadd+0x480>
    384c:	1c70      	adds	r0, r6, #1
    384e:	0543      	lsls	r3, r0, #21
    3850:	0d5b      	lsrs	r3, r3, #21
    3852:	2b01      	cmp	r3, #1
    3854:	dc00      	bgt.n	3858 <__aeabi_dadd+0x2a4>
    3856:	e0ad      	b.n	39b4 <__aeabi_dadd+0x400>
    3858:	4b36      	ldr	r3, [pc, #216]	; (3934 <__aeabi_dadd+0x380>)
    385a:	4298      	cmp	r0, r3
    385c:	d100      	bne.n	3860 <__aeabi_dadd+0x2ac>
    385e:	e0d1      	b.n	3a04 <__aeabi_dadd+0x450>
    3860:	18ba      	adds	r2, r7, r2
    3862:	42ba      	cmp	r2, r7
    3864:	41bf      	sbcs	r7, r7
    3866:	1864      	adds	r4, r4, r1
    3868:	427f      	negs	r7, r7
    386a:	19e4      	adds	r4, r4, r7
    386c:	07e7      	lsls	r7, r4, #31
    386e:	0852      	lsrs	r2, r2, #1
    3870:	4317      	orrs	r7, r2
    3872:	0864      	lsrs	r4, r4, #1
    3874:	0006      	movs	r6, r0
    3876:	e721      	b.n	36bc <__aeabi_dadd+0x108>
    3878:	482e      	ldr	r0, [pc, #184]	; (3934 <__aeabi_dadd+0x380>)
    387a:	4285      	cmp	r5, r0
    387c:	d100      	bne.n	3880 <__aeabi_dadd+0x2cc>
    387e:	e093      	b.n	39a8 <__aeabi_dadd+0x3f4>
    3880:	001d      	movs	r5, r3
    3882:	e6d0      	b.n	3626 <__aeabi_dadd+0x72>
    3884:	0029      	movs	r1, r5
    3886:	3e1f      	subs	r6, #31
    3888:	40f1      	lsrs	r1, r6
    388a:	2b20      	cmp	r3, #32
    388c:	d100      	bne.n	3890 <__aeabi_dadd+0x2dc>
    388e:	e08d      	b.n	39ac <__aeabi_dadd+0x3f8>
    3890:	2240      	movs	r2, #64	; 0x40
    3892:	1ad3      	subs	r3, r2, r3
    3894:	409d      	lsls	r5, r3
    3896:	432f      	orrs	r7, r5
    3898:	1e7d      	subs	r5, r7, #1
    389a:	41af      	sbcs	r7, r5
    389c:	2400      	movs	r4, #0
    389e:	430f      	orrs	r7, r1
    38a0:	2600      	movs	r6, #0
    38a2:	e744      	b.n	372e <__aeabi_dadd+0x17a>
    38a4:	002b      	movs	r3, r5
    38a6:	0008      	movs	r0, r1
    38a8:	3b20      	subs	r3, #32
    38aa:	40d8      	lsrs	r0, r3
    38ac:	0003      	movs	r3, r0
    38ae:	2d20      	cmp	r5, #32
    38b0:	d100      	bne.n	38b4 <__aeabi_dadd+0x300>
    38b2:	e07d      	b.n	39b0 <__aeabi_dadd+0x3fc>
    38b4:	2040      	movs	r0, #64	; 0x40
    38b6:	1b45      	subs	r5, r0, r5
    38b8:	40a9      	lsls	r1, r5
    38ba:	430a      	orrs	r2, r1
    38bc:	1e51      	subs	r1, r2, #1
    38be:	418a      	sbcs	r2, r1
    38c0:	2100      	movs	r1, #0
    38c2:	431a      	orrs	r2, r3
    38c4:	e6c7      	b.n	3656 <__aeabi_dadd+0xa2>
    38c6:	2e00      	cmp	r6, #0
    38c8:	d050      	beq.n	396c <__aeabi_dadd+0x3b8>
    38ca:	4e1a      	ldr	r6, [pc, #104]	; (3934 <__aeabi_dadd+0x380>)
    38cc:	42b0      	cmp	r0, r6
    38ce:	d057      	beq.n	3980 <__aeabi_dadd+0x3cc>
    38d0:	2680      	movs	r6, #128	; 0x80
    38d2:	426b      	negs	r3, r5
    38d4:	4699      	mov	r9, r3
    38d6:	0436      	lsls	r6, r6, #16
    38d8:	4334      	orrs	r4, r6
    38da:	464b      	mov	r3, r9
    38dc:	2b38      	cmp	r3, #56	; 0x38
    38de:	dd00      	ble.n	38e2 <__aeabi_dadd+0x32e>
    38e0:	e0d6      	b.n	3a90 <__aeabi_dadd+0x4dc>
    38e2:	2b1f      	cmp	r3, #31
    38e4:	dd00      	ble.n	38e8 <__aeabi_dadd+0x334>
    38e6:	e135      	b.n	3b54 <__aeabi_dadd+0x5a0>
    38e8:	2620      	movs	r6, #32
    38ea:	1af5      	subs	r5, r6, r3
    38ec:	0026      	movs	r6, r4
    38ee:	40ae      	lsls	r6, r5
    38f0:	46b2      	mov	sl, r6
    38f2:	003e      	movs	r6, r7
    38f4:	40de      	lsrs	r6, r3
    38f6:	46ac      	mov	ip, r5
    38f8:	0035      	movs	r5, r6
    38fa:	4656      	mov	r6, sl
    38fc:	432e      	orrs	r6, r5
    38fe:	4665      	mov	r5, ip
    3900:	40af      	lsls	r7, r5
    3902:	1e7d      	subs	r5, r7, #1
    3904:	41af      	sbcs	r7, r5
    3906:	40dc      	lsrs	r4, r3
    3908:	4337      	orrs	r7, r6
    390a:	1bd7      	subs	r7, r2, r7
    390c:	42ba      	cmp	r2, r7
    390e:	4192      	sbcs	r2, r2
    3910:	1b0c      	subs	r4, r1, r4
    3912:	4252      	negs	r2, r2
    3914:	1aa4      	subs	r4, r4, r2
    3916:	0006      	movs	r6, r0
    3918:	46d8      	mov	r8, fp
    391a:	e6a3      	b.n	3664 <__aeabi_dadd+0xb0>
    391c:	4664      	mov	r4, ip
    391e:	4667      	mov	r7, ip
    3920:	432c      	orrs	r4, r5
    3922:	d000      	beq.n	3926 <__aeabi_dadd+0x372>
    3924:	e6a2      	b.n	366c <__aeabi_dadd+0xb8>
    3926:	2500      	movs	r5, #0
    3928:	2600      	movs	r6, #0
    392a:	2700      	movs	r7, #0
    392c:	e706      	b.n	373c <__aeabi_dadd+0x188>
    392e:	001e      	movs	r6, r3
    3930:	e6c4      	b.n	36bc <__aeabi_dadd+0x108>
    3932:	46c0      	nop			; (mov r8, r8)
    3934:	000007ff 	.word	0x000007ff
    3938:	ff7fffff 	.word	0xff7fffff
    393c:	800fffff 	.word	0x800fffff
    3940:	2b1f      	cmp	r3, #31
    3942:	dc63      	bgt.n	3a0c <__aeabi_dadd+0x458>
    3944:	2020      	movs	r0, #32
    3946:	1ac3      	subs	r3, r0, r3
    3948:	0008      	movs	r0, r1
    394a:	4098      	lsls	r0, r3
    394c:	469c      	mov	ip, r3
    394e:	4683      	mov	fp, r0
    3950:	4653      	mov	r3, sl
    3952:	0010      	movs	r0, r2
    3954:	40d8      	lsrs	r0, r3
    3956:	0003      	movs	r3, r0
    3958:	4658      	mov	r0, fp
    395a:	4318      	orrs	r0, r3
    395c:	4663      	mov	r3, ip
    395e:	409a      	lsls	r2, r3
    3960:	1e53      	subs	r3, r2, #1
    3962:	419a      	sbcs	r2, r3
    3964:	4653      	mov	r3, sl
    3966:	4302      	orrs	r2, r0
    3968:	40d9      	lsrs	r1, r3
    396a:	e703      	b.n	3774 <__aeabi_dadd+0x1c0>
    396c:	0026      	movs	r6, r4
    396e:	433e      	orrs	r6, r7
    3970:	d006      	beq.n	3980 <__aeabi_dadd+0x3cc>
    3972:	43eb      	mvns	r3, r5
    3974:	4699      	mov	r9, r3
    3976:	2b00      	cmp	r3, #0
    3978:	d0c7      	beq.n	390a <__aeabi_dadd+0x356>
    397a:	4e94      	ldr	r6, [pc, #592]	; (3bcc <__aeabi_dadd+0x618>)
    397c:	42b0      	cmp	r0, r6
    397e:	d1ac      	bne.n	38da <__aeabi_dadd+0x326>
    3980:	000c      	movs	r4, r1
    3982:	0017      	movs	r7, r2
    3984:	0006      	movs	r6, r0
    3986:	46d8      	mov	r8, fp
    3988:	e698      	b.n	36bc <__aeabi_dadd+0x108>
    398a:	4b90      	ldr	r3, [pc, #576]	; (3bcc <__aeabi_dadd+0x618>)
    398c:	459a      	cmp	sl, r3
    398e:	d00b      	beq.n	39a8 <__aeabi_dadd+0x3f4>
    3990:	4682      	mov	sl, r0
    3992:	e6e7      	b.n	3764 <__aeabi_dadd+0x1b0>
    3994:	2800      	cmp	r0, #0
    3996:	d000      	beq.n	399a <__aeabi_dadd+0x3e6>
    3998:	e09e      	b.n	3ad8 <__aeabi_dadd+0x524>
    399a:	0018      	movs	r0, r3
    399c:	4310      	orrs	r0, r2
    399e:	d100      	bne.n	39a2 <__aeabi_dadd+0x3ee>
    39a0:	e0e9      	b.n	3b76 <__aeabi_dadd+0x5c2>
    39a2:	001c      	movs	r4, r3
    39a4:	0017      	movs	r7, r2
    39a6:	46d8      	mov	r8, fp
    39a8:	4e88      	ldr	r6, [pc, #544]	; (3bcc <__aeabi_dadd+0x618>)
    39aa:	e687      	b.n	36bc <__aeabi_dadd+0x108>
    39ac:	2500      	movs	r5, #0
    39ae:	e772      	b.n	3896 <__aeabi_dadd+0x2e2>
    39b0:	2100      	movs	r1, #0
    39b2:	e782      	b.n	38ba <__aeabi_dadd+0x306>
    39b4:	0023      	movs	r3, r4
    39b6:	433b      	orrs	r3, r7
    39b8:	2e00      	cmp	r6, #0
    39ba:	d000      	beq.n	39be <__aeabi_dadd+0x40a>
    39bc:	e0ab      	b.n	3b16 <__aeabi_dadd+0x562>
    39be:	2b00      	cmp	r3, #0
    39c0:	d100      	bne.n	39c4 <__aeabi_dadd+0x410>
    39c2:	e0e7      	b.n	3b94 <__aeabi_dadd+0x5e0>
    39c4:	000b      	movs	r3, r1
    39c6:	4313      	orrs	r3, r2
    39c8:	d100      	bne.n	39cc <__aeabi_dadd+0x418>
    39ca:	e677      	b.n	36bc <__aeabi_dadd+0x108>
    39cc:	18ba      	adds	r2, r7, r2
    39ce:	42ba      	cmp	r2, r7
    39d0:	41bf      	sbcs	r7, r7
    39d2:	1864      	adds	r4, r4, r1
    39d4:	427f      	negs	r7, r7
    39d6:	19e4      	adds	r4, r4, r7
    39d8:	0223      	lsls	r3, r4, #8
    39da:	d400      	bmi.n	39de <__aeabi_dadd+0x42a>
    39dc:	e0f2      	b.n	3bc4 <__aeabi_dadd+0x610>
    39de:	4b7c      	ldr	r3, [pc, #496]	; (3bd0 <__aeabi_dadd+0x61c>)
    39e0:	0017      	movs	r7, r2
    39e2:	401c      	ands	r4, r3
    39e4:	0006      	movs	r6, r0
    39e6:	e669      	b.n	36bc <__aeabi_dadd+0x108>
    39e8:	0020      	movs	r0, r4
    39ea:	4338      	orrs	r0, r7
    39ec:	2e00      	cmp	r6, #0
    39ee:	d1d1      	bne.n	3994 <__aeabi_dadd+0x3e0>
    39f0:	2800      	cmp	r0, #0
    39f2:	d15b      	bne.n	3aac <__aeabi_dadd+0x4f8>
    39f4:	001c      	movs	r4, r3
    39f6:	4314      	orrs	r4, r2
    39f8:	d100      	bne.n	39fc <__aeabi_dadd+0x448>
    39fa:	e0a8      	b.n	3b4e <__aeabi_dadd+0x59a>
    39fc:	001c      	movs	r4, r3
    39fe:	0017      	movs	r7, r2
    3a00:	46d8      	mov	r8, fp
    3a02:	e65b      	b.n	36bc <__aeabi_dadd+0x108>
    3a04:	0006      	movs	r6, r0
    3a06:	2400      	movs	r4, #0
    3a08:	2700      	movs	r7, #0
    3a0a:	e697      	b.n	373c <__aeabi_dadd+0x188>
    3a0c:	4650      	mov	r0, sl
    3a0e:	000b      	movs	r3, r1
    3a10:	3820      	subs	r0, #32
    3a12:	40c3      	lsrs	r3, r0
    3a14:	4699      	mov	r9, r3
    3a16:	4653      	mov	r3, sl
    3a18:	2b20      	cmp	r3, #32
    3a1a:	d100      	bne.n	3a1e <__aeabi_dadd+0x46a>
    3a1c:	e095      	b.n	3b4a <__aeabi_dadd+0x596>
    3a1e:	2340      	movs	r3, #64	; 0x40
    3a20:	4650      	mov	r0, sl
    3a22:	1a1b      	subs	r3, r3, r0
    3a24:	4099      	lsls	r1, r3
    3a26:	430a      	orrs	r2, r1
    3a28:	1e51      	subs	r1, r2, #1
    3a2a:	418a      	sbcs	r2, r1
    3a2c:	464b      	mov	r3, r9
    3a2e:	2100      	movs	r1, #0
    3a30:	431a      	orrs	r2, r3
    3a32:	e69f      	b.n	3774 <__aeabi_dadd+0x1c0>
    3a34:	2e00      	cmp	r6, #0
    3a36:	d130      	bne.n	3a9a <__aeabi_dadd+0x4e6>
    3a38:	0026      	movs	r6, r4
    3a3a:	433e      	orrs	r6, r7
    3a3c:	d067      	beq.n	3b0e <__aeabi_dadd+0x55a>
    3a3e:	43db      	mvns	r3, r3
    3a40:	469a      	mov	sl, r3
    3a42:	2b00      	cmp	r3, #0
    3a44:	d01c      	beq.n	3a80 <__aeabi_dadd+0x4cc>
    3a46:	4e61      	ldr	r6, [pc, #388]	; (3bcc <__aeabi_dadd+0x618>)
    3a48:	42b0      	cmp	r0, r6
    3a4a:	d060      	beq.n	3b0e <__aeabi_dadd+0x55a>
    3a4c:	4653      	mov	r3, sl
    3a4e:	2b38      	cmp	r3, #56	; 0x38
    3a50:	dd00      	ble.n	3a54 <__aeabi_dadd+0x4a0>
    3a52:	e096      	b.n	3b82 <__aeabi_dadd+0x5ce>
    3a54:	2b1f      	cmp	r3, #31
    3a56:	dd00      	ble.n	3a5a <__aeabi_dadd+0x4a6>
    3a58:	e09f      	b.n	3b9a <__aeabi_dadd+0x5e6>
    3a5a:	2620      	movs	r6, #32
    3a5c:	1af3      	subs	r3, r6, r3
    3a5e:	0026      	movs	r6, r4
    3a60:	409e      	lsls	r6, r3
    3a62:	469c      	mov	ip, r3
    3a64:	46b3      	mov	fp, r6
    3a66:	4653      	mov	r3, sl
    3a68:	003e      	movs	r6, r7
    3a6a:	40de      	lsrs	r6, r3
    3a6c:	0033      	movs	r3, r6
    3a6e:	465e      	mov	r6, fp
    3a70:	431e      	orrs	r6, r3
    3a72:	4663      	mov	r3, ip
    3a74:	409f      	lsls	r7, r3
    3a76:	1e7b      	subs	r3, r7, #1
    3a78:	419f      	sbcs	r7, r3
    3a7a:	4653      	mov	r3, sl
    3a7c:	40dc      	lsrs	r4, r3
    3a7e:	4337      	orrs	r7, r6
    3a80:	18bf      	adds	r7, r7, r2
    3a82:	4297      	cmp	r7, r2
    3a84:	4192      	sbcs	r2, r2
    3a86:	1864      	adds	r4, r4, r1
    3a88:	4252      	negs	r2, r2
    3a8a:	18a4      	adds	r4, r4, r2
    3a8c:	0006      	movs	r6, r0
    3a8e:	e678      	b.n	3782 <__aeabi_dadd+0x1ce>
    3a90:	4327      	orrs	r7, r4
    3a92:	1e7c      	subs	r4, r7, #1
    3a94:	41a7      	sbcs	r7, r4
    3a96:	2400      	movs	r4, #0
    3a98:	e737      	b.n	390a <__aeabi_dadd+0x356>
    3a9a:	4e4c      	ldr	r6, [pc, #304]	; (3bcc <__aeabi_dadd+0x618>)
    3a9c:	42b0      	cmp	r0, r6
    3a9e:	d036      	beq.n	3b0e <__aeabi_dadd+0x55a>
    3aa0:	2680      	movs	r6, #128	; 0x80
    3aa2:	425b      	negs	r3, r3
    3aa4:	0436      	lsls	r6, r6, #16
    3aa6:	469a      	mov	sl, r3
    3aa8:	4334      	orrs	r4, r6
    3aaa:	e7cf      	b.n	3a4c <__aeabi_dadd+0x498>
    3aac:	0018      	movs	r0, r3
    3aae:	4310      	orrs	r0, r2
    3ab0:	d100      	bne.n	3ab4 <__aeabi_dadd+0x500>
    3ab2:	e603      	b.n	36bc <__aeabi_dadd+0x108>
    3ab4:	1ab8      	subs	r0, r7, r2
    3ab6:	4684      	mov	ip, r0
    3ab8:	4567      	cmp	r7, ip
    3aba:	41ad      	sbcs	r5, r5
    3abc:	1ae0      	subs	r0, r4, r3
    3abe:	426d      	negs	r5, r5
    3ac0:	1b40      	subs	r0, r0, r5
    3ac2:	0205      	lsls	r5, r0, #8
    3ac4:	d400      	bmi.n	3ac8 <__aeabi_dadd+0x514>
    3ac6:	e62c      	b.n	3722 <__aeabi_dadd+0x16e>
    3ac8:	1bd7      	subs	r7, r2, r7
    3aca:	42ba      	cmp	r2, r7
    3acc:	4192      	sbcs	r2, r2
    3ace:	1b1c      	subs	r4, r3, r4
    3ad0:	4252      	negs	r2, r2
    3ad2:	1aa4      	subs	r4, r4, r2
    3ad4:	46d8      	mov	r8, fp
    3ad6:	e5f1      	b.n	36bc <__aeabi_dadd+0x108>
    3ad8:	0018      	movs	r0, r3
    3ada:	4310      	orrs	r0, r2
    3adc:	d100      	bne.n	3ae0 <__aeabi_dadd+0x52c>
    3ade:	e763      	b.n	39a8 <__aeabi_dadd+0x3f4>
    3ae0:	08f8      	lsrs	r0, r7, #3
    3ae2:	0767      	lsls	r7, r4, #29
    3ae4:	4307      	orrs	r7, r0
    3ae6:	2080      	movs	r0, #128	; 0x80
    3ae8:	08e4      	lsrs	r4, r4, #3
    3aea:	0300      	lsls	r0, r0, #12
    3aec:	4204      	tst	r4, r0
    3aee:	d008      	beq.n	3b02 <__aeabi_dadd+0x54e>
    3af0:	08dd      	lsrs	r5, r3, #3
    3af2:	4205      	tst	r5, r0
    3af4:	d105      	bne.n	3b02 <__aeabi_dadd+0x54e>
    3af6:	08d2      	lsrs	r2, r2, #3
    3af8:	0759      	lsls	r1, r3, #29
    3afa:	4311      	orrs	r1, r2
    3afc:	000f      	movs	r7, r1
    3afe:	002c      	movs	r4, r5
    3b00:	46d8      	mov	r8, fp
    3b02:	0f7b      	lsrs	r3, r7, #29
    3b04:	00e4      	lsls	r4, r4, #3
    3b06:	431c      	orrs	r4, r3
    3b08:	00ff      	lsls	r7, r7, #3
    3b0a:	4e30      	ldr	r6, [pc, #192]	; (3bcc <__aeabi_dadd+0x618>)
    3b0c:	e5d6      	b.n	36bc <__aeabi_dadd+0x108>
    3b0e:	000c      	movs	r4, r1
    3b10:	0017      	movs	r7, r2
    3b12:	0006      	movs	r6, r0
    3b14:	e5d2      	b.n	36bc <__aeabi_dadd+0x108>
    3b16:	2b00      	cmp	r3, #0
    3b18:	d038      	beq.n	3b8c <__aeabi_dadd+0x5d8>
    3b1a:	000b      	movs	r3, r1
    3b1c:	4313      	orrs	r3, r2
    3b1e:	d100      	bne.n	3b22 <__aeabi_dadd+0x56e>
    3b20:	e742      	b.n	39a8 <__aeabi_dadd+0x3f4>
    3b22:	08f8      	lsrs	r0, r7, #3
    3b24:	0767      	lsls	r7, r4, #29
    3b26:	4307      	orrs	r7, r0
    3b28:	2080      	movs	r0, #128	; 0x80
    3b2a:	08e4      	lsrs	r4, r4, #3
    3b2c:	0300      	lsls	r0, r0, #12
    3b2e:	4204      	tst	r4, r0
    3b30:	d0e7      	beq.n	3b02 <__aeabi_dadd+0x54e>
    3b32:	08cb      	lsrs	r3, r1, #3
    3b34:	4203      	tst	r3, r0
    3b36:	d1e4      	bne.n	3b02 <__aeabi_dadd+0x54e>
    3b38:	08d2      	lsrs	r2, r2, #3
    3b3a:	0749      	lsls	r1, r1, #29
    3b3c:	4311      	orrs	r1, r2
    3b3e:	000f      	movs	r7, r1
    3b40:	001c      	movs	r4, r3
    3b42:	e7de      	b.n	3b02 <__aeabi_dadd+0x54e>
    3b44:	2700      	movs	r7, #0
    3b46:	2400      	movs	r4, #0
    3b48:	e5d5      	b.n	36f6 <__aeabi_dadd+0x142>
    3b4a:	2100      	movs	r1, #0
    3b4c:	e76b      	b.n	3a26 <__aeabi_dadd+0x472>
    3b4e:	2500      	movs	r5, #0
    3b50:	2700      	movs	r7, #0
    3b52:	e5f3      	b.n	373c <__aeabi_dadd+0x188>
    3b54:	464e      	mov	r6, r9
    3b56:	0025      	movs	r5, r4
    3b58:	3e20      	subs	r6, #32
    3b5a:	40f5      	lsrs	r5, r6
    3b5c:	464b      	mov	r3, r9
    3b5e:	002e      	movs	r6, r5
    3b60:	2b20      	cmp	r3, #32
    3b62:	d02d      	beq.n	3bc0 <__aeabi_dadd+0x60c>
    3b64:	2540      	movs	r5, #64	; 0x40
    3b66:	1aed      	subs	r5, r5, r3
    3b68:	40ac      	lsls	r4, r5
    3b6a:	4327      	orrs	r7, r4
    3b6c:	1e7c      	subs	r4, r7, #1
    3b6e:	41a7      	sbcs	r7, r4
    3b70:	2400      	movs	r4, #0
    3b72:	4337      	orrs	r7, r6
    3b74:	e6c9      	b.n	390a <__aeabi_dadd+0x356>
    3b76:	2480      	movs	r4, #128	; 0x80
    3b78:	2500      	movs	r5, #0
    3b7a:	0324      	lsls	r4, r4, #12
    3b7c:	4e13      	ldr	r6, [pc, #76]	; (3bcc <__aeabi_dadd+0x618>)
    3b7e:	2700      	movs	r7, #0
    3b80:	e5dc      	b.n	373c <__aeabi_dadd+0x188>
    3b82:	4327      	orrs	r7, r4
    3b84:	1e7c      	subs	r4, r7, #1
    3b86:	41a7      	sbcs	r7, r4
    3b88:	2400      	movs	r4, #0
    3b8a:	e779      	b.n	3a80 <__aeabi_dadd+0x4cc>
    3b8c:	000c      	movs	r4, r1
    3b8e:	0017      	movs	r7, r2
    3b90:	4e0e      	ldr	r6, [pc, #56]	; (3bcc <__aeabi_dadd+0x618>)
    3b92:	e593      	b.n	36bc <__aeabi_dadd+0x108>
    3b94:	000c      	movs	r4, r1
    3b96:	0017      	movs	r7, r2
    3b98:	e590      	b.n	36bc <__aeabi_dadd+0x108>
    3b9a:	4656      	mov	r6, sl
    3b9c:	0023      	movs	r3, r4
    3b9e:	3e20      	subs	r6, #32
    3ba0:	40f3      	lsrs	r3, r6
    3ba2:	4699      	mov	r9, r3
    3ba4:	4653      	mov	r3, sl
    3ba6:	2b20      	cmp	r3, #32
    3ba8:	d00e      	beq.n	3bc8 <__aeabi_dadd+0x614>
    3baa:	2340      	movs	r3, #64	; 0x40
    3bac:	4656      	mov	r6, sl
    3bae:	1b9b      	subs	r3, r3, r6
    3bb0:	409c      	lsls	r4, r3
    3bb2:	4327      	orrs	r7, r4
    3bb4:	1e7c      	subs	r4, r7, #1
    3bb6:	41a7      	sbcs	r7, r4
    3bb8:	464b      	mov	r3, r9
    3bba:	2400      	movs	r4, #0
    3bbc:	431f      	orrs	r7, r3
    3bbe:	e75f      	b.n	3a80 <__aeabi_dadd+0x4cc>
    3bc0:	2400      	movs	r4, #0
    3bc2:	e7d2      	b.n	3b6a <__aeabi_dadd+0x5b6>
    3bc4:	0017      	movs	r7, r2
    3bc6:	e5b2      	b.n	372e <__aeabi_dadd+0x17a>
    3bc8:	2400      	movs	r4, #0
    3bca:	e7f2      	b.n	3bb2 <__aeabi_dadd+0x5fe>
    3bcc:	000007ff 	.word	0x000007ff
    3bd0:	ff7fffff 	.word	0xff7fffff

00003bd4 <__aeabi_ddiv>:
    3bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bd6:	4657      	mov	r7, sl
    3bd8:	4645      	mov	r5, r8
    3bda:	46de      	mov	lr, fp
    3bdc:	464e      	mov	r6, r9
    3bde:	b5e0      	push	{r5, r6, r7, lr}
    3be0:	004c      	lsls	r4, r1, #1
    3be2:	030e      	lsls	r6, r1, #12
    3be4:	b087      	sub	sp, #28
    3be6:	4683      	mov	fp, r0
    3be8:	4692      	mov	sl, r2
    3bea:	001d      	movs	r5, r3
    3bec:	4680      	mov	r8, r0
    3bee:	0b36      	lsrs	r6, r6, #12
    3bf0:	0d64      	lsrs	r4, r4, #21
    3bf2:	0fcf      	lsrs	r7, r1, #31
    3bf4:	2c00      	cmp	r4, #0
    3bf6:	d04f      	beq.n	3c98 <__aeabi_ddiv+0xc4>
    3bf8:	4b6f      	ldr	r3, [pc, #444]	; (3db8 <__aeabi_ddiv+0x1e4>)
    3bfa:	429c      	cmp	r4, r3
    3bfc:	d035      	beq.n	3c6a <__aeabi_ddiv+0x96>
    3bfe:	2380      	movs	r3, #128	; 0x80
    3c00:	0f42      	lsrs	r2, r0, #29
    3c02:	041b      	lsls	r3, r3, #16
    3c04:	00f6      	lsls	r6, r6, #3
    3c06:	4313      	orrs	r3, r2
    3c08:	4333      	orrs	r3, r6
    3c0a:	4699      	mov	r9, r3
    3c0c:	00c3      	lsls	r3, r0, #3
    3c0e:	4698      	mov	r8, r3
    3c10:	4b6a      	ldr	r3, [pc, #424]	; (3dbc <__aeabi_ddiv+0x1e8>)
    3c12:	2600      	movs	r6, #0
    3c14:	469c      	mov	ip, r3
    3c16:	2300      	movs	r3, #0
    3c18:	4464      	add	r4, ip
    3c1a:	9303      	str	r3, [sp, #12]
    3c1c:	032b      	lsls	r3, r5, #12
    3c1e:	0b1b      	lsrs	r3, r3, #12
    3c20:	469b      	mov	fp, r3
    3c22:	006b      	lsls	r3, r5, #1
    3c24:	0fed      	lsrs	r5, r5, #31
    3c26:	4650      	mov	r0, sl
    3c28:	0d5b      	lsrs	r3, r3, #21
    3c2a:	9501      	str	r5, [sp, #4]
    3c2c:	d05e      	beq.n	3cec <__aeabi_ddiv+0x118>
    3c2e:	4a62      	ldr	r2, [pc, #392]	; (3db8 <__aeabi_ddiv+0x1e4>)
    3c30:	4293      	cmp	r3, r2
    3c32:	d053      	beq.n	3cdc <__aeabi_ddiv+0x108>
    3c34:	465a      	mov	r2, fp
    3c36:	00d1      	lsls	r1, r2, #3
    3c38:	2280      	movs	r2, #128	; 0x80
    3c3a:	0f40      	lsrs	r0, r0, #29
    3c3c:	0412      	lsls	r2, r2, #16
    3c3e:	4302      	orrs	r2, r0
    3c40:	430a      	orrs	r2, r1
    3c42:	4693      	mov	fp, r2
    3c44:	4652      	mov	r2, sl
    3c46:	00d1      	lsls	r1, r2, #3
    3c48:	4a5c      	ldr	r2, [pc, #368]	; (3dbc <__aeabi_ddiv+0x1e8>)
    3c4a:	4694      	mov	ip, r2
    3c4c:	2200      	movs	r2, #0
    3c4e:	4463      	add	r3, ip
    3c50:	0038      	movs	r0, r7
    3c52:	4068      	eors	r0, r5
    3c54:	4684      	mov	ip, r0
    3c56:	9002      	str	r0, [sp, #8]
    3c58:	1ae4      	subs	r4, r4, r3
    3c5a:	4316      	orrs	r6, r2
    3c5c:	2e0f      	cmp	r6, #15
    3c5e:	d900      	bls.n	3c62 <__aeabi_ddiv+0x8e>
    3c60:	e0b4      	b.n	3dcc <__aeabi_ddiv+0x1f8>
    3c62:	4b57      	ldr	r3, [pc, #348]	; (3dc0 <__aeabi_ddiv+0x1ec>)
    3c64:	00b6      	lsls	r6, r6, #2
    3c66:	599b      	ldr	r3, [r3, r6]
    3c68:	469f      	mov	pc, r3
    3c6a:	0003      	movs	r3, r0
    3c6c:	4333      	orrs	r3, r6
    3c6e:	4699      	mov	r9, r3
    3c70:	d16c      	bne.n	3d4c <__aeabi_ddiv+0x178>
    3c72:	2300      	movs	r3, #0
    3c74:	4698      	mov	r8, r3
    3c76:	3302      	adds	r3, #2
    3c78:	2608      	movs	r6, #8
    3c7a:	9303      	str	r3, [sp, #12]
    3c7c:	e7ce      	b.n	3c1c <__aeabi_ddiv+0x48>
    3c7e:	46cb      	mov	fp, r9
    3c80:	4641      	mov	r1, r8
    3c82:	9a03      	ldr	r2, [sp, #12]
    3c84:	9701      	str	r7, [sp, #4]
    3c86:	2a02      	cmp	r2, #2
    3c88:	d165      	bne.n	3d56 <__aeabi_ddiv+0x182>
    3c8a:	9b01      	ldr	r3, [sp, #4]
    3c8c:	4c4a      	ldr	r4, [pc, #296]	; (3db8 <__aeabi_ddiv+0x1e4>)
    3c8e:	469c      	mov	ip, r3
    3c90:	2300      	movs	r3, #0
    3c92:	2200      	movs	r2, #0
    3c94:	4698      	mov	r8, r3
    3c96:	e06b      	b.n	3d70 <__aeabi_ddiv+0x19c>
    3c98:	0003      	movs	r3, r0
    3c9a:	4333      	orrs	r3, r6
    3c9c:	4699      	mov	r9, r3
    3c9e:	d04e      	beq.n	3d3e <__aeabi_ddiv+0x16a>
    3ca0:	2e00      	cmp	r6, #0
    3ca2:	d100      	bne.n	3ca6 <__aeabi_ddiv+0xd2>
    3ca4:	e1bc      	b.n	4020 <__aeabi_ddiv+0x44c>
    3ca6:	0030      	movs	r0, r6
    3ca8:	f001 f8ca 	bl	4e40 <__clzsi2>
    3cac:	0003      	movs	r3, r0
    3cae:	3b0b      	subs	r3, #11
    3cb0:	2b1c      	cmp	r3, #28
    3cb2:	dd00      	ble.n	3cb6 <__aeabi_ddiv+0xe2>
    3cb4:	e1ac      	b.n	4010 <__aeabi_ddiv+0x43c>
    3cb6:	221d      	movs	r2, #29
    3cb8:	1ad3      	subs	r3, r2, r3
    3cba:	465a      	mov	r2, fp
    3cbc:	0001      	movs	r1, r0
    3cbe:	40da      	lsrs	r2, r3
    3cc0:	3908      	subs	r1, #8
    3cc2:	408e      	lsls	r6, r1
    3cc4:	0013      	movs	r3, r2
    3cc6:	4333      	orrs	r3, r6
    3cc8:	4699      	mov	r9, r3
    3cca:	465b      	mov	r3, fp
    3ccc:	408b      	lsls	r3, r1
    3cce:	4698      	mov	r8, r3
    3cd0:	2300      	movs	r3, #0
    3cd2:	4c3c      	ldr	r4, [pc, #240]	; (3dc4 <__aeabi_ddiv+0x1f0>)
    3cd4:	2600      	movs	r6, #0
    3cd6:	1a24      	subs	r4, r4, r0
    3cd8:	9303      	str	r3, [sp, #12]
    3cda:	e79f      	b.n	3c1c <__aeabi_ddiv+0x48>
    3cdc:	4651      	mov	r1, sl
    3cde:	465a      	mov	r2, fp
    3ce0:	4311      	orrs	r1, r2
    3ce2:	d129      	bne.n	3d38 <__aeabi_ddiv+0x164>
    3ce4:	2200      	movs	r2, #0
    3ce6:	4693      	mov	fp, r2
    3ce8:	3202      	adds	r2, #2
    3cea:	e7b1      	b.n	3c50 <__aeabi_ddiv+0x7c>
    3cec:	4659      	mov	r1, fp
    3cee:	4301      	orrs	r1, r0
    3cf0:	d01e      	beq.n	3d30 <__aeabi_ddiv+0x15c>
    3cf2:	465b      	mov	r3, fp
    3cf4:	2b00      	cmp	r3, #0
    3cf6:	d100      	bne.n	3cfa <__aeabi_ddiv+0x126>
    3cf8:	e19e      	b.n	4038 <__aeabi_ddiv+0x464>
    3cfa:	4658      	mov	r0, fp
    3cfc:	f001 f8a0 	bl	4e40 <__clzsi2>
    3d00:	0003      	movs	r3, r0
    3d02:	3b0b      	subs	r3, #11
    3d04:	2b1c      	cmp	r3, #28
    3d06:	dd00      	ble.n	3d0a <__aeabi_ddiv+0x136>
    3d08:	e18f      	b.n	402a <__aeabi_ddiv+0x456>
    3d0a:	0002      	movs	r2, r0
    3d0c:	4659      	mov	r1, fp
    3d0e:	3a08      	subs	r2, #8
    3d10:	4091      	lsls	r1, r2
    3d12:	468b      	mov	fp, r1
    3d14:	211d      	movs	r1, #29
    3d16:	1acb      	subs	r3, r1, r3
    3d18:	4651      	mov	r1, sl
    3d1a:	40d9      	lsrs	r1, r3
    3d1c:	000b      	movs	r3, r1
    3d1e:	4659      	mov	r1, fp
    3d20:	430b      	orrs	r3, r1
    3d22:	4651      	mov	r1, sl
    3d24:	469b      	mov	fp, r3
    3d26:	4091      	lsls	r1, r2
    3d28:	4b26      	ldr	r3, [pc, #152]	; (3dc4 <__aeabi_ddiv+0x1f0>)
    3d2a:	2200      	movs	r2, #0
    3d2c:	1a1b      	subs	r3, r3, r0
    3d2e:	e78f      	b.n	3c50 <__aeabi_ddiv+0x7c>
    3d30:	2300      	movs	r3, #0
    3d32:	2201      	movs	r2, #1
    3d34:	469b      	mov	fp, r3
    3d36:	e78b      	b.n	3c50 <__aeabi_ddiv+0x7c>
    3d38:	4651      	mov	r1, sl
    3d3a:	2203      	movs	r2, #3
    3d3c:	e788      	b.n	3c50 <__aeabi_ddiv+0x7c>
    3d3e:	2300      	movs	r3, #0
    3d40:	4698      	mov	r8, r3
    3d42:	3301      	adds	r3, #1
    3d44:	2604      	movs	r6, #4
    3d46:	2400      	movs	r4, #0
    3d48:	9303      	str	r3, [sp, #12]
    3d4a:	e767      	b.n	3c1c <__aeabi_ddiv+0x48>
    3d4c:	2303      	movs	r3, #3
    3d4e:	46b1      	mov	r9, r6
    3d50:	9303      	str	r3, [sp, #12]
    3d52:	260c      	movs	r6, #12
    3d54:	e762      	b.n	3c1c <__aeabi_ddiv+0x48>
    3d56:	2a03      	cmp	r2, #3
    3d58:	d100      	bne.n	3d5c <__aeabi_ddiv+0x188>
    3d5a:	e25c      	b.n	4216 <__aeabi_ddiv+0x642>
    3d5c:	9b01      	ldr	r3, [sp, #4]
    3d5e:	2a01      	cmp	r2, #1
    3d60:	d000      	beq.n	3d64 <__aeabi_ddiv+0x190>
    3d62:	e1e4      	b.n	412e <__aeabi_ddiv+0x55a>
    3d64:	4013      	ands	r3, r2
    3d66:	469c      	mov	ip, r3
    3d68:	2300      	movs	r3, #0
    3d6a:	2400      	movs	r4, #0
    3d6c:	2200      	movs	r2, #0
    3d6e:	4698      	mov	r8, r3
    3d70:	2100      	movs	r1, #0
    3d72:	0312      	lsls	r2, r2, #12
    3d74:	0b13      	lsrs	r3, r2, #12
    3d76:	0d0a      	lsrs	r2, r1, #20
    3d78:	0512      	lsls	r2, r2, #20
    3d7a:	431a      	orrs	r2, r3
    3d7c:	0523      	lsls	r3, r4, #20
    3d7e:	4c12      	ldr	r4, [pc, #72]	; (3dc8 <__aeabi_ddiv+0x1f4>)
    3d80:	4640      	mov	r0, r8
    3d82:	4022      	ands	r2, r4
    3d84:	4313      	orrs	r3, r2
    3d86:	4662      	mov	r2, ip
    3d88:	005b      	lsls	r3, r3, #1
    3d8a:	07d2      	lsls	r2, r2, #31
    3d8c:	085b      	lsrs	r3, r3, #1
    3d8e:	4313      	orrs	r3, r2
    3d90:	0019      	movs	r1, r3
    3d92:	b007      	add	sp, #28
    3d94:	bc3c      	pop	{r2, r3, r4, r5}
    3d96:	4690      	mov	r8, r2
    3d98:	4699      	mov	r9, r3
    3d9a:	46a2      	mov	sl, r4
    3d9c:	46ab      	mov	fp, r5
    3d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3da0:	2300      	movs	r3, #0
    3da2:	2280      	movs	r2, #128	; 0x80
    3da4:	469c      	mov	ip, r3
    3da6:	0312      	lsls	r2, r2, #12
    3da8:	4698      	mov	r8, r3
    3daa:	4c03      	ldr	r4, [pc, #12]	; (3db8 <__aeabi_ddiv+0x1e4>)
    3dac:	e7e0      	b.n	3d70 <__aeabi_ddiv+0x19c>
    3dae:	2300      	movs	r3, #0
    3db0:	4c01      	ldr	r4, [pc, #4]	; (3db8 <__aeabi_ddiv+0x1e4>)
    3db2:	2200      	movs	r2, #0
    3db4:	4698      	mov	r8, r3
    3db6:	e7db      	b.n	3d70 <__aeabi_ddiv+0x19c>
    3db8:	000007ff 	.word	0x000007ff
    3dbc:	fffffc01 	.word	0xfffffc01
    3dc0:	00004fa4 	.word	0x00004fa4
    3dc4:	fffffc0d 	.word	0xfffffc0d
    3dc8:	800fffff 	.word	0x800fffff
    3dcc:	45d9      	cmp	r9, fp
    3dce:	d900      	bls.n	3dd2 <__aeabi_ddiv+0x1fe>
    3dd0:	e139      	b.n	4046 <__aeabi_ddiv+0x472>
    3dd2:	d100      	bne.n	3dd6 <__aeabi_ddiv+0x202>
    3dd4:	e134      	b.n	4040 <__aeabi_ddiv+0x46c>
    3dd6:	2300      	movs	r3, #0
    3dd8:	4646      	mov	r6, r8
    3dda:	464d      	mov	r5, r9
    3ddc:	469a      	mov	sl, r3
    3dde:	3c01      	subs	r4, #1
    3de0:	465b      	mov	r3, fp
    3de2:	0e0a      	lsrs	r2, r1, #24
    3de4:	021b      	lsls	r3, r3, #8
    3de6:	431a      	orrs	r2, r3
    3de8:	020b      	lsls	r3, r1, #8
    3dea:	0c17      	lsrs	r7, r2, #16
    3dec:	9303      	str	r3, [sp, #12]
    3dee:	0413      	lsls	r3, r2, #16
    3df0:	0c1b      	lsrs	r3, r3, #16
    3df2:	0039      	movs	r1, r7
    3df4:	0028      	movs	r0, r5
    3df6:	4690      	mov	r8, r2
    3df8:	9301      	str	r3, [sp, #4]
    3dfa:	f7ff fb4f 	bl	349c <__udivsi3>
    3dfe:	0002      	movs	r2, r0
    3e00:	9b01      	ldr	r3, [sp, #4]
    3e02:	4683      	mov	fp, r0
    3e04:	435a      	muls	r2, r3
    3e06:	0028      	movs	r0, r5
    3e08:	0039      	movs	r1, r7
    3e0a:	4691      	mov	r9, r2
    3e0c:	f7ff fbcc 	bl	35a8 <__aeabi_uidivmod>
    3e10:	0c35      	lsrs	r5, r6, #16
    3e12:	0409      	lsls	r1, r1, #16
    3e14:	430d      	orrs	r5, r1
    3e16:	45a9      	cmp	r9, r5
    3e18:	d90d      	bls.n	3e36 <__aeabi_ddiv+0x262>
    3e1a:	465b      	mov	r3, fp
    3e1c:	4445      	add	r5, r8
    3e1e:	3b01      	subs	r3, #1
    3e20:	45a8      	cmp	r8, r5
    3e22:	d900      	bls.n	3e26 <__aeabi_ddiv+0x252>
    3e24:	e13a      	b.n	409c <__aeabi_ddiv+0x4c8>
    3e26:	45a9      	cmp	r9, r5
    3e28:	d800      	bhi.n	3e2c <__aeabi_ddiv+0x258>
    3e2a:	e137      	b.n	409c <__aeabi_ddiv+0x4c8>
    3e2c:	2302      	movs	r3, #2
    3e2e:	425b      	negs	r3, r3
    3e30:	469c      	mov	ip, r3
    3e32:	4445      	add	r5, r8
    3e34:	44e3      	add	fp, ip
    3e36:	464b      	mov	r3, r9
    3e38:	1aeb      	subs	r3, r5, r3
    3e3a:	0039      	movs	r1, r7
    3e3c:	0018      	movs	r0, r3
    3e3e:	9304      	str	r3, [sp, #16]
    3e40:	f7ff fb2c 	bl	349c <__udivsi3>
    3e44:	9b01      	ldr	r3, [sp, #4]
    3e46:	0005      	movs	r5, r0
    3e48:	4343      	muls	r3, r0
    3e4a:	0039      	movs	r1, r7
    3e4c:	9804      	ldr	r0, [sp, #16]
    3e4e:	4699      	mov	r9, r3
    3e50:	f7ff fbaa 	bl	35a8 <__aeabi_uidivmod>
    3e54:	0433      	lsls	r3, r6, #16
    3e56:	0409      	lsls	r1, r1, #16
    3e58:	0c1b      	lsrs	r3, r3, #16
    3e5a:	430b      	orrs	r3, r1
    3e5c:	4599      	cmp	r9, r3
    3e5e:	d909      	bls.n	3e74 <__aeabi_ddiv+0x2a0>
    3e60:	4443      	add	r3, r8
    3e62:	1e6a      	subs	r2, r5, #1
    3e64:	4598      	cmp	r8, r3
    3e66:	d900      	bls.n	3e6a <__aeabi_ddiv+0x296>
    3e68:	e11a      	b.n	40a0 <__aeabi_ddiv+0x4cc>
    3e6a:	4599      	cmp	r9, r3
    3e6c:	d800      	bhi.n	3e70 <__aeabi_ddiv+0x29c>
    3e6e:	e117      	b.n	40a0 <__aeabi_ddiv+0x4cc>
    3e70:	3d02      	subs	r5, #2
    3e72:	4443      	add	r3, r8
    3e74:	464a      	mov	r2, r9
    3e76:	1a9b      	subs	r3, r3, r2
    3e78:	465a      	mov	r2, fp
    3e7a:	0412      	lsls	r2, r2, #16
    3e7c:	432a      	orrs	r2, r5
    3e7e:	9903      	ldr	r1, [sp, #12]
    3e80:	4693      	mov	fp, r2
    3e82:	0c10      	lsrs	r0, r2, #16
    3e84:	0c0a      	lsrs	r2, r1, #16
    3e86:	4691      	mov	r9, r2
    3e88:	0409      	lsls	r1, r1, #16
    3e8a:	465a      	mov	r2, fp
    3e8c:	0c09      	lsrs	r1, r1, #16
    3e8e:	464e      	mov	r6, r9
    3e90:	000d      	movs	r5, r1
    3e92:	0412      	lsls	r2, r2, #16
    3e94:	0c12      	lsrs	r2, r2, #16
    3e96:	4345      	muls	r5, r0
    3e98:	9105      	str	r1, [sp, #20]
    3e9a:	4351      	muls	r1, r2
    3e9c:	4372      	muls	r2, r6
    3e9e:	4370      	muls	r0, r6
    3ea0:	1952      	adds	r2, r2, r5
    3ea2:	0c0e      	lsrs	r6, r1, #16
    3ea4:	18b2      	adds	r2, r6, r2
    3ea6:	4295      	cmp	r5, r2
    3ea8:	d903      	bls.n	3eb2 <__aeabi_ddiv+0x2de>
    3eaa:	2580      	movs	r5, #128	; 0x80
    3eac:	026d      	lsls	r5, r5, #9
    3eae:	46ac      	mov	ip, r5
    3eb0:	4460      	add	r0, ip
    3eb2:	0c15      	lsrs	r5, r2, #16
    3eb4:	0409      	lsls	r1, r1, #16
    3eb6:	0412      	lsls	r2, r2, #16
    3eb8:	0c09      	lsrs	r1, r1, #16
    3eba:	1828      	adds	r0, r5, r0
    3ebc:	1852      	adds	r2, r2, r1
    3ebe:	4283      	cmp	r3, r0
    3ec0:	d200      	bcs.n	3ec4 <__aeabi_ddiv+0x2f0>
    3ec2:	e0ce      	b.n	4062 <__aeabi_ddiv+0x48e>
    3ec4:	d100      	bne.n	3ec8 <__aeabi_ddiv+0x2f4>
    3ec6:	e0c8      	b.n	405a <__aeabi_ddiv+0x486>
    3ec8:	1a1d      	subs	r5, r3, r0
    3eca:	4653      	mov	r3, sl
    3ecc:	1a9e      	subs	r6, r3, r2
    3ece:	45b2      	cmp	sl, r6
    3ed0:	4192      	sbcs	r2, r2
    3ed2:	4252      	negs	r2, r2
    3ed4:	1aab      	subs	r3, r5, r2
    3ed6:	469a      	mov	sl, r3
    3ed8:	4598      	cmp	r8, r3
    3eda:	d100      	bne.n	3ede <__aeabi_ddiv+0x30a>
    3edc:	e117      	b.n	410e <__aeabi_ddiv+0x53a>
    3ede:	0039      	movs	r1, r7
    3ee0:	0018      	movs	r0, r3
    3ee2:	f7ff fadb 	bl	349c <__udivsi3>
    3ee6:	9b01      	ldr	r3, [sp, #4]
    3ee8:	0005      	movs	r5, r0
    3eea:	4343      	muls	r3, r0
    3eec:	0039      	movs	r1, r7
    3eee:	4650      	mov	r0, sl
    3ef0:	9304      	str	r3, [sp, #16]
    3ef2:	f7ff fb59 	bl	35a8 <__aeabi_uidivmod>
    3ef6:	9804      	ldr	r0, [sp, #16]
    3ef8:	040b      	lsls	r3, r1, #16
    3efa:	0c31      	lsrs	r1, r6, #16
    3efc:	4319      	orrs	r1, r3
    3efe:	4288      	cmp	r0, r1
    3f00:	d909      	bls.n	3f16 <__aeabi_ddiv+0x342>
    3f02:	4441      	add	r1, r8
    3f04:	1e6b      	subs	r3, r5, #1
    3f06:	4588      	cmp	r8, r1
    3f08:	d900      	bls.n	3f0c <__aeabi_ddiv+0x338>
    3f0a:	e107      	b.n	411c <__aeabi_ddiv+0x548>
    3f0c:	4288      	cmp	r0, r1
    3f0e:	d800      	bhi.n	3f12 <__aeabi_ddiv+0x33e>
    3f10:	e104      	b.n	411c <__aeabi_ddiv+0x548>
    3f12:	3d02      	subs	r5, #2
    3f14:	4441      	add	r1, r8
    3f16:	9b04      	ldr	r3, [sp, #16]
    3f18:	1acb      	subs	r3, r1, r3
    3f1a:	0018      	movs	r0, r3
    3f1c:	0039      	movs	r1, r7
    3f1e:	9304      	str	r3, [sp, #16]
    3f20:	f7ff fabc 	bl	349c <__udivsi3>
    3f24:	9b01      	ldr	r3, [sp, #4]
    3f26:	4682      	mov	sl, r0
    3f28:	4343      	muls	r3, r0
    3f2a:	0039      	movs	r1, r7
    3f2c:	9804      	ldr	r0, [sp, #16]
    3f2e:	9301      	str	r3, [sp, #4]
    3f30:	f7ff fb3a 	bl	35a8 <__aeabi_uidivmod>
    3f34:	9801      	ldr	r0, [sp, #4]
    3f36:	040b      	lsls	r3, r1, #16
    3f38:	0431      	lsls	r1, r6, #16
    3f3a:	0c09      	lsrs	r1, r1, #16
    3f3c:	4319      	orrs	r1, r3
    3f3e:	4288      	cmp	r0, r1
    3f40:	d90d      	bls.n	3f5e <__aeabi_ddiv+0x38a>
    3f42:	4653      	mov	r3, sl
    3f44:	4441      	add	r1, r8
    3f46:	3b01      	subs	r3, #1
    3f48:	4588      	cmp	r8, r1
    3f4a:	d900      	bls.n	3f4e <__aeabi_ddiv+0x37a>
    3f4c:	e0e8      	b.n	4120 <__aeabi_ddiv+0x54c>
    3f4e:	4288      	cmp	r0, r1
    3f50:	d800      	bhi.n	3f54 <__aeabi_ddiv+0x380>
    3f52:	e0e5      	b.n	4120 <__aeabi_ddiv+0x54c>
    3f54:	2302      	movs	r3, #2
    3f56:	425b      	negs	r3, r3
    3f58:	469c      	mov	ip, r3
    3f5a:	4441      	add	r1, r8
    3f5c:	44e2      	add	sl, ip
    3f5e:	9b01      	ldr	r3, [sp, #4]
    3f60:	042d      	lsls	r5, r5, #16
    3f62:	1ace      	subs	r6, r1, r3
    3f64:	4651      	mov	r1, sl
    3f66:	4329      	orrs	r1, r5
    3f68:	9d05      	ldr	r5, [sp, #20]
    3f6a:	464f      	mov	r7, r9
    3f6c:	002a      	movs	r2, r5
    3f6e:	040b      	lsls	r3, r1, #16
    3f70:	0c08      	lsrs	r0, r1, #16
    3f72:	0c1b      	lsrs	r3, r3, #16
    3f74:	435a      	muls	r2, r3
    3f76:	4345      	muls	r5, r0
    3f78:	437b      	muls	r3, r7
    3f7a:	4378      	muls	r0, r7
    3f7c:	195b      	adds	r3, r3, r5
    3f7e:	0c17      	lsrs	r7, r2, #16
    3f80:	18fb      	adds	r3, r7, r3
    3f82:	429d      	cmp	r5, r3
    3f84:	d903      	bls.n	3f8e <__aeabi_ddiv+0x3ba>
    3f86:	2580      	movs	r5, #128	; 0x80
    3f88:	026d      	lsls	r5, r5, #9
    3f8a:	46ac      	mov	ip, r5
    3f8c:	4460      	add	r0, ip
    3f8e:	0c1d      	lsrs	r5, r3, #16
    3f90:	0412      	lsls	r2, r2, #16
    3f92:	041b      	lsls	r3, r3, #16
    3f94:	0c12      	lsrs	r2, r2, #16
    3f96:	1828      	adds	r0, r5, r0
    3f98:	189b      	adds	r3, r3, r2
    3f9a:	4286      	cmp	r6, r0
    3f9c:	d200      	bcs.n	3fa0 <__aeabi_ddiv+0x3cc>
    3f9e:	e093      	b.n	40c8 <__aeabi_ddiv+0x4f4>
    3fa0:	d100      	bne.n	3fa4 <__aeabi_ddiv+0x3d0>
    3fa2:	e08e      	b.n	40c2 <__aeabi_ddiv+0x4ee>
    3fa4:	2301      	movs	r3, #1
    3fa6:	4319      	orrs	r1, r3
    3fa8:	4ba0      	ldr	r3, [pc, #640]	; (422c <__aeabi_ddiv+0x658>)
    3faa:	18e3      	adds	r3, r4, r3
    3fac:	2b00      	cmp	r3, #0
    3fae:	dc00      	bgt.n	3fb2 <__aeabi_ddiv+0x3de>
    3fb0:	e099      	b.n	40e6 <__aeabi_ddiv+0x512>
    3fb2:	074a      	lsls	r2, r1, #29
    3fb4:	d000      	beq.n	3fb8 <__aeabi_ddiv+0x3e4>
    3fb6:	e09e      	b.n	40f6 <__aeabi_ddiv+0x522>
    3fb8:	465a      	mov	r2, fp
    3fba:	01d2      	lsls	r2, r2, #7
    3fbc:	d506      	bpl.n	3fcc <__aeabi_ddiv+0x3f8>
    3fbe:	465a      	mov	r2, fp
    3fc0:	4b9b      	ldr	r3, [pc, #620]	; (4230 <__aeabi_ddiv+0x65c>)
    3fc2:	401a      	ands	r2, r3
    3fc4:	2380      	movs	r3, #128	; 0x80
    3fc6:	4693      	mov	fp, r2
    3fc8:	00db      	lsls	r3, r3, #3
    3fca:	18e3      	adds	r3, r4, r3
    3fcc:	4a99      	ldr	r2, [pc, #612]	; (4234 <__aeabi_ddiv+0x660>)
    3fce:	4293      	cmp	r3, r2
    3fd0:	dd68      	ble.n	40a4 <__aeabi_ddiv+0x4d0>
    3fd2:	2301      	movs	r3, #1
    3fd4:	9a02      	ldr	r2, [sp, #8]
    3fd6:	4c98      	ldr	r4, [pc, #608]	; (4238 <__aeabi_ddiv+0x664>)
    3fd8:	401a      	ands	r2, r3
    3fda:	2300      	movs	r3, #0
    3fdc:	4694      	mov	ip, r2
    3fde:	4698      	mov	r8, r3
    3fe0:	2200      	movs	r2, #0
    3fe2:	e6c5      	b.n	3d70 <__aeabi_ddiv+0x19c>
    3fe4:	2280      	movs	r2, #128	; 0x80
    3fe6:	464b      	mov	r3, r9
    3fe8:	0312      	lsls	r2, r2, #12
    3fea:	4213      	tst	r3, r2
    3fec:	d00a      	beq.n	4004 <__aeabi_ddiv+0x430>
    3fee:	465b      	mov	r3, fp
    3ff0:	4213      	tst	r3, r2
    3ff2:	d106      	bne.n	4002 <__aeabi_ddiv+0x42e>
    3ff4:	431a      	orrs	r2, r3
    3ff6:	0312      	lsls	r2, r2, #12
    3ff8:	0b12      	lsrs	r2, r2, #12
    3ffa:	46ac      	mov	ip, r5
    3ffc:	4688      	mov	r8, r1
    3ffe:	4c8e      	ldr	r4, [pc, #568]	; (4238 <__aeabi_ddiv+0x664>)
    4000:	e6b6      	b.n	3d70 <__aeabi_ddiv+0x19c>
    4002:	464b      	mov	r3, r9
    4004:	431a      	orrs	r2, r3
    4006:	0312      	lsls	r2, r2, #12
    4008:	0b12      	lsrs	r2, r2, #12
    400a:	46bc      	mov	ip, r7
    400c:	4c8a      	ldr	r4, [pc, #552]	; (4238 <__aeabi_ddiv+0x664>)
    400e:	e6af      	b.n	3d70 <__aeabi_ddiv+0x19c>
    4010:	0003      	movs	r3, r0
    4012:	465a      	mov	r2, fp
    4014:	3b28      	subs	r3, #40	; 0x28
    4016:	409a      	lsls	r2, r3
    4018:	2300      	movs	r3, #0
    401a:	4691      	mov	r9, r2
    401c:	4698      	mov	r8, r3
    401e:	e657      	b.n	3cd0 <__aeabi_ddiv+0xfc>
    4020:	4658      	mov	r0, fp
    4022:	f000 ff0d 	bl	4e40 <__clzsi2>
    4026:	3020      	adds	r0, #32
    4028:	e640      	b.n	3cac <__aeabi_ddiv+0xd8>
    402a:	0003      	movs	r3, r0
    402c:	4652      	mov	r2, sl
    402e:	3b28      	subs	r3, #40	; 0x28
    4030:	409a      	lsls	r2, r3
    4032:	2100      	movs	r1, #0
    4034:	4693      	mov	fp, r2
    4036:	e677      	b.n	3d28 <__aeabi_ddiv+0x154>
    4038:	f000 ff02 	bl	4e40 <__clzsi2>
    403c:	3020      	adds	r0, #32
    403e:	e65f      	b.n	3d00 <__aeabi_ddiv+0x12c>
    4040:	4588      	cmp	r8, r1
    4042:	d200      	bcs.n	4046 <__aeabi_ddiv+0x472>
    4044:	e6c7      	b.n	3dd6 <__aeabi_ddiv+0x202>
    4046:	464b      	mov	r3, r9
    4048:	07de      	lsls	r6, r3, #31
    404a:	085d      	lsrs	r5, r3, #1
    404c:	4643      	mov	r3, r8
    404e:	085b      	lsrs	r3, r3, #1
    4050:	431e      	orrs	r6, r3
    4052:	4643      	mov	r3, r8
    4054:	07db      	lsls	r3, r3, #31
    4056:	469a      	mov	sl, r3
    4058:	e6c2      	b.n	3de0 <__aeabi_ddiv+0x20c>
    405a:	2500      	movs	r5, #0
    405c:	4592      	cmp	sl, r2
    405e:	d300      	bcc.n	4062 <__aeabi_ddiv+0x48e>
    4060:	e733      	b.n	3eca <__aeabi_ddiv+0x2f6>
    4062:	9e03      	ldr	r6, [sp, #12]
    4064:	4659      	mov	r1, fp
    4066:	46b4      	mov	ip, r6
    4068:	44e2      	add	sl, ip
    406a:	45b2      	cmp	sl, r6
    406c:	41ad      	sbcs	r5, r5
    406e:	426d      	negs	r5, r5
    4070:	4445      	add	r5, r8
    4072:	18eb      	adds	r3, r5, r3
    4074:	3901      	subs	r1, #1
    4076:	4598      	cmp	r8, r3
    4078:	d207      	bcs.n	408a <__aeabi_ddiv+0x4b6>
    407a:	4298      	cmp	r0, r3
    407c:	d900      	bls.n	4080 <__aeabi_ddiv+0x4ac>
    407e:	e07f      	b.n	4180 <__aeabi_ddiv+0x5ac>
    4080:	d100      	bne.n	4084 <__aeabi_ddiv+0x4b0>
    4082:	e0bc      	b.n	41fe <__aeabi_ddiv+0x62a>
    4084:	1a1d      	subs	r5, r3, r0
    4086:	468b      	mov	fp, r1
    4088:	e71f      	b.n	3eca <__aeabi_ddiv+0x2f6>
    408a:	4598      	cmp	r8, r3
    408c:	d1fa      	bne.n	4084 <__aeabi_ddiv+0x4b0>
    408e:	9d03      	ldr	r5, [sp, #12]
    4090:	4555      	cmp	r5, sl
    4092:	d9f2      	bls.n	407a <__aeabi_ddiv+0x4a6>
    4094:	4643      	mov	r3, r8
    4096:	468b      	mov	fp, r1
    4098:	1a1d      	subs	r5, r3, r0
    409a:	e716      	b.n	3eca <__aeabi_ddiv+0x2f6>
    409c:	469b      	mov	fp, r3
    409e:	e6ca      	b.n	3e36 <__aeabi_ddiv+0x262>
    40a0:	0015      	movs	r5, r2
    40a2:	e6e7      	b.n	3e74 <__aeabi_ddiv+0x2a0>
    40a4:	465a      	mov	r2, fp
    40a6:	08c9      	lsrs	r1, r1, #3
    40a8:	0752      	lsls	r2, r2, #29
    40aa:	430a      	orrs	r2, r1
    40ac:	055b      	lsls	r3, r3, #21
    40ae:	4690      	mov	r8, r2
    40b0:	0d5c      	lsrs	r4, r3, #21
    40b2:	465a      	mov	r2, fp
    40b4:	2301      	movs	r3, #1
    40b6:	9902      	ldr	r1, [sp, #8]
    40b8:	0252      	lsls	r2, r2, #9
    40ba:	4019      	ands	r1, r3
    40bc:	0b12      	lsrs	r2, r2, #12
    40be:	468c      	mov	ip, r1
    40c0:	e656      	b.n	3d70 <__aeabi_ddiv+0x19c>
    40c2:	2b00      	cmp	r3, #0
    40c4:	d100      	bne.n	40c8 <__aeabi_ddiv+0x4f4>
    40c6:	e76f      	b.n	3fa8 <__aeabi_ddiv+0x3d4>
    40c8:	4446      	add	r6, r8
    40ca:	1e4a      	subs	r2, r1, #1
    40cc:	45b0      	cmp	r8, r6
    40ce:	d929      	bls.n	4124 <__aeabi_ddiv+0x550>
    40d0:	0011      	movs	r1, r2
    40d2:	4286      	cmp	r6, r0
    40d4:	d000      	beq.n	40d8 <__aeabi_ddiv+0x504>
    40d6:	e765      	b.n	3fa4 <__aeabi_ddiv+0x3d0>
    40d8:	9a03      	ldr	r2, [sp, #12]
    40da:	4293      	cmp	r3, r2
    40dc:	d000      	beq.n	40e0 <__aeabi_ddiv+0x50c>
    40de:	e761      	b.n	3fa4 <__aeabi_ddiv+0x3d0>
    40e0:	e762      	b.n	3fa8 <__aeabi_ddiv+0x3d4>
    40e2:	2101      	movs	r1, #1
    40e4:	4249      	negs	r1, r1
    40e6:	2001      	movs	r0, #1
    40e8:	1ac2      	subs	r2, r0, r3
    40ea:	2a38      	cmp	r2, #56	; 0x38
    40ec:	dd21      	ble.n	4132 <__aeabi_ddiv+0x55e>
    40ee:	9b02      	ldr	r3, [sp, #8]
    40f0:	4003      	ands	r3, r0
    40f2:	469c      	mov	ip, r3
    40f4:	e638      	b.n	3d68 <__aeabi_ddiv+0x194>
    40f6:	220f      	movs	r2, #15
    40f8:	400a      	ands	r2, r1
    40fa:	2a04      	cmp	r2, #4
    40fc:	d100      	bne.n	4100 <__aeabi_ddiv+0x52c>
    40fe:	e75b      	b.n	3fb8 <__aeabi_ddiv+0x3e4>
    4100:	000a      	movs	r2, r1
    4102:	1d11      	adds	r1, r2, #4
    4104:	4291      	cmp	r1, r2
    4106:	4192      	sbcs	r2, r2
    4108:	4252      	negs	r2, r2
    410a:	4493      	add	fp, r2
    410c:	e754      	b.n	3fb8 <__aeabi_ddiv+0x3e4>
    410e:	4b47      	ldr	r3, [pc, #284]	; (422c <__aeabi_ddiv+0x658>)
    4110:	18e3      	adds	r3, r4, r3
    4112:	2b00      	cmp	r3, #0
    4114:	dde5      	ble.n	40e2 <__aeabi_ddiv+0x50e>
    4116:	2201      	movs	r2, #1
    4118:	4252      	negs	r2, r2
    411a:	e7f2      	b.n	4102 <__aeabi_ddiv+0x52e>
    411c:	001d      	movs	r5, r3
    411e:	e6fa      	b.n	3f16 <__aeabi_ddiv+0x342>
    4120:	469a      	mov	sl, r3
    4122:	e71c      	b.n	3f5e <__aeabi_ddiv+0x38a>
    4124:	42b0      	cmp	r0, r6
    4126:	d839      	bhi.n	419c <__aeabi_ddiv+0x5c8>
    4128:	d06e      	beq.n	4208 <__aeabi_ddiv+0x634>
    412a:	0011      	movs	r1, r2
    412c:	e73a      	b.n	3fa4 <__aeabi_ddiv+0x3d0>
    412e:	9302      	str	r3, [sp, #8]
    4130:	e73a      	b.n	3fa8 <__aeabi_ddiv+0x3d4>
    4132:	2a1f      	cmp	r2, #31
    4134:	dc3c      	bgt.n	41b0 <__aeabi_ddiv+0x5dc>
    4136:	2320      	movs	r3, #32
    4138:	1a9b      	subs	r3, r3, r2
    413a:	000c      	movs	r4, r1
    413c:	4658      	mov	r0, fp
    413e:	4099      	lsls	r1, r3
    4140:	4098      	lsls	r0, r3
    4142:	1e4b      	subs	r3, r1, #1
    4144:	4199      	sbcs	r1, r3
    4146:	465b      	mov	r3, fp
    4148:	40d4      	lsrs	r4, r2
    414a:	40d3      	lsrs	r3, r2
    414c:	4320      	orrs	r0, r4
    414e:	4308      	orrs	r0, r1
    4150:	001a      	movs	r2, r3
    4152:	0743      	lsls	r3, r0, #29
    4154:	d009      	beq.n	416a <__aeabi_ddiv+0x596>
    4156:	230f      	movs	r3, #15
    4158:	4003      	ands	r3, r0
    415a:	2b04      	cmp	r3, #4
    415c:	d005      	beq.n	416a <__aeabi_ddiv+0x596>
    415e:	0001      	movs	r1, r0
    4160:	1d08      	adds	r0, r1, #4
    4162:	4288      	cmp	r0, r1
    4164:	419b      	sbcs	r3, r3
    4166:	425b      	negs	r3, r3
    4168:	18d2      	adds	r2, r2, r3
    416a:	0213      	lsls	r3, r2, #8
    416c:	d53a      	bpl.n	41e4 <__aeabi_ddiv+0x610>
    416e:	2301      	movs	r3, #1
    4170:	9a02      	ldr	r2, [sp, #8]
    4172:	2401      	movs	r4, #1
    4174:	401a      	ands	r2, r3
    4176:	2300      	movs	r3, #0
    4178:	4694      	mov	ip, r2
    417a:	4698      	mov	r8, r3
    417c:	2200      	movs	r2, #0
    417e:	e5f7      	b.n	3d70 <__aeabi_ddiv+0x19c>
    4180:	2102      	movs	r1, #2
    4182:	4249      	negs	r1, r1
    4184:	468c      	mov	ip, r1
    4186:	9d03      	ldr	r5, [sp, #12]
    4188:	44e3      	add	fp, ip
    418a:	46ac      	mov	ip, r5
    418c:	44e2      	add	sl, ip
    418e:	45aa      	cmp	sl, r5
    4190:	41ad      	sbcs	r5, r5
    4192:	426d      	negs	r5, r5
    4194:	4445      	add	r5, r8
    4196:	18ed      	adds	r5, r5, r3
    4198:	1a2d      	subs	r5, r5, r0
    419a:	e696      	b.n	3eca <__aeabi_ddiv+0x2f6>
    419c:	1e8a      	subs	r2, r1, #2
    419e:	9903      	ldr	r1, [sp, #12]
    41a0:	004d      	lsls	r5, r1, #1
    41a2:	428d      	cmp	r5, r1
    41a4:	4189      	sbcs	r1, r1
    41a6:	4249      	negs	r1, r1
    41a8:	4441      	add	r1, r8
    41aa:	1876      	adds	r6, r6, r1
    41ac:	9503      	str	r5, [sp, #12]
    41ae:	e78f      	b.n	40d0 <__aeabi_ddiv+0x4fc>
    41b0:	201f      	movs	r0, #31
    41b2:	4240      	negs	r0, r0
    41b4:	1ac3      	subs	r3, r0, r3
    41b6:	4658      	mov	r0, fp
    41b8:	40d8      	lsrs	r0, r3
    41ba:	0003      	movs	r3, r0
    41bc:	2a20      	cmp	r2, #32
    41be:	d028      	beq.n	4212 <__aeabi_ddiv+0x63e>
    41c0:	2040      	movs	r0, #64	; 0x40
    41c2:	465d      	mov	r5, fp
    41c4:	1a82      	subs	r2, r0, r2
    41c6:	4095      	lsls	r5, r2
    41c8:	4329      	orrs	r1, r5
    41ca:	1e4a      	subs	r2, r1, #1
    41cc:	4191      	sbcs	r1, r2
    41ce:	4319      	orrs	r1, r3
    41d0:	2307      	movs	r3, #7
    41d2:	2200      	movs	r2, #0
    41d4:	400b      	ands	r3, r1
    41d6:	d009      	beq.n	41ec <__aeabi_ddiv+0x618>
    41d8:	230f      	movs	r3, #15
    41da:	2200      	movs	r2, #0
    41dc:	400b      	ands	r3, r1
    41de:	0008      	movs	r0, r1
    41e0:	2b04      	cmp	r3, #4
    41e2:	d1bd      	bne.n	4160 <__aeabi_ddiv+0x58c>
    41e4:	0001      	movs	r1, r0
    41e6:	0753      	lsls	r3, r2, #29
    41e8:	0252      	lsls	r2, r2, #9
    41ea:	0b12      	lsrs	r2, r2, #12
    41ec:	08c9      	lsrs	r1, r1, #3
    41ee:	4319      	orrs	r1, r3
    41f0:	2301      	movs	r3, #1
    41f2:	4688      	mov	r8, r1
    41f4:	9902      	ldr	r1, [sp, #8]
    41f6:	2400      	movs	r4, #0
    41f8:	4019      	ands	r1, r3
    41fa:	468c      	mov	ip, r1
    41fc:	e5b8      	b.n	3d70 <__aeabi_ddiv+0x19c>
    41fe:	4552      	cmp	r2, sl
    4200:	d8be      	bhi.n	4180 <__aeabi_ddiv+0x5ac>
    4202:	468b      	mov	fp, r1
    4204:	2500      	movs	r5, #0
    4206:	e660      	b.n	3eca <__aeabi_ddiv+0x2f6>
    4208:	9d03      	ldr	r5, [sp, #12]
    420a:	429d      	cmp	r5, r3
    420c:	d3c6      	bcc.n	419c <__aeabi_ddiv+0x5c8>
    420e:	0011      	movs	r1, r2
    4210:	e762      	b.n	40d8 <__aeabi_ddiv+0x504>
    4212:	2500      	movs	r5, #0
    4214:	e7d8      	b.n	41c8 <__aeabi_ddiv+0x5f4>
    4216:	2280      	movs	r2, #128	; 0x80
    4218:	465b      	mov	r3, fp
    421a:	0312      	lsls	r2, r2, #12
    421c:	431a      	orrs	r2, r3
    421e:	9b01      	ldr	r3, [sp, #4]
    4220:	0312      	lsls	r2, r2, #12
    4222:	0b12      	lsrs	r2, r2, #12
    4224:	469c      	mov	ip, r3
    4226:	4688      	mov	r8, r1
    4228:	4c03      	ldr	r4, [pc, #12]	; (4238 <__aeabi_ddiv+0x664>)
    422a:	e5a1      	b.n	3d70 <__aeabi_ddiv+0x19c>
    422c:	000003ff 	.word	0x000003ff
    4230:	feffffff 	.word	0xfeffffff
    4234:	000007fe 	.word	0x000007fe
    4238:	000007ff 	.word	0x000007ff

0000423c <__aeabi_dmul>:
    423c:	b5f0      	push	{r4, r5, r6, r7, lr}
    423e:	4657      	mov	r7, sl
    4240:	4645      	mov	r5, r8
    4242:	46de      	mov	lr, fp
    4244:	464e      	mov	r6, r9
    4246:	b5e0      	push	{r5, r6, r7, lr}
    4248:	030c      	lsls	r4, r1, #12
    424a:	4698      	mov	r8, r3
    424c:	004e      	lsls	r6, r1, #1
    424e:	0b23      	lsrs	r3, r4, #12
    4250:	b087      	sub	sp, #28
    4252:	0007      	movs	r7, r0
    4254:	4692      	mov	sl, r2
    4256:	469b      	mov	fp, r3
    4258:	0d76      	lsrs	r6, r6, #21
    425a:	0fcd      	lsrs	r5, r1, #31
    425c:	2e00      	cmp	r6, #0
    425e:	d06b      	beq.n	4338 <__aeabi_dmul+0xfc>
    4260:	4b6d      	ldr	r3, [pc, #436]	; (4418 <__aeabi_dmul+0x1dc>)
    4262:	429e      	cmp	r6, r3
    4264:	d035      	beq.n	42d2 <__aeabi_dmul+0x96>
    4266:	2480      	movs	r4, #128	; 0x80
    4268:	465b      	mov	r3, fp
    426a:	0f42      	lsrs	r2, r0, #29
    426c:	0424      	lsls	r4, r4, #16
    426e:	00db      	lsls	r3, r3, #3
    4270:	4314      	orrs	r4, r2
    4272:	431c      	orrs	r4, r3
    4274:	00c3      	lsls	r3, r0, #3
    4276:	4699      	mov	r9, r3
    4278:	4b68      	ldr	r3, [pc, #416]	; (441c <__aeabi_dmul+0x1e0>)
    427a:	46a3      	mov	fp, r4
    427c:	469c      	mov	ip, r3
    427e:	2300      	movs	r3, #0
    4280:	2700      	movs	r7, #0
    4282:	4466      	add	r6, ip
    4284:	9302      	str	r3, [sp, #8]
    4286:	4643      	mov	r3, r8
    4288:	031c      	lsls	r4, r3, #12
    428a:	005a      	lsls	r2, r3, #1
    428c:	0fdb      	lsrs	r3, r3, #31
    428e:	4650      	mov	r0, sl
    4290:	0b24      	lsrs	r4, r4, #12
    4292:	0d52      	lsrs	r2, r2, #21
    4294:	4698      	mov	r8, r3
    4296:	d100      	bne.n	429a <__aeabi_dmul+0x5e>
    4298:	e076      	b.n	4388 <__aeabi_dmul+0x14c>
    429a:	4b5f      	ldr	r3, [pc, #380]	; (4418 <__aeabi_dmul+0x1dc>)
    429c:	429a      	cmp	r2, r3
    429e:	d06d      	beq.n	437c <__aeabi_dmul+0x140>
    42a0:	2380      	movs	r3, #128	; 0x80
    42a2:	0f41      	lsrs	r1, r0, #29
    42a4:	041b      	lsls	r3, r3, #16
    42a6:	430b      	orrs	r3, r1
    42a8:	495c      	ldr	r1, [pc, #368]	; (441c <__aeabi_dmul+0x1e0>)
    42aa:	00e4      	lsls	r4, r4, #3
    42ac:	468c      	mov	ip, r1
    42ae:	431c      	orrs	r4, r3
    42b0:	00c3      	lsls	r3, r0, #3
    42b2:	2000      	movs	r0, #0
    42b4:	4462      	add	r2, ip
    42b6:	4641      	mov	r1, r8
    42b8:	18b6      	adds	r6, r6, r2
    42ba:	4069      	eors	r1, r5
    42bc:	1c72      	adds	r2, r6, #1
    42be:	9101      	str	r1, [sp, #4]
    42c0:	4694      	mov	ip, r2
    42c2:	4307      	orrs	r7, r0
    42c4:	2f0f      	cmp	r7, #15
    42c6:	d900      	bls.n	42ca <__aeabi_dmul+0x8e>
    42c8:	e0b0      	b.n	442c <__aeabi_dmul+0x1f0>
    42ca:	4a55      	ldr	r2, [pc, #340]	; (4420 <__aeabi_dmul+0x1e4>)
    42cc:	00bf      	lsls	r7, r7, #2
    42ce:	59d2      	ldr	r2, [r2, r7]
    42d0:	4697      	mov	pc, r2
    42d2:	465b      	mov	r3, fp
    42d4:	4303      	orrs	r3, r0
    42d6:	4699      	mov	r9, r3
    42d8:	d000      	beq.n	42dc <__aeabi_dmul+0xa0>
    42da:	e087      	b.n	43ec <__aeabi_dmul+0x1b0>
    42dc:	2300      	movs	r3, #0
    42de:	469b      	mov	fp, r3
    42e0:	3302      	adds	r3, #2
    42e2:	2708      	movs	r7, #8
    42e4:	9302      	str	r3, [sp, #8]
    42e6:	e7ce      	b.n	4286 <__aeabi_dmul+0x4a>
    42e8:	4642      	mov	r2, r8
    42ea:	9201      	str	r2, [sp, #4]
    42ec:	2802      	cmp	r0, #2
    42ee:	d067      	beq.n	43c0 <__aeabi_dmul+0x184>
    42f0:	2803      	cmp	r0, #3
    42f2:	d100      	bne.n	42f6 <__aeabi_dmul+0xba>
    42f4:	e20e      	b.n	4714 <__aeabi_dmul+0x4d8>
    42f6:	2801      	cmp	r0, #1
    42f8:	d000      	beq.n	42fc <__aeabi_dmul+0xc0>
    42fa:	e162      	b.n	45c2 <__aeabi_dmul+0x386>
    42fc:	2300      	movs	r3, #0
    42fe:	2400      	movs	r4, #0
    4300:	2200      	movs	r2, #0
    4302:	4699      	mov	r9, r3
    4304:	9901      	ldr	r1, [sp, #4]
    4306:	4001      	ands	r1, r0
    4308:	b2cd      	uxtb	r5, r1
    430a:	2100      	movs	r1, #0
    430c:	0312      	lsls	r2, r2, #12
    430e:	0d0b      	lsrs	r3, r1, #20
    4310:	0b12      	lsrs	r2, r2, #12
    4312:	051b      	lsls	r3, r3, #20
    4314:	4313      	orrs	r3, r2
    4316:	4a43      	ldr	r2, [pc, #268]	; (4424 <__aeabi_dmul+0x1e8>)
    4318:	0524      	lsls	r4, r4, #20
    431a:	4013      	ands	r3, r2
    431c:	431c      	orrs	r4, r3
    431e:	0064      	lsls	r4, r4, #1
    4320:	07ed      	lsls	r5, r5, #31
    4322:	0864      	lsrs	r4, r4, #1
    4324:	432c      	orrs	r4, r5
    4326:	4648      	mov	r0, r9
    4328:	0021      	movs	r1, r4
    432a:	b007      	add	sp, #28
    432c:	bc3c      	pop	{r2, r3, r4, r5}
    432e:	4690      	mov	r8, r2
    4330:	4699      	mov	r9, r3
    4332:	46a2      	mov	sl, r4
    4334:	46ab      	mov	fp, r5
    4336:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4338:	4303      	orrs	r3, r0
    433a:	4699      	mov	r9, r3
    433c:	d04f      	beq.n	43de <__aeabi_dmul+0x1a2>
    433e:	465b      	mov	r3, fp
    4340:	2b00      	cmp	r3, #0
    4342:	d100      	bne.n	4346 <__aeabi_dmul+0x10a>
    4344:	e189      	b.n	465a <__aeabi_dmul+0x41e>
    4346:	4658      	mov	r0, fp
    4348:	f000 fd7a 	bl	4e40 <__clzsi2>
    434c:	0003      	movs	r3, r0
    434e:	3b0b      	subs	r3, #11
    4350:	2b1c      	cmp	r3, #28
    4352:	dd00      	ble.n	4356 <__aeabi_dmul+0x11a>
    4354:	e17a      	b.n	464c <__aeabi_dmul+0x410>
    4356:	221d      	movs	r2, #29
    4358:	1ad3      	subs	r3, r2, r3
    435a:	003a      	movs	r2, r7
    435c:	0001      	movs	r1, r0
    435e:	465c      	mov	r4, fp
    4360:	40da      	lsrs	r2, r3
    4362:	3908      	subs	r1, #8
    4364:	408c      	lsls	r4, r1
    4366:	0013      	movs	r3, r2
    4368:	408f      	lsls	r7, r1
    436a:	4323      	orrs	r3, r4
    436c:	469b      	mov	fp, r3
    436e:	46b9      	mov	r9, r7
    4370:	2300      	movs	r3, #0
    4372:	4e2d      	ldr	r6, [pc, #180]	; (4428 <__aeabi_dmul+0x1ec>)
    4374:	2700      	movs	r7, #0
    4376:	1a36      	subs	r6, r6, r0
    4378:	9302      	str	r3, [sp, #8]
    437a:	e784      	b.n	4286 <__aeabi_dmul+0x4a>
    437c:	4653      	mov	r3, sl
    437e:	4323      	orrs	r3, r4
    4380:	d12a      	bne.n	43d8 <__aeabi_dmul+0x19c>
    4382:	2400      	movs	r4, #0
    4384:	2002      	movs	r0, #2
    4386:	e796      	b.n	42b6 <__aeabi_dmul+0x7a>
    4388:	4653      	mov	r3, sl
    438a:	4323      	orrs	r3, r4
    438c:	d020      	beq.n	43d0 <__aeabi_dmul+0x194>
    438e:	2c00      	cmp	r4, #0
    4390:	d100      	bne.n	4394 <__aeabi_dmul+0x158>
    4392:	e157      	b.n	4644 <__aeabi_dmul+0x408>
    4394:	0020      	movs	r0, r4
    4396:	f000 fd53 	bl	4e40 <__clzsi2>
    439a:	0003      	movs	r3, r0
    439c:	3b0b      	subs	r3, #11
    439e:	2b1c      	cmp	r3, #28
    43a0:	dd00      	ble.n	43a4 <__aeabi_dmul+0x168>
    43a2:	e149      	b.n	4638 <__aeabi_dmul+0x3fc>
    43a4:	211d      	movs	r1, #29
    43a6:	1acb      	subs	r3, r1, r3
    43a8:	4651      	mov	r1, sl
    43aa:	0002      	movs	r2, r0
    43ac:	40d9      	lsrs	r1, r3
    43ae:	4653      	mov	r3, sl
    43b0:	3a08      	subs	r2, #8
    43b2:	4094      	lsls	r4, r2
    43b4:	4093      	lsls	r3, r2
    43b6:	430c      	orrs	r4, r1
    43b8:	4a1b      	ldr	r2, [pc, #108]	; (4428 <__aeabi_dmul+0x1ec>)
    43ba:	1a12      	subs	r2, r2, r0
    43bc:	2000      	movs	r0, #0
    43be:	e77a      	b.n	42b6 <__aeabi_dmul+0x7a>
    43c0:	2501      	movs	r5, #1
    43c2:	9b01      	ldr	r3, [sp, #4]
    43c4:	4c14      	ldr	r4, [pc, #80]	; (4418 <__aeabi_dmul+0x1dc>)
    43c6:	401d      	ands	r5, r3
    43c8:	2300      	movs	r3, #0
    43ca:	2200      	movs	r2, #0
    43cc:	4699      	mov	r9, r3
    43ce:	e79c      	b.n	430a <__aeabi_dmul+0xce>
    43d0:	2400      	movs	r4, #0
    43d2:	2200      	movs	r2, #0
    43d4:	2001      	movs	r0, #1
    43d6:	e76e      	b.n	42b6 <__aeabi_dmul+0x7a>
    43d8:	4653      	mov	r3, sl
    43da:	2003      	movs	r0, #3
    43dc:	e76b      	b.n	42b6 <__aeabi_dmul+0x7a>
    43de:	2300      	movs	r3, #0
    43e0:	469b      	mov	fp, r3
    43e2:	3301      	adds	r3, #1
    43e4:	2704      	movs	r7, #4
    43e6:	2600      	movs	r6, #0
    43e8:	9302      	str	r3, [sp, #8]
    43ea:	e74c      	b.n	4286 <__aeabi_dmul+0x4a>
    43ec:	2303      	movs	r3, #3
    43ee:	4681      	mov	r9, r0
    43f0:	270c      	movs	r7, #12
    43f2:	9302      	str	r3, [sp, #8]
    43f4:	e747      	b.n	4286 <__aeabi_dmul+0x4a>
    43f6:	2280      	movs	r2, #128	; 0x80
    43f8:	2300      	movs	r3, #0
    43fa:	2500      	movs	r5, #0
    43fc:	0312      	lsls	r2, r2, #12
    43fe:	4699      	mov	r9, r3
    4400:	4c05      	ldr	r4, [pc, #20]	; (4418 <__aeabi_dmul+0x1dc>)
    4402:	e782      	b.n	430a <__aeabi_dmul+0xce>
    4404:	465c      	mov	r4, fp
    4406:	464b      	mov	r3, r9
    4408:	9802      	ldr	r0, [sp, #8]
    440a:	e76f      	b.n	42ec <__aeabi_dmul+0xb0>
    440c:	465c      	mov	r4, fp
    440e:	464b      	mov	r3, r9
    4410:	9501      	str	r5, [sp, #4]
    4412:	9802      	ldr	r0, [sp, #8]
    4414:	e76a      	b.n	42ec <__aeabi_dmul+0xb0>
    4416:	46c0      	nop			; (mov r8, r8)
    4418:	000007ff 	.word	0x000007ff
    441c:	fffffc01 	.word	0xfffffc01
    4420:	00004fe4 	.word	0x00004fe4
    4424:	800fffff 	.word	0x800fffff
    4428:	fffffc0d 	.word	0xfffffc0d
    442c:	464a      	mov	r2, r9
    442e:	4649      	mov	r1, r9
    4430:	0c17      	lsrs	r7, r2, #16
    4432:	0c1a      	lsrs	r2, r3, #16
    4434:	041b      	lsls	r3, r3, #16
    4436:	0c1b      	lsrs	r3, r3, #16
    4438:	0408      	lsls	r0, r1, #16
    443a:	0019      	movs	r1, r3
    443c:	0c00      	lsrs	r0, r0, #16
    443e:	4341      	muls	r1, r0
    4440:	0015      	movs	r5, r2
    4442:	4688      	mov	r8, r1
    4444:	0019      	movs	r1, r3
    4446:	437d      	muls	r5, r7
    4448:	4379      	muls	r1, r7
    444a:	9503      	str	r5, [sp, #12]
    444c:	4689      	mov	r9, r1
    444e:	0029      	movs	r1, r5
    4450:	0015      	movs	r5, r2
    4452:	4345      	muls	r5, r0
    4454:	444d      	add	r5, r9
    4456:	9502      	str	r5, [sp, #8]
    4458:	4645      	mov	r5, r8
    445a:	0c2d      	lsrs	r5, r5, #16
    445c:	46aa      	mov	sl, r5
    445e:	9d02      	ldr	r5, [sp, #8]
    4460:	4455      	add	r5, sl
    4462:	45a9      	cmp	r9, r5
    4464:	d906      	bls.n	4474 <__aeabi_dmul+0x238>
    4466:	468a      	mov	sl, r1
    4468:	2180      	movs	r1, #128	; 0x80
    446a:	0249      	lsls	r1, r1, #9
    446c:	4689      	mov	r9, r1
    446e:	44ca      	add	sl, r9
    4470:	4651      	mov	r1, sl
    4472:	9103      	str	r1, [sp, #12]
    4474:	0c29      	lsrs	r1, r5, #16
    4476:	9104      	str	r1, [sp, #16]
    4478:	4641      	mov	r1, r8
    447a:	0409      	lsls	r1, r1, #16
    447c:	042d      	lsls	r5, r5, #16
    447e:	0c09      	lsrs	r1, r1, #16
    4480:	4688      	mov	r8, r1
    4482:	0029      	movs	r1, r5
    4484:	0c25      	lsrs	r5, r4, #16
    4486:	0424      	lsls	r4, r4, #16
    4488:	4441      	add	r1, r8
    448a:	0c24      	lsrs	r4, r4, #16
    448c:	9105      	str	r1, [sp, #20]
    448e:	0021      	movs	r1, r4
    4490:	4341      	muls	r1, r0
    4492:	4688      	mov	r8, r1
    4494:	0021      	movs	r1, r4
    4496:	4379      	muls	r1, r7
    4498:	468a      	mov	sl, r1
    449a:	4368      	muls	r0, r5
    449c:	4641      	mov	r1, r8
    449e:	4450      	add	r0, sl
    44a0:	4681      	mov	r9, r0
    44a2:	0c08      	lsrs	r0, r1, #16
    44a4:	4448      	add	r0, r9
    44a6:	436f      	muls	r7, r5
    44a8:	4582      	cmp	sl, r0
    44aa:	d903      	bls.n	44b4 <__aeabi_dmul+0x278>
    44ac:	2180      	movs	r1, #128	; 0x80
    44ae:	0249      	lsls	r1, r1, #9
    44b0:	4689      	mov	r9, r1
    44b2:	444f      	add	r7, r9
    44b4:	0c01      	lsrs	r1, r0, #16
    44b6:	4689      	mov	r9, r1
    44b8:	0039      	movs	r1, r7
    44ba:	4449      	add	r1, r9
    44bc:	9102      	str	r1, [sp, #8]
    44be:	4641      	mov	r1, r8
    44c0:	040f      	lsls	r7, r1, #16
    44c2:	9904      	ldr	r1, [sp, #16]
    44c4:	0c3f      	lsrs	r7, r7, #16
    44c6:	4688      	mov	r8, r1
    44c8:	0400      	lsls	r0, r0, #16
    44ca:	19c0      	adds	r0, r0, r7
    44cc:	4480      	add	r8, r0
    44ce:	4641      	mov	r1, r8
    44d0:	9104      	str	r1, [sp, #16]
    44d2:	4659      	mov	r1, fp
    44d4:	0c0f      	lsrs	r7, r1, #16
    44d6:	0409      	lsls	r1, r1, #16
    44d8:	0c09      	lsrs	r1, r1, #16
    44da:	4688      	mov	r8, r1
    44dc:	4359      	muls	r1, r3
    44de:	468a      	mov	sl, r1
    44e0:	0039      	movs	r1, r7
    44e2:	4351      	muls	r1, r2
    44e4:	4689      	mov	r9, r1
    44e6:	4641      	mov	r1, r8
    44e8:	434a      	muls	r2, r1
    44ea:	4651      	mov	r1, sl
    44ec:	0c09      	lsrs	r1, r1, #16
    44ee:	468b      	mov	fp, r1
    44f0:	437b      	muls	r3, r7
    44f2:	18d2      	adds	r2, r2, r3
    44f4:	445a      	add	r2, fp
    44f6:	4293      	cmp	r3, r2
    44f8:	d903      	bls.n	4502 <__aeabi_dmul+0x2c6>
    44fa:	2380      	movs	r3, #128	; 0x80
    44fc:	025b      	lsls	r3, r3, #9
    44fe:	469b      	mov	fp, r3
    4500:	44d9      	add	r9, fp
    4502:	4651      	mov	r1, sl
    4504:	0409      	lsls	r1, r1, #16
    4506:	0c09      	lsrs	r1, r1, #16
    4508:	468a      	mov	sl, r1
    450a:	4641      	mov	r1, r8
    450c:	4361      	muls	r1, r4
    450e:	437c      	muls	r4, r7
    4510:	0c13      	lsrs	r3, r2, #16
    4512:	0412      	lsls	r2, r2, #16
    4514:	444b      	add	r3, r9
    4516:	4452      	add	r2, sl
    4518:	46a1      	mov	r9, r4
    451a:	468a      	mov	sl, r1
    451c:	003c      	movs	r4, r7
    451e:	4641      	mov	r1, r8
    4520:	436c      	muls	r4, r5
    4522:	434d      	muls	r5, r1
    4524:	4651      	mov	r1, sl
    4526:	444d      	add	r5, r9
    4528:	0c0f      	lsrs	r7, r1, #16
    452a:	197d      	adds	r5, r7, r5
    452c:	45a9      	cmp	r9, r5
    452e:	d903      	bls.n	4538 <__aeabi_dmul+0x2fc>
    4530:	2180      	movs	r1, #128	; 0x80
    4532:	0249      	lsls	r1, r1, #9
    4534:	4688      	mov	r8, r1
    4536:	4444      	add	r4, r8
    4538:	9f04      	ldr	r7, [sp, #16]
    453a:	9903      	ldr	r1, [sp, #12]
    453c:	46b8      	mov	r8, r7
    453e:	4441      	add	r1, r8
    4540:	468b      	mov	fp, r1
    4542:	4583      	cmp	fp, r0
    4544:	4180      	sbcs	r0, r0
    4546:	4241      	negs	r1, r0
    4548:	4688      	mov	r8, r1
    454a:	4651      	mov	r1, sl
    454c:	0408      	lsls	r0, r1, #16
    454e:	042f      	lsls	r7, r5, #16
    4550:	0c00      	lsrs	r0, r0, #16
    4552:	183f      	adds	r7, r7, r0
    4554:	4658      	mov	r0, fp
    4556:	9902      	ldr	r1, [sp, #8]
    4558:	1810      	adds	r0, r2, r0
    455a:	4689      	mov	r9, r1
    455c:	4290      	cmp	r0, r2
    455e:	4192      	sbcs	r2, r2
    4560:	444f      	add	r7, r9
    4562:	46ba      	mov	sl, r7
    4564:	4252      	negs	r2, r2
    4566:	4699      	mov	r9, r3
    4568:	4693      	mov	fp, r2
    456a:	44c2      	add	sl, r8
    456c:	44d1      	add	r9, sl
    456e:	44cb      	add	fp, r9
    4570:	428f      	cmp	r7, r1
    4572:	41bf      	sbcs	r7, r7
    4574:	45c2      	cmp	sl, r8
    4576:	4189      	sbcs	r1, r1
    4578:	4599      	cmp	r9, r3
    457a:	419b      	sbcs	r3, r3
    457c:	4593      	cmp	fp, r2
    457e:	4192      	sbcs	r2, r2
    4580:	427f      	negs	r7, r7
    4582:	4249      	negs	r1, r1
    4584:	0c2d      	lsrs	r5, r5, #16
    4586:	4252      	negs	r2, r2
    4588:	430f      	orrs	r7, r1
    458a:	425b      	negs	r3, r3
    458c:	4313      	orrs	r3, r2
    458e:	197f      	adds	r7, r7, r5
    4590:	18ff      	adds	r7, r7, r3
    4592:	465b      	mov	r3, fp
    4594:	193c      	adds	r4, r7, r4
    4596:	0ddb      	lsrs	r3, r3, #23
    4598:	9a05      	ldr	r2, [sp, #20]
    459a:	0264      	lsls	r4, r4, #9
    459c:	431c      	orrs	r4, r3
    459e:	0243      	lsls	r3, r0, #9
    45a0:	4313      	orrs	r3, r2
    45a2:	1e5d      	subs	r5, r3, #1
    45a4:	41ab      	sbcs	r3, r5
    45a6:	465a      	mov	r2, fp
    45a8:	0dc0      	lsrs	r0, r0, #23
    45aa:	4303      	orrs	r3, r0
    45ac:	0252      	lsls	r2, r2, #9
    45ae:	4313      	orrs	r3, r2
    45b0:	01e2      	lsls	r2, r4, #7
    45b2:	d556      	bpl.n	4662 <__aeabi_dmul+0x426>
    45b4:	2001      	movs	r0, #1
    45b6:	085a      	lsrs	r2, r3, #1
    45b8:	4003      	ands	r3, r0
    45ba:	4313      	orrs	r3, r2
    45bc:	07e2      	lsls	r2, r4, #31
    45be:	4313      	orrs	r3, r2
    45c0:	0864      	lsrs	r4, r4, #1
    45c2:	485a      	ldr	r0, [pc, #360]	; (472c <__aeabi_dmul+0x4f0>)
    45c4:	4460      	add	r0, ip
    45c6:	2800      	cmp	r0, #0
    45c8:	dd4d      	ble.n	4666 <__aeabi_dmul+0x42a>
    45ca:	075a      	lsls	r2, r3, #29
    45cc:	d009      	beq.n	45e2 <__aeabi_dmul+0x3a6>
    45ce:	220f      	movs	r2, #15
    45d0:	401a      	ands	r2, r3
    45d2:	2a04      	cmp	r2, #4
    45d4:	d005      	beq.n	45e2 <__aeabi_dmul+0x3a6>
    45d6:	1d1a      	adds	r2, r3, #4
    45d8:	429a      	cmp	r2, r3
    45da:	419b      	sbcs	r3, r3
    45dc:	425b      	negs	r3, r3
    45de:	18e4      	adds	r4, r4, r3
    45e0:	0013      	movs	r3, r2
    45e2:	01e2      	lsls	r2, r4, #7
    45e4:	d504      	bpl.n	45f0 <__aeabi_dmul+0x3b4>
    45e6:	2080      	movs	r0, #128	; 0x80
    45e8:	4a51      	ldr	r2, [pc, #324]	; (4730 <__aeabi_dmul+0x4f4>)
    45ea:	00c0      	lsls	r0, r0, #3
    45ec:	4014      	ands	r4, r2
    45ee:	4460      	add	r0, ip
    45f0:	4a50      	ldr	r2, [pc, #320]	; (4734 <__aeabi_dmul+0x4f8>)
    45f2:	4290      	cmp	r0, r2
    45f4:	dd00      	ble.n	45f8 <__aeabi_dmul+0x3bc>
    45f6:	e6e3      	b.n	43c0 <__aeabi_dmul+0x184>
    45f8:	2501      	movs	r5, #1
    45fa:	08db      	lsrs	r3, r3, #3
    45fc:	0762      	lsls	r2, r4, #29
    45fe:	431a      	orrs	r2, r3
    4600:	0264      	lsls	r4, r4, #9
    4602:	9b01      	ldr	r3, [sp, #4]
    4604:	4691      	mov	r9, r2
    4606:	0b22      	lsrs	r2, r4, #12
    4608:	0544      	lsls	r4, r0, #21
    460a:	0d64      	lsrs	r4, r4, #21
    460c:	401d      	ands	r5, r3
    460e:	e67c      	b.n	430a <__aeabi_dmul+0xce>
    4610:	2280      	movs	r2, #128	; 0x80
    4612:	4659      	mov	r1, fp
    4614:	0312      	lsls	r2, r2, #12
    4616:	4211      	tst	r1, r2
    4618:	d008      	beq.n	462c <__aeabi_dmul+0x3f0>
    461a:	4214      	tst	r4, r2
    461c:	d106      	bne.n	462c <__aeabi_dmul+0x3f0>
    461e:	4322      	orrs	r2, r4
    4620:	0312      	lsls	r2, r2, #12
    4622:	0b12      	lsrs	r2, r2, #12
    4624:	4645      	mov	r5, r8
    4626:	4699      	mov	r9, r3
    4628:	4c43      	ldr	r4, [pc, #268]	; (4738 <__aeabi_dmul+0x4fc>)
    462a:	e66e      	b.n	430a <__aeabi_dmul+0xce>
    462c:	465b      	mov	r3, fp
    462e:	431a      	orrs	r2, r3
    4630:	0312      	lsls	r2, r2, #12
    4632:	0b12      	lsrs	r2, r2, #12
    4634:	4c40      	ldr	r4, [pc, #256]	; (4738 <__aeabi_dmul+0x4fc>)
    4636:	e668      	b.n	430a <__aeabi_dmul+0xce>
    4638:	0003      	movs	r3, r0
    463a:	4654      	mov	r4, sl
    463c:	3b28      	subs	r3, #40	; 0x28
    463e:	409c      	lsls	r4, r3
    4640:	2300      	movs	r3, #0
    4642:	e6b9      	b.n	43b8 <__aeabi_dmul+0x17c>
    4644:	f000 fbfc 	bl	4e40 <__clzsi2>
    4648:	3020      	adds	r0, #32
    464a:	e6a6      	b.n	439a <__aeabi_dmul+0x15e>
    464c:	0003      	movs	r3, r0
    464e:	3b28      	subs	r3, #40	; 0x28
    4650:	409f      	lsls	r7, r3
    4652:	2300      	movs	r3, #0
    4654:	46bb      	mov	fp, r7
    4656:	4699      	mov	r9, r3
    4658:	e68a      	b.n	4370 <__aeabi_dmul+0x134>
    465a:	f000 fbf1 	bl	4e40 <__clzsi2>
    465e:	3020      	adds	r0, #32
    4660:	e674      	b.n	434c <__aeabi_dmul+0x110>
    4662:	46b4      	mov	ip, r6
    4664:	e7ad      	b.n	45c2 <__aeabi_dmul+0x386>
    4666:	2501      	movs	r5, #1
    4668:	1a2a      	subs	r2, r5, r0
    466a:	2a38      	cmp	r2, #56	; 0x38
    466c:	dd06      	ble.n	467c <__aeabi_dmul+0x440>
    466e:	9b01      	ldr	r3, [sp, #4]
    4670:	2400      	movs	r4, #0
    4672:	401d      	ands	r5, r3
    4674:	2300      	movs	r3, #0
    4676:	2200      	movs	r2, #0
    4678:	4699      	mov	r9, r3
    467a:	e646      	b.n	430a <__aeabi_dmul+0xce>
    467c:	2a1f      	cmp	r2, #31
    467e:	dc21      	bgt.n	46c4 <__aeabi_dmul+0x488>
    4680:	2520      	movs	r5, #32
    4682:	0020      	movs	r0, r4
    4684:	1aad      	subs	r5, r5, r2
    4686:	001e      	movs	r6, r3
    4688:	40ab      	lsls	r3, r5
    468a:	40a8      	lsls	r0, r5
    468c:	40d6      	lsrs	r6, r2
    468e:	1e5d      	subs	r5, r3, #1
    4690:	41ab      	sbcs	r3, r5
    4692:	4330      	orrs	r0, r6
    4694:	4318      	orrs	r0, r3
    4696:	40d4      	lsrs	r4, r2
    4698:	0743      	lsls	r3, r0, #29
    469a:	d009      	beq.n	46b0 <__aeabi_dmul+0x474>
    469c:	230f      	movs	r3, #15
    469e:	4003      	ands	r3, r0
    46a0:	2b04      	cmp	r3, #4
    46a2:	d005      	beq.n	46b0 <__aeabi_dmul+0x474>
    46a4:	0003      	movs	r3, r0
    46a6:	1d18      	adds	r0, r3, #4
    46a8:	4298      	cmp	r0, r3
    46aa:	419b      	sbcs	r3, r3
    46ac:	425b      	negs	r3, r3
    46ae:	18e4      	adds	r4, r4, r3
    46b0:	0223      	lsls	r3, r4, #8
    46b2:	d521      	bpl.n	46f8 <__aeabi_dmul+0x4bc>
    46b4:	2501      	movs	r5, #1
    46b6:	9b01      	ldr	r3, [sp, #4]
    46b8:	2401      	movs	r4, #1
    46ba:	401d      	ands	r5, r3
    46bc:	2300      	movs	r3, #0
    46be:	2200      	movs	r2, #0
    46c0:	4699      	mov	r9, r3
    46c2:	e622      	b.n	430a <__aeabi_dmul+0xce>
    46c4:	251f      	movs	r5, #31
    46c6:	0021      	movs	r1, r4
    46c8:	426d      	negs	r5, r5
    46ca:	1a28      	subs	r0, r5, r0
    46cc:	40c1      	lsrs	r1, r0
    46ce:	0008      	movs	r0, r1
    46d0:	2a20      	cmp	r2, #32
    46d2:	d01d      	beq.n	4710 <__aeabi_dmul+0x4d4>
    46d4:	355f      	adds	r5, #95	; 0x5f
    46d6:	1aaa      	subs	r2, r5, r2
    46d8:	4094      	lsls	r4, r2
    46da:	4323      	orrs	r3, r4
    46dc:	1e5c      	subs	r4, r3, #1
    46de:	41a3      	sbcs	r3, r4
    46e0:	2507      	movs	r5, #7
    46e2:	4303      	orrs	r3, r0
    46e4:	401d      	ands	r5, r3
    46e6:	2200      	movs	r2, #0
    46e8:	2d00      	cmp	r5, #0
    46ea:	d009      	beq.n	4700 <__aeabi_dmul+0x4c4>
    46ec:	220f      	movs	r2, #15
    46ee:	2400      	movs	r4, #0
    46f0:	401a      	ands	r2, r3
    46f2:	0018      	movs	r0, r3
    46f4:	2a04      	cmp	r2, #4
    46f6:	d1d6      	bne.n	46a6 <__aeabi_dmul+0x46a>
    46f8:	0003      	movs	r3, r0
    46fa:	0765      	lsls	r5, r4, #29
    46fc:	0264      	lsls	r4, r4, #9
    46fe:	0b22      	lsrs	r2, r4, #12
    4700:	08db      	lsrs	r3, r3, #3
    4702:	432b      	orrs	r3, r5
    4704:	2501      	movs	r5, #1
    4706:	4699      	mov	r9, r3
    4708:	9b01      	ldr	r3, [sp, #4]
    470a:	2400      	movs	r4, #0
    470c:	401d      	ands	r5, r3
    470e:	e5fc      	b.n	430a <__aeabi_dmul+0xce>
    4710:	2400      	movs	r4, #0
    4712:	e7e2      	b.n	46da <__aeabi_dmul+0x49e>
    4714:	2280      	movs	r2, #128	; 0x80
    4716:	2501      	movs	r5, #1
    4718:	0312      	lsls	r2, r2, #12
    471a:	4322      	orrs	r2, r4
    471c:	9901      	ldr	r1, [sp, #4]
    471e:	0312      	lsls	r2, r2, #12
    4720:	0b12      	lsrs	r2, r2, #12
    4722:	400d      	ands	r5, r1
    4724:	4699      	mov	r9, r3
    4726:	4c04      	ldr	r4, [pc, #16]	; (4738 <__aeabi_dmul+0x4fc>)
    4728:	e5ef      	b.n	430a <__aeabi_dmul+0xce>
    472a:	46c0      	nop			; (mov r8, r8)
    472c:	000003ff 	.word	0x000003ff
    4730:	feffffff 	.word	0xfeffffff
    4734:	000007fe 	.word	0x000007fe
    4738:	000007ff 	.word	0x000007ff

0000473c <__aeabi_dsub>:
    473c:	b5f0      	push	{r4, r5, r6, r7, lr}
    473e:	4646      	mov	r6, r8
    4740:	46d6      	mov	lr, sl
    4742:	464f      	mov	r7, r9
    4744:	030c      	lsls	r4, r1, #12
    4746:	b5c0      	push	{r6, r7, lr}
    4748:	0fcd      	lsrs	r5, r1, #31
    474a:	004e      	lsls	r6, r1, #1
    474c:	0a61      	lsrs	r1, r4, #9
    474e:	0f44      	lsrs	r4, r0, #29
    4750:	430c      	orrs	r4, r1
    4752:	00c1      	lsls	r1, r0, #3
    4754:	0058      	lsls	r0, r3, #1
    4756:	0d40      	lsrs	r0, r0, #21
    4758:	4684      	mov	ip, r0
    475a:	468a      	mov	sl, r1
    475c:	000f      	movs	r7, r1
    475e:	0319      	lsls	r1, r3, #12
    4760:	0f50      	lsrs	r0, r2, #29
    4762:	0a49      	lsrs	r1, r1, #9
    4764:	4301      	orrs	r1, r0
    4766:	48c6      	ldr	r0, [pc, #792]	; (4a80 <__aeabi_dsub+0x344>)
    4768:	0d76      	lsrs	r6, r6, #21
    476a:	46a8      	mov	r8, r5
    476c:	0fdb      	lsrs	r3, r3, #31
    476e:	00d2      	lsls	r2, r2, #3
    4770:	4584      	cmp	ip, r0
    4772:	d100      	bne.n	4776 <__aeabi_dsub+0x3a>
    4774:	e0d8      	b.n	4928 <__aeabi_dsub+0x1ec>
    4776:	2001      	movs	r0, #1
    4778:	4043      	eors	r3, r0
    477a:	42ab      	cmp	r3, r5
    477c:	d100      	bne.n	4780 <__aeabi_dsub+0x44>
    477e:	e0a6      	b.n	48ce <__aeabi_dsub+0x192>
    4780:	4660      	mov	r0, ip
    4782:	1a35      	subs	r5, r6, r0
    4784:	2d00      	cmp	r5, #0
    4786:	dc00      	bgt.n	478a <__aeabi_dsub+0x4e>
    4788:	e105      	b.n	4996 <__aeabi_dsub+0x25a>
    478a:	2800      	cmp	r0, #0
    478c:	d110      	bne.n	47b0 <__aeabi_dsub+0x74>
    478e:	000b      	movs	r3, r1
    4790:	4313      	orrs	r3, r2
    4792:	d100      	bne.n	4796 <__aeabi_dsub+0x5a>
    4794:	e0d7      	b.n	4946 <__aeabi_dsub+0x20a>
    4796:	1e6b      	subs	r3, r5, #1
    4798:	2b00      	cmp	r3, #0
    479a:	d000      	beq.n	479e <__aeabi_dsub+0x62>
    479c:	e14b      	b.n	4a36 <__aeabi_dsub+0x2fa>
    479e:	4653      	mov	r3, sl
    47a0:	1a9f      	subs	r7, r3, r2
    47a2:	45ba      	cmp	sl, r7
    47a4:	4180      	sbcs	r0, r0
    47a6:	1a64      	subs	r4, r4, r1
    47a8:	4240      	negs	r0, r0
    47aa:	1a24      	subs	r4, r4, r0
    47ac:	2601      	movs	r6, #1
    47ae:	e01e      	b.n	47ee <__aeabi_dsub+0xb2>
    47b0:	4bb3      	ldr	r3, [pc, #716]	; (4a80 <__aeabi_dsub+0x344>)
    47b2:	429e      	cmp	r6, r3
    47b4:	d048      	beq.n	4848 <__aeabi_dsub+0x10c>
    47b6:	2380      	movs	r3, #128	; 0x80
    47b8:	041b      	lsls	r3, r3, #16
    47ba:	4319      	orrs	r1, r3
    47bc:	2d38      	cmp	r5, #56	; 0x38
    47be:	dd00      	ble.n	47c2 <__aeabi_dsub+0x86>
    47c0:	e119      	b.n	49f6 <__aeabi_dsub+0x2ba>
    47c2:	2d1f      	cmp	r5, #31
    47c4:	dd00      	ble.n	47c8 <__aeabi_dsub+0x8c>
    47c6:	e14c      	b.n	4a62 <__aeabi_dsub+0x326>
    47c8:	2320      	movs	r3, #32
    47ca:	000f      	movs	r7, r1
    47cc:	1b5b      	subs	r3, r3, r5
    47ce:	0010      	movs	r0, r2
    47d0:	409a      	lsls	r2, r3
    47d2:	409f      	lsls	r7, r3
    47d4:	40e8      	lsrs	r0, r5
    47d6:	1e53      	subs	r3, r2, #1
    47d8:	419a      	sbcs	r2, r3
    47da:	40e9      	lsrs	r1, r5
    47dc:	4307      	orrs	r7, r0
    47de:	4317      	orrs	r7, r2
    47e0:	4653      	mov	r3, sl
    47e2:	1bdf      	subs	r7, r3, r7
    47e4:	1a61      	subs	r1, r4, r1
    47e6:	45ba      	cmp	sl, r7
    47e8:	41a4      	sbcs	r4, r4
    47ea:	4264      	negs	r4, r4
    47ec:	1b0c      	subs	r4, r1, r4
    47ee:	0223      	lsls	r3, r4, #8
    47f0:	d400      	bmi.n	47f4 <__aeabi_dsub+0xb8>
    47f2:	e0c5      	b.n	4980 <__aeabi_dsub+0x244>
    47f4:	0264      	lsls	r4, r4, #9
    47f6:	0a65      	lsrs	r5, r4, #9
    47f8:	2d00      	cmp	r5, #0
    47fa:	d100      	bne.n	47fe <__aeabi_dsub+0xc2>
    47fc:	e0f6      	b.n	49ec <__aeabi_dsub+0x2b0>
    47fe:	0028      	movs	r0, r5
    4800:	f000 fb1e 	bl	4e40 <__clzsi2>
    4804:	0003      	movs	r3, r0
    4806:	3b08      	subs	r3, #8
    4808:	2b1f      	cmp	r3, #31
    480a:	dd00      	ble.n	480e <__aeabi_dsub+0xd2>
    480c:	e0e9      	b.n	49e2 <__aeabi_dsub+0x2a6>
    480e:	2220      	movs	r2, #32
    4810:	003c      	movs	r4, r7
    4812:	1ad2      	subs	r2, r2, r3
    4814:	409d      	lsls	r5, r3
    4816:	40d4      	lsrs	r4, r2
    4818:	409f      	lsls	r7, r3
    481a:	4325      	orrs	r5, r4
    481c:	429e      	cmp	r6, r3
    481e:	dd00      	ble.n	4822 <__aeabi_dsub+0xe6>
    4820:	e0db      	b.n	49da <__aeabi_dsub+0x29e>
    4822:	1b9e      	subs	r6, r3, r6
    4824:	1c73      	adds	r3, r6, #1
    4826:	2b1f      	cmp	r3, #31
    4828:	dd00      	ble.n	482c <__aeabi_dsub+0xf0>
    482a:	e10a      	b.n	4a42 <__aeabi_dsub+0x306>
    482c:	2220      	movs	r2, #32
    482e:	0038      	movs	r0, r7
    4830:	1ad2      	subs	r2, r2, r3
    4832:	0029      	movs	r1, r5
    4834:	4097      	lsls	r7, r2
    4836:	002c      	movs	r4, r5
    4838:	4091      	lsls	r1, r2
    483a:	40d8      	lsrs	r0, r3
    483c:	1e7a      	subs	r2, r7, #1
    483e:	4197      	sbcs	r7, r2
    4840:	40dc      	lsrs	r4, r3
    4842:	2600      	movs	r6, #0
    4844:	4301      	orrs	r1, r0
    4846:	430f      	orrs	r7, r1
    4848:	077b      	lsls	r3, r7, #29
    484a:	d009      	beq.n	4860 <__aeabi_dsub+0x124>
    484c:	230f      	movs	r3, #15
    484e:	403b      	ands	r3, r7
    4850:	2b04      	cmp	r3, #4
    4852:	d005      	beq.n	4860 <__aeabi_dsub+0x124>
    4854:	1d3b      	adds	r3, r7, #4
    4856:	42bb      	cmp	r3, r7
    4858:	41bf      	sbcs	r7, r7
    485a:	427f      	negs	r7, r7
    485c:	19e4      	adds	r4, r4, r7
    485e:	001f      	movs	r7, r3
    4860:	0223      	lsls	r3, r4, #8
    4862:	d525      	bpl.n	48b0 <__aeabi_dsub+0x174>
    4864:	4b86      	ldr	r3, [pc, #536]	; (4a80 <__aeabi_dsub+0x344>)
    4866:	3601      	adds	r6, #1
    4868:	429e      	cmp	r6, r3
    486a:	d100      	bne.n	486e <__aeabi_dsub+0x132>
    486c:	e0af      	b.n	49ce <__aeabi_dsub+0x292>
    486e:	4b85      	ldr	r3, [pc, #532]	; (4a84 <__aeabi_dsub+0x348>)
    4870:	2501      	movs	r5, #1
    4872:	401c      	ands	r4, r3
    4874:	4643      	mov	r3, r8
    4876:	0762      	lsls	r2, r4, #29
    4878:	08ff      	lsrs	r7, r7, #3
    487a:	0264      	lsls	r4, r4, #9
    487c:	0576      	lsls	r6, r6, #21
    487e:	4317      	orrs	r7, r2
    4880:	0b24      	lsrs	r4, r4, #12
    4882:	0d76      	lsrs	r6, r6, #21
    4884:	401d      	ands	r5, r3
    4886:	2100      	movs	r1, #0
    4888:	0324      	lsls	r4, r4, #12
    488a:	0b23      	lsrs	r3, r4, #12
    488c:	0d0c      	lsrs	r4, r1, #20
    488e:	4a7e      	ldr	r2, [pc, #504]	; (4a88 <__aeabi_dsub+0x34c>)
    4890:	0524      	lsls	r4, r4, #20
    4892:	431c      	orrs	r4, r3
    4894:	4014      	ands	r4, r2
    4896:	0533      	lsls	r3, r6, #20
    4898:	4323      	orrs	r3, r4
    489a:	005b      	lsls	r3, r3, #1
    489c:	07ed      	lsls	r5, r5, #31
    489e:	085b      	lsrs	r3, r3, #1
    48a0:	432b      	orrs	r3, r5
    48a2:	0038      	movs	r0, r7
    48a4:	0019      	movs	r1, r3
    48a6:	bc1c      	pop	{r2, r3, r4}
    48a8:	4690      	mov	r8, r2
    48aa:	4699      	mov	r9, r3
    48ac:	46a2      	mov	sl, r4
    48ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48b0:	2501      	movs	r5, #1
    48b2:	4643      	mov	r3, r8
    48b4:	0762      	lsls	r2, r4, #29
    48b6:	08ff      	lsrs	r7, r7, #3
    48b8:	4317      	orrs	r7, r2
    48ba:	08e4      	lsrs	r4, r4, #3
    48bc:	401d      	ands	r5, r3
    48be:	4b70      	ldr	r3, [pc, #448]	; (4a80 <__aeabi_dsub+0x344>)
    48c0:	429e      	cmp	r6, r3
    48c2:	d036      	beq.n	4932 <__aeabi_dsub+0x1f6>
    48c4:	0324      	lsls	r4, r4, #12
    48c6:	0576      	lsls	r6, r6, #21
    48c8:	0b24      	lsrs	r4, r4, #12
    48ca:	0d76      	lsrs	r6, r6, #21
    48cc:	e7db      	b.n	4886 <__aeabi_dsub+0x14a>
    48ce:	4663      	mov	r3, ip
    48d0:	1af3      	subs	r3, r6, r3
    48d2:	2b00      	cmp	r3, #0
    48d4:	dc00      	bgt.n	48d8 <__aeabi_dsub+0x19c>
    48d6:	e094      	b.n	4a02 <__aeabi_dsub+0x2c6>
    48d8:	4660      	mov	r0, ip
    48da:	2800      	cmp	r0, #0
    48dc:	d035      	beq.n	494a <__aeabi_dsub+0x20e>
    48de:	4868      	ldr	r0, [pc, #416]	; (4a80 <__aeabi_dsub+0x344>)
    48e0:	4286      	cmp	r6, r0
    48e2:	d0b1      	beq.n	4848 <__aeabi_dsub+0x10c>
    48e4:	2780      	movs	r7, #128	; 0x80
    48e6:	043f      	lsls	r7, r7, #16
    48e8:	4339      	orrs	r1, r7
    48ea:	2b38      	cmp	r3, #56	; 0x38
    48ec:	dc00      	bgt.n	48f0 <__aeabi_dsub+0x1b4>
    48ee:	e0fd      	b.n	4aec <__aeabi_dsub+0x3b0>
    48f0:	430a      	orrs	r2, r1
    48f2:	0017      	movs	r7, r2
    48f4:	2100      	movs	r1, #0
    48f6:	1e7a      	subs	r2, r7, #1
    48f8:	4197      	sbcs	r7, r2
    48fa:	4457      	add	r7, sl
    48fc:	4557      	cmp	r7, sl
    48fe:	4180      	sbcs	r0, r0
    4900:	1909      	adds	r1, r1, r4
    4902:	4244      	negs	r4, r0
    4904:	190c      	adds	r4, r1, r4
    4906:	0223      	lsls	r3, r4, #8
    4908:	d53a      	bpl.n	4980 <__aeabi_dsub+0x244>
    490a:	4b5d      	ldr	r3, [pc, #372]	; (4a80 <__aeabi_dsub+0x344>)
    490c:	3601      	adds	r6, #1
    490e:	429e      	cmp	r6, r3
    4910:	d100      	bne.n	4914 <__aeabi_dsub+0x1d8>
    4912:	e14b      	b.n	4bac <__aeabi_dsub+0x470>
    4914:	2201      	movs	r2, #1
    4916:	4b5b      	ldr	r3, [pc, #364]	; (4a84 <__aeabi_dsub+0x348>)
    4918:	401c      	ands	r4, r3
    491a:	087b      	lsrs	r3, r7, #1
    491c:	4017      	ands	r7, r2
    491e:	431f      	orrs	r7, r3
    4920:	07e2      	lsls	r2, r4, #31
    4922:	4317      	orrs	r7, r2
    4924:	0864      	lsrs	r4, r4, #1
    4926:	e78f      	b.n	4848 <__aeabi_dsub+0x10c>
    4928:	0008      	movs	r0, r1
    492a:	4310      	orrs	r0, r2
    492c:	d000      	beq.n	4930 <__aeabi_dsub+0x1f4>
    492e:	e724      	b.n	477a <__aeabi_dsub+0x3e>
    4930:	e721      	b.n	4776 <__aeabi_dsub+0x3a>
    4932:	0023      	movs	r3, r4
    4934:	433b      	orrs	r3, r7
    4936:	d100      	bne.n	493a <__aeabi_dsub+0x1fe>
    4938:	e1b9      	b.n	4cae <__aeabi_dsub+0x572>
    493a:	2280      	movs	r2, #128	; 0x80
    493c:	0312      	lsls	r2, r2, #12
    493e:	4314      	orrs	r4, r2
    4940:	0324      	lsls	r4, r4, #12
    4942:	0b24      	lsrs	r4, r4, #12
    4944:	e79f      	b.n	4886 <__aeabi_dsub+0x14a>
    4946:	002e      	movs	r6, r5
    4948:	e77e      	b.n	4848 <__aeabi_dsub+0x10c>
    494a:	0008      	movs	r0, r1
    494c:	4310      	orrs	r0, r2
    494e:	d100      	bne.n	4952 <__aeabi_dsub+0x216>
    4950:	e0ca      	b.n	4ae8 <__aeabi_dsub+0x3ac>
    4952:	1e58      	subs	r0, r3, #1
    4954:	4684      	mov	ip, r0
    4956:	2800      	cmp	r0, #0
    4958:	d000      	beq.n	495c <__aeabi_dsub+0x220>
    495a:	e0e7      	b.n	4b2c <__aeabi_dsub+0x3f0>
    495c:	4452      	add	r2, sl
    495e:	4552      	cmp	r2, sl
    4960:	4180      	sbcs	r0, r0
    4962:	1864      	adds	r4, r4, r1
    4964:	4240      	negs	r0, r0
    4966:	1824      	adds	r4, r4, r0
    4968:	0017      	movs	r7, r2
    496a:	2601      	movs	r6, #1
    496c:	0223      	lsls	r3, r4, #8
    496e:	d507      	bpl.n	4980 <__aeabi_dsub+0x244>
    4970:	2602      	movs	r6, #2
    4972:	e7cf      	b.n	4914 <__aeabi_dsub+0x1d8>
    4974:	4664      	mov	r4, ip
    4976:	432c      	orrs	r4, r5
    4978:	d100      	bne.n	497c <__aeabi_dsub+0x240>
    497a:	e1b3      	b.n	4ce4 <__aeabi_dsub+0x5a8>
    497c:	002c      	movs	r4, r5
    497e:	4667      	mov	r7, ip
    4980:	077b      	lsls	r3, r7, #29
    4982:	d000      	beq.n	4986 <__aeabi_dsub+0x24a>
    4984:	e762      	b.n	484c <__aeabi_dsub+0x110>
    4986:	0763      	lsls	r3, r4, #29
    4988:	08ff      	lsrs	r7, r7, #3
    498a:	431f      	orrs	r7, r3
    498c:	2501      	movs	r5, #1
    498e:	4643      	mov	r3, r8
    4990:	08e4      	lsrs	r4, r4, #3
    4992:	401d      	ands	r5, r3
    4994:	e793      	b.n	48be <__aeabi_dsub+0x182>
    4996:	2d00      	cmp	r5, #0
    4998:	d178      	bne.n	4a8c <__aeabi_dsub+0x350>
    499a:	1c75      	adds	r5, r6, #1
    499c:	056d      	lsls	r5, r5, #21
    499e:	0d6d      	lsrs	r5, r5, #21
    49a0:	2d01      	cmp	r5, #1
    49a2:	dc00      	bgt.n	49a6 <__aeabi_dsub+0x26a>
    49a4:	e0f2      	b.n	4b8c <__aeabi_dsub+0x450>
    49a6:	4650      	mov	r0, sl
    49a8:	1a80      	subs	r0, r0, r2
    49aa:	4582      	cmp	sl, r0
    49ac:	41bf      	sbcs	r7, r7
    49ae:	1a65      	subs	r5, r4, r1
    49b0:	427f      	negs	r7, r7
    49b2:	1bed      	subs	r5, r5, r7
    49b4:	4684      	mov	ip, r0
    49b6:	0228      	lsls	r0, r5, #8
    49b8:	d400      	bmi.n	49bc <__aeabi_dsub+0x280>
    49ba:	e08c      	b.n	4ad6 <__aeabi_dsub+0x39a>
    49bc:	4650      	mov	r0, sl
    49be:	1a17      	subs	r7, r2, r0
    49c0:	42ba      	cmp	r2, r7
    49c2:	4192      	sbcs	r2, r2
    49c4:	1b0c      	subs	r4, r1, r4
    49c6:	4255      	negs	r5, r2
    49c8:	1b65      	subs	r5, r4, r5
    49ca:	4698      	mov	r8, r3
    49cc:	e714      	b.n	47f8 <__aeabi_dsub+0xbc>
    49ce:	2501      	movs	r5, #1
    49d0:	4643      	mov	r3, r8
    49d2:	2400      	movs	r4, #0
    49d4:	401d      	ands	r5, r3
    49d6:	2700      	movs	r7, #0
    49d8:	e755      	b.n	4886 <__aeabi_dsub+0x14a>
    49da:	4c2a      	ldr	r4, [pc, #168]	; (4a84 <__aeabi_dsub+0x348>)
    49dc:	1af6      	subs	r6, r6, r3
    49de:	402c      	ands	r4, r5
    49e0:	e732      	b.n	4848 <__aeabi_dsub+0x10c>
    49e2:	003d      	movs	r5, r7
    49e4:	3828      	subs	r0, #40	; 0x28
    49e6:	4085      	lsls	r5, r0
    49e8:	2700      	movs	r7, #0
    49ea:	e717      	b.n	481c <__aeabi_dsub+0xe0>
    49ec:	0038      	movs	r0, r7
    49ee:	f000 fa27 	bl	4e40 <__clzsi2>
    49f2:	3020      	adds	r0, #32
    49f4:	e706      	b.n	4804 <__aeabi_dsub+0xc8>
    49f6:	430a      	orrs	r2, r1
    49f8:	0017      	movs	r7, r2
    49fa:	2100      	movs	r1, #0
    49fc:	1e7a      	subs	r2, r7, #1
    49fe:	4197      	sbcs	r7, r2
    4a00:	e6ee      	b.n	47e0 <__aeabi_dsub+0xa4>
    4a02:	2b00      	cmp	r3, #0
    4a04:	d000      	beq.n	4a08 <__aeabi_dsub+0x2cc>
    4a06:	e0e5      	b.n	4bd4 <__aeabi_dsub+0x498>
    4a08:	1c73      	adds	r3, r6, #1
    4a0a:	469c      	mov	ip, r3
    4a0c:	055b      	lsls	r3, r3, #21
    4a0e:	0d5b      	lsrs	r3, r3, #21
    4a10:	2b01      	cmp	r3, #1
    4a12:	dc00      	bgt.n	4a16 <__aeabi_dsub+0x2da>
    4a14:	e09f      	b.n	4b56 <__aeabi_dsub+0x41a>
    4a16:	4b1a      	ldr	r3, [pc, #104]	; (4a80 <__aeabi_dsub+0x344>)
    4a18:	459c      	cmp	ip, r3
    4a1a:	d100      	bne.n	4a1e <__aeabi_dsub+0x2e2>
    4a1c:	e0c5      	b.n	4baa <__aeabi_dsub+0x46e>
    4a1e:	4452      	add	r2, sl
    4a20:	4552      	cmp	r2, sl
    4a22:	4180      	sbcs	r0, r0
    4a24:	1864      	adds	r4, r4, r1
    4a26:	4240      	negs	r0, r0
    4a28:	1824      	adds	r4, r4, r0
    4a2a:	07e7      	lsls	r7, r4, #31
    4a2c:	0852      	lsrs	r2, r2, #1
    4a2e:	4317      	orrs	r7, r2
    4a30:	0864      	lsrs	r4, r4, #1
    4a32:	4666      	mov	r6, ip
    4a34:	e708      	b.n	4848 <__aeabi_dsub+0x10c>
    4a36:	4812      	ldr	r0, [pc, #72]	; (4a80 <__aeabi_dsub+0x344>)
    4a38:	4285      	cmp	r5, r0
    4a3a:	d100      	bne.n	4a3e <__aeabi_dsub+0x302>
    4a3c:	e085      	b.n	4b4a <__aeabi_dsub+0x40e>
    4a3e:	001d      	movs	r5, r3
    4a40:	e6bc      	b.n	47bc <__aeabi_dsub+0x80>
    4a42:	0029      	movs	r1, r5
    4a44:	3e1f      	subs	r6, #31
    4a46:	40f1      	lsrs	r1, r6
    4a48:	2b20      	cmp	r3, #32
    4a4a:	d100      	bne.n	4a4e <__aeabi_dsub+0x312>
    4a4c:	e07f      	b.n	4b4e <__aeabi_dsub+0x412>
    4a4e:	2240      	movs	r2, #64	; 0x40
    4a50:	1ad3      	subs	r3, r2, r3
    4a52:	409d      	lsls	r5, r3
    4a54:	432f      	orrs	r7, r5
    4a56:	1e7d      	subs	r5, r7, #1
    4a58:	41af      	sbcs	r7, r5
    4a5a:	2400      	movs	r4, #0
    4a5c:	430f      	orrs	r7, r1
    4a5e:	2600      	movs	r6, #0
    4a60:	e78e      	b.n	4980 <__aeabi_dsub+0x244>
    4a62:	002b      	movs	r3, r5
    4a64:	000f      	movs	r7, r1
    4a66:	3b20      	subs	r3, #32
    4a68:	40df      	lsrs	r7, r3
    4a6a:	2d20      	cmp	r5, #32
    4a6c:	d071      	beq.n	4b52 <__aeabi_dsub+0x416>
    4a6e:	2340      	movs	r3, #64	; 0x40
    4a70:	1b5d      	subs	r5, r3, r5
    4a72:	40a9      	lsls	r1, r5
    4a74:	430a      	orrs	r2, r1
    4a76:	1e51      	subs	r1, r2, #1
    4a78:	418a      	sbcs	r2, r1
    4a7a:	2100      	movs	r1, #0
    4a7c:	4317      	orrs	r7, r2
    4a7e:	e6af      	b.n	47e0 <__aeabi_dsub+0xa4>
    4a80:	000007ff 	.word	0x000007ff
    4a84:	ff7fffff 	.word	0xff7fffff
    4a88:	800fffff 	.word	0x800fffff
    4a8c:	2e00      	cmp	r6, #0
    4a8e:	d03e      	beq.n	4b0e <__aeabi_dsub+0x3d2>
    4a90:	4eb3      	ldr	r6, [pc, #716]	; (4d60 <__aeabi_dsub+0x624>)
    4a92:	45b4      	cmp	ip, r6
    4a94:	d045      	beq.n	4b22 <__aeabi_dsub+0x3e6>
    4a96:	2680      	movs	r6, #128	; 0x80
    4a98:	0436      	lsls	r6, r6, #16
    4a9a:	426d      	negs	r5, r5
    4a9c:	4334      	orrs	r4, r6
    4a9e:	2d38      	cmp	r5, #56	; 0x38
    4aa0:	dd00      	ble.n	4aa4 <__aeabi_dsub+0x368>
    4aa2:	e0a8      	b.n	4bf6 <__aeabi_dsub+0x4ba>
    4aa4:	2d1f      	cmp	r5, #31
    4aa6:	dd00      	ble.n	4aaa <__aeabi_dsub+0x36e>
    4aa8:	e11f      	b.n	4cea <__aeabi_dsub+0x5ae>
    4aaa:	2620      	movs	r6, #32
    4aac:	0027      	movs	r7, r4
    4aae:	4650      	mov	r0, sl
    4ab0:	1b76      	subs	r6, r6, r5
    4ab2:	40b7      	lsls	r7, r6
    4ab4:	40e8      	lsrs	r0, r5
    4ab6:	4307      	orrs	r7, r0
    4ab8:	4650      	mov	r0, sl
    4aba:	40b0      	lsls	r0, r6
    4abc:	1e46      	subs	r6, r0, #1
    4abe:	41b0      	sbcs	r0, r6
    4ac0:	40ec      	lsrs	r4, r5
    4ac2:	4338      	orrs	r0, r7
    4ac4:	1a17      	subs	r7, r2, r0
    4ac6:	42ba      	cmp	r2, r7
    4ac8:	4192      	sbcs	r2, r2
    4aca:	1b0c      	subs	r4, r1, r4
    4acc:	4252      	negs	r2, r2
    4ace:	1aa4      	subs	r4, r4, r2
    4ad0:	4666      	mov	r6, ip
    4ad2:	4698      	mov	r8, r3
    4ad4:	e68b      	b.n	47ee <__aeabi_dsub+0xb2>
    4ad6:	4664      	mov	r4, ip
    4ad8:	4667      	mov	r7, ip
    4ada:	432c      	orrs	r4, r5
    4adc:	d000      	beq.n	4ae0 <__aeabi_dsub+0x3a4>
    4ade:	e68b      	b.n	47f8 <__aeabi_dsub+0xbc>
    4ae0:	2500      	movs	r5, #0
    4ae2:	2600      	movs	r6, #0
    4ae4:	2700      	movs	r7, #0
    4ae6:	e6ea      	b.n	48be <__aeabi_dsub+0x182>
    4ae8:	001e      	movs	r6, r3
    4aea:	e6ad      	b.n	4848 <__aeabi_dsub+0x10c>
    4aec:	2b1f      	cmp	r3, #31
    4aee:	dc60      	bgt.n	4bb2 <__aeabi_dsub+0x476>
    4af0:	2720      	movs	r7, #32
    4af2:	1af8      	subs	r0, r7, r3
    4af4:	000f      	movs	r7, r1
    4af6:	4684      	mov	ip, r0
    4af8:	4087      	lsls	r7, r0
    4afa:	0010      	movs	r0, r2
    4afc:	40d8      	lsrs	r0, r3
    4afe:	4307      	orrs	r7, r0
    4b00:	4660      	mov	r0, ip
    4b02:	4082      	lsls	r2, r0
    4b04:	1e50      	subs	r0, r2, #1
    4b06:	4182      	sbcs	r2, r0
    4b08:	40d9      	lsrs	r1, r3
    4b0a:	4317      	orrs	r7, r2
    4b0c:	e6f5      	b.n	48fa <__aeabi_dsub+0x1be>
    4b0e:	0026      	movs	r6, r4
    4b10:	4650      	mov	r0, sl
    4b12:	4306      	orrs	r6, r0
    4b14:	d005      	beq.n	4b22 <__aeabi_dsub+0x3e6>
    4b16:	43ed      	mvns	r5, r5
    4b18:	2d00      	cmp	r5, #0
    4b1a:	d0d3      	beq.n	4ac4 <__aeabi_dsub+0x388>
    4b1c:	4e90      	ldr	r6, [pc, #576]	; (4d60 <__aeabi_dsub+0x624>)
    4b1e:	45b4      	cmp	ip, r6
    4b20:	d1bd      	bne.n	4a9e <__aeabi_dsub+0x362>
    4b22:	000c      	movs	r4, r1
    4b24:	0017      	movs	r7, r2
    4b26:	4666      	mov	r6, ip
    4b28:	4698      	mov	r8, r3
    4b2a:	e68d      	b.n	4848 <__aeabi_dsub+0x10c>
    4b2c:	488c      	ldr	r0, [pc, #560]	; (4d60 <__aeabi_dsub+0x624>)
    4b2e:	4283      	cmp	r3, r0
    4b30:	d00b      	beq.n	4b4a <__aeabi_dsub+0x40e>
    4b32:	4663      	mov	r3, ip
    4b34:	e6d9      	b.n	48ea <__aeabi_dsub+0x1ae>
    4b36:	2d00      	cmp	r5, #0
    4b38:	d000      	beq.n	4b3c <__aeabi_dsub+0x400>
    4b3a:	e096      	b.n	4c6a <__aeabi_dsub+0x52e>
    4b3c:	0008      	movs	r0, r1
    4b3e:	4310      	orrs	r0, r2
    4b40:	d100      	bne.n	4b44 <__aeabi_dsub+0x408>
    4b42:	e0e2      	b.n	4d0a <__aeabi_dsub+0x5ce>
    4b44:	000c      	movs	r4, r1
    4b46:	0017      	movs	r7, r2
    4b48:	4698      	mov	r8, r3
    4b4a:	4e85      	ldr	r6, [pc, #532]	; (4d60 <__aeabi_dsub+0x624>)
    4b4c:	e67c      	b.n	4848 <__aeabi_dsub+0x10c>
    4b4e:	2500      	movs	r5, #0
    4b50:	e780      	b.n	4a54 <__aeabi_dsub+0x318>
    4b52:	2100      	movs	r1, #0
    4b54:	e78e      	b.n	4a74 <__aeabi_dsub+0x338>
    4b56:	0023      	movs	r3, r4
    4b58:	4650      	mov	r0, sl
    4b5a:	4303      	orrs	r3, r0
    4b5c:	2e00      	cmp	r6, #0
    4b5e:	d000      	beq.n	4b62 <__aeabi_dsub+0x426>
    4b60:	e0a8      	b.n	4cb4 <__aeabi_dsub+0x578>
    4b62:	2b00      	cmp	r3, #0
    4b64:	d100      	bne.n	4b68 <__aeabi_dsub+0x42c>
    4b66:	e0de      	b.n	4d26 <__aeabi_dsub+0x5ea>
    4b68:	000b      	movs	r3, r1
    4b6a:	4313      	orrs	r3, r2
    4b6c:	d100      	bne.n	4b70 <__aeabi_dsub+0x434>
    4b6e:	e66b      	b.n	4848 <__aeabi_dsub+0x10c>
    4b70:	4452      	add	r2, sl
    4b72:	4552      	cmp	r2, sl
    4b74:	4180      	sbcs	r0, r0
    4b76:	1864      	adds	r4, r4, r1
    4b78:	4240      	negs	r0, r0
    4b7a:	1824      	adds	r4, r4, r0
    4b7c:	0017      	movs	r7, r2
    4b7e:	0223      	lsls	r3, r4, #8
    4b80:	d400      	bmi.n	4b84 <__aeabi_dsub+0x448>
    4b82:	e6fd      	b.n	4980 <__aeabi_dsub+0x244>
    4b84:	4b77      	ldr	r3, [pc, #476]	; (4d64 <__aeabi_dsub+0x628>)
    4b86:	4666      	mov	r6, ip
    4b88:	401c      	ands	r4, r3
    4b8a:	e65d      	b.n	4848 <__aeabi_dsub+0x10c>
    4b8c:	0025      	movs	r5, r4
    4b8e:	4650      	mov	r0, sl
    4b90:	4305      	orrs	r5, r0
    4b92:	2e00      	cmp	r6, #0
    4b94:	d1cf      	bne.n	4b36 <__aeabi_dsub+0x3fa>
    4b96:	2d00      	cmp	r5, #0
    4b98:	d14f      	bne.n	4c3a <__aeabi_dsub+0x4fe>
    4b9a:	000c      	movs	r4, r1
    4b9c:	4314      	orrs	r4, r2
    4b9e:	d100      	bne.n	4ba2 <__aeabi_dsub+0x466>
    4ba0:	e0a0      	b.n	4ce4 <__aeabi_dsub+0x5a8>
    4ba2:	000c      	movs	r4, r1
    4ba4:	0017      	movs	r7, r2
    4ba6:	4698      	mov	r8, r3
    4ba8:	e64e      	b.n	4848 <__aeabi_dsub+0x10c>
    4baa:	4666      	mov	r6, ip
    4bac:	2400      	movs	r4, #0
    4bae:	2700      	movs	r7, #0
    4bb0:	e685      	b.n	48be <__aeabi_dsub+0x182>
    4bb2:	001f      	movs	r7, r3
    4bb4:	0008      	movs	r0, r1
    4bb6:	3f20      	subs	r7, #32
    4bb8:	40f8      	lsrs	r0, r7
    4bba:	0007      	movs	r7, r0
    4bbc:	2b20      	cmp	r3, #32
    4bbe:	d100      	bne.n	4bc2 <__aeabi_dsub+0x486>
    4bc0:	e08e      	b.n	4ce0 <__aeabi_dsub+0x5a4>
    4bc2:	2040      	movs	r0, #64	; 0x40
    4bc4:	1ac3      	subs	r3, r0, r3
    4bc6:	4099      	lsls	r1, r3
    4bc8:	430a      	orrs	r2, r1
    4bca:	1e51      	subs	r1, r2, #1
    4bcc:	418a      	sbcs	r2, r1
    4bce:	2100      	movs	r1, #0
    4bd0:	4317      	orrs	r7, r2
    4bd2:	e692      	b.n	48fa <__aeabi_dsub+0x1be>
    4bd4:	2e00      	cmp	r6, #0
    4bd6:	d114      	bne.n	4c02 <__aeabi_dsub+0x4c6>
    4bd8:	0026      	movs	r6, r4
    4bda:	4650      	mov	r0, sl
    4bdc:	4306      	orrs	r6, r0
    4bde:	d062      	beq.n	4ca6 <__aeabi_dsub+0x56a>
    4be0:	43db      	mvns	r3, r3
    4be2:	2b00      	cmp	r3, #0
    4be4:	d15c      	bne.n	4ca0 <__aeabi_dsub+0x564>
    4be6:	1887      	adds	r7, r0, r2
    4be8:	4297      	cmp	r7, r2
    4bea:	4192      	sbcs	r2, r2
    4bec:	1864      	adds	r4, r4, r1
    4bee:	4252      	negs	r2, r2
    4bf0:	18a4      	adds	r4, r4, r2
    4bf2:	4666      	mov	r6, ip
    4bf4:	e687      	b.n	4906 <__aeabi_dsub+0x1ca>
    4bf6:	4650      	mov	r0, sl
    4bf8:	4320      	orrs	r0, r4
    4bfa:	1e44      	subs	r4, r0, #1
    4bfc:	41a0      	sbcs	r0, r4
    4bfe:	2400      	movs	r4, #0
    4c00:	e760      	b.n	4ac4 <__aeabi_dsub+0x388>
    4c02:	4e57      	ldr	r6, [pc, #348]	; (4d60 <__aeabi_dsub+0x624>)
    4c04:	45b4      	cmp	ip, r6
    4c06:	d04e      	beq.n	4ca6 <__aeabi_dsub+0x56a>
    4c08:	2680      	movs	r6, #128	; 0x80
    4c0a:	0436      	lsls	r6, r6, #16
    4c0c:	425b      	negs	r3, r3
    4c0e:	4334      	orrs	r4, r6
    4c10:	2b38      	cmp	r3, #56	; 0x38
    4c12:	dd00      	ble.n	4c16 <__aeabi_dsub+0x4da>
    4c14:	e07f      	b.n	4d16 <__aeabi_dsub+0x5da>
    4c16:	2b1f      	cmp	r3, #31
    4c18:	dd00      	ble.n	4c1c <__aeabi_dsub+0x4e0>
    4c1a:	e08b      	b.n	4d34 <__aeabi_dsub+0x5f8>
    4c1c:	2620      	movs	r6, #32
    4c1e:	0027      	movs	r7, r4
    4c20:	4650      	mov	r0, sl
    4c22:	1af6      	subs	r6, r6, r3
    4c24:	40b7      	lsls	r7, r6
    4c26:	40d8      	lsrs	r0, r3
    4c28:	4307      	orrs	r7, r0
    4c2a:	4650      	mov	r0, sl
    4c2c:	40b0      	lsls	r0, r6
    4c2e:	1e46      	subs	r6, r0, #1
    4c30:	41b0      	sbcs	r0, r6
    4c32:	4307      	orrs	r7, r0
    4c34:	40dc      	lsrs	r4, r3
    4c36:	18bf      	adds	r7, r7, r2
    4c38:	e7d6      	b.n	4be8 <__aeabi_dsub+0x4ac>
    4c3a:	000d      	movs	r5, r1
    4c3c:	4315      	orrs	r5, r2
    4c3e:	d100      	bne.n	4c42 <__aeabi_dsub+0x506>
    4c40:	e602      	b.n	4848 <__aeabi_dsub+0x10c>
    4c42:	4650      	mov	r0, sl
    4c44:	1a80      	subs	r0, r0, r2
    4c46:	4582      	cmp	sl, r0
    4c48:	41bf      	sbcs	r7, r7
    4c4a:	1a65      	subs	r5, r4, r1
    4c4c:	427f      	negs	r7, r7
    4c4e:	1bed      	subs	r5, r5, r7
    4c50:	4684      	mov	ip, r0
    4c52:	0228      	lsls	r0, r5, #8
    4c54:	d400      	bmi.n	4c58 <__aeabi_dsub+0x51c>
    4c56:	e68d      	b.n	4974 <__aeabi_dsub+0x238>
    4c58:	4650      	mov	r0, sl
    4c5a:	1a17      	subs	r7, r2, r0
    4c5c:	42ba      	cmp	r2, r7
    4c5e:	4192      	sbcs	r2, r2
    4c60:	1b0c      	subs	r4, r1, r4
    4c62:	4252      	negs	r2, r2
    4c64:	1aa4      	subs	r4, r4, r2
    4c66:	4698      	mov	r8, r3
    4c68:	e5ee      	b.n	4848 <__aeabi_dsub+0x10c>
    4c6a:	000d      	movs	r5, r1
    4c6c:	4315      	orrs	r5, r2
    4c6e:	d100      	bne.n	4c72 <__aeabi_dsub+0x536>
    4c70:	e76b      	b.n	4b4a <__aeabi_dsub+0x40e>
    4c72:	4650      	mov	r0, sl
    4c74:	0767      	lsls	r7, r4, #29
    4c76:	08c0      	lsrs	r0, r0, #3
    4c78:	4307      	orrs	r7, r0
    4c7a:	2080      	movs	r0, #128	; 0x80
    4c7c:	08e4      	lsrs	r4, r4, #3
    4c7e:	0300      	lsls	r0, r0, #12
    4c80:	4204      	tst	r4, r0
    4c82:	d007      	beq.n	4c94 <__aeabi_dsub+0x558>
    4c84:	08cd      	lsrs	r5, r1, #3
    4c86:	4205      	tst	r5, r0
    4c88:	d104      	bne.n	4c94 <__aeabi_dsub+0x558>
    4c8a:	002c      	movs	r4, r5
    4c8c:	4698      	mov	r8, r3
    4c8e:	08d7      	lsrs	r7, r2, #3
    4c90:	0749      	lsls	r1, r1, #29
    4c92:	430f      	orrs	r7, r1
    4c94:	0f7b      	lsrs	r3, r7, #29
    4c96:	00e4      	lsls	r4, r4, #3
    4c98:	431c      	orrs	r4, r3
    4c9a:	00ff      	lsls	r7, r7, #3
    4c9c:	4e30      	ldr	r6, [pc, #192]	; (4d60 <__aeabi_dsub+0x624>)
    4c9e:	e5d3      	b.n	4848 <__aeabi_dsub+0x10c>
    4ca0:	4e2f      	ldr	r6, [pc, #188]	; (4d60 <__aeabi_dsub+0x624>)
    4ca2:	45b4      	cmp	ip, r6
    4ca4:	d1b4      	bne.n	4c10 <__aeabi_dsub+0x4d4>
    4ca6:	000c      	movs	r4, r1
    4ca8:	0017      	movs	r7, r2
    4caa:	4666      	mov	r6, ip
    4cac:	e5cc      	b.n	4848 <__aeabi_dsub+0x10c>
    4cae:	2700      	movs	r7, #0
    4cb0:	2400      	movs	r4, #0
    4cb2:	e5e8      	b.n	4886 <__aeabi_dsub+0x14a>
    4cb4:	2b00      	cmp	r3, #0
    4cb6:	d039      	beq.n	4d2c <__aeabi_dsub+0x5f0>
    4cb8:	000b      	movs	r3, r1
    4cba:	4313      	orrs	r3, r2
    4cbc:	d100      	bne.n	4cc0 <__aeabi_dsub+0x584>
    4cbe:	e744      	b.n	4b4a <__aeabi_dsub+0x40e>
    4cc0:	08c0      	lsrs	r0, r0, #3
    4cc2:	0767      	lsls	r7, r4, #29
    4cc4:	4307      	orrs	r7, r0
    4cc6:	2080      	movs	r0, #128	; 0x80
    4cc8:	08e4      	lsrs	r4, r4, #3
    4cca:	0300      	lsls	r0, r0, #12
    4ccc:	4204      	tst	r4, r0
    4cce:	d0e1      	beq.n	4c94 <__aeabi_dsub+0x558>
    4cd0:	08cb      	lsrs	r3, r1, #3
    4cd2:	4203      	tst	r3, r0
    4cd4:	d1de      	bne.n	4c94 <__aeabi_dsub+0x558>
    4cd6:	08d7      	lsrs	r7, r2, #3
    4cd8:	0749      	lsls	r1, r1, #29
    4cda:	430f      	orrs	r7, r1
    4cdc:	001c      	movs	r4, r3
    4cde:	e7d9      	b.n	4c94 <__aeabi_dsub+0x558>
    4ce0:	2100      	movs	r1, #0
    4ce2:	e771      	b.n	4bc8 <__aeabi_dsub+0x48c>
    4ce4:	2500      	movs	r5, #0
    4ce6:	2700      	movs	r7, #0
    4ce8:	e5e9      	b.n	48be <__aeabi_dsub+0x182>
    4cea:	002e      	movs	r6, r5
    4cec:	0027      	movs	r7, r4
    4cee:	3e20      	subs	r6, #32
    4cf0:	40f7      	lsrs	r7, r6
    4cf2:	2d20      	cmp	r5, #32
    4cf4:	d02f      	beq.n	4d56 <__aeabi_dsub+0x61a>
    4cf6:	2640      	movs	r6, #64	; 0x40
    4cf8:	1b75      	subs	r5, r6, r5
    4cfa:	40ac      	lsls	r4, r5
    4cfc:	4650      	mov	r0, sl
    4cfe:	4320      	orrs	r0, r4
    4d00:	1e44      	subs	r4, r0, #1
    4d02:	41a0      	sbcs	r0, r4
    4d04:	2400      	movs	r4, #0
    4d06:	4338      	orrs	r0, r7
    4d08:	e6dc      	b.n	4ac4 <__aeabi_dsub+0x388>
    4d0a:	2480      	movs	r4, #128	; 0x80
    4d0c:	2500      	movs	r5, #0
    4d0e:	0324      	lsls	r4, r4, #12
    4d10:	4e13      	ldr	r6, [pc, #76]	; (4d60 <__aeabi_dsub+0x624>)
    4d12:	2700      	movs	r7, #0
    4d14:	e5d3      	b.n	48be <__aeabi_dsub+0x182>
    4d16:	4650      	mov	r0, sl
    4d18:	4320      	orrs	r0, r4
    4d1a:	0007      	movs	r7, r0
    4d1c:	1e78      	subs	r0, r7, #1
    4d1e:	4187      	sbcs	r7, r0
    4d20:	2400      	movs	r4, #0
    4d22:	18bf      	adds	r7, r7, r2
    4d24:	e760      	b.n	4be8 <__aeabi_dsub+0x4ac>
    4d26:	000c      	movs	r4, r1
    4d28:	0017      	movs	r7, r2
    4d2a:	e58d      	b.n	4848 <__aeabi_dsub+0x10c>
    4d2c:	000c      	movs	r4, r1
    4d2e:	0017      	movs	r7, r2
    4d30:	4e0b      	ldr	r6, [pc, #44]	; (4d60 <__aeabi_dsub+0x624>)
    4d32:	e589      	b.n	4848 <__aeabi_dsub+0x10c>
    4d34:	001e      	movs	r6, r3
    4d36:	0027      	movs	r7, r4
    4d38:	3e20      	subs	r6, #32
    4d3a:	40f7      	lsrs	r7, r6
    4d3c:	2b20      	cmp	r3, #32
    4d3e:	d00c      	beq.n	4d5a <__aeabi_dsub+0x61e>
    4d40:	2640      	movs	r6, #64	; 0x40
    4d42:	1af3      	subs	r3, r6, r3
    4d44:	409c      	lsls	r4, r3
    4d46:	4650      	mov	r0, sl
    4d48:	4320      	orrs	r0, r4
    4d4a:	1e44      	subs	r4, r0, #1
    4d4c:	41a0      	sbcs	r0, r4
    4d4e:	4307      	orrs	r7, r0
    4d50:	2400      	movs	r4, #0
    4d52:	18bf      	adds	r7, r7, r2
    4d54:	e748      	b.n	4be8 <__aeabi_dsub+0x4ac>
    4d56:	2400      	movs	r4, #0
    4d58:	e7d0      	b.n	4cfc <__aeabi_dsub+0x5c0>
    4d5a:	2400      	movs	r4, #0
    4d5c:	e7f3      	b.n	4d46 <__aeabi_dsub+0x60a>
    4d5e:	46c0      	nop			; (mov r8, r8)
    4d60:	000007ff 	.word	0x000007ff
    4d64:	ff7fffff 	.word	0xff7fffff

00004d68 <__aeabi_d2iz>:
    4d68:	b530      	push	{r4, r5, lr}
    4d6a:	4d13      	ldr	r5, [pc, #76]	; (4db8 <__aeabi_d2iz+0x50>)
    4d6c:	030a      	lsls	r2, r1, #12
    4d6e:	004b      	lsls	r3, r1, #1
    4d70:	0b12      	lsrs	r2, r2, #12
    4d72:	0d5b      	lsrs	r3, r3, #21
    4d74:	0fc9      	lsrs	r1, r1, #31
    4d76:	2400      	movs	r4, #0
    4d78:	42ab      	cmp	r3, r5
    4d7a:	dd10      	ble.n	4d9e <__aeabi_d2iz+0x36>
    4d7c:	4c0f      	ldr	r4, [pc, #60]	; (4dbc <__aeabi_d2iz+0x54>)
    4d7e:	42a3      	cmp	r3, r4
    4d80:	dc0f      	bgt.n	4da2 <__aeabi_d2iz+0x3a>
    4d82:	2480      	movs	r4, #128	; 0x80
    4d84:	4d0e      	ldr	r5, [pc, #56]	; (4dc0 <__aeabi_d2iz+0x58>)
    4d86:	0364      	lsls	r4, r4, #13
    4d88:	4322      	orrs	r2, r4
    4d8a:	1aed      	subs	r5, r5, r3
    4d8c:	2d1f      	cmp	r5, #31
    4d8e:	dd0b      	ble.n	4da8 <__aeabi_d2iz+0x40>
    4d90:	480c      	ldr	r0, [pc, #48]	; (4dc4 <__aeabi_d2iz+0x5c>)
    4d92:	1ac3      	subs	r3, r0, r3
    4d94:	40da      	lsrs	r2, r3
    4d96:	4254      	negs	r4, r2
    4d98:	2900      	cmp	r1, #0
    4d9a:	d100      	bne.n	4d9e <__aeabi_d2iz+0x36>
    4d9c:	0014      	movs	r4, r2
    4d9e:	0020      	movs	r0, r4
    4da0:	bd30      	pop	{r4, r5, pc}
    4da2:	4b09      	ldr	r3, [pc, #36]	; (4dc8 <__aeabi_d2iz+0x60>)
    4da4:	18cc      	adds	r4, r1, r3
    4da6:	e7fa      	b.n	4d9e <__aeabi_d2iz+0x36>
    4da8:	4c08      	ldr	r4, [pc, #32]	; (4dcc <__aeabi_d2iz+0x64>)
    4daa:	40e8      	lsrs	r0, r5
    4dac:	46a4      	mov	ip, r4
    4dae:	4463      	add	r3, ip
    4db0:	409a      	lsls	r2, r3
    4db2:	4302      	orrs	r2, r0
    4db4:	e7ef      	b.n	4d96 <__aeabi_d2iz+0x2e>
    4db6:	46c0      	nop			; (mov r8, r8)
    4db8:	000003fe 	.word	0x000003fe
    4dbc:	0000041d 	.word	0x0000041d
    4dc0:	00000433 	.word	0x00000433
    4dc4:	00000413 	.word	0x00000413
    4dc8:	7fffffff 	.word	0x7fffffff
    4dcc:	fffffbed 	.word	0xfffffbed

00004dd0 <__aeabi_ui2d>:
    4dd0:	b510      	push	{r4, lr}
    4dd2:	1e04      	subs	r4, r0, #0
    4dd4:	d028      	beq.n	4e28 <__aeabi_ui2d+0x58>
    4dd6:	f000 f833 	bl	4e40 <__clzsi2>
    4dda:	4b15      	ldr	r3, [pc, #84]	; (4e30 <__aeabi_ui2d+0x60>)
    4ddc:	4a15      	ldr	r2, [pc, #84]	; (4e34 <__aeabi_ui2d+0x64>)
    4dde:	1a1b      	subs	r3, r3, r0
    4de0:	1ad2      	subs	r2, r2, r3
    4de2:	2a1f      	cmp	r2, #31
    4de4:	dd15      	ble.n	4e12 <__aeabi_ui2d+0x42>
    4de6:	4a14      	ldr	r2, [pc, #80]	; (4e38 <__aeabi_ui2d+0x68>)
    4de8:	1ad2      	subs	r2, r2, r3
    4dea:	4094      	lsls	r4, r2
    4dec:	2200      	movs	r2, #0
    4dee:	0324      	lsls	r4, r4, #12
    4df0:	055b      	lsls	r3, r3, #21
    4df2:	0b24      	lsrs	r4, r4, #12
    4df4:	0d5b      	lsrs	r3, r3, #21
    4df6:	2100      	movs	r1, #0
    4df8:	0010      	movs	r0, r2
    4dfa:	0324      	lsls	r4, r4, #12
    4dfc:	0d0a      	lsrs	r2, r1, #20
    4dfe:	0b24      	lsrs	r4, r4, #12
    4e00:	0512      	lsls	r2, r2, #20
    4e02:	4322      	orrs	r2, r4
    4e04:	4c0d      	ldr	r4, [pc, #52]	; (4e3c <__aeabi_ui2d+0x6c>)
    4e06:	051b      	lsls	r3, r3, #20
    4e08:	4022      	ands	r2, r4
    4e0a:	4313      	orrs	r3, r2
    4e0c:	005b      	lsls	r3, r3, #1
    4e0e:	0859      	lsrs	r1, r3, #1
    4e10:	bd10      	pop	{r4, pc}
    4e12:	0021      	movs	r1, r4
    4e14:	4091      	lsls	r1, r2
    4e16:	000a      	movs	r2, r1
    4e18:	210b      	movs	r1, #11
    4e1a:	1a08      	subs	r0, r1, r0
    4e1c:	40c4      	lsrs	r4, r0
    4e1e:	055b      	lsls	r3, r3, #21
    4e20:	0324      	lsls	r4, r4, #12
    4e22:	0b24      	lsrs	r4, r4, #12
    4e24:	0d5b      	lsrs	r3, r3, #21
    4e26:	e7e6      	b.n	4df6 <__aeabi_ui2d+0x26>
    4e28:	2300      	movs	r3, #0
    4e2a:	2400      	movs	r4, #0
    4e2c:	2200      	movs	r2, #0
    4e2e:	e7e2      	b.n	4df6 <__aeabi_ui2d+0x26>
    4e30:	0000041e 	.word	0x0000041e
    4e34:	00000433 	.word	0x00000433
    4e38:	00000413 	.word	0x00000413
    4e3c:	800fffff 	.word	0x800fffff

00004e40 <__clzsi2>:
    4e40:	211c      	movs	r1, #28
    4e42:	2301      	movs	r3, #1
    4e44:	041b      	lsls	r3, r3, #16
    4e46:	4298      	cmp	r0, r3
    4e48:	d301      	bcc.n	4e4e <__clzsi2+0xe>
    4e4a:	0c00      	lsrs	r0, r0, #16
    4e4c:	3910      	subs	r1, #16
    4e4e:	0a1b      	lsrs	r3, r3, #8
    4e50:	4298      	cmp	r0, r3
    4e52:	d301      	bcc.n	4e58 <__clzsi2+0x18>
    4e54:	0a00      	lsrs	r0, r0, #8
    4e56:	3908      	subs	r1, #8
    4e58:	091b      	lsrs	r3, r3, #4
    4e5a:	4298      	cmp	r0, r3
    4e5c:	d301      	bcc.n	4e62 <__clzsi2+0x22>
    4e5e:	0900      	lsrs	r0, r0, #4
    4e60:	3904      	subs	r1, #4
    4e62:	a202      	add	r2, pc, #8	; (adr r2, 4e6c <__clzsi2+0x2c>)
    4e64:	5c10      	ldrb	r0, [r2, r0]
    4e66:	1840      	adds	r0, r0, r1
    4e68:	4770      	bx	lr
    4e6a:	46c0      	nop			; (mov r8, r8)
    4e6c:	02020304 	.word	0x02020304
    4e70:	01010101 	.word	0x01010101
	...

00004e7c <__libc_init_array>:
    4e7c:	b570      	push	{r4, r5, r6, lr}
    4e7e:	2600      	movs	r6, #0
    4e80:	4d0c      	ldr	r5, [pc, #48]	; (4eb4 <__libc_init_array+0x38>)
    4e82:	4c0d      	ldr	r4, [pc, #52]	; (4eb8 <__libc_init_array+0x3c>)
    4e84:	1b64      	subs	r4, r4, r5
    4e86:	10a4      	asrs	r4, r4, #2
    4e88:	42a6      	cmp	r6, r4
    4e8a:	d109      	bne.n	4ea0 <__libc_init_array+0x24>
    4e8c:	2600      	movs	r6, #0
    4e8e:	f000 f8c9 	bl	5024 <_init>
    4e92:	4d0a      	ldr	r5, [pc, #40]	; (4ebc <__libc_init_array+0x40>)
    4e94:	4c0a      	ldr	r4, [pc, #40]	; (4ec0 <__libc_init_array+0x44>)
    4e96:	1b64      	subs	r4, r4, r5
    4e98:	10a4      	asrs	r4, r4, #2
    4e9a:	42a6      	cmp	r6, r4
    4e9c:	d105      	bne.n	4eaa <__libc_init_array+0x2e>
    4e9e:	bd70      	pop	{r4, r5, r6, pc}
    4ea0:	00b3      	lsls	r3, r6, #2
    4ea2:	58eb      	ldr	r3, [r5, r3]
    4ea4:	4798      	blx	r3
    4ea6:	3601      	adds	r6, #1
    4ea8:	e7ee      	b.n	4e88 <__libc_init_array+0xc>
    4eaa:	00b3      	lsls	r3, r6, #2
    4eac:	58eb      	ldr	r3, [r5, r3]
    4eae:	4798      	blx	r3
    4eb0:	3601      	adds	r6, #1
    4eb2:	e7f2      	b.n	4e9a <__libc_init_array+0x1e>
    4eb4:	00005030 	.word	0x00005030
    4eb8:	00005030 	.word	0x00005030
    4ebc:	00005030 	.word	0x00005030
    4ec0:	00005034 	.word	0x00005034

00004ec4 <memcpy>:
    4ec4:	2300      	movs	r3, #0
    4ec6:	b510      	push	{r4, lr}
    4ec8:	429a      	cmp	r2, r3
    4eca:	d100      	bne.n	4ece <memcpy+0xa>
    4ecc:	bd10      	pop	{r4, pc}
    4ece:	5ccc      	ldrb	r4, [r1, r3]
    4ed0:	54c4      	strb	r4, [r0, r3]
    4ed2:	3301      	adds	r3, #1
    4ed4:	e7f8      	b.n	4ec8 <memcpy+0x4>

00004ed6 <memset>:
    4ed6:	0003      	movs	r3, r0
    4ed8:	1882      	adds	r2, r0, r2
    4eda:	4293      	cmp	r3, r2
    4edc:	d100      	bne.n	4ee0 <memset+0xa>
    4ede:	4770      	bx	lr
    4ee0:	7019      	strb	r1, [r3, #0]
    4ee2:	3301      	adds	r3, #1
    4ee4:	e7f9      	b.n	4eda <memset+0x4>
    4ee6:	0000      	movs	r0, r0
    4ee8:	544e4f43 	.word	0x544e4f43
    4eec:	004c4f52 	.word	0x004c4f52
    4ef0:	00494d48 	.word	0x00494d48
    4ef4:	494e4f4d 	.word	0x494e4f4d
    4ef8:	00524f54 	.word	0x00524f54
    4efc:	534e4553 	.word	0x534e4553
    4f00:	0000524f 	.word	0x0000524f
    4f04:	454c4449 	.word	0x454c4449
    4f08:	00000000 	.word	0x00000000
    4f0c:	000023c8 	.word	0x000023c8
    4f10:	000023c8 	.word	0x000023c8
    4f14:	000023c8 	.word	0x000023c8
    4f18:	00002394 	.word	0x00002394
    4f1c:	0000240a 	.word	0x0000240a
    4f20:	00002424 	.word	0x00002424
    4f24:	000023c8 	.word	0x000023c8
    4f28:	000023c8 	.word	0x000023c8
    4f2c:	00002394 	.word	0x00002394
    4f30:	0000240a 	.word	0x0000240a
    4f34:	51726d54 	.word	0x51726d54
    4f38:	00000000 	.word	0x00000000
    4f3c:	20726d54 	.word	0x20726d54
    4f40:	00637653 	.word	0x00637653
    4f44:	42000800 	.word	0x42000800
    4f48:	42000c00 	.word	0x42000c00
    4f4c:	42001000 	.word	0x42001000
    4f50:	42001400 	.word	0x42001400
    4f54:	42001800 	.word	0x42001800
    4f58:	42001c00 	.word	0x42001c00
    4f5c:	00002c52 	.word	0x00002c52
    4f60:	00002c4e 	.word	0x00002c4e
    4f64:	00002c4e 	.word	0x00002c4e
    4f68:	00002cb4 	.word	0x00002cb4
    4f6c:	00002cb4 	.word	0x00002cb4
    4f70:	00002c66 	.word	0x00002c66
    4f74:	00002c58 	.word	0x00002c58
    4f78:	00002c6c 	.word	0x00002c6c
    4f7c:	00002ca2 	.word	0x00002ca2
    4f80:	00002dbc 	.word	0x00002dbc
    4f84:	00002d9c 	.word	0x00002d9c
    4f88:	00002d9c 	.word	0x00002d9c
    4f8c:	00002e28 	.word	0x00002e28
    4f90:	00002dae 	.word	0x00002dae
    4f94:	00002dca 	.word	0x00002dca
    4f98:	00002da0 	.word	0x00002da0
    4f9c:	00002dd8 	.word	0x00002dd8
    4fa0:	00002e18 	.word	0x00002e18
    4fa4:	00003dcc 	.word	0x00003dcc
    4fa8:	00003dae 	.word	0x00003dae
    4fac:	00003d68 	.word	0x00003d68
    4fb0:	00003c86 	.word	0x00003c86
    4fb4:	00003d68 	.word	0x00003d68
    4fb8:	00003da0 	.word	0x00003da0
    4fbc:	00003d68 	.word	0x00003d68
    4fc0:	00003c86 	.word	0x00003c86
    4fc4:	00003dae 	.word	0x00003dae
    4fc8:	00003dae 	.word	0x00003dae
    4fcc:	00003da0 	.word	0x00003da0
    4fd0:	00003c86 	.word	0x00003c86
    4fd4:	00003c7e 	.word	0x00003c7e
    4fd8:	00003c7e 	.word	0x00003c7e
    4fdc:	00003c7e 	.word	0x00003c7e
    4fe0:	00003fe4 	.word	0x00003fe4
    4fe4:	0000442c 	.word	0x0000442c
    4fe8:	000042ec 	.word	0x000042ec
    4fec:	000042ec 	.word	0x000042ec
    4ff0:	000042e8 	.word	0x000042e8
    4ff4:	00004404 	.word	0x00004404
    4ff8:	00004404 	.word	0x00004404
    4ffc:	000043f6 	.word	0x000043f6
    5000:	000042e8 	.word	0x000042e8
    5004:	00004404 	.word	0x00004404
    5008:	000043f6 	.word	0x000043f6
    500c:	00004404 	.word	0x00004404
    5010:	000042e8 	.word	0x000042e8
    5014:	0000440c 	.word	0x0000440c
    5018:	0000440c 	.word	0x0000440c
    501c:	0000440c 	.word	0x0000440c
    5020:	00004610 	.word	0x00004610

00005024 <_init>:
    5024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5026:	46c0      	nop			; (mov r8, r8)
    5028:	bcf8      	pop	{r3, r4, r5, r6, r7}
    502a:	bc08      	pop	{r3}
    502c:	469e      	mov	lr, r3
    502e:	4770      	bx	lr

00005030 <__init_array_start>:
    5030:	000000dd 	.word	0x000000dd

00005034 <_fini>:
    5034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5036:	46c0      	nop			; (mov r8, r8)
    5038:	bcf8      	pop	{r3, r4, r5, r6, r7}
    503a:	bc08      	pop	{r3}
    503c:	469e      	mov	lr, r3
    503e:	4770      	bx	lr

00005040 <__fini_array_start>:
    5040:	000000b5 	.word	0x000000b5
