TRACE::2020-09-26.17:33:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-26.17:33:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-09-26.17:33:12::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-09-26.17:33:12::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq"
		}]
}
TRACE::2020-09-26.17:33:12::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-09-26.17:33:12::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.17:33:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.17:33:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.17:33:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:12::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-09-26.17:33:12::SCWPlatform::Generating the sources  .
TRACE::2020-09-26.17:33:12::SCWBDomain::Generating boot domain sources.
TRACE::2020-09-26.17:33:12::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-09-26.17:33:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-26.17:33:12::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:12::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:12::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:12::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:12::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:12::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:12::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.17:33:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.17:33:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.17:33:12::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.17:33:21::SCWPlatform::Generating sources Done.
TRACE::2020-09-26.17:33:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-09-26.17:33:22::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-09-26.17:33:22::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-09-26.17:33:22::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:33:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-09-26.17:33:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:33:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.17:33:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.17:33:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.17:33:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:33:22::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.17:33:22::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:22::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:33:22::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-09-26.17:33:24::SCWPlatform::Started generating the artifacts platform Hello_Zynq
TRACE::2020-09-26.17:33:24::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.17:33:24::SCWPlatform::Started generating the artifacts for system configuration Hello_Zynq
LOG::2020-09-26.17:33:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.17:33:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.17:33:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.17:33:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-09-26.17:33:24::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.17:33:24::SCWSystem::Not a boot domain 
LOG::2020-09-26.17:33:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.17:33:24::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.17:33:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.17:33:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/qemu/
TRACE::2020-09-26.17:33:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/standalone_domain/qemu/
TRACE::2020-09-26.17:33:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.17:33:24::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-09-26.17:33:24::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-09-26.17:33:24::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:33:24::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:33:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:33:24::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:33:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.17:33:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.17:33:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-09-26.17:33:24::SCWMssOS::skipping the bsp build ... 
TRACE::2020-09-26.17:33:24::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.17:33:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.17:33:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-09-26.17:33:24::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-09-26.17:33:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.17:33:24::SCWSystem::Completed Processing the sysconfig Hello_Zynq
LOG::2020-09-26.17:33:24::SCWPlatform::Completed generating the artifacts for system configuration Hello_Zynq
TRACE::2020-09-26.17:33:24::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.17:33:24::SCWSystem::Writing the bif file for system config Hello_Zynq
TRACE::2020-09-26.17:33:24::SCWSystem::dir created 
TRACE::2020-09-26.17:33:24::SCWSystem::Writing the bif 
TRACE::2020-09-26.17:33:24::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.17:33:24::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.17:33:24::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"49f7882bde6908c7ec651fc9e5614853",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.17:33:24::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"49f7882bde6908c7ec651fc9e5614853",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"49f7882bde6908c7ec651fc9e5614853",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-26.17:33:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-26.17:33:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:26::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"49f7882bde6908c7ec651fc9e5614853",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.17:33:26::SCWPlatform::Clearing the existing platform
TRACE::2020-09-26.17:33:26::SCWSystem::Clearing the existing sysconfig
TRACE::2020-09-26.17:33:26::SCWBDomain::clearing the fsbl build
TRACE::2020-09-26.17:33:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:26::SCWSystem::Clearing the domains completed.
TRACE::2020-09-26.17:33:26::SCWPlatform::Clearing the opened hw db.
TRACE::2020-09-26.17:33:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:26::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWReader::Active system found as  Hello_Zynq
TRACE::2020-09-26.17:33:28::SCWReader::Handling sysconfig Hello_Zynq
TRACE::2020-09-26.17:33:28::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.17:33:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.17:33:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-26.17:33:28::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-09-26.17:33:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:33:28::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-09-26.17:33:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-26.17:33:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWReader::No isolation master present  
TRACE::2020-09-26.17:33:28::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.17:33:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.17:33:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:28::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:33:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:33:28::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-26.17:33:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWReader::No isolation master present  
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.17:33:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.17:33:29::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.17:33:29::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.17:33:29::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:33:29::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:33:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:33:29::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.17:33:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:29::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:33:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:33:29::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:33:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:33:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:33:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:33:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:33:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:33:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:33:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:33:29::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:35:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:35:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"49f7882bde6908c7ec651fc9e5614853",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:35:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:35:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:35:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:35:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:35:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:35:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:35:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:35:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:35:27::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:35:27::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-09-26.17:35:28::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-09-26.17:36:30::SCWPlatform::Started generating the artifacts platform Hello_Zynq
TRACE::2020-09-26.17:36:30::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.17:36:30::SCWPlatform::Started generating the artifacts for system configuration Hello_Zynq
LOG::2020-09-26.17:36:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.17:36:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.17:36:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.17:36:30::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-09-26.17:36:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:36:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:36:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:36:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:36:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:36:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:36:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:36:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:36:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:36:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:36:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:36:30::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.17:36:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.17:36:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.17:36:30::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl & make 
TRACE::2020-09-26.17:36:30::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-09-26.17:36:30::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.17:36:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.17:36:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:36:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:36:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:36:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:36:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:36:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:36:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:36:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:36:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/emacps_v3_10/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/gpiops_v3_6/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/qspips_v3_6/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.17:36:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.17:36:30::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:36:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:36:30::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/sdps_v3_8/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:30::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-09-26.17:36:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:36:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.17:36:30::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.17:36:30::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:30::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/standalone_v7_1/src/profile'

TRACE::2020-09-26.17:36:31::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:36:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:36:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/usbps_v2_4/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.17:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.17:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:36:31::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:36:31::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.17:36:31::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.17:36:31::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:36:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:36:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Compiling ddrps"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:31::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:36:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:31::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2020-09-26.17:36:31::SCWBDomain::"Compiling devcfg"

TRACE::2020-09-26.17:36:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:32::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-09-26.17:36:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:36:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:36:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:36:32::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:32::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2020-09-26.17:36:32::SCWBDomain::"Compiling dmaps"

TRACE::2020-09-26.17:36:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:33::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-09-26.17:36:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:36:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:36:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:36:33::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:33::SCWBDomain::rc/emacps_v3_10/src'

TRACE::2020-09-26.17:36:33::SCWBDomain::"Compiling emacps"

TRACE::2020-09-26.17:36:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:34::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-09-26.17:36:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:36:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:34::SCWBDomain::rc/gpiops_v3_6/src'

TRACE::2020-09-26.17:36:34::SCWBDomain::"Compiling gpiops"

TRACE::2020-09-26.17:36:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:35::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-09-26.17:36:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:36:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:35::SCWBDomain::rc/qspips_v3_6/src'

TRACE::2020-09-26.17:36:35::SCWBDomain::"Compiling qspips"

TRACE::2020-09-26.17:36:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:36::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-09-26.17:36:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:36:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:36::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2020-09-26.17:36:36::SCWBDomain::"Compiling scugic"

TRACE::2020-09-26.17:36:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:37::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-09-26.17:36:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:36:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:36:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:36:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:37::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2020-09-26.17:36:37::SCWBDomain::"Compiling scutimer"

TRACE::2020-09-26.17:36:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:37::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-09-26.17:36:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:36:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:37::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2020-09-26.17:36:37::SCWBDomain::"Compiling scuwdt"

TRACE::2020-09-26.17:36:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:38::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-09-26.17:36:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:36:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.17:36:38::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.17:36:38::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.17:36:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:38::SCWBDomain::rc/sdps_v3_8/src'

TRACE::2020-09-26.17:36:38::SCWBDomain::"Compiling sdps"

TRACE::2020-09-26.17:36:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:39::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-09-26.17:36:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:36:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:36:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:36:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:39::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2020-09-26.17:36:39::SCWBDomain::"Compiling standalone"

TRACE::2020-09-26.17:36:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:43::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-09-26.17:36:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:36:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:43::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2020-09-26.17:36:43::SCWBDomain::"Compiling uartps"

TRACE::2020-09-26.17:36:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:44::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-09-26.17:36:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:36:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:36:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:36:44::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:44::SCWBDomain::rc/usbps_v2_4/src'

TRACE::2020-09-26.17:36:44::SCWBDomain::"Compiling usbps"

TRACE::2020-09-26.17:36:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:45::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-09-26.17:36:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:36:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:45::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2020-09-26.17:36:45::SCWBDomain::"Compiling xadcps"

TRACE::2020-09-26.17:36:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:46::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-09-26.17:36:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.17:36:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:46::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2020-09-26.17:36:46::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-09-26.17:36:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:47::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-09-26.17:36:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.17:36:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:36:47::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2020-09-26.17:36:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:36:47::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-09-26.17:36:47::SCWBDomain::'Finished building libraries'

TRACE::2020-09-26.17:36:47::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.17:36:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-09-26.17:36:47::SCWBDomain::include -I.

TRACE::2020-09-26.17:36:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.17:36:47::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.17:36:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.17:36:47::SCWBDomain::0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-09-26.17:36:48::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.17:36:48::SCWBDomain::0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-09-26.17:36:48::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.17:36:48::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.17:36:48::SCWBDomain::0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.17:36:48::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-09-26.17:36:48::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.17:36:48::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-09-26.17:36:48::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.17:36:48::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-09-26.17:36:48::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-26.17:36:48::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-09-26.17:36:48::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections
TRACE::2020-09-26.17:36:48::SCWBDomain:: -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-09-26.17:36:49::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.17:36:49::SCWSystem::Not a boot domain 
LOG::2020-09-26.17:36:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.17:36:49::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.17:36:49::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.17:36:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/qemu/
TRACE::2020-09-26.17:36:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/standalone_domain/qemu/
TRACE::2020-09-26.17:36:49::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.17:36:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:36:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:36:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:36:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:36:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:36:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:36:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:36:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:36:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:36:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:36:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.17:36:49::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.17:36:49::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.17:36:49::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:36:49::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:36:49::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:36:49::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:36:49::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:36:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:36:49::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:36:49::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:36:49::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:36:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.17:36:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.17:36:49::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-09-26.17:36:49::SCWMssOS::doing bsp build ... 
TRACE::2020-09-26.17:36:49::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.17:36:49::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.17:36:49::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:36:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:36:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:36:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:36:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:36:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:36:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:36:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:36:49::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.17:36:49::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.17:36:49::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:36:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:36:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.17:36:50::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.17:36:50::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:36:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:36:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:36:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:36:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:36:50::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:36:50::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.17:36:50::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.17:36:50::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:36:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:36:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Compiling ddrps"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:50::SCWMssOS::"Compiling devcfg"

TRACE::2020-09-26.17:36:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:36:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:36:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:36:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:51::SCWMssOS::"Compiling dmaps"

TRACE::2020-09-26.17:36:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:36:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:36:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:36:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:52::SCWMssOS::"Compiling emacps"

TRACE::2020-09-26.17:36:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:36:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:53::SCWMssOS::"Compiling gpiops"

TRACE::2020-09-26.17:36:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:36:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:54::SCWMssOS::"Compiling qspips"

TRACE::2020-09-26.17:36:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:36:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:55::SCWMssOS::"Compiling scugic"

TRACE::2020-09-26.17:36:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:36:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:36:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:36:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:56::SCWMssOS::"Compiling scutimer"

TRACE::2020-09-26.17:36:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:36:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:36:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:36:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:36:56::SCWMssOS::"Compiling scuwdt"

TRACE::2020-09-26.17:36:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:36:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.17:36:57::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.17:36:57::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.17:36:57::SCWMssOS::"Compiling sdps"

TRACE::2020-09-26.17:36:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:36:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:36:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:36:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:36:58::SCWMssOS::"Compiling standalone"

TRACE::2020-09-26.17:37:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:37:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:37:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:37:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:37:02::SCWMssOS::"Compiling uartps"

TRACE::2020-09-26.17:37:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:37:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:37:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:37:03::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:37:03::SCWMssOS::"Compiling usbps"

TRACE::2020-09-26.17:37:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:37:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:37:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:37:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:37:04::SCWMssOS::"Compiling xadcps"

TRACE::2020-09-26.17:37:05::SCWMssOS::'Finished building libraries'

TRACE::2020-09-26.17:37:05::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.17:37:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.17:37:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-26.17:37:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.17:37:05::SCWSystem::Completed Processing the sysconfig Hello_Zynq
LOG::2020-09-26.17:37:05::SCWPlatform::Completed generating the artifacts for system configuration Hello_Zynq
TRACE::2020-09-26.17:37:05::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.17:37:05::SCWSystem::Writing the bif file for system config Hello_Zynq
TRACE::2020-09-26.17:37:05::SCWSystem::dir created 
TRACE::2020-09-26.17:37:05::SCWSystem::Writing the bif 
TRACE::2020-09-26.17:37:05::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.17:37:05::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.17:37:05::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.17:37:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:37:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:37:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:37:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:37:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:37:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:37:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:37:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:37:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:37:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:37:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:37:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:37:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:37:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:37:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:37:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:37:05::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b849117334698f04d9e3ee7dfac984a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.17:37:05::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.17:37:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:37:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:37:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:37:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:37:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:37:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:37:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:37:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:39:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:39:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:39:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:39:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:39:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:39:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:39:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:39:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:39:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:39:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:39:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.17:39:50::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.17:39:50::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.17:39:50::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:39:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:39:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:39:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:39:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:39:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:39:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:39:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:39:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:39:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:39:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:39:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:39:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:39:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:39:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:39:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:39:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:39:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:39:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:39:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:39:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:39:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:39:50::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:32::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:32::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:32::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:32::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:44:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:44:32::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:37::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b849117334698f04d9e3ee7dfac984a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"sleep_timer":	"none",
							"stdin":	"ps7_uart_0",
							"stdout":	"ps7_uart_0",
							"ttc_select_cntr":	"2",
							"libOptionNames":	["sleep_timer", "stdin", "stdout", "ttc_select_cntr"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:44:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:44:52::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:44:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:44:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:44:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:44:52::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:44:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:44:52::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:44:52::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:44:52::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-09-26.17:44:54::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-09-26.17:45:00::SCWPlatform::Started generating the artifacts platform Hello_Zynq
TRACE::2020-09-26.17:45:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.17:45:00::SCWPlatform::Started generating the artifacts for system configuration Hello_Zynq
LOG::2020-09-26.17:45:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.17:45:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.17:45:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.17:45:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-09-26.17:45:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.17:45:00::SCWSystem::Not a boot domain 
LOG::2020-09-26.17:45:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.17:45:00::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.17:45:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.17:45:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/qemu/
TRACE::2020-09-26.17:45:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/standalone_domain/qemu/
TRACE::2020-09-26.17:45:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.17:45:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:45:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:45:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:45:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:45:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:45:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.17:45:00::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.17:45:00::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.17:45:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:45:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:45:00::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:45:00::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:45:00::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:45:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:45:00::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:45:00::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:45:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:45:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.17:45:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.17:45:00::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-09-26.17:45:00::SCWMssOS::doing bsp build ... 
TRACE::2020-09-26.17:45:00::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.17:45:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.17:45:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:45:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:45:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:45:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:45:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:45:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:45:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:45:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:45:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:45:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:45:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:45:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:45:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:45:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:45:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:45:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:45:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.17:45:00::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.17:45:00::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:45:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:45:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:45:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:45:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:45:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:45:01::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:45:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.17:45:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.17:45:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:45:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:45:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:45:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:45:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:45:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:45:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:45:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:45:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:45:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:45:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:45:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:45:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:45:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.17:45:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.17:45:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:45:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:45:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:45:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Compiling ddrps"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:45:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:45:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:45:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:45:01::SCWMssOS::"Compiling devcfg"

TRACE::2020-09-26.17:45:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:45:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:45:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:45:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:02::SCWMssOS::"Compiling dmaps"

TRACE::2020-09-26.17:45:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:45:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:45:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:45:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:03::SCWMssOS::"Compiling emacps"

TRACE::2020-09-26.17:45:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:45:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:45:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:45:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:45:04::SCWMssOS::"Compiling gpiops"

TRACE::2020-09-26.17:45:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:45:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:45:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:45:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:45:05::SCWMssOS::"Compiling qspips"

TRACE::2020-09-26.17:45:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:45:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:45:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:45:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:45:06::SCWMssOS::"Compiling scugic"

TRACE::2020-09-26.17:45:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:45:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:45:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:45:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:07::SCWMssOS::"Compiling scutimer"

TRACE::2020-09-26.17:45:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:45:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:45:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:45:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:45:07::SCWMssOS::"Compiling scuwdt"

TRACE::2020-09-26.17:45:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:45:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.17:45:07::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.17:45:07::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.17:45:07::SCWMssOS::"Compiling sdps"

TRACE::2020-09-26.17:45:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:45:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:45:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:45:08::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:08::SCWMssOS::"Compiling standalone"

TRACE::2020-09-26.17:45:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:45:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:45:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:45:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:45:12::SCWMssOS::"Compiling uartps"

TRACE::2020-09-26.17:45:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:45:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:45:13::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:45:13::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:45:13::SCWMssOS::"Compiling usbps"

TRACE::2020-09-26.17:45:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:45:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:45:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:45:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:45:14::SCWMssOS::"Compiling xadcps"

TRACE::2020-09-26.17:45:15::SCWMssOS::'Finished building libraries'

TRACE::2020-09-26.17:45:15::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.17:45:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.17:45:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-26.17:45:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.17:45:15::SCWSystem::Completed Processing the sysconfig Hello_Zynq
LOG::2020-09-26.17:45:15::SCWPlatform::Completed generating the artifacts for system configuration Hello_Zynq
TRACE::2020-09-26.17:45:15::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.17:45:15::SCWSystem::Writing the bif file for system config Hello_Zynq
TRACE::2020-09-26.17:45:15::SCWSystem::dir created 
TRACE::2020-09-26.17:45:15::SCWSystem::Writing the bif 
TRACE::2020-09-26.17:45:15::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.17:45:15::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.17:45:15::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.17:45:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:45:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:45:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:45:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:45:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:45:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:45:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:45:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:45:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:45:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:45:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:45:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:45:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:45:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:45:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:45:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:45:16::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"49f7882bde6908c7ec651fc9e5614853",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.17:45:16::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.17:45:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:45:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:45:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:45:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:45:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:45:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:45:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:45:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:45:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"49f7882bde6908c7ec651fc9e5614853",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:32::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:52:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:52:32::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:52:33::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:33::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:33::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:33::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:52:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:52:33::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:33::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:52:33::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-09-26.17:52:34::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
TRACE::2020-09-26.17:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:52:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:52:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:52:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.17:52:41::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.17:52:41::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.17:52:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:52:41::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:41::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:41::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:41::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:52:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:52:41::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:52:41::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:52:41::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-09-26.17:52:42::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
TRACE::2020-09-26.17:53:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.17:53:00::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.17:53:00::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.17:53:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:53:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:00::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:00::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:00::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:53:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:53:01::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.17:53:06::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.17:53:06::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.17:53:06::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:53:06::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:53:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:53:06::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:53:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:53:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:53:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:53:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:53:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:06::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-09-26.17:53:38::SCWPlatform::Started generating the artifacts platform Hello_Zynq
TRACE::2020-09-26.17:53:38::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.17:53:38::SCWPlatform::Started generating the artifacts for system configuration Hello_Zynq
LOG::2020-09-26.17:53:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.17:53:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.17:53:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.17:53:38::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-09-26.17:53:38::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.17:53:38::SCWSystem::Not a boot domain 
LOG::2020-09-26.17:53:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.17:53:38::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.17:53:38::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.17:53:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/qemu/
TRACE::2020-09-26.17:53:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/standalone_domain/qemu/
TRACE::2020-09-26.17:53:38::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.17:53:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:53:38::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:38::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:38::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:38::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:53:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:53:38::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:38::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:53:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.17:53:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.17:53:38::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-09-26.17:53:38::SCWMssOS::doing bsp build ... 
TRACE::2020-09-26.17:53:38::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-09-26.17:53:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.17:53:38::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.17:53:38::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:53:38::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:53:38::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:53:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:53:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:53:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:53:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:53:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:53:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.17:53:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.17:53:39::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:53:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:53:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.17:53:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.17:53:39::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:53:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:53:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:53:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:53:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.17:53:39::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.17:53:39::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:53:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:53:39::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:39::SCWMssOS::"Compiling ddrps"

TRACE::2020-09-26.17:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:53:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:53:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:53:40::SCWMssOS::"Compiling devcfg"

TRACE::2020-09-26.17:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:53:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:53:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:40::SCWMssOS::"Compiling dmaps"

TRACE::2020-09-26.17:53:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:53:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:53:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:53:41::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:41::SCWMssOS::"Compiling emacps"

TRACE::2020-09-26.17:53:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:53:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:53:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:53:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:53:42::SCWMssOS::"Compiling gpiops"

TRACE::2020-09-26.17:53:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:53:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:53:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:53:43::SCWMssOS::"Compiling qspips"

TRACE::2020-09-26.17:53:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:53:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:53:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:53:44::SCWMssOS::"Compiling scugic"

TRACE::2020-09-26.17:53:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:53:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:53:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:45::SCWMssOS::"Compiling scutimer"

TRACE::2020-09-26.17:53:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:53:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:53:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:53:45::SCWMssOS::"Compiling scuwdt"

TRACE::2020-09-26.17:53:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.17:53:46::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.17:53:46::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.17:53:46::SCWMssOS::"Compiling sdps"

TRACE::2020-09-26.17:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:53:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:53:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:47::SCWMssOS::"Compiling standalone"

TRACE::2020-09-26.17:53:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:53:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:53:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:53:50::SCWMssOS::"Compiling uartps"

TRACE::2020-09-26.17:53:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:53:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:53:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:53:51::SCWMssOS::"Compiling usbps"

TRACE::2020-09-26.17:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:53:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:53:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:53:52::SCWMssOS::"Compiling xadcps"

TRACE::2020-09-26.17:53:53::SCWMssOS::'Finished building libraries'

TRACE::2020-09-26.17:53:53::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.17:53:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.17:53:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-26.17:53:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.17:53:53::SCWSystem::Completed Processing the sysconfig Hello_Zynq
LOG::2020-09-26.17:53:54::SCWPlatform::Completed generating the artifacts for system configuration Hello_Zynq
TRACE::2020-09-26.17:53:54::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.17:53:54::SCWSystem::Writing the bif file for system config Hello_Zynq
TRACE::2020-09-26.17:53:54::SCWSystem::dir created 
TRACE::2020-09-26.17:53:54::SCWSystem::Writing the bif 
TRACE::2020-09-26.17:53:54::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.17:53:54::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.17:53:54::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.17:53:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:53:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:53:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:53:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:53:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:54::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b849117334698f04d9e3ee7dfac984a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.17:53:54::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.17:53:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:53:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:53:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:57:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:57:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:57:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:57:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:57:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:57:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:57:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:57:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.17:57:05::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.17:57:05::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.17:57:05::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.17:57:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:57:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:57:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:57:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:57:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:57:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:57:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:57:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:57:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:57:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:57:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:57:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:57:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:57:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:57:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:57:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:57:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:57:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:05::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:57:48::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl & make clean
TRACE::2020-09-26.17:57:48::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-09-26.17:57:48::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-09-26.17:57:48::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-09-26.17:57:48::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-09-26.17:57:48::SCWMssOS::cleaning the bsp 
TRACE::2020-09-26.17:57:48::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-09-26.17:57:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-09-26.17:57:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-09-26.17:57:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-09-26.17:57:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-09-26.17:57:49::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-09-26.17:57:56::SCWPlatform::Started generating the artifacts platform Hello_Zynq
TRACE::2020-09-26.17:57:56::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.17:57:56::SCWPlatform::Started generating the artifacts for system configuration Hello_Zynq
LOG::2020-09-26.17:57:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.17:57:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.17:57:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.17:57:56::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-09-26.17:57:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:57:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:57:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:57:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:57:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:57:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:57:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:57:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:57:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:57:56::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.17:57:56::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.17:57:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.17:57:56::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl & make 
TRACE::2020-09-26.17:57:56::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-09-26.17:57:56::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.17:57:57::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.17:57:57::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:57:57::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:57:57::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:57:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:57:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:57:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:57:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:57:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:57:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:57:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:57:57::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/emacps_v3_10/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:57:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:57:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/gpiops_v3_6/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:57:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:57:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/qspips_v3_6/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:57:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:57:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.17:57:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.17:57:57::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:57:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:57:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:57:57::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:57:57::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/sdps_v3_8/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.17:57:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.17:57:57::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/standalone_v7_1/src/profile'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:57:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:57:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:57:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:57:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/usbps_v2_4/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:57:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:57:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:57:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:57:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:57:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:57:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:57::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:57:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:57:57::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:57:57::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:57::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.17:57:57::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-09-26.17:57:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:58::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.17:57:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:57:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.17:57:58::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.17:57:58::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:58::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.17:57:58::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-09-26.17:57:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:58::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.17:57:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:57:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:57:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:57:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:58::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2020-09-26.17:57:58::SCWBDomain::"Compiling ddrps"

TRACE::2020-09-26.17:57:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:58::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-09-26.17:57:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:57:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:57:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:57:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:57:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:58::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2020-09-26.17:57:58::SCWBDomain::"Compiling devcfg"

TRACE::2020-09-26.17:57:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:58::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-09-26.17:57:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:57:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:57:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:57:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:58::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2020-09-26.17:57:58::SCWBDomain::"Compiling dmaps"

TRACE::2020-09-26.17:57:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:57:59::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-09-26.17:57:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:57:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:57:59::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:57:59::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:57:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:57:59::SCWBDomain::rc/emacps_v3_10/src'

TRACE::2020-09-26.17:57:59::SCWBDomain::"Compiling emacps"

TRACE::2020-09-26.17:58:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:00::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-09-26.17:58:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:58:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:00::SCWBDomain::rc/gpiops_v3_6/src'

TRACE::2020-09-26.17:58:00::SCWBDomain::"Compiling gpiops"

TRACE::2020-09-26.17:58:01::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:01::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-09-26.17:58:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:58:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:01::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:01::SCWBDomain::rc/qspips_v3_6/src'

TRACE::2020-09-26.17:58:01::SCWBDomain::"Compiling qspips"

TRACE::2020-09-26.17:58:02::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:02::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-09-26.17:58:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:58:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:02::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:02::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2020-09-26.17:58:02::SCWBDomain::"Compiling scugic"

TRACE::2020-09-26.17:58:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:03::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-09-26.17:58:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:58:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:58:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:58:03::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:03::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:03::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2020-09-26.17:58:03::SCWBDomain::"Compiling scutimer"

TRACE::2020-09-26.17:58:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:03::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-09-26.17:58:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:58:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:03::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:03::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2020-09-26.17:58:03::SCWBDomain::"Compiling scuwdt"

TRACE::2020-09-26.17:58:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:04::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-09-26.17:58:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:58:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.17:58:04::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.17:58:04::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.17:58:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:04::SCWBDomain::rc/sdps_v3_8/src'

TRACE::2020-09-26.17:58:04::SCWBDomain::"Compiling sdps"

TRACE::2020-09-26.17:58:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:05::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-09-26.17:58:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:58:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:58:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:58:05::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:05::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2020-09-26.17:58:05::SCWBDomain::"Compiling standalone"

TRACE::2020-09-26.17:58:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:09::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-09-26.17:58:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:58:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:09::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2020-09-26.17:58:09::SCWBDomain::"Compiling uartps"

TRACE::2020-09-26.17:58:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:09::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-09-26.17:58:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:58:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:58:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:58:09::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:10::SCWBDomain::rc/usbps_v2_4/src'

TRACE::2020-09-26.17:58:10::SCWBDomain::"Compiling usbps"

TRACE::2020-09-26.17:58:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:10::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-09-26.17:58:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:58:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:11::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2020-09-26.17:58:11::SCWBDomain::"Compiling xadcps"

TRACE::2020-09-26.17:58:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:11::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-09-26.17:58:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.17:58:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:11::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2020-09-26.17:58:11::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-09-26.17:58:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:13::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-09-26.17:58:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.17:58:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2020-09-26.17:58:13::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2020-09-26.17:58:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.17:58:13::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-09-26.17:58:13::SCWBDomain::'Finished building libraries'

TRACE::2020-09-26.17:58:13::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.17:58:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-09-26.17:58:13::SCWBDomain::include -I.

TRACE::2020-09-26.17:58:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.17:58:13::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.17:58:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-09-26.17:58:13::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.17:58:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.17:58:13::SCWBDomain::0/include -I.

TRACE::2020-09-26.17:58:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-09-26.17:58:13::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.17:58:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.17:58:13::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.17:58:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.17:58:14::SCWBDomain::0/include -I.

TRACE::2020-09-26.17:58:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.17:58:14::SCWBDomain::0/include -I.

TRACE::2020-09-26.17:58:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.17:58:14::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.17:58:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-09-26.17:58:14::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-09-26.17:58:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.17:58:14::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.17:58:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-09-26.17:58:14::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.17:58:14::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-09-26.17:58:14::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-26.17:58:14::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-09-26.17:58:14::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections
TRACE::2020-09-26.17:58:14::SCWBDomain:: -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-09-26.17:58:14::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.17:58:14::SCWSystem::Not a boot domain 
LOG::2020-09-26.17:58:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.17:58:14::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.17:58:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.17:58:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/qemu/
TRACE::2020-09-26.17:58:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/sw/Hello_Zynq/standalone_domain/qemu/
TRACE::2020-09-26.17:58:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.17:58:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:58:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:58:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:58:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:58:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:58:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:58:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:58:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:58:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:58:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.17:58:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.17:58:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:58:14::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.17:58:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:58:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.17:58:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.17:58:14::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-09-26.17:58:14::SCWMssOS::doing bsp build ... 
TRACE::2020-09-26.17:58:14::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-09-26.17:58:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:58:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.17:58:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.17:58:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:58:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:58:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:58:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:58:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:58:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:58:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:58:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:58:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:58:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:58:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:58:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:58:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:58:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:58:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:58:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:58:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:58:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:58:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:58:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:58:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:58:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:58:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.17:58:15::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.17:58:15::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:58:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:58:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:58:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:58:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.17:58:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.17:58:15::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:58:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:58:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:58:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:58:15::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.17:58:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.17:58:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.17:58:15::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.17:58:15::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.17:58:15::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.17:58:15::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:58:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:58:15::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Compiling ddrps"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.17:58:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:15::SCWMssOS::"Compiling devcfg"

TRACE::2020-09-26.17:58:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.17:58:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:58:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:58:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:16::SCWMssOS::"Compiling dmaps"

TRACE::2020-09-26.17:58:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.17:58:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.17:58:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.17:58:17::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:17::SCWMssOS::"Compiling emacps"

TRACE::2020-09-26.17:58:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.17:58:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:18::SCWMssOS::"Compiling gpiops"

TRACE::2020-09-26.17:58:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.17:58:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:19::SCWMssOS::"Compiling qspips"

TRACE::2020-09-26.17:58:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.17:58:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:20::SCWMssOS::"Compiling scugic"

TRACE::2020-09-26.17:58:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.17:58:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.17:58:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.17:58:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:21::SCWMssOS::"Compiling scutimer"

TRACE::2020-09-26.17:58:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.17:58:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:21::SCWMssOS::"Compiling scuwdt"

TRACE::2020-09-26.17:58:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.17:58:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.17:58:21::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.17:58:21::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.17:58:21::SCWMssOS::"Compiling sdps"

TRACE::2020-09-26.17:58:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.17:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.17:58:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.17:58:22::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:23::SCWMssOS::"Compiling standalone"

TRACE::2020-09-26.17:58:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.17:58:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:26::SCWMssOS::"Compiling uartps"

TRACE::2020-09-26.17:58:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.17:58:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.17:58:27::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.17:58:27::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.17:58:27::SCWMssOS::"Compiling usbps"

TRACE::2020-09-26.17:58:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.17:58:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.17:58:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.17:58:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.17:58:28::SCWMssOS::"Compiling xadcps"

TRACE::2020-09-26.17:58:29::SCWMssOS::'Finished building libraries'

TRACE::2020-09-26.17:58:29::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.17:58:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.17:58:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-26.17:58:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.17:58:29::SCWSystem::Completed Processing the sysconfig Hello_Zynq
LOG::2020-09-26.17:58:29::SCWPlatform::Completed generating the artifacts for system configuration Hello_Zynq
TRACE::2020-09-26.17:58:29::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.17:58:29::SCWSystem::Writing the bif file for system config Hello_Zynq
TRACE::2020-09-26.17:58:29::SCWSystem::dir created 
TRACE::2020-09-26.17:58:29::SCWSystem::Writing the bif 
TRACE::2020-09-26.17:58:29::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.17:58:29::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.17:58:29::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.17:58:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:58:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:58:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:58:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:58:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:58:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:58:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.17:58:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:58:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:58:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:58:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:58:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:58:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:58:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:58:29::SCWWriter::formatted JSON is {
	"platformName":	"Hello_Zynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Hello_Zynq",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Hello_Zynq",
	"systems":	[{
			"systemName":	"Hello_Zynq",
			"systemDesc":	"Hello_Zynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Hello_Zynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3d2927f7ffc5615831b5c5e0bf63d4fb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b849117334698f04d9e3ee7dfac984a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.17:58:29::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.17:58:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw
TRACE::2020-09-26.17:58:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/hw/design_1_wrapper.xsa
TRACE::2020-09-26.17:58:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.17:58:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-26.17:58:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-26.17:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.17:58:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.17:58:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.17:58:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
