# School_Verilog-lessons <br />
Verilog lessons in school, NTUST TW.
Lessons project content are as follows:
Lesson 1 //Gate level design
Lesson 2 // Dataflow level, modules and connecting(by order, by name)
Lesson 3 // behavior level design
Lesson 4 // Latch & Flip flop
Lesson 5 //Counter
Lesson 6 // Shift register
Lesson 7 //state machine
Lesson 8 //FPGA board introduction
Lesson 9 //Counter &seven segment display
Lesson 10 //LCDM controller
Final project
// using fpga board to simulate a matrix and a couple bottons to display an animation.
