#-----------------------------------------------------------
<<<<<<< HEAD
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 18 14:09:49 2022
# Process ID: 50632
# Current directory: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1
=======
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Apr 17 17:07:10 2022
# Process ID: 12808
# Current directory: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: [Synth 8-7075] Helper process launched with PID 42808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_2' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_2.v:11]
	Parameter PIXEL_COUNT bound to: 4'b1011 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_2' (2#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_3' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_6' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_13' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_13' (3#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_14' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_14.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_14' (4#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_15' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_15' (5#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16' (6#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_6.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_6' (7#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_7' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:7]
	Parameter CHECK_IF_FIRST_INPUT_game_fsm bound to: 7'b0000000 
	Parameter SET_OKA_MODE_TO_ZERO_game_fsm bound to: 7'b0000001 
	Parameter RESET_TOP_DISPLAY_game_fsm bound to: 7'b0000010 
	Parameter RESET_BOTTOM_DISPLAY_game_fsm bound to: 7'b0000011 
	Parameter SET_INPUT_CTR_TO_0_game_fsm bound to: 7'b0000100 
	Parameter SET_GUESS_CTR_TO_0_game_fsm bound to: 7'b0000101 
	Parameter SET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 7'b0000110 
	Parameter IDLE_game_fsm bound to: 7'b0000111 
	Parameter RETRIEVE_INPUT_I_game_fsm bound to: 7'b0001000 
	Parameter RETRIEVE_CORRECT_K_game_fsm bound to: 7'b0001001 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm bound to: 7'b0001010 
	Parameter COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm bound to: 7'b0001011 
	Parameter CHECK_BUTTON_PRESSED_game_fsm bound to: 7'b0001100 
	Parameter COMPARE_INPUT_CTR_EQUALS_3_game_fsm bound to: 7'b0001101 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_I_game_fsm bound to: 7'b0001110 
	Parameter CLEAR_RESET_BOTTOM_DISPLAY_game_fsm bound to: 7'b0001111 
	Parameter CHECK_FOR_GREEN_AND_YELLOW_LETTERS_game_fsm bound to: 7'b0010000 
	Parameter STORE_INPUT_game_fsm bound to: 7'b0010001 
	Parameter INCREMENT_INPUT_CTR_game_fsm bound to: 7'b0010010 
	Parameter PRINT_LETTER_TO_MATRIX_game_fsm bound to: 7'b0010011 
	Parameter SET_I_TO_ZERO_game_fsm bound to: 7'b0010100 
	Parameter SET_K_TO_ZERO_game_fsm bound to: 7'b0010101 
	Parameter COMPARE_POSITIONS_K_AND_I_game_fsm bound to: 7'b0010110 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm bound to: 7'b0010111 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm bound to: 7'b0011000 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm bound to: 7'b0011001 
	Parameter SET_WHITE_LETTER_game_fsm bound to: 7'b0011010 
	Parameter SET_GREEN_LETTER_game_fsm bound to: 7'b0011011 
	Parameter SET_YELLOW_LETTER_game_fsm bound to: 7'b0011100 
	Parameter SET_TEMP_COLOURED_LETTER_GREEN_game_fsm bound to: 7'b0011101 
	Parameter SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm bound to: 7'b0011110 
	Parameter SET_TEMP_COLOURED_LETTER_WHITE_game_fsm bound to: 7'b0011111 
	Parameter RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 7'b0100000 
	Parameter INCREMENT_K_game_fsm bound to: 7'b0100001 
	Parameter INCREMENT_NUM_CORRECT_game_fsm bound to: 7'b0100010 
	Parameter COMPARE_NUM_CORRECT_EQUALS_3_game_fsm bound to: 7'b0100011 
	Parameter COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm bound to: 7'b0100100 
	Parameter INCREMENT_GUESS_CTR_game_fsm bound to: 7'b0100101 
	Parameter COMPARE_GUESS_CTR_EQUALS_3_game_fsm bound to: 7'b0100110 
	Parameter SHOW_TOP_DISPLAY_game_fsm bound to: 7'b0100111 
	Parameter SHOW_TOP_DISPLAY_2_game_fsm bound to: 7'b0101000 
	Parameter SHOW_TOP_DISPLAY_3_game_fsm bound to: 7'b0101001 
	Parameter SHOW_TOP_DISPLAY_4_game_fsm bound to: 7'b0101010 
	Parameter SET_CORRECT_WORD_game_fsm bound to: 7'b0101011 
	Parameter SET_CORRECT_WORD_2_game_fsm bound to: 7'b0101100 
	Parameter SET_CORRECT_LETTER_1_game_fsm bound to: 7'b0101101 
	Parameter SET_CORRECT_LETTER_2_game_fsm bound to: 7'b0101110 
	Parameter SET_CORRECT_LETTER_3_game_fsm bound to: 7'b0101111 
	Parameter SET_CORRECT_LETTER_4_game_fsm bound to: 7'b0110000 
	Parameter LOSE_game_fsm bound to: 7'b0110001 
	Parameter WIN_game_fsm bound to: 7'b0110010 
	Parameter SHOW_GUESS_ONE_game_fsm bound to: 7'b0110011 
	Parameter SHOW_GUESS_ONE_2_game_fsm bound to: 7'b0110100 
	Parameter SHOW_GUESS_TWO_game_fsm bound to: 7'b0110101 
	Parameter SHOW_GUESS_TWO_2_game_fsm bound to: 7'b0110110 
	Parameter SHOW_GUESS_THREE_game_fsm bound to: 7'b0110111 
	Parameter SHOW_GUESS_THREE_2_game_fsm bound to: 7'b0111000 
	Parameter SHOW_GUESS_FOUR_game_fsm bound to: 7'b0111001 
	Parameter SHOW_GUESS_FOUR_2_game_fsm bound to: 7'b0111010 
	Parameter RESET_TEMPS_game_fsm bound to: 7'b0111011 
	Parameter RESET_TEMPS_2_game_fsm bound to: 7'b0111100 
	Parameter RESET_ALL_GUESSES_game_fsm bound to: 7'b0111101 
	Parameter RESET_GUESS_1_LETTER_2_game_fsm bound to: 7'b0111110 
	Parameter RESET_GUESS_1_LETTER_3_game_fsm bound to: 7'b0111111 
	Parameter RESET_GUESS_1_LETTER_4_game_fsm bound to: 7'b1000000 
	Parameter RESET_GUESS_2_LETTER_1_game_fsm bound to: 7'b1000001 
	Parameter RESET_GUESS_2_LETTER_2_game_fsm bound to: 7'b1000010 
	Parameter RESET_GUESS_2_LETTER_3_game_fsm bound to: 7'b1000011 
	Parameter RESET_GUESS_2_LETTER_4_game_fsm bound to: 7'b1000100 
	Parameter RESET_GUESS_3_LETTER_1_game_fsm bound to: 7'b1000101 
	Parameter RESET_GUESS_3_LETTER_2_game_fsm bound to: 7'b1000110 
	Parameter RESET_GUESS_3_LETTER_3_game_fsm bound to: 7'b1000111 
	Parameter RESET_GUESS_3_LETTER_4_game_fsm bound to: 7'b1001000 
	Parameter RESET_GUESS_4_LETTER_1_game_fsm bound to: 7'b1001001 
	Parameter RESET_GUESS_4_LETTER_2_game_fsm bound to: 7'b1001010 
	Parameter RESET_GUESS_4_LETTER_3_game_fsm bound to: 7'b1001011 
	Parameter RESET_GUESS_4_LETTER_4_game_fsm bound to: 7'b1001100 
	Parameter RESET_GUESS_5_LETTER_1_game_fsm bound to: 7'b1001101 
	Parameter RESET_GUESS_5_LETTER_2_game_fsm bound to: 7'b1001110 
	Parameter RESET_GUESS_5_LETTER_3_game_fsm bound to: 7'b1001111 
	Parameter RESET_GUESS_5_LETTER_4_game_fsm bound to: 7'b1010000 
	Parameter INPUT_CTR bound to: 5'b11100 
	Parameter INPUT_LETTER_1 bound to: 5'b10000 
	Parameter I bound to: 5'b10100 
	Parameter K bound to: 5'b10110 
	Parameter CORRECT_LETTER_1 bound to: 5'b10111 
	Parameter INPUT_I bound to: 5'b11101 
	Parameter CORRECT_K bound to: 5'b11110 
	Parameter G bound to: 6'b100000 
	Parameter GUESS_1_LETTER_1 bound to: 7'b1000000 
	Parameter GUESS_2_LETTER_1 bound to: 5'b00100 
	Parameter GUESS_3_LETTER_1 bound to: 5'b01000 
	Parameter GUESS_4_LETTER_1 bound to: 5'b01100 
	Parameter GUESS_5_LETTER_1 bound to: 6'b100101 
	Parameter TEMP_GUESS_G_LETTER_I_ADDR bound to: 6'b100001 
	Parameter TEMP_COLOURED_LETTER bound to: 6'b100010 
	Parameter NUM_CORRECT bound to: 5'b11011 
	Parameter CLEAR_SIGNAL bound to: 5'b11111 
	Parameter CHECK_SIGNAL bound to: 5'b11110 
	Parameter RESTART_SIGNAL bound to: 5'b10101 
	Parameter OKA_MODE bound to: 6'b100100 
	Parameter SHOW_GUESS_ONE bound to: 5'b00001 
	Parameter SHOW_GUESS_TWO bound to: 5'b00100 
	Parameter SHOW_GUESS_THREE bound to: 5'b01000 
	Parameter SHOW_GUESS_FOUR bound to: 5'b01100 
	Parameter CORRECT_WORD bound to: 6'b100011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:531]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:640]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:705]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:768]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:845]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:878]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:911]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:944]
INFO: [Synth 8-6155] done synthesizing module 'game_7' (8#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_8' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_8.v:108]
INFO: [Synth 8-6155] done synthesizing module 'regfile_8' (9#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_9' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_17' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_20' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_20.v:11]
	Parameter PIXEL_COUNT bound to: 5'b11001 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_20' (10#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_20.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_21' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_21' (11#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'yellow_alphabets_22' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yellow_alphabets_22' (12#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'green_alphabets_23' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'green_alphabets_23' (13#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_17' (14#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_17.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_9.v:76]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_9' (15#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_10' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_10.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_10' (16#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_10.v:11]
INFO: [Synth 8-6157] synthesizing module 'words_11' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'words_11' (17#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:219]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:249]
INFO: [Synth 8-6155] done synthesizing module 'beta_3' (18#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_4' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_12' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_18' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_18.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 6'b110010 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_24' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_24.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_24' (19#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_24.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_18' (20#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_18.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_19' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_19.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_19' (21#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_19.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_12' (22#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_4' (23#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_5' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_5' (24#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (25#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.289 ; gain = 0.000
=======
INFO: [Synth 8-7075] Helper process launched with PID 14720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_2' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_2' (2#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_3' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_6' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_13' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_13' (3#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_14' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_14.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_14' (4#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_15' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_15' (5#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16' (6#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_6.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_6' (7#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_7' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:387]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:484]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:537]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:597]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:671]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:699]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:727]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:755]
INFO: [Synth 8-6155] done synthesizing module 'game_7' (8#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_8' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_8.v:100]
INFO: [Synth 8-6155] done synthesizing module 'regfile_8' (9#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_9' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_17' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_20' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_20' (10#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_20.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_21' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_21' (11#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'yellow_alphabets_22' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yellow_alphabets_22' (12#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'green_alphabets_23' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'green_alphabets_23' (13#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_17' (14#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_17.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_9.v:76]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_9' (15#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_10' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_10' (16#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_10.v:11]
INFO: [Synth 8-6157] synthesizing module 'words_11' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'words_11' (17#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:246]
INFO: [Synth 8-6155] done synthesizing module 'beta_3' (18#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_4' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_12' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_18' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_18.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_24' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_24.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_24' (19#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_24.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_18' (20#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_18.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_19' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_19.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_19' (21#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_19.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_12' (22#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_4' (23#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_5' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_5' (24#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_5.v:7]
WARNING: [Synth 8-6014] Unused sequential element M_panel_debugger_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:209]
WARNING: [Synth 8-6014] Unused sequential element M_correct_word_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:210]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (25#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-7129] Port rst in module panel_controller_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module buttons_controller_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[15] in module regfile_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module regfile_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module regfile_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module regfile_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module regfile_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[31] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[30] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[29] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[28] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[27] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[26] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[25] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[24] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[23] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[22] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[21] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[20] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[19] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[18] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[17] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[16] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[15] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[14] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[13] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[12] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[11] in module game_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correct_word_index[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.445 ; gain = 0.000
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.289 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1000.289 ; gain = 0.000
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.445 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1247.445 ; gain = 0.000
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
Completed Processing XDC Constraints

<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1027.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1027.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.773 ; gain = 27.484
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1279.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1279.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1279.445 ; gain = 32.000
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.773 ; gain = 27.484
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1279.445 ; gain = 32.000
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.773 ; gain = 27.484
=======
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1279.445 ; gain = 32.000
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
SET_OKA_MODE_TO_ZERO_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000000001 |                          0000001
RESET_ALL_GUESSES_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000000010 |                          0111101
RESET_GUESS_1_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000000100 |                          0111110
RESET_GUESS_1_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000001000 |                          0111111
RESET_GUESS_1_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000010000 |                          1000000
RESET_GUESS_2_LETTER_1_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000100000 |                          1000001
RESET_GUESS_2_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000001000000 |                          1000010
RESET_GUESS_2_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000010000000 |                          1000011
RESET_GUESS_2_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000100000000 |                          1000100
RESET_GUESS_3_LETTER_1_game_fsm | 000000000000000000000000000000000000000000000000000000000000000001000000000 |                          1000101
RESET_GUESS_3_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000000000000010000000000 |                          1000110
RESET_GUESS_3_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000000000000100000000000 |                          1000111
RESET_GUESS_3_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000000000001000000000000 |                          1001000
RESET_GUESS_4_LETTER_1_game_fsm | 000000000000000000000000000000000000000000000000000000000000010000000000000 |                          1001001
RESET_GUESS_4_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000000000100000000000000 |                          1001010
RESET_GUESS_4_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000000001000000000000000 |                          1001011
RESET_GUESS_4_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000000010000000000000000 |                          1001100
RESET_GUESS_5_LETTER_1_game_fsm | 000000000000000000000000000000000000000000000000000000000100000000000000000 |                          1001101
RESET_GUESS_5_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000001000000000000000000 |                          1001110
RESET_GUESS_5_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000010000000000000000000 |                          1001111
RESET_GUESS_5_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000100000000000000000000 |                          1010000
SET_GUESS_CTR_TO_0_game_fsm | 000000000000000000000000000000000000000000000000000001000000000000000000000 |                          0000101
RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000000000000000000000000000000000000000000000010000000000000000000000 |                          0100000
RESET_TOP_DISPLAY_game_fsm | 000000000000000000000000000000000000000000000000000100000000000000000000000 |                          0000010
SET_INPUT_CTR_TO_0_game_fsm | 000000000000000000000000000000000000000000000000001000000000000000000000000 |                          0000100
RESET_BOTTOM_DISPLAY_game_fsm | 000000000000000000000000000000000000000000000000010000000000000000000000000 |                          0000011
           IDLE_game_fsm | 000000000000000000000000000000000000000000000000100000000000000000000000000 |                          0000111
CHECK_BUTTON_PRESSED_game_fsm | 000000000000000000000000000000000000000000000001000000000000000000000000000 |                          0001100
  SET_I_TO_ZERO_game_fsm | 000000000000000000000000000000000000000000000010000000000000000000000000000 |                          0010100
  SET_K_TO_ZERO_game_fsm | 000000000000000000000000000000000000000000000100000000000000000000000000000 |                          0010101
    RESET_TEMPS_game_fsm | 000000000000000000000000000000000000000000001000000000000000000000000000000 |                          0111011
  RESET_TEMPS_2_game_fsm | 000000000000000000000000000000000000000000010000000000000000000000000000000 |                          0111100
RETRIEVE_INPUT_I_game_fsm | 000000000000000000000000000000000000000000100000000000000000000000000000000 |                          0001000
RETRIEVE_CORRECT_K_game_fsm | 000000000000000000000000000000000000000001000000000000000000000000000000000 |                          0001001
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm | 000000000000000000000000000000000000000010000000000000000000000000000000000 |                          0001010
COMPARE_POSITIONS_K_AND_I_game_fsm | 000000000000000000000000000000000000000100000000000000000000000000000000000 |                          0010110
SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm | 000000000000000000000000000000000000001000000000000000000000000000000000000 |                          0011000
SET_TEMP_COLOURED_LETTER_GREEN_game_fsm | 000000000000000000000000000000000000010000000000000000000000000000000000000 |                          0011101
SET_GREEN_LETTER_game_fsm | 000000000000000000000000000000000000100000000000000000000000000000000000000 |                          0011011
INCREMENT_NUM_CORRECT_game_fsm | 000000000000000000000000000000000001000000000000000000000000000000000000000 |                          0100010
COMPARE_NUM_CORRECT_EQUALS_3_game_fsm | 000000000000000000000000000000000010000000000000000000000000000000000000000 |                          0100011
            WIN_game_fsm | 000000000000000000000000000000000100000000000000000000000000000000000000000 |                          0110010
SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm | 000000000000000000000000000000001000000000000000000000000000000000000000000 |                          0011001
SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm | 000000000000000000000000000000010000000000000000000000000000000000000000000 |                          0011110
SET_YELLOW_LETTER_game_fsm | 000000000000000000000000000000100000000000000000000000000000000000000000000 |                          0011100
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm | 000000000000000000000000000001000000000000000000000000000000000000000000000 |                          0010111
CHECK_FOR_GREEN_AND_YELLOW_LETTERS_game_fsm | 000000000000000000000000000010000000000000000000000000000000000000000000000 |                          0010000
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm | 000000000000000000000000000100000000000000000000000000000000000000000000000 |                          0011111
SET_WHITE_LETTER_game_fsm | 000000000000000000000000001000000000000000000000000000000000000000000000000 |                          0011010
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm | 000000000000000000000000010000000000000000000000000000000000000000000000000 |                          0001011
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm | 000000000000000000000000100000000000000000000000000000000000000000000000000 |                          0100100
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000000000000000001000000000000000000000000000000000000000000000000000 |                          0000110
SHOW_TOP_DISPLAY_game_fsm | 000000000000000000000010000000000000000000000000000000000000000000000000000 |                          0100111
SHOW_TOP_DISPLAY_2_game_fsm | 000000000000000000000100000000000000000000000000000000000000000000000000000 |                          0101000
SHOW_TOP_DISPLAY_3_game_fsm | 000000000000000000001000000000000000000000000000000000000000000000000000000 |                          0101001
SHOW_TOP_DISPLAY_4_game_fsm | 000000000000000000010000000000000000000000000000000000000000000000000000000 |                          0101010
INCREMENT_GUESS_CTR_game_fsm | 000000000000000000100000000000000000000000000000000000000000000000000000000 |                          0100101
COMPARE_GUESS_CTR_EQUALS_3_game_fsm | 000000000000000001000000000000000000000000000000000000000000000000000000000 |                          0100110
           LOSE_game_fsm | 000000000000000010000000000000000000000000000000000000000000000000000000000 |                          0110001
 SHOW_GUESS_ONE_game_fsm | 000000000000000100000000000000000000000000000000000000000000000000000000000 |                          0110011
SHOW_GUESS_ONE_2_game_fsm | 000000000000001000000000000000000000000000000000000000000000000000000000000 |                          0110100
 SHOW_GUESS_TWO_game_fsm | 000000000000010000000000000000000000000000000000000000000000000000000000000 |                          0110101
SHOW_GUESS_TWO_2_game_fsm | 000000000000100000000000000000000000000000000000000000000000000000000000000 |                          0110110
SHOW_GUESS_THREE_game_fsm | 000000000001000000000000000000000000000000000000000000000000000000000000000 |                          0110111
SHOW_GUESS_THREE_2_game_fsm | 000000000010000000000000000000000000000000000000000000000000000000000000000 |                          0111000
SHOW_GUESS_FOUR_game_fsm | 000000000100000000000000000000000000000000000000000000000000000000000000000 |                          0111001
SHOW_GUESS_FOUR_2_game_fsm | 000000001000000000000000000000000000000000000000000000000000000000000000000 |                          0111010
CHECK_IF_FIRST_INPUT_game_fsm | 000000010000000000000000000000000000000000000000000000000000000000000000000 |                          0000000
SET_CORRECT_WORD_game_fsm | 000000100000000000000000000000000000000000000000000000000000000000000000000 |                          0101011
SET_CORRECT_LETTER_1_game_fsm | 000001000000000000000000000000000000000000000000000000000000000000000000000 |                          0101101
SET_CORRECT_LETTER_2_game_fsm | 000010000000000000000000000000000000000000000000000000000000000000000000000 |                          0101110
SET_CORRECT_LETTER_3_game_fsm | 000100000000000000000000000000000000000000000000000000000000000000000000000 |                          0101111
SET_CORRECT_LETTER_4_game_fsm | 001000000000000000000000000000000000000000000000000000000000000000000000000 |                          0110000
PRINT_LETTER_TO_MATRIX_game_fsm | 010000000000000000000000000000000000000000000000000000000000000000000000000 |                          0010011
INCREMENT_INPUT_CTR_game_fsm | 100000000000000000000000000000000000000000000000000000000000000000000000000 |                          0010010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_7'
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1027.773 ; gain = 27.484
=======
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1279.445 ; gain = 32.000
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 39    
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 45    
+---Muxes : 
<<<<<<< HEAD
	  75 Input   75 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 11    
	   7 Input   75 Bit        Muxes := 1     
=======
	  52 Input   52 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 10    
	   8 Input   52 Bit        Muxes := 1     
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 8     
	  75 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 3     
	  75 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 2     
	  75 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
<<<<<<< HEAD
	   2 Input    7 Bit        Muxes := 29    
	  13 Input    7 Bit        Muxes := 8     
	   6 Input    7 Bit        Muxes := 7     
	   4 Input    7 Bit        Muxes := 4     
	  75 Input    7 Bit        Muxes := 9     
=======
	   2 Input    7 Bit        Muxes := 27    
	  14 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 9     
	  52 Input    7 Bit        Muxes := 9     
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
	  10 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 1     
	  75 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 22    
	  27 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  75 Input    4 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  75 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
<<<<<<< HEAD
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 185   
	   4 Input    1 Bit        Muxes := 8     
	  13 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 2     
=======
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 181   
	   4 Input    1 Bit        Muxes := 9     
	  14 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 1     
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
	   5 Input    1 Bit        Muxes := 1     
	  75 Input    1 Bit        Muxes := 2     
	  42 Input    1 Bit        Muxes := 41    
	  26 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP adder/add0, operation Mode is: A*B.
DSP Report: operator adder/add0 is absorbed into DSP adder/add0.
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1080.926 ; gain = 80.637
=======
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|words_11    | out        | 2048x20       | LUT            | 
|words_11    | out        | 2048x20       | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_13    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1080.926 ; gain = 80.637
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : betaCPUi_19/control_unit/i_0/alu_out[0]
      : betaCPUi_19/control_unit/alu_out[0]
      : betaCPUi_19/game_alu/alu[0]
      : betaCPUi_19/game_alu/i_0/alu[0]
      : betaCPUi_19/game_alu/i_0/b[0]
      : betaCPUi_19/game_alu/b[0]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_19/inputAlu_b_inferred/out_b[0]
      : betaCPUi_19/r/out_b[0]
      : betaCPUi_19/r/i_2/out_b[0]
      : betaCPUi_19/r/i_2/read_address_b[0]
      : betaCPUi_19/r/read_address_b[0]
      : betaCPUi_19/control_unit/regfile_rb[0]
      : betaCPUi_19/control_unit/i_0/regfile_rb[0]
      : betaCPUi_19/game_alu/i_0/b[0]
      : betaCPUi_19/game_alu/b[0]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_19/inputAlu_b_inferred/out_b[0]
      : betaCPUi_19/r/out_b[0]
      : betaCPUi_19/r/i_2/out_b[0]
      : betaCPUi_19/r/i_2/read_address_b[1]
      : betaCPUi_19/r/read_address_b[1]
      : betaCPUi_19/control_unit/regfile_rb[1]
      : betaCPUi_19/control_unit/i_0/regfile_rb[1]
      : betaCPUi_19/control_unit/i_0/alu_out[1]
      : betaCPUi_19/control_unit/alu_out[1]
      : betaCPUi_19/game_alu/alu[1]
      : betaCPUi_19/game_alu/i_0/alu[1]
      : betaCPUi_19/game_alu/i_0/b[0]
      : betaCPUi_19/game_alu/b[0]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_19/inputAlu_b_inferred/out_b[0]
      : betaCPUi_19/r/out_b[0]
      : betaCPUi_19/r/i_2/out_b[0]
      : betaCPUi_19/r/i_2/read_address_b[2]
      : betaCPUi_19/r/read_address_b[2]
      : betaCPUi_19/control_unit/regfile_rb[2]
      : betaCPUi_19/control_unit/i_0/regfile_rb[2]
      : betaCPUi_19/control_unit/i_0/alu_out[2]
      : betaCPUi_19/control_unit/alu_out[2]
      : betaCPUi_19/game_alu/alu[2]
      : betaCPUi_19/game_alu/i_0/alu[2]
      : betaCPUi_19/control_unit/i_0/alu_out[2]
      : betaCPUi_19/control_unit/alu_out[2]
      : betaCPUi_19/game_alu/alu[2]
      : betaCPUi_19/game_alu/i_0/alu[2]
      : betaCPUi_19/game_alu/i_0/b[1]
      : betaCPUi_19/game_alu/b[1]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[1]
      : betaCPUi_19/inputAlu_b_inferred/out_b[1]
      : betaCPUi_19/r/out_b[1]
      : betaCPUi_19/r/i_2/out_b[1]
      : betaCPUi_19/r/i_2/read_address_b[3]
      : betaCPUi_19/r/read_address_b[3]
      : betaCPUi_19/control_unit/regfile_rb[3]
      : betaCPUi_19/control_unit/i_0/regfile_rb[3]
      : betaCPUi_19/control_unit/i_0/alu_out[3]
      : betaCPUi_19/control_unit/alu_out[3]
      : betaCPUi_19/game_alu/alu[3]
      : betaCPUi_19/game_alu/i_0/alu[3]
      : betaCPUi_19/control_unit/i_0/alu_out[3]
      : betaCPUi_19/control_unit/alu_out[3]
      : betaCPUi_19/game_alu/alu[3]
      : betaCPUi_19/game_alu/i_0/alu[3]
      : betaCPUi_19/control_unit/i_0/alu_out[4]
      : betaCPUi_19/control_unit/alu_out[4]
      : betaCPUi_19/game_alu/alu[4]
      : betaCPUi_19/game_alu/i_0/alu[4]
      : betaCPUi_19/game_alu/i_0/b[4]
      : betaCPUi_19/game_alu/b[4]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_19/inputAlu_b_inferred/out_b[4]
      : betaCPUi_19/r/out_b[4]
      : betaCPUi_19/r/i_2/out_b[4]
      : betaCPUi_19/r/i_2/read_address_b[4]
      : betaCPUi_19/r/read_address_b[4]
      : betaCPUi_19/control_unit/regfile_rb[4]
      : betaCPUi_19/control_unit/i_0/regfile_rb[4]
      : betaCPUi_19/game_alu/i_0/b[4]
      : betaCPUi_19/game_alu/b[4]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_19/inputAlu_b_inferred/out_b[4]
      : betaCPUi_19/r/out_b[4]
      : betaCPUi_19/r/i_2/out_b[4]
      : betaCPUi_19/r/i_2/read_address_b[5]
      : betaCPUi_19/r/read_address_b[5]
      : betaCPUi_19/control_unit/regfile_rb[5]
      : betaCPUi_19/control_unit/i_0/regfile_rb[5]
      : betaCPUi_19/control_unit/i_0/alu_out[5]
      : betaCPUi_19/control_unit/alu_out[5]
      : betaCPUi_19/game_alu/alu[5]
      : betaCPUi_19/game_alu/i_0/alu[5]
      : betaCPUi_19/control_unit/i_0/alu_out[5]
      : betaCPUi_19/control_unit/alu_out[5]
      : betaCPUi_19/game_alu/alu[5]
      : betaCPUi_19/game_alu/i_0/alu[5]
      : betaCPUi_19/game_alu/i_0/b[5]
      : betaCPUi_19/game_alu/b[5]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[5]
      : betaCPUi_19/inputAlu_b_inferred/out_b[5]
      : betaCPUi_19/r/out_b[5]
      : betaCPUi_19/r/i_2/out_b[5]
      : betaCPUi_19/r/i_2/read_address_b[6]
      : betaCPUi_19/r/read_address_b[6]
      : betaCPUi_19/control_unit/regfile_rb[6]
      : betaCPUi_19/control_unit/i_0/regfile_rb[6]
      : betaCPUi_19/control_unit/i_0/alu_out[6]
      : betaCPUi_19/control_unit/alu_out[6]
      : betaCPUi_19/game_alu/alu[6]
      : betaCPUi_19/game_alu/i_0/alu[6]
      : betaCPUi_19/control_unit/i_0/alu_out[6]
      : betaCPUi_19/control_unit/alu_out[6]
      : betaCPUi_19/game_alu/alu[6]
      : betaCPUi_19/game_alu/i_0/alu[6]
      : betaCPUi_19/game_alu/i_0/b[6]
      : betaCPUi_19/game_alu/b[6]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[6]
      : betaCPUi_19/inputAlu_b_inferred/out_b[6]
      : betaCPUi_19/r/out_b[6]
      : betaCPUi_19/r/i_2/out_b[6]
      : betaCPUi_19/r/i_2/read_address_b[7]
      : betaCPUi_19/r/read_address_b[7]
      : betaCPUi_19/control_unit/regfile_rb[7]
      : betaCPUi_19/control_unit/i_0/regfile_rb[7]
      : betaCPUi_19/control_unit/i_0/alu_out[7]
      : betaCPUi_19/control_unit/alu_out[7]
      : betaCPUi_19/game_alu/alu[7]
      : betaCPUi_19/game_alu/i_0/alu[7]
      : betaCPUi_19/r/i_2/read_address_b[0]
      : betaCPUi_19/r/read_address_b[0]
      : betaCPUi_19/control_unit/regfile_rb[0]
      : betaCPUi_19/control_unit/i_0/regfile_rb[0]
      : betaCPUi_19/game_alu/i_0/b[2]
      : betaCPUi_19/game_alu/b[2]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[2]
      : betaCPUi_19/inputAlu_b_inferred/out_b[2]
      : betaCPUi_19/r/out_b[2]
      : betaCPUi_19/r/i_2/out_b[2]
      : betaCPUi_19/r/i_2/read_address_b[4]
      : betaCPUi_19/r/read_address_b[4]
      : betaCPUi_19/control_unit/regfile_rb[4]
      : betaCPUi_19/control_unit/i_0/regfile_rb[4]
      : betaCPUi_19/control_unit/i_0/alu_out[7]
      : betaCPUi_19/control_unit/alu_out[7]
      : betaCPUi_19/game_alu/alu[7]
      : betaCPUi_19/game_alu/i_0/alu[7]
      : i_0/\betaCPU/control_unit /i_0/alu_out[0]
      : i_0/\betaCPU/control_unit /alu_out[0]
      : i_0/\betaCPU/game_alu /alu[0]
      : i_0/\betaCPU/game_alu /i_0/alu[0]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[0]
      : i_0/\betaCPU/r /read_address_b[0]
      : i_0/\betaCPU/control_unit /regfile_rb[0]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[0]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[1]
      : i_0/\betaCPU/r /read_address_b[1]
      : i_0/\betaCPU/control_unit /regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/alu_out[1]
      : i_0/\betaCPU/control_unit /alu_out[1]
      : i_0/\betaCPU/game_alu /alu[1]
      : i_0/\betaCPU/game_alu /i_0/alu[1]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/game_alu /i_0/b[1]
      : i_0/\betaCPU/game_alu /b[1]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[1]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[1]
      : i_0/\betaCPU/r /out_b[1]
      : i_0/\betaCPU/r /i_2/out_b[1]
      : i_0/\betaCPU/r /i_2/read_address_b[3]
      : i_0/\betaCPU/r /read_address_b[3]
      : i_0/\betaCPU/control_unit /regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/b[4]
      : i_0/\betaCPU/game_alu /b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[4]
      : i_0/\betaCPU/r /out_b[4]
      : i_0/\betaCPU/r /i_2/out_b[4]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/game_alu /i_0/b[4]
      : i_0/\betaCPU/game_alu /b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[4]
      : i_0/\betaCPU/r /out_b[4]
      : i_0/\betaCPU/r /i_2/out_b[4]
      : i_0/\betaCPU/r /i_2/read_address_b[5]
      : i_0/\betaCPU/r /read_address_b[5]
      : i_0/\betaCPU/control_unit /regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/game_alu /i_0/b[5]
      : i_0/\betaCPU/game_alu /b[5]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[5]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[5]
      : i_0/\betaCPU/r /out_b[5]
      : i_0/\betaCPU/r /i_2/out_b[5]
      : i_0/\betaCPU/r /i_2/read_address_b[6]
      : i_0/\betaCPU/r /read_address_b[6]
      : i_0/\betaCPU/control_unit /regfile_rb[6]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[6]
      : i_0/\betaCPU/control_unit /i_0/alu_out[6]
      : i_0/\betaCPU/control_unit /alu_out[6]
      : i_0/\betaCPU/game_alu /alu[6]
      : i_0/\betaCPU/game_alu /i_0/alu[6]
      : i_0/\betaCPU/control_unit /i_0/alu_out[6]
      : i_0/\betaCPU/control_unit /alu_out[6]
      : i_0/\betaCPU/game_alu /alu[6]
      : i_0/\betaCPU/game_alu /i_0/alu[6]
      : i_0/\betaCPU/game_alu /i_0/b[6]
      : i_0/\betaCPU/game_alu /b[6]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[6]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[6]
      : i_0/\betaCPU/r /out_b[6]
      : i_0/\betaCPU/r /i_2/out_b[6]
      : i_0/\betaCPU/r /i_2/read_address_b[7]
      : i_0/\betaCPU/r /read_address_b[7]
      : i_0/\betaCPU/control_unit /regfile_rb[7]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[7]
      : i_0/\betaCPU/control_unit /i_0/alu_out[7]
      : i_0/\betaCPU/control_unit /alu_out[7]
      : i_0/\betaCPU/game_alu /alu[7]
      : i_0/\betaCPU/game_alu /i_0/alu[7]
      : i_0/\betaCPU/r /i_2/read_address_b[0]
      : i_0/\betaCPU/r /read_address_b[0]
      : i_0/\betaCPU/control_unit /regfile_rb[0]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[0]
      : i_0/\betaCPU/game_alu /i_0/b[2]
      : i_0/\betaCPU/game_alu /b[2]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[2]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[2]
      : i_0/\betaCPU/r /out_b[2]
      : i_0/\betaCPU/r /i_2/out_b[2]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[7]
      : i_0/\betaCPU/control_unit /alu_out[7]
      : i_0/\betaCPU/game_alu /alu[7]
      : i_0/\betaCPU/game_alu /i_0/alu[7]
<<<<<<< HEAD
      : i_0/\betaCPU/r /i_2/read_address_b[0]
      : i_0/\betaCPU/r /read_address_b[0]
      : i_0/\betaCPU/control_unit /regfile_rb[0]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[0]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1153.227 ; gain = 152.938
=======
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_560 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_571 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_556 -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_558 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_570 -from A -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_515 -from A -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_503 -from A -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_527 -from A -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_585 -from A -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_539 -from A -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_597 -from A -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_556 -from A -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_597 -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_585 -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_570 -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_539 -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_527 -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_515 -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_503 -from B -to Z'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
<<<<<<< HEAD
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1276/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1275/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1272/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1275/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_697 /O[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1084/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1083/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1085/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_882/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1153.227 ; gain = 152.938
=======
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_6008/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1355/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1425/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1059/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_5453 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_5453 /O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_5453 /O[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1062/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1060/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1064/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_837/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1423/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1422/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1420/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1419/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_2491/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1417/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1416/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1414/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1413/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1411/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1410/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1408/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1407/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1368/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1366/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1364/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_2485/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1359/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1470/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1356/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1354/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1352/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1350/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1153.227 ; gain = 152.938
=======
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1153.227 ; gain = 152.938
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1365.328 ; gain = 117.883
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
<<<<<<< HEAD
|2     |CARRY4 |   269|
|3     |LUT1   |   137|
|4     |LUT2   |   215|
|5     |LUT3   |   196|
|6     |LUT4   |   260|
|7     |LUT5   |   331|
|8     |LUT6   |  1501|
|9     |MUXF7  |   363|
|10    |MUXF8  |   156|
|11    |FDRE   |  1557|
=======
|2     |CARRY4 |   266|
|3     |LUT1   |   123|
|4     |LUT2   |   206|
|5     |LUT3   |   125|
|6     |LUT4   |   356|
|7     |LUT5   |   377|
|8     |LUT6   |  1438|
|9     |MUXF7  |   370|
|10    |MUXF8  |   160|
|11    |FDRE   |  1506|
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
|12    |FDSE   |    67|
|13    |IBUF   |    37|
|14    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1153.227 ; gain = 125.453
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1153.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 788 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1153.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

=======
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1365.328 ; gain = 117.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 1365.328 ; gain = 85.883
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1365.328 ; gain = 117.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1365.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 796 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1365.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6d0cb960
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
<<<<<<< HEAD
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1153.227 ; gain = 152.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 14:11:28 2022...
=======
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1365.328 ; gain = 117.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 17:08:40 2022...
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
