/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  reg [20:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [20:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire [19:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [22:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = in_data[163] | celloutsig_1_6z;
  assign celloutsig_1_8z = celloutsig_1_5z[1] | in_data[142];
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_0z[2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z[4:2], celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, celloutsig_1_3z, celloutsig_1_3z[2:1], in_data[96] };
  assign celloutsig_0_0z = in_data[65:63] / { 1'h1, in_data[68:67] };
  assign celloutsig_0_5z = { in_data[58:51], celloutsig_0_4z } / { 1'h1, celloutsig_0_1z, _00_, in_data[0] };
  assign celloutsig_0_11z = celloutsig_0_7z[3:1] === celloutsig_0_0z;
  assign celloutsig_1_6z = celloutsig_1_3z && celloutsig_1_1z[5:3];
  assign celloutsig_0_4z = ! celloutsig_0_3z[19:6];
  assign celloutsig_0_6z = celloutsig_0_3z[12:6] < celloutsig_0_3z[12:6];
  assign celloutsig_0_1z = in_data[32:28] < { in_data[83:82], celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[1] & ~(celloutsig_1_0z);
  assign celloutsig_0_9z = celloutsig_0_5z[8:1] % { 1'h1, celloutsig_0_3z[11], _00_ };
  assign celloutsig_0_13z = in_data[60:57] % { 1'h1, celloutsig_0_5z[1:0], celloutsig_0_1z };
  assign celloutsig_1_13z = in_data[134:129] % { 1'h1, celloutsig_1_12z[4:0] };
  assign celloutsig_1_1z = { in_data[168:155], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[135:121], in_data[96] };
  assign celloutsig_1_14z = in_data[172:156] * { celloutsig_1_5z[6:2], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_3z[2], celloutsig_1_10z, celloutsig_1_14z } * { celloutsig_1_17z[7:3], celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_0_3z = in_data[59:39] * { in_data[2], _00_, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, _00_, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_5z[8:5], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z } * { celloutsig_0_9z[7:5], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_12z = celloutsig_1_1z[11:5] * celloutsig_1_9z[6:0];
  assign celloutsig_1_17z = celloutsig_1_11z ? { celloutsig_1_2z, 1'h1, celloutsig_1_6z, 1'h1 } : { celloutsig_1_16z[5:1], celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_0z ? { in_data[146:139], celloutsig_1_2z } : { in_data[102:100], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[142:135] != in_data[113:106];
  assign celloutsig_1_11z = celloutsig_1_1z[16:7] != { celloutsig_1_5z[4:0], celloutsig_1_2z };
  assign celloutsig_0_17z = celloutsig_0_9z[7:4] !== celloutsig_0_16z[13:10];
  assign celloutsig_1_7z = { celloutsig_1_1z[10:2], celloutsig_1_5z, celloutsig_1_0z } !== { celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_3z = celloutsig_1_2z[2:0] >>> { celloutsig_1_2z[4:3], celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_5z[5:0], celloutsig_1_9z, celloutsig_1_8z } ~^ { in_data[165:151], celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_9z[4], celloutsig_1_13z, celloutsig_1_2z } ~^ { celloutsig_1_15z[3:1], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_0_7z = { _00_[5:3], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z } ~^ { celloutsig_0_3z[18:11], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_2z = { celloutsig_1_1z[12:9], celloutsig_1_0z } ~^ in_data[173:169];
  assign celloutsig_1_10z = { celloutsig_1_5z[5], celloutsig_1_3z, celloutsig_1_8z } ~^ celloutsig_1_2z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 21'h000000;
    else if (celloutsig_1_19z) celloutsig_0_16z = { celloutsig_0_13z[2:1], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z };
  assign { out_data[150:128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
