#
# Copyright (c) 2015 University of Cambridge
# All rights reserved.
#
# This software was developed by Stanford University and the University of Cambridge Computer Laboratory 
# under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#

Acceptance test bitfiles are available for direct downloads from the University of Cambridge servers:

1. 10G loopback test
url: http://www.cl.cam.ac.uk/research/srg/netos/projects/netfpga/bitfiles/NetFPGA-SUME-live/1.1.0/acceptance_test/nf_sume_10g_loopback.bit
md5 checksum: 6f57f99b01b0f8363d46f17cba5c6cfa

2. DDR3A test
url: http://www.cl.cam.ac.uk/research/srg/netos/projects/netfpga/bitfiles/NetFPGA-SUME-live/1.1.0/acceptance_test/nf_sume_ddr3A.bit
md5 checksum: bbfd8aa7ecb9a65496c0dc50e42e54db

3. DDR3B test
url: http://www.cl.cam.ac.uk/research/srg/netos/projects/netfpga/bitfiles/NetFPGA-SUME-live/1.1.0/acceptance_test/nf_sume_ddr3B.bit
md5 checksum: ea73c6e1415799e54486e6b607b753ac

4. GPIO test
url: http://www.cl.cam.ac.uk/research/srg/netos/projects/netfpga/bitfiles/NetFPGA-SUME-live/1.1.0/acceptance_test/nf_sume_gpio.bit
md5 checksum: dded07019a5384157d429a42dea8274f

5. QDRA test
url: http://www.cl.cam.ac.uk/research/srg/netos/projects/netfpga/bitfiles/NetFPGA-SUME-live/1.1.0/acceptance_test/nf_sume_qdrA.bit
md5 checksum: bbb3b9a138ef9a9fa4e53ec582aa2610

6. QDRB test
url: http://www.cl.cam.ac.uk/research/srg/netos/projects/netfpga/bitfiles/NetFPGA-SUME-live/1.1.0/acceptance_test/nf_sume_qdrB.bit
md5 checksum: 9386f2cec3a797ffdcc50cd0d36ab354

7. QDRC test
url: http://www.cl.cam.ac.uk/research/srg/netos/projects/netfpga/bitfiles/NetFPGA-SUME-live/1.1.0/acceptance_test/nf_sume_qdrC.bit
md5 checksum: 5d40ffbbdc3da54982a24775c4ace94e
