<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="489567fs"></ZoomStartTime>
      <ZoomEndTime time="732168fs"></ZoomEndTime>
      <Cursor1Time time="568567fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="257"></NameColumnWidth>
      <ValueColumnWidth column_width="137"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="11" />
   <wvobject fp_name="/cpu_tb/CPU/icpu/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU/icpu/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU/icpu/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU/icpu/inst" type="array">
      <obj_property name="ElementShortName">inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="group57" type="group">
      <obj_property name="label">control unit</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_control_unit/opcode" type="array">
         <obj_property name="ElementShortName">opcode[5:0]</obj_property>
         <obj_property name="ObjectShortName">opcode[5:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_control_unit/funct" type="array">
         <obj_property name="ElementShortName">funct[5:0]</obj_property>
         <obj_property name="ObjectShortName">funct[5:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_control_unit/MemtoReg" type="logic">
         <obj_property name="ElementShortName">MemtoReg</obj_property>
         <obj_property name="ObjectShortName">MemtoReg</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_control_unit/ALUControl" type="array">
         <obj_property name="ElementShortName">ALUControl[2:0]</obj_property>
         <obj_property name="ObjectShortName">ALUControl[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_control_unit/ALUSrc" type="logic">
         <obj_property name="ElementShortName">ALUSrc</obj_property>
         <obj_property name="ObjectShortName">ALUSrc</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_control_unit/RegDst" type="logic">
         <obj_property name="ElementShortName">RegDst</obj_property>
         <obj_property name="ObjectShortName">RegDst</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_control_unit/RegWrite" type="logic">
         <obj_property name="ElementShortName">RegWrite</obj_property>
         <obj_property name="ObjectShortName">RegWrite</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group70" type="group">
      <obj_property name="label">reg file</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/CPU/icpu/rf/ra1" type="array">
         <obj_property name="ElementShortName">ra1[4:0]</obj_property>
         <obj_property name="ObjectShortName">ra1[4:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/rf/ra2" type="array">
         <obj_property name="ElementShortName">ra2[4:0]</obj_property>
         <obj_property name="ObjectShortName">ra2[4:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/rf/rd1" type="array">
         <obj_property name="ElementShortName">rd1[31:0]</obj_property>
         <obj_property name="ObjectShortName">rd1[31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/rf/rd2" type="array">
         <obj_property name="ElementShortName">rd2[31:0]</obj_property>
         <obj_property name="ObjectShortName">rd2[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group73" type="group">
      <obj_property name="label">ALU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_alu/ALUControl" type="array">
         <obj_property name="ElementShortName">ALUControl[2:0]</obj_property>
         <obj_property name="ObjectShortName">ALUControl[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/ALUResult" type="array">
         <obj_property name="ElementShortName">ALUResult[31:0]</obj_property>
         <obj_property name="ObjectShortName">ALUResult[31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group76" type="group">
      <obj_property name="label">write back data</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_write_back_data/MemtoReg" type="logic">
         <obj_property name="ElementShortName">MemtoReg</obj_property>
         <obj_property name="ObjectShortName">MemtoReg</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_write_back_data/ALUResult" type="array">
         <obj_property name="ElementShortName">ALUResult[31:0]</obj_property>
         <obj_property name="ObjectShortName">ALUResult[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_write_back_data/ReadData" type="array">
         <obj_property name="ElementShortName">ReadData[31:0]</obj_property>
         <obj_property name="ObjectShortName">ReadData[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_write_back_data/Result" type="array">
         <obj_property name="ElementShortName">Result[31:0]</obj_property>
         <obj_property name="ObjectShortName">Result[31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group90" type="group">
      <obj_property name="label">write back address</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_write_back_address/RegDst" type="logic">
         <obj_property name="ElementShortName">RegDst</obj_property>
         <obj_property name="ObjectShortName">RegDst</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_write_back_address/instr" type="array">
         <obj_property name="ElementShortName">instr[31:0]</obj_property>
         <obj_property name="ObjectShortName">instr[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/u_write_back_address/WriteReg" type="array">
         <obj_property name="ElementShortName">WriteReg[4:0]</obj_property>
         <obj_property name="ObjectShortName">WriteReg[4:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group82" type="group">
      <obj_property name="label">Wirte reg file</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/CPU/icpu/rf/we" type="logic">
         <obj_property name="ElementShortName">we</obj_property>
         <obj_property name="ObjectShortName">we</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/rf/wa" type="array">
         <obj_property name="ElementShortName">wa[4:0]</obj_property>
         <obj_property name="ObjectShortName">wa[4:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/icpu/rf/wd" type="array">
         <obj_property name="ElementShortName">wd[31:0]</obj_property>
         <obj_property name="ObjectShortName">wd[31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group93" type="group">
      <obj_property name="label">MemData</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/CPU/imem/d0" type="array">
         <obj_property name="ElementShortName">d0[31:0]</obj_property>
         <obj_property name="ObjectShortName">d0[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/CPU/imem/d1" type="array">
         <obj_property name="ElementShortName">d1[31:0]</obj_property>
         <obj_property name="ObjectShortName">d1[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
