Source Block: hdl/projects/usdrx1/zc706/system_top.v@124:134@HdlIdDef
  inout                   prc_sdo_q);

  // internal signals

  wire    [ 4:0]  spi_csn;
  wire            spi_clk;
  wire            spi_mosi;
  wire            spi_miso;
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;

Diff Content:
- 129   wire            spi_clk;

Clone Blocks:
Clone Blocks 1:
hdl/projects/ad6676evb/zc706/system_top.v@98:108
  wire    [ 2:0]  spi1_csn;
  wire            spi1_clk;
  wire            spi1_mosi;
  wire            spi1_miso;
  wire            rx_ref_clk;
  wire            rx_sync;
  wire            rx_sysref;
  wire            rx_clk;

  // instantiations


Clone Blocks 2:
hdl/projects/ad6676evb/vc707/system_top.v@107:117
  wire    [63:0]  gpio_t;
  wire    [ 6:0]  spi_csn_open;
  wire            spi_mosi;
  wire            spi_miso;
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;
  wire            rx_clk;

  // default logic


Clone Blocks 3:
hdl/projects/fmcadc5/vc707/system_top.v@128:138
  wire    [  7:0]   spi_csn;
  wire              spi_clk;
  wire              spi_mosi;
  wire              spi_miso;
  wire              rx_ref_clk_0;
  wire              rx_ref_clk_1;
  wire              psync;
  wire              vcal;

  // spi & misc


Clone Blocks 4:
hdl/projects/fmcadc2/zc706/system_top.v@114:124
  wire    [ 2:0]  spi1_csn;
  wire            spi1_clk;
  wire            spi1_mosi;
  wire            spi1_miso;
  wire            rx_ref_clk;
  wire            rx_sync;
  wire            rx_clk;
  wire            rx_sysref;

  // instantiations


Clone Blocks 5:
hdl/projects/fmcadc2/zc706/system_top.v@115:125
  wire            spi1_clk;
  wire            spi1_mosi;
  wire            spi1_miso;
  wire            rx_ref_clk;
  wire            rx_sync;
  wire            rx_clk;
  wire            rx_sysref;

  // instantiations

  IBUFDS_GTE2 i_ibufds_rx_ref_clk (

Clone Blocks 6:
hdl/projects/usdrx1/zc706/system_top.v@123:133
  inout                   prc_sdo_i,
  inout                   prc_sdo_q);

  // internal signals

  wire    [ 4:0]  spi_csn;
  wire            spi_clk;
  wire            spi_mosi;
  wire            spi_miso;
  wire            rx_ref_clk;
  wire            rx_sysref;

Clone Blocks 7:
hdl/projects/usdrx1/zc706/system_top.v@125:135

  // internal signals

  wire    [ 4:0]  spi_csn;
  wire            spi_clk;
  wire            spi_mosi;
  wire            spi_miso;
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;
  wire    [63:0]  gpio_i;

Clone Blocks 8:
hdl/projects/ad6676evb/vc707/system_top.v@108:118
  wire    [ 6:0]  spi_csn_open;
  wire            spi_mosi;
  wire            spi_miso;
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;
  wire            rx_clk;

  // default logic

  assign fan_pwm = 1'b1;

Clone Blocks 9:
hdl/projects/usdrx1/zc706/system_top.v@126:136
  // internal signals

  wire    [ 4:0]  spi_csn;
  wire            spi_clk;
  wire            spi_mosi;
  wire            spi_miso;
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;

Clone Blocks 10:
hdl/projects/ad6676evb/zc706/system_top.v@99:109
  wire            spi1_clk;
  wire            spi1_mosi;
  wire            spi1_miso;
  wire            rx_ref_clk;
  wire            rx_sync;
  wire            rx_sysref;
  wire            rx_clk;

  // instantiations

  IBUFDS_GTE2 i_ibufds_rx_ref_clk (

Clone Blocks 11:
hdl/projects/fmcadc2/vc707/system_top.v@104:114
  wire    [ 7:0]    spi_csn;
  wire              spi_mosi;
  wire              spi_miso;
  wire              rx_ref_clk;
  wire              rx_sync;
  wire              rx_sysref;
  wire              rx_clk;

  // default logic

  assign fan_pwm = 1'b1;

Clone Blocks 12:
hdl/projects/fmcadc4/zc706/system_top.v@121:131
  wire    [ 2:0]  spi1_csn;
  wire            spi1_clk;
  wire            spi1_mosi;
  wire            spi1_miso;
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;

  // spi

  assign spi_clk = spi0_clk;

Clone Blocks 13:
hdl/projects/fmcadc2/vc707/system_top.v@103:113
  wire    [63:0]    gpio_t;
  wire    [ 7:0]    spi_csn;
  wire              spi_mosi;
  wire              spi_miso;
  wire              rx_ref_clk;
  wire              rx_sync;
  wire              rx_sysref;
  wire              rx_clk;

  // default logic


Clone Blocks 14:
hdl/projects/fmcadc4/zc706/system_top.v@120:130
  wire            spi0_miso;
  wire    [ 2:0]  spi1_csn;
  wire            spi1_clk;
  wire            spi1_mosi;
  wire            spi1_miso;
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;

  // spi


