mkdir -p ./results/asap7/riscv_v_permutation_ALU/base ./logs/asap7/riscv_v_permutation_ALU/base ./reports/asap7/riscv_v_permutation_ALU/base ./objects/asap7/riscv_v_permutation_ALU/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_permutation_ALU/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_permutation_ALU/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_permutation_ALU/base/clock_period.txt
Setting clock period to 5000.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_permutation_ALU'.
64.1. Analyzing design hierarchy..
64.2. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_permutation_ALU because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: ae6b60d0a9, CPU: user 0.53s system 0.03s, MEM: 82.75 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 89% 6x read_liberty (0 sec), 8% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.62[h:]min:sec. CPU time: user 0.58 sys 0.04 (99%). Peak memory: 85888KB.
mkdir -p ./results/asap7/riscv_v_permutation_ALU/base ./logs/asap7/riscv_v_permutation_ALU/base ./reports/asap7/riscv_v_permutation_ALU/base
(export VERILOG_FILES=./results/asap7/riscv_v_permutation_ALU/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_permutation_ALU/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (80%). Peak memory: 12800KB.
mkdir -p ./results/asap7/riscv_v_permutation_ALU/base ./logs/asap7/riscv_v_permutation_ALU/base ./reports/asap7/riscv_v_permutation_ALU/base ./objects/asap7/riscv_v_permutation_ALU/base
(export VERILOG_FILES=./results/asap7/riscv_v_permutation_ALU/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_permutation_ALU/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_permutation_ALU/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_permutation_ALU/base/clock_period.txt
Setting clock period to 5000.0
synth -top riscv_v_permutation_ALU -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v_permutation_ALU' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing TECHMAP pass (map to technology primitives).
12.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
12.2. Continuing TECHMAP pass.
13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
13.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
14. Executing OPT pass (performing simple optimizations).
14.1. Executing OPT_EXPR pass (perform const folding).
14.2. Executing OPT_MERGE pass (detect identical cells).
14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.5. Executing OPT_MERGE pass (detect identical cells).
14.6. Executing OPT_DFF pass (perform DFF optimizations).
14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.8. Executing OPT_EXPR pass (perform const folding).
14.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_permutation_ALU/base/lib/merged.lib -constr ./objects/asap7/riscv_v_permutation_ALU/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5000.0
15. Executing ABC pass (technology mapping using ABC).
15.1. Extracting gate netlist of module `\riscv_v_permutation_ALU' to `<abc-temp-dir>/input.blif'..
15.1.1. Executing ABC.
15.1.2. Re-integrating ABC results.
16. Executing SETUNDEF pass (replace undef values with defined constants).
17. Executing SPLITNETS pass (splitting up multi-bit signals).
18. Executing OPT_CLEAN pass (remove unused cells and wires).
19. Executing HILOMAP pass (mapping to constant drivers).
20. Executing INSBUF pass (insert buffer cells for connected wires).
21. Executing CHECK pass (checking for obvious problems).
22. Printing statistics.
23. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_permutation_ALU/constraint.sdc ./results/asap7/riscv_v_permutation_ALU/base/1_synth.sdc
End of script. Logfile hash: fc7972f53b, CPU: user 1.56s system 0.09s, MEM: 136.50 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 24% 2x abc (0 sec), 23% 6x read_liberty (0 sec), ...
Elapsed time: 0:02.26[h:]min:sec. CPU time: user 2.10 sys 0.16 (100%). Peak memory: 139776KB.
mkdir -p ./results/asap7/riscv_v_permutation_ALU/base ./logs/asap7/riscv_v_permutation_ALU/base ./reports/asap7/riscv_v_permutation_ALU/base
cp ./results/asap7/riscv_v_permutation_ALU/base/1_1_yosys.v ./results/asap7/riscv_v_permutation_ALU/base/1_synth.v
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 208
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 1110 rows of 5555 site asap7sc7p5t.
[INFO RSZ-0026] Removed 20 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 17 u^2 0% utilization.
Elapsed time: 0:01.45[h:]min:sec. CPU time: user 1.36 sys 0.08 (100%). Peak memory: 215916KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.38[h:]min:sec. CPU time: user 1.30 sys 0.07 (100%). Peak memory: 212996KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_permutation_ALU/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_permutation_ALU/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.12 sys 0.03 (100%). Peak memory: 100200KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
No macros found: Skipping macro_placement
Elapsed time: 0:01.38[h:]min:sec. CPU time: user 1.28 sys 0.09 (100%). Peak memory: 211560KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 2220 endcaps.
[INFO TAP-0005] Inserted 6672 tapcells.
Elapsed time: 0:01.40[h:]min:sec. CPU time: user 1.31 sys 0.08 (100%). Peak memory: 215148KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:03.31[h:]min:sec. CPU time: user 3.18 sys 0.11 (99%). Peak memory: 245852KB.
cp ./results/asap7/riscv_v_permutation_ALU/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_permutation_ALU/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:              9080
[INFO GPL-0007] NumPlaceInstances:          188
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    520
[INFO GPL-0011] NumPins:                   1115
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:          17.452 um^2
[INFO GPL-0019] Util:                     0.019 %
[INFO GPL-0020] StdInstsArea:            17.452 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    994025
[INFO GPL-0032] FillerInit:NumGNets:        520
[INFO GPL-0033] FillerInit:NumGPins:       1115
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.093 um^2
[INFO GPL-0025] IdealBinArea:             0.093 um^2
[INFO GPL-0026] IdealBinCnt:             968437
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:              9080
[INFO GPL-0007] NumPlaceInstances:          188
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    520
[INFO GPL-0011] NumPins:                    607
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:          17.452 um^2
[INFO GPL-0019] Util:                     0.019 %
[INFO GPL-0020] StdInstsArea:            17.452 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    507047
[INFO GPL-0032] FillerInit:NumGNets:        520
[INFO GPL-0033] FillerInit:NumGPins:        607
[INFO GPL-0023] TargetDensity:            0.510
[INFO GPL-0024] AvrgPlaceInstArea:        0.093 um^2
[INFO GPL-0025] IdealBinArea:             0.182 um^2
[INFO GPL-0026] IdealBinCnt:             493996
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.772 HPWL: 25255
[NesterovSolve] Iter:   10 overflow: 0.828 HPWL: 6606
[NesterovSolve] Iter:   20 overflow: 0.873 HPWL: 4352
[NesterovSolve] Iter:   30 overflow: 0.895 HPWL: 2642
[NesterovSolve] Iter:   40 overflow: 0.897 HPWL: 2684
[NesterovSolve] Iter:   50 overflow: 0.896 HPWL: 2693
[NesterovSolve] Iter:   60 overflow: 0.896 HPWL: 2461
[NesterovSolve] Iter:   70 overflow: 0.896 HPWL: 2460
[NesterovSolve] Iter:   80 overflow: 0.896 HPWL: 2432
[NesterovSolve] Iter:   90 overflow: 0.896 HPWL: 2349
[NesterovSolve] Iter:  100 overflow: 0.896 HPWL: 2372
[NesterovSolve] Iter:  110 overflow: 0.896 HPWL: 2334
[NesterovSolve] Iter:  120 overflow: 0.895 HPWL: 2329
[NesterovSolve] Iter:  130 overflow: 0.894 HPWL: 2414
[NesterovSolve] Iter:  140 overflow: 0.893 HPWL: 2652
[NesterovSolve] Iter:  150 overflow: 0.892 HPWL: 3306
[NesterovSolve] Iter:  160 overflow: 0.890 HPWL: 4499
[NesterovSolve] Iter:  170 overflow: 0.886 HPWL: 6547
[NesterovSolve] Iter:  180 overflow: 0.879 HPWL: 9894
[NesterovSolve] Iter:  190 overflow: 0.869 HPWL: 14956
[NesterovSolve] Iter:  200 overflow: 0.855 HPWL: 22071
[NesterovSolve] Iter:  210 overflow: 0.832 HPWL: 31243
[NesterovSolve] Iter:  220 overflow: 0.833 HPWL: 40858
[NesterovSolve] Iter:  230 overflow: 0.806 HPWL: 50075
[NesterovSolve] Iter:  240 overflow: 0.802 HPWL: 55245
[NesterovSolve] Iter:  250 overflow: 0.789 HPWL: 44053
[NesterovSolve] Iter:  260 overflow: 0.797 HPWL: 21293
[NesterovSolve] Iter:  270 overflow: 0.809 HPWL: 58827
[NesterovSolve] Iter:  280 overflow: 0.792 HPWL: 44655
[NesterovSolve] Iter:  290 overflow: 0.610 HPWL: 31250
[NesterovSolve] Iter:  300 overflow: 0.540 HPWL: 40025
[NesterovSolve] Iter:  310 overflow: 0.641 HPWL: 47180
[NesterovSolve] Iter:  320 overflow: 0.524 HPWL: 27944
[NesterovSolve] Iter:  330 overflow: 0.495 HPWL: 39037
[NesterovSolve] Iter:  340 overflow: 0.469 HPWL: 40975
[NesterovSolve] Iter:  350 overflow: 0.384 HPWL: 39110
[NesterovSolve] Iter:  360 overflow: 0.361 HPWL: 41541
[NesterovSolve] Iter:  370 overflow: 0.304 HPWL: 47774
[NesterovSolve] Iter:  380 overflow: 0.285 HPWL: 57753
[NesterovSolve] Iter:  390 overflow: 0.224 HPWL: 69285
[NesterovSolve] Iter:  400 overflow: 0.204 HPWL: 83369
[NesterovSolve] Iter:  410 overflow: 0.221 HPWL: 41327
[NesterovSolve] Iter:  420 overflow: 0.195 HPWL: 23208
[NesterovSolve] Iter:  430 overflow: 0.176 HPWL: 23560
[NesterovSolve] Iter:  440 overflow: 0.150 HPWL: 23619
[NesterovSolve] Iter:  450 overflow: 0.117 HPWL: 26113
[NesterovSolve] Finished with Overflow: 0.099239
Elapsed time: 1:55.22[h:]min:sec. CPU time: user 182.97 sys 0.36 (159%). Peak memory: 484540KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           20780
[INFO PPL-0002] Number of I/O             508
[INFO PPL-0003] Number of I/O w/sink      359
[INFO PPL-0004] Number of I/O w/o sink    149
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 55603.74 um.
Elapsed time: 0:01.60[h:]min:sec. CPU time: user 1.48 sys 0.11 (99%). Peak memory: 233596KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:              9080
[INFO GPL-0007] NumPlaceInstances:          188
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    520
[INFO GPL-0011] NumPins:                   1115
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:          17.452 um^2
[INFO GPL-0019] Util:                     0.019 %
[INFO GPL-0020] StdInstsArea:            17.452 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    994025
[INFO GPL-0032] FillerInit:NumGNets:        520
[INFO GPL-0033] FillerInit:NumGPins:       1115
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.093 um^2
[INFO GPL-0025] IdealBinArea:             0.093 um^2
[INFO GPL-0026] IdealBinCnt:             968437
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5100973445130512 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:              9080
[INFO GPL-0007] NumPlaceInstances:          188
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    520
[INFO GPL-0011] NumPins:                   1115
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:          17.452 um^2
[INFO GPL-0019] Util:                     0.019 %
[INFO GPL-0020] StdInstsArea:            17.452 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000005 HPWL: 55768951
[InitialPlace]  Iter: 2 CG residual: 0.00000009 HPWL: 25737190
[InitialPlace]  Iter: 3 CG residual: 0.00000012 HPWL: 16979000
[InitialPlace]  Iter: 4 CG residual: 0.00000011 HPWL: 16493486
[InitialPlace]  Iter: 5 CG residual: 0.00000008 HPWL: 16431180
[INFO GPL-0031] FillerInit:NumGCells:    507047
[INFO GPL-0032] FillerInit:NumGNets:        520
[INFO GPL-0033] FillerInit:NumGPins:       1115
[INFO GPL-0023] TargetDensity:            0.510
[INFO GPL-0024] AvrgPlaceInstArea:        0.093 um^2
[INFO GPL-0025] IdealBinArea:             0.182 um^2
[INFO GPL-0026] IdealBinCnt:             493996
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.199 HPWL: 16352960
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.76e-09
[INFO GPL-0103] Timing-driven: weighted 44 nets.
[NesterovSolve] Snapshot saved at iter = 0
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     925  925
[INFO GPL-0040] NumTiles: 855625
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.6118220247991677
[INFO GPL-0084] 1.0%RC: 0.6045531705535572
[INFO GPL-0085] 2.0%RC: 0.591899540261621
[INFO GPL-0086] 5.0%RC: 0.5779325534334847
[INFO GPL-0087] FinalRC: 0.6081876
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:   10 overflow: 0.209 HPWL: 16355303
[NesterovSolve] Iter:   20 overflow: 0.213 HPWL: 16397175
[NesterovSolve] Iter:   30 overflow: 0.188 HPWL: 16619749
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.78e-09
[INFO GPL-0103] Timing-driven: weighted 45 nets.
[NesterovSolve] Finished with Overflow: 0.073906
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 277 u^2 0% utilization.
Elapsed time: 0:15.39[h:]min:sec. CPU time: user 21.36 sys 0.63 (142%). Peak memory: 1313028KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 167 input buffers.
[INFO RSZ-0028] Inserted 176 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0037] Found 49 long wires.
[INFO RSZ-0038] Inserted 50 buffers in 49 nets.
[INFO RSZ-0039] Resized 128 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...
No registers in design

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 326 u^2 0% utilization.
Instance count before 9080, after 9473
Pin count before 607, after 1393
Elapsed time: 0:02.02[h:]min:sec. CPU time: user 1.80 sys 0.22 (99%). Peak memory: 496640KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement        441.9 u
average displacement        0.0 u
max displacement            2.9 u
original HPWL           17228.8 u
legalized HPWL          17605.5 u
delta HPWL                    2 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 9473 cells, 508 terminals, 913 edges, 1901 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 9981, edges 913, pins 1901
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 9400 fixed cells.
[INFO DPO-0318] Collected 581 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (499932, 499770)
[INFO DPO-0310] Assigned 581 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 1.758539e+07.
[INFO DPO-0302] End of matching; objective is 1.750321e+07, improvement is 0.47 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 1.744359e+07.
[INFO DPO-0307] End of global swaps; objective is 1.744359e+07, improvement is 0.34 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 1.743484e+07.
[INFO DPO-0309] End of vertical swaps; objective is 1.743484e+07, improvement is 0.05 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 1.735877e+07.
[INFO DPO-0305] End of reordering; objective is 1.735877e+07, improvement is 0.44 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 11620 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 11620, swaps 2510, moves  2168 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.735877e+07, Scratch cost 1.728187e+07, Incremental cost 1.728187e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.728187e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.44 percent.
[INFO DPO-0328] End of random improver; improvement is 0.442958 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 314 cell orientations for row compatibility.
[INFO DPO-0383] Performed 180 cell flips.
[INFO DPO-0384] End of flipping; objective is 1.726311e+07, improvement is 0.11 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            17605.5 u
Final HPWL               17262.3 u
Delta HPWL                  -1.9 %

[INFO DPL-0020] Mirrored 8 instances
[INFO DPL-0021] HPWL before           17262.3 u
[INFO DPL-0022] HPWL after            17261.9 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...
No registers in design

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 326 u^2 0% utilization.
Elapsed time: 0:03.45[h:]min:sec. CPU time: user 3.01 sys 0.42 (99%). Peak memory: 1128808KB.
cp ./results/asap7/riscv_v_permutation_ALU/base/3_5_place_dp.odb ./results/asap7/riscv_v_permutation_ALU/base/3_place.odb
cp ./results/asap7/riscv_v_permutation_ALU/base/2_floorplan.sdc ./results/asap7/riscv_v_permutation_ALU/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           17261.9 u
legalized HPWL          17302.1 u
delta HPWL                    0 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           17302.1 u
legalized HPWL          17302.1 u
delta HPWL                    0 %

Report metrics stage 4, cts final...
No registers in design

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 326 u^2 0% utilization.
Elapsed time: 0:04.81[h:]min:sec. CPU time: user 4.20 sys 0.58 (99%). Peak memory: 1439884KB.
cp ./results/asap7/riscv_v_permutation_ALU/base/4_1_cts.odb ./results/asap7/riscv_v_permutation_ALU/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_permutation_ALU/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 88
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 2490

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical     12846400       4930062          61.62%
M2         Horizontal   11135150       6229682          44.05%
M3         Vertical     12846400       7638568          40.54%
M4         Horizontal    9421125       5957420          36.77%
M5         Vertical      9421125       5833324          38.08%
M6         Horizontal    6852400       4062296          40.72%
M7         Vertical      6852400       4278120          37.57%
M8         Horizontal    5140225       2568720          50.03%
M9         Vertical      5140225       2568720          50.03%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 2852
[INFO GRT-0198] Via related Steiner nodes: 26
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 4013
[INFO GRT-0112] Final usage 3D: 43856

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             4930062             0            0.00%             0 /  0 /  0
M2             6229682         14950            0.24%             0 /  0 /  0
M3             7638568         14630            0.19%             0 /  0 /  0
M4             5957420           982            0.02%             0 /  0 /  0
M5             5833324          1136            0.02%             0 /  0 /  0
M6             4062296            41            0.00%             0 /  0 /  0
M7             4278120            10            0.00%             0 /  0 /  0
M8             2568720            68            0.00%             0 /  0 /  0
M9             2568720             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         44066912         31817            0.07%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 17964 um
[INFO GRT-0014] Routed nets: 764
[WARNING STA-0450] virtual clock clk can not be propagated.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           17302.1 u
legalized HPWL          17302.1 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           17302.1 u
legalized HPWL          17302.1 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...
No registers in design

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 326 u^2 0% utilization.
[INFO FLW-0007] clock clk period 5000.000000
[INFO FLW-0008] Clock clk period 2151.620
[INFO FLW-0009] Clock clk slack 2735.137
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO FLW-0011] Path endpoint count 176
Elapsed time: 0:08.46[h:]min:sec. CPU time: user 8.07 sys 0.85 (105%). Peak memory: 1992208KB.
Running detail_route.tcl, stage 5_2_route
[WARNING STA-0450] virtual clock clk can not be propagated.
detailed_route -output_drc ./reports/asap7/riscv_v_permutation_ALU/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_permutation_ALU/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   riscv_v_permutation_ALU
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     9473
Number of terminals:      508
Number of snets:          2
Number of nets:           913

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 55.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 27856.
[INFO DRT-0033] V1 shape region query size = 9256852.
[INFO DRT-0033] M2 shape region query size = 64438.
[INFO DRT-0033] V2 shape region query size = 186648.
[INFO DRT-0033] M3 shape region query size = 186648.
[INFO DRT-0033] V3 shape region query size = 124432.
[INFO DRT-0033] M4 shape region query size = 124492.
[INFO DRT-0033] V4 shape region query size = 124432.
[INFO DRT-0033] M5 shape region query size = 69048.
[INFO DRT-0033] V5 shape region query size = 12544.
[INFO DRT-0033] M6 shape region query size = 6384.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 164 pins.
[INFO DRT-0081]   Complete 51 unique inst patterns.
[INFO DRT-0084]   Complete 274 groups.
#scanned instances     = 9473
#unique  instances     = 55
#stdCellGenAp          = 1471
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1399
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1393
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 567.72 (MB), peak = 902.62 (MB)

[INFO DRT-0157] Number of guides:     5383

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 925 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 925 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 1327.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 1255.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 838.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 435.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 311.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 9.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 6.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 3.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2482 vertical wires in 19 frboxes and 1702 horizontal wires in 19 frboxes.
[INFO DRT-0186] Done with 291 vertical wires in 19 frboxes and 408 horizontal wires in 19 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:05, memory = 1337.42 (MB), peak = 1374.64 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.42 (MB), peak = 1374.64 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1337.54 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 1917.78 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:13, memory = 2101.30 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:13, memory = 2101.30 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:28, memory = 2734.20 (MB).
    Completing 60% with 38 violations.
    elapsed time = 00:00:29, memory = 2310.19 (MB).
    Completing 70% with 38 violations.
    elapsed time = 00:00:37, memory = 2701.46 (MB).
    Completing 80% with 50 violations.
    elapsed time = 00:00:46, memory = 2416.97 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:46, memory = 2416.97 (MB).
    Completing 100% with 75 violations.
    elapsed time = 00:01:04, memory = 2417.11 (MB).
[INFO DRT-0199]   Number of violations = 85.
Viol/Layer          M1     M2     M3     M4     V4     M5     M6     V6     M7     M8
CutSpcTbl            0      0      0      0      3      0      0      0      0      0
EOL                  0      5      0      1      0      3      0      0      0      0
Metal Spacing        3      0      0      0      0     11      0      0      0      4
Min Step             0      0      0      0      0      0      0      0      0      4
Recheck              0      7      2      0      0      1      0      0      0      0
Rect Only            0      0      0      0      0      0      0      0      4      0
Short                3      5      0      0      0      1      2      1      0      4
eolKeepOut           0     15      0      3      0      3      0      0      0      0
[INFO DRT-0267] cpu time = 00:07:51, elapsed time = 00:01:04, memory = 2691.11 (MB), peak = 2963.11 (MB)
Total wire length = 17502 um.
Total wire length on LAYER M1 = 7 um.
Total wire length on LAYER M2 = 8004 um.
Total wire length on LAYER M3 = 8031 um.
Total wire length on LAYER M4 = 638 um.
Total wire length on LAYER M5 = 755 um.
Total wire length on LAYER M6 = 20 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 39 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4817.
Up-via summary (total 4817):

---------------
 Active       0
     M1    1527
     M2    2073
     M3     742
     M4     425
     M5      28
     M6      14
     M7       8
     M8       0
     M9       0
---------------
           4817


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 85 violations.
    elapsed time = 00:00:00, memory = 2691.11 (MB).
    Completing 20% with 85 violations.
    elapsed time = 00:00:09, memory = 3088.54 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:17, memory = 2758.18 (MB).
    Completing 40% with 59 violations.
    elapsed time = 00:00:17, memory = 2758.18 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:34, memory = 3144.05 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:35, memory = 2737.54 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:43, memory = 3072.75 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:52, memory = 2738.21 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:52, memory = 2738.21 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:01:10, memory = 2738.16 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M1     M2     M5
EOL                  0      0      3
Metal Spacing        0      1      8
Short                1      0      1
eolKeepOut           0      3      1
[INFO DRT-0267] cpu time = 00:08:34, elapsed time = 00:01:10, memory = 2741.16 (MB), peak = 3243.74 (MB)
Total wire length = 17480 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7997 um.
Total wire length on LAYER M3 = 8004 um.
Total wire length on LAYER M4 = 633 um.
Total wire length on LAYER M5 = 776 um.
Total wire length on LAYER M6 = 16 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 39 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4596.
Up-via summary (total 4596):

---------------
 Active       0
     M1    1496
     M2    2018
     M3     677
     M4     371
     M5      16
     M6       8
     M7       8
     M8       2
     M9       0
---------------
           4596


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 2741.16 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 2741.16 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:01, memory = 2741.28 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:01, memory = 2741.28 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:01, memory = 2741.28 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:01, memory = 2741.28 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:01, memory = 2741.28 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:02, memory = 2741.32 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:02, memory = 2741.32 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 2741.32 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M3     M5
EOL                  0      3
Metal Spacing        1      8
Short                0      1
eolKeepOut           0      1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2741.32 (MB), peak = 3243.74 (MB)
Total wire length = 17472 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7994 um.
Total wire length on LAYER M3 = 7996 um.
Total wire length on LAYER M4 = 632 um.
Total wire length on LAYER M5 = 779 um.
Total wire length on LAYER M6 = 19 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4548.
Up-via summary (total 4548):

---------------
 Active       0
     M1    1503
     M2    1970
     M3     674
     M4     367
     M5      18
     M6       8
     M7       8
     M8       0
     M9       0
---------------
           4548


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 2741.32 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 2741.32 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 2741.26 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 2741.26 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 2741.26 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 2741.26 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 2741.26 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 2741.31 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 2741.31 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 2741.31 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M5
EOL                  4
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2741.31 (MB), peak = 3243.74 (MB)
Total wire length = 17472 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7991 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 632 um.
Total wire length on LAYER M5 = 779 um.
Total wire length on LAYER M6 = 22 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4560.
Up-via summary (total 4560):

---------------
 Active       0
     M1    1503
     M2    1966
     M3     682
     M4     371
     M5      22
     M6       8
     M7       8
     M8       0
     M9       0
---------------
           4560


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 2741.31 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 2741.31 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:02, memory = 2741.25 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:02, memory = 2741.25 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:02, memory = 2741.25 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer          M5
EOL                  3
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2741.25 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7991 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 632 um.
Total wire length on LAYER M5 = 779 um.
Total wire length on LAYER M6 = 22 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4558.
Up-via summary (total 4558):

---------------
 Active       0
     M1    1503
     M2    1966
     M3     680
     M4     369
     M5      22
     M6      10
     M7       8
     M8       0
     M9       0
---------------
           4558


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 2741.25 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 2741.25 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:01, memory = 2741.25 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:02, memory = 2741.25 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:02, memory = 2741.25 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:02, memory = 2741.25 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer          M5
EOL                  3
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2741.25 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7991 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 632 um.
Total wire length on LAYER M5 = 779 um.
Total wire length on LAYER M6 = 22 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4558.
Up-via summary (total 4558):

---------------
 Active       0
     M1    1503
     M2    1966
     M3     680
     M4     369
     M5      22
     M6      10
     M7       8
     M8       0
     M9       0
---------------
           4558


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 2741.25 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 2741.25 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.20 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.20 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.20 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.20 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.20 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:03, memory = 2741.31 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:03, memory = 2741.31 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:03, memory = 2741.31 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2741.31 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7990 um.
Total wire length on LAYER M3 = 7994 um.
Total wire length on LAYER M4 = 632 um.
Total wire length on LAYER M5 = 779 um.
Total wire length on LAYER M6 = 23 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4560.
Up-via summary (total 4560):

---------------
 Active       0
     M1    1503
     M2    1964
     M3     680
     M4     369
     M5      24
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4560


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.31 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.31 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.27 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.27 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.27 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.27 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.27 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.17 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.17 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.17 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2741.17 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7991 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 631 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 23 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4560.
Up-via summary (total 4560):

---------------
 Active       0
     M1    1503
     M2    1966
     M3     680
     M4     367
     M5      24
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4560


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.17 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.17 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.23 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.23 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.23 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.23 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.23 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.23 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.23 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.23 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2741.23 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7991 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 631 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 23 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4560.
Up-via summary (total 4560):

---------------
 Active       0
     M1    1503
     M2    1966
     M3     680
     M4     367
     M5      24
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4560


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.23 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.23 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.11 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.11 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.11 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.11 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.11 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.09 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.09 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.09 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2741.09 (MB), peak = 3243.74 (MB)
Total wire length = 17470 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7991 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 631 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 23 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4562.
Up-via summary (total 4562):

---------------
 Active       0
     M1    1503
     M2    1966
     M3     682
     M4     367
     M5      24
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4562


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.09 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.09 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.09 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.09 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.09 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.09 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.09 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.33 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.33 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.33 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2741.33 (MB), peak = 3243.74 (MB)
Total wire length = 17470 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7990 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 631 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 23 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4560.
Up-via summary (total 4560):

---------------
 Active       0
     M1    1503
     M2    1964
     M3     682
     M4     367
     M5      24
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4560


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.33 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.33 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.36 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.36 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.36 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.36 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.36 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.36 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.36 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.36 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2741.36 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7990 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 631 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 23 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4560.
Up-via summary (total 4560):

---------------
 Active       0
     M1    1503
     M2    1964
     M3     682
     M4     367
     M5      24
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4560


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.36 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.36 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.32 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.32 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.32 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.32 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.32 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.32 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.32 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.32 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2741.32 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7990 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 631 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 23 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4560.
Up-via summary (total 4560):

---------------
 Active       0
     M1    1503
     M2    1964
     M3     682
     M4     367
     M5      24
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4560


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.32 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.32 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.24 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.24 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.24 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.24 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:02, memory = 2741.24 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:03, memory = 2741.24 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:03, memory = 2741.24 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:03, memory = 2741.24 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2741.24 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7990 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 631 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 23 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4560.
Up-via summary (total 4560):

---------------
 Active       0
     M1    1503
     M2    1964
     M3     682
     M4     367
     M5      24
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4560


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.24 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.24 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.42 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.42 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.42 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.42 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.42 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.42 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.42 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.42 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2741.42 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7989 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 628 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 28 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4558.
Up-via summary (total 4558):

---------------
 Active       0
     M1    1503
     M2    1962
     M3     680
     M4     367
     M5      26
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4558


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.42 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2741.42 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.39 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.39 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.39 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.39 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 2741.39 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:02, memory = 2741.42 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:02, memory = 2741.42 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:02, memory = 2741.42 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2741.42 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7989 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 627 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 28 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4564.
Up-via summary (total 4564):

---------------
 Active       0
     M1    1503
     M2    1962
     M3     682
     M4     367
     M5      28
     M6      14
     M7       8
     M8       0
     M9       0
---------------
           4564


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 2741.42 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 2741.42 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:01, memory = 2741.43 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:01, memory = 2741.43 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 2741.43 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 2741.43 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 2741.43 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:02, memory = 2718.27 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:02, memory = 2718.27 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:02, memory = 2718.27 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        6
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2718.27 (MB), peak = 3243.74 (MB)
Total wire length = 17471 um.
Total wire length on LAYER M1 = 6 um.
Total wire length on LAYER M2 = 7989 um.
Total wire length on LAYER M3 = 7995 um.
Total wire length on LAYER M4 = 627 um.
Total wire length on LAYER M5 = 778 um.
Total wire length on LAYER M6 = 28 um.
Total wire length on LAYER M7 = 5 um.
Total wire length on LAYER M8 = 38 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4564.
Up-via summary (total 4564):

---------------
 Active       0
     M1    1503
     M2    1962
     M3     682
     M4     367
     M5      28
     M6      14
     M7       8
     M8       0
     M9       0
---------------
           4564


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 2718.27 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 2718.27 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:02, memory = 2718.37 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:02, memory = 2718.37 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:02, memory = 2718.37 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:02, memory = 2718.37 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 2718.37 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:03, memory = 2718.49 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:03, memory = 2718.49 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:03, memory = 2718.49 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer          M4     M5
EOL                  2      2
Metal Spacing        0      5
Short                0      1
eolKeepOut           6      1
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2718.49 (MB), peak = 3243.74 (MB)
Total wire length = 17454 um.
Total wire length on LAYER M1 = 4 um.
Total wire length on LAYER M2 = 7889 um.
Total wire length on LAYER M3 = 7979 um.
Total wire length on LAYER M4 = 700 um.
Total wire length on LAYER M5 = 782 um.
Total wire length on LAYER M6 = 60 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 32 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4559.
Up-via summary (total 4559):

---------------
 Active       0
     M1    1469
     M2    1884
     M3     745
     M4     387
     M5      52
     M6      14
     M7       8
     M8       0
     M9       0
---------------
           4559


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 2718.49 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 2718.49 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 2718.49 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 2718.49 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 2718.49 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 2718.49 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 2718.49 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 2738.61 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 2738.61 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 2738.61 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        4
Short                2
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2738.61 (MB), peak = 3243.74 (MB)
Total wire length = 17453 um.
Total wire length on LAYER M1 = 4 um.
Total wire length on LAYER M2 = 7888 um.
Total wire length on LAYER M3 = 7979 um.
Total wire length on LAYER M4 = 700 um.
Total wire length on LAYER M5 = 782 um.
Total wire length on LAYER M6 = 60 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 32 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4551.
Up-via summary (total 4551):

---------------
 Active       0
     M1    1471
     M2    1882
     M3     741
     M4     385
     M5      52
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4551


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2738.61 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2738.61 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:01, memory = 2738.70 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 2738.70 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:01, memory = 2738.70 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
Short                2
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2738.70 (MB), peak = 3243.74 (MB)
Total wire length = 17453 um.
Total wire length on LAYER M1 = 4 um.
Total wire length on LAYER M2 = 7889 um.
Total wire length on LAYER M3 = 7979 um.
Total wire length on LAYER M4 = 700 um.
Total wire length on LAYER M5 = 782 um.
Total wire length on LAYER M6 = 60 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 32 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4551.
Up-via summary (total 4551):

---------------
 Active       0
     M1    1471
     M2    1882
     M3     741
     M4     385
     M5      52
     M6      12
     M7       8
     M8       0
     M9       0
---------------
           4551


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2738.70 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2738.70 (MB), peak = 3243.74 (MB)
Total wire length = 17453 um.
Total wire length on LAYER M1 = 4 um.
Total wire length on LAYER M2 = 7888 um.
Total wire length on LAYER M3 = 7979 um.
Total wire length on LAYER M4 = 701 um.
Total wire length on LAYER M5 = 782 um.
Total wire length on LAYER M6 = 60 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 32 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4545.
Up-via summary (total 4545):

---------------
 Active       0
     M1    1471
     M2    1880
     M3     741
     M4     385
     M5      50
     M6      10
     M7       8
     M8       0
     M9       0
---------------
           4545


[INFO DRT-0198] Complete detail routing.
Total wire length = 17453 um.
Total wire length on LAYER M1 = 4 um.
Total wire length on LAYER M2 = 7888 um.
Total wire length on LAYER M3 = 7979 um.
Total wire length on LAYER M4 = 701 um.
Total wire length on LAYER M5 = 782 um.
Total wire length on LAYER M6 = 60 um.
Total wire length on LAYER M7 = 4 um.
Total wire length on LAYER M8 = 32 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 4545.
Up-via summary (total 4545):

---------------
 Active       0
     M1    1471
     M2    1880
     M3     741
     M4     385
     M5      50
     M6      10
     M7       8
     M8       0
     M9       0
---------------
           4545


[INFO DRT-0267] cpu time = 00:17:52, elapsed time = 00:03:00, memory = 2738.70 (MB), peak = 3243.74 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 3:10.88[h:]min:sec. CPU time: user 1059.61 sys 53.64 (583%). Peak memory: 3321592KB.
Running fillcell.tcl, stage 5_3_fillcell
[WARNING STA-0450] virtual clock clk can not be propagated.
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 288719 filler instances.
Elapsed time: 0:04.66[h:]min:sec. CPU time: user 4.01 sys 0.57 (98%). Peak memory: 1264936KB.
cp ./results/asap7/riscv_v_permutation_ALU/base/5_3_fillcell.odb ./results/asap7/riscv_v_permutation_ALU/base/5_route.odb
cp ./results/asap7/riscv_v_permutation_ALU/base/4_cts.sdc ./results/asap7/riscv_v_permutation_ALU/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_permutation_ALU/base/5_route.odb ./results/asap7/riscv_v_permutation_ALU/base/6_1_fill.odb
Elapsed time: 0:02.16[h:]min:sec. CPU time: user 1.80 sys 0.27 (95%). Peak memory: 359272KB.
cp ./results/asap7/riscv_v_permutation_ALU/base/5_route.sdc ./results/asap7/riscv_v_permutation_ALU/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
[WARNING STA-0450] virtual clock clk can not be propagated.
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_permutation_ALU (max_merge_res 50.0) ...
[INFO RCX-0040] Final 3749 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_permutation_ALU ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 5% of 68128 wires extracted
[INFO RCX-0442] 16% of 68128 wires extracted
[INFO RCX-0442] 27% of 68128 wires extracted
[INFO RCX-0442] 39% of 68128 wires extracted
[INFO RCX-0442] 50% of 68128 wires extracted
[INFO RCX-0442] 62% of 68128 wires extracted
[INFO RCX-0442] 73% of 68128 wires extracted
[INFO RCX-0442] 97% of 68128 wires extracted
[INFO RCX-0442] 100% of 68128 wires extracted
[INFO RCX-0045] Extract 913 nets, 4513 rsegs, 4513 caps, 4727 ccs
[INFO RCX-0443] 913 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.70e-01 V
Average voltage  : 7.70e-01 V
Average IR drop  : 2.76e-05 V
Worstcase IR drop: 2.53e-04 V
Percentage drop  : 0.03 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 2.39e-04 V
Average voltage  : 2.77e-05 V
Average IR drop  : 2.77e-05 V
Worstcase IR drop: 2.39e-04 V
Percentage drop  : 0.03 %
######################################
Cell type report:                       Count       Area
  Fill cell                            288719   89575.39
  Tap cell                               8892     259.29
  Buffer                                   16       1.87
  Timing Repair Buffer                    393      46.86
  Multi-Input combinational cell          172      17.60
  Total                                298192   89901.01
Report metrics stage 6, finish...
No registers in design

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 326 u^2 0% utilization.
Elapsed time: 4:29.11[h:]min:sec. CPU time: user 265.89 sys 2.78 (99%). Peak memory: 4419432KB.
cp ./results/asap7/riscv_v_permutation_ALU/base/5_route.sdc ./results/asap7/riscv_v_permutation_ALU/base/6_final.sdc
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_permutation_ALU \
        -rd in_def=./results/asap7/riscv_v_permutation_ALU/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_permutation_ALU/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_permutation_ALU/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_permutation_ALU/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v_permutation_ALU'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_permutation_ALU/base/6_1_merged.gds'
Elapsed time: 0:04.85[h:]min:sec. CPU time: user 4.52 sys 0.33 (99%). Peak memory: 912092KB.
cp results/asap7/riscv_v_permutation_ALU/base/6_1_merged.gds results/asap7/riscv_v_permutation_ALU/base/6_final.gds
./logs/asap7/riscv_v_permutation_ALU/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    2            136
1_1_yosys_canonicalize                       0             83
1_1_yosys_hier_report                        0             12
2_1_floorplan                                1            210
2_2_floorplan_io                             1            208
2_3_floorplan_tdms                           0             97
2_4_floorplan_macro                          1            206
2_5_floorplan_tapcell                        1            210
2_6_floorplan_pdn                            3            240
3_1_place_gp_skip_io                       115            473
3_2_place_iop                                1            228
3_3_place_gp                                15           1282
3_4_place_resized                            2            485
3_5_place_dp                                 3           1102
4_1_cts                                      4           1406
5_1_grt                                      8           1945
5_2_route                                  190           3243
5_3_fillcell                                 4           1235
6_1_fill                                     2            350
6_1_merge                                    4            890
6_report                                   269           4315
Total                                      626           4315
