Return-Path: <devicetree+bounces-147073-lists+devicetree=lfdr.de@vger.kernel.org>
X-Original-To: lists+devicetree@lfdr.de
Delivered-To: lists+devicetree@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249])
	by mail.lfdr.de (Postfix) with ESMTPS id 1F746A3731F
	for <lists+devicetree@lfdr.de>; Sun, 16 Feb 2025 10:29:01 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id 10CD91885D2F
	for <lists+devicetree@lfdr.de>; Sun, 16 Feb 2025 09:28:55 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 7027D1885B4;
	Sun, 16 Feb 2025 09:28:45 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=testtoast.com header.i=@testtoast.com header.b="TnS4ZvGc";
	dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="b9Kzmkmn"
X-Original-To: devicetree@vger.kernel.org
Received: from fhigh-b6-smtp.messagingengine.com (fhigh-b6-smtp.messagingengine.com [202.12.124.157])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id A2AEC188591
	for <devicetree@vger.kernel.org>; Sun, 16 Feb 2025 09:28:43 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=202.12.124.157
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1739698125; cv=none; b=mTpNGDSCqcrAFMa9S+H1cxncnqUKIH5SY+RMmsiMuRu+vUlvHnmtEH0emEarMlxswtAvM++p/zwIkFW2QNUc0ULO3WtHqf3JR4onFPQKiHB8QeiIeQ3rSKHs5ZTMWXOs90QaJNPmBReGDaiT8v34qOxzlE40L7+3RiRJpIY+OSI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1739698125; c=relaxed/simple;
	bh=xIn4c5pxELa9RHdYbdWJuhQc13mlDE+9zSOlsEPSchc=;
	h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=uzMcFtlwb+Cm7AnEqBZbMHsTcp0u/W++lL38sbPJ9kROE12olehvr9+m4SmvMw56Zgf8TuFYPYUgJtfzemN6Dq2xyuFOB4eq5DtytxghCMdDpe8ePhe/tfQXnDKI90NbUk0OavGJCUPXnmcmIfAYH4rYz/a9otf5NBMcmyfJoW8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=testtoast.com; spf=pass smtp.mailfrom=testtoast.com; dkim=pass (2048-bit key) header.d=testtoast.com header.i=@testtoast.com header.b=TnS4ZvGc; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=b9Kzmkmn; arc=none smtp.client-ip=202.12.124.157
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=testtoast.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=testtoast.com
Received: from phl-compute-12.internal (phl-compute-12.phl.internal [10.202.2.52])
	by mailfhigh.stl.internal (Postfix) with ESMTP id 71B472540111;
	Sun, 16 Feb 2025 04:28:42 -0500 (EST)
Received: from phl-mailfrontend-01 ([10.202.2.162])
  by phl-compute-12.internal (MEProxy); Sun, 16 Feb 2025 04:28:42 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=testtoast.com;
	 h=cc:cc:content-transfer-encoding:content-type:date:date:from
	:from:in-reply-to:message-id:mime-version:reply-to:subject
	:subject:to:to; s=fm3; t=1739698122; x=1739784522; bh=9vWrxkdJO0
	dfpBjkfIgsKAeydLi/izf9pI2P/yUQt9k=; b=TnS4ZvGcjmNcHcThPob+4lkFfs
	Ok8ynTUxDnN+HKzgPRPEALIFzPn98SqEAHWPRZpBhFPV/P/KY7+mu+QNSygKU5V5
	6afaY7ehh+bu1MmL6reNHPWIIt/WNAzMZc6u7RTNFSUhORBPqwdDiecaTm5JbVVQ
	/8HIwFaKdQcyzpCGlA/izjikJ1n59pLhe7/C4seme+Xyh1e1vehIavh0arz9qQN/
	oGoHkb9yjQy6nI2nKWj+OsSpYl6Xp2FPAvnpu6ABFDztTws4VtMNek1Vl2eH5FqA
	FIo7Pd1Oi0PkLl6s5ZvyTivWsJ5TqyVeDRhQcb+Yx9rWjUGI0LUhWkwRdxVA==
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=
	messagingengine.com; h=cc:cc:content-transfer-encoding
	:content-type:date:date:feedback-id:feedback-id:from:from
	:in-reply-to:message-id:mime-version:reply-to:subject:subject:to
	:to:x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s=fm3; t=
	1739698122; x=1739784522; bh=9vWrxkdJO0dfpBjkfIgsKAeydLi/izf9pI2
	P/yUQt9k=; b=b9KzmkmnUxRhqTAddNUkXycFSIsxBGbkytbKxvW61xgMPuA6Mgt
	CRTZx+0d5PTKtqw4elLVDU5zJUqk5Jw8z+HnyQiYh6ljZXDvaGBF+ZTr6Yo6xt5o
	m29QQbfWTCtpYEskA2lPBTsCOe+D97CItXm2fdo+whPasDLPcVnO0VxUWwRoqkFG
	+svztD9BU1dhmo8HDjnSAGF035ImxISC9PNCTmoW6/GNt3LoSZ8veE26Nr/D8nPl
	QuxAsA8m+LbL/qiBh6AuzIlCjU9HxgTLvo9p9g6UZHJaoRqjTdqdUN4Cswq0Zy+8
	dO+wvUvdL5HEzrSbR9bET/pLHk1COZzJDFQ==
X-ME-Sender: <xms:ya-xZxUytV8M8nzwIDu6_sTNrxiL-1IABXlRKKmVmqGr14Pz-uDPSQ>
    <xme:ya-xZxlNdzS5cFoDzfZ1YLMGX6CrDDy-zJPG4FDlDL48doZ9EQn2RF4wf3vMeukds
    GeA5vt7ZgeWvDeLyA>
X-ME-Received: <xmr:ya-xZ9ahfD4cG_NyG-HunaPVOLRZEvBgHRkhn-gpupYDV8HPT6e0zaX0lE-Dq6nOIgFBpkFrY4G2e4GnZH2kGRaX9XparWb_qWXFdJ6xfvxv>
X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeefvddrtddtgdehhedutdcutefuodetggdotefrod
    ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpggftfghnshhusghstghrihgsvgdp
    uffrtefokffrpgfnqfghnecuuegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivg
    hnthhsucdlqddutddtmdenucfjughrpefhvfevufffkffoggfgsedtkeertdertddtnecu
    hfhrohhmpefthigrnhcuhggrlhhklhhinhcuoehrhigrnhesthgvshhtthhorghsthdrtg
    homheqnecuggftrfgrthhtvghrnhepfeejjefhjefhgfeitdellefhueekfeetueektdej
    vdeuueegudehudffkeevudeunecuffhomhgrihhnpehkvghrnhgvlhdrohhrghenucevlh
    hushhtvghrufhiiigvpedtnecurfgrrhgrmhepmhgrihhlfhhrohhmpehrhigrnhesthgv
    shhtthhorghsthdrtghomhdpnhgspghrtghpthhtohepudegpdhmohguvgepshhmthhpoh
    huthdprhgtphhtthhopehrohgshheskhgvrhhnvghlrdhorhhgpdhrtghpthhtohepkhhr
    iihkodgutheskhgvrhhnvghlrdhorhhgpdhrtghpthhtoheptghonhhorhdoughtsehkvg
    hrnhgvlhdrohhrghdprhgtphhtthhopeifvghnshestghsihgvrdhorhhgpdhrtghpthht
    ohepjhgvrhhnvghjrdhskhhrrggsvggtsehgmhgrihhlrdgtohhmpdhrtghpthhtohepsh
    grmhhuvghlsehshhholhhlrghnugdrohhrghdprhgtphhtthhopegrnhgurhgvrdhprhii
    hiifrghrrgesrghrmhdrtghomhdprhgtphhtthhopehmrggtrhhorghlphhhrgekvdesgh
    hmrghilhdrtghomhdprhgtphhtthhopehkihhkuhgthhgrnhelkeesghhmrghilhdrtgho
    mh
X-ME-Proxy: <xmx:ya-xZ0WYop4DZMjFYPiDdruPnDaHqMVpPZKjWVNjdMw4pnbex0ZVFw>
    <xmx:ya-xZ7mX6BFiKxwlRvgG0Y6_YtzqAjR6C7jjwMqcxKugWqAmlmR2-g>
    <xmx:ya-xZxdsy2VWkCiwH_DUoaVtx4sAGzQDXveBjS-Gq5yjt4rYmW_Q8Q>
    <xmx:ya-xZ1FBiySdoogsmZLAs6oQ9VOpHXcWGXM9qYtH7nP6uXkzd6LCNw>
    <xmx:yq-xZw8ruD8YetD0qr29I-XT4-556R4xw5hnnd82dwNl5OKUbFOeYKxw>
Feedback-ID: idc0145fc:Fastmail
Received: by mail.messagingengine.com (Postfix) with ESMTPA; Sun,
 16 Feb 2025 04:28:37 -0500 (EST)
From: Ryan Walklin <ryan@testtoast.com>
To: Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Chen-Yu Tsai <wens@csie.org>,
	Jernej Skrabec <jernej.skrabec@gmail.com>,
	Samuel Holland <samuel@sholland.org>
Cc: Andre Przywara <andre.przywara@arm.com>,
	Chris Morgan <macroalpha82@gmail.com>,
	Hironori KIKUCHI <kikuchan98@gmail.com>,
	Philippe Simons <simons.philippe@gmail.com>,
	linux-sunxi@lists.linux.dev,
	devicetree@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	Ryan Walklin <ryan@testtoast.com>
Subject: [PATCH 0/8] arm64: dts: allwinner: h616: add LCD timing controller and display engine support
Date: Sun, 16 Feb 2025 22:27:07 +1300
Message-ID: <20250216092827.15444-1-ryan@testtoast.com>
X-Mailer: git-send-email 2.48.1
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

The H616 series of SoCs has an LCD timing controller as part of its display pipeline, capable of outputting to an LCD display, as well as HDMI and (depending on the SoC) composite TV signals. The pins are not exposed on all die variants, but the H700 variant is exposes RGB and LVDS pins. Building on the DE33 display engine patches on the list (https://lore.kernel.org/linux-sunxi/20250216085432.6373-2-ryan@testtoast.com), this patch series:

- adds the required device tree configuration for the display pipeline to the H616 (bus, display engine, mixer and timing controller)
- adds a quirk to the sun4i TCON driver for the Allwinner R40 (compatible with the H616/H618/H700/T507)
- describes the H616 RGB and LVDS GPIO pins
- adds the required pipeline endpoints to the device tree for the Anbernic RG35XX devices featuring this SoC
- adds LCD panel description, and required power supply configuration for the panel, backlight and GPIO pins for the RG35XX

Thanks to Jernej Skrabec for the initial out-of-tree patch for the T507.

Regards,

Ryan

Jernej Skrabec (4):
  arm64: dts: allwinner: h616: add display engine, bus and mixer nodes
  drm/sun4i: tcon: Add support for R40 LCD
  arm64: dts: allwinner: h616: Add TCON nodes to H616 DTSI
  arm64: dts: allwinner: h616: add LCD, LVDS and PWM pins

Ryan Walklin (4):
  bus: sun50i: add DE33 compatible string to the DE2 bus driver
  dt-bindings: allwinner: Add TCON_TOP and TCON_LCD clock/reset defines
  arm64: dts: allwinner: rg35xx: Enable LCD output
  arm64: dts: allwinner: rg35xx: Add GPIO backlight control

 .../arm64/boot/dts/allwinner/sun50i-h616.dtsi | 221 ++++++++++++++++++
 .../sun50i-h700-anbernic-rg35xx-2024.dts      |  64 +++++
 drivers/bus/sun50i-de2.c                      |   1 +
 drivers/gpu/drm/sun4i/sun4i_tcon.c            |   9 +
 include/dt-bindings/clock/sun8i-tcon-top.h    |   2 +
 5 files changed, 297 insertions(+)

-- 
2.48.1


