

================================================================
== Vitis HLS Report for 'count_appearances_Pipeline_APPEARANCES'
================================================================
* Date:           Sun May 29 12:57:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        estimation_mvp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPEARANCES  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     86|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     91|    -|
|Register         |        -|   -|     69|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     69|    177|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_148_p2                 |         +|   0|  0|  12|          11|           1|
    |count_1_fu_198_p2                  |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_142_p2                |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln32_fu_168_p2                |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  86|          68|          29|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_sig_allocacmp_count_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_count_load_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1           |   9|          2|   11|         22|
    |count_fu_64                    |  14|          3|   32|         96|
    |gmem_blk_n_R                   |   9|          2|    1|          2|
    |i_fu_60                        |   9|          2|   11|         22|
    |prev_1_fu_56                   |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  91|         20|  129|        322|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |count_fu_64                       |  32|   0|   32|          0|
    |i_fu_60                           |  11|   0|   11|          0|
    |icmp_ln28_reg_247                 |   1|   0|    1|          0|
    |icmp_ln28_reg_247_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln32_reg_258                 |   1|   0|    1|          0|
    |prev_1_fu_56                      |   8|   0|    8|          0|
    |prev_2_reg_251                    |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  69|   0|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_APPEARANCES|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_APPEARANCES|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_APPEARANCES|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_APPEARANCES|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_APPEARANCES|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_APPEARANCES|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WDATA      |  out|    8|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RDATA      |   in|    8|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|   11|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                    gmem|       pointer|
|prev                  |   in|    8|     ap_none|                                    prev|        scalar|
|input_r               |   in|   32|     ap_none|                                 input_r|        scalar|
|appearances_address0  |  out|    8|   ap_memory|                             appearances|         array|
|appearances_ce0       |  out|    1|   ap_memory|                             appearances|         array|
|appearances_we0       |  out|    1|   ap_memory|                             appearances|         array|
|appearances_d0        |  out|   32|   ap_memory|                             appearances|         array|
|appearances_address1  |  out|    8|   ap_memory|                             appearances|         array|
|appearances_ce1       |  out|    1|   ap_memory|                             appearances|         array|
|appearances_q1        |   in|   32|   ap_memory|                             appearances|         array|
|prev_1_out            |  out|    8|      ap_vld|                              prev_1_out|       pointer|
|prev_1_out_ap_vld     |  out|    1|      ap_vld|                              prev_1_out|       pointer|
|count_out             |  out|   32|      ap_vld|                               count_out|       pointer|
|count_out_ap_vld      |  out|    1|      ap_vld|                               count_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%prev_1 = alloca i32 1"   --->   Operation 7 'alloca' 'prev_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 9 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r"   --->   Operation 11 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%prev_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %prev"   --->   Operation 12 'read' 'prev_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %count"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %prev_read, i8 %prev_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [byte_count_mvp.cpp:28]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.88ns)   --->   "%icmp_ln28 = icmp_eq  i11 %i_1, i11 1024" [byte_count_mvp.cpp:28]   --->   Operation 18 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.63ns)   --->   "%add_ln28 = add i11 %i_1, i11 1" [byte_count_mvp.cpp:28]   --->   Operation 19 'add' 'add_ln28' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body6.split, void %for.end18.exitStub" [byte_count_mvp.cpp:28]   --->   Operation 20 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln28 = store i11 %add_ln28, i11 %i" [byte_count_mvp.cpp:28]   --->   Operation 21 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i32 %input_read" [byte_count_mvp.cpp:26]   --->   Operation 22 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%prev_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i32 %gmem_addr" [byte_count_mvp.cpp:30]   --->   Operation 24 'read' 'prev_2' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%prev_1_load_1 = load i8 %prev_1" [byte_count_mvp.cpp:32]   --->   Operation 25 'load' 'prev_1_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [byte_count_mvp.cpp:29]   --->   Operation 26 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [byte_count_mvp.cpp:25]   --->   Operation 27 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp_eq  i8 %prev_2, i8 %prev_1_load_1" [byte_count_mvp.cpp:32]   --->   Operation 28 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %if.else, void %for.inc16" [byte_count_mvp.cpp:32]   --->   Operation 29 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%count_load_1 = load i32 %count" [byte_count_mvp.cpp:35]   --->   Operation 30 'load' 'count_load_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i8 %prev_1_load_1" [byte_count_mvp.cpp:35]   --->   Operation 31 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%appearances_addr = getelementptr i32 %appearances, i32 0, i32 %zext_ln35" [byte_count_mvp.cpp:35]   --->   Operation 32 'getelementptr' 'appearances_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %count_load_1, i8 %appearances_addr" [byte_count_mvp.cpp:35]   --->   Operation 33 'store' 'store_ln35' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %prev_2" [byte_count_mvp.cpp:36]   --->   Operation 34 'zext' 'zext_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%appearances_addr_256 = getelementptr i32 %appearances, i32 0, i32 %zext_ln36" [byte_count_mvp.cpp:36]   --->   Operation 35 'getelementptr' 'appearances_addr_256' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%appearances_load = load i8 %appearances_addr_256" [byte_count_mvp.cpp:36]   --->   Operation 36 'load' 'appearances_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln28 = store i8 %prev_2, i8 %prev_1" [byte_count_mvp.cpp:28]   --->   Operation 37 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%prev_1_load = load i8 %prev_1"   --->   Operation 45 'load' 'prev_1_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%count_load = load i32 %count"   --->   Operation 46 'load' 'count_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %prev_1_out, i8 %prev_1_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %count_out, i32 %count_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 38 [1/2] (3.25ns)   --->   "%appearances_load = load i8 %appearances_addr_256" [byte_count_mvp.cpp:36]   --->   Operation 38 'load' 'appearances_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 39 [1/1] (1.70ns)   --->   "%store_ln36 = store i32 %appearances_load, i32 %count" [byte_count_mvp.cpp:36]   --->   Operation 39 'store' 'store_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.70>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%count_load_2 = load i32 %count" [byte_count_mvp.cpp:25]   --->   Operation 41 'load' 'count_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.55ns)   --->   "%count_1 = add i32 %count_load_2, i32 1" [byte_count_mvp.cpp:25]   --->   Operation 42 'add' 'count_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.70ns)   --->   "%store_ln28 = store i32 %count_1, i32 %count" [byte_count_mvp.cpp:28]   --->   Operation 43 'store' 'store_ln28' <Predicate = true> <Delay = 1.70>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body6" [byte_count_mvp.cpp:28]   --->   Operation 44 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prev]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ appearances]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ prev_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prev_1               (alloca           ) [ 01110]
i                    (alloca           ) [ 01000]
count                (alloca           ) [ 01111]
specinterface_ln0    (specinterface    ) [ 00000]
input_read           (read             ) [ 01100]
prev_read            (read             ) [ 00000]
store_ln0            (store            ) [ 00000]
store_ln0            (store            ) [ 00000]
store_ln0            (store            ) [ 00000]
br_ln0               (br               ) [ 00000]
i_1                  (load             ) [ 00000]
icmp_ln28            (icmp             ) [ 01110]
add_ln28             (add              ) [ 00000]
br_ln28              (br               ) [ 00000]
store_ln28           (store            ) [ 00000]
gmem_addr            (getelementptr    ) [ 00000]
empty                (speclooptripcount) [ 00000]
prev_2               (read             ) [ 01010]
prev_1_load_1        (load             ) [ 00000]
specpipeline_ln29    (specpipeline     ) [ 00000]
specloopname_ln25    (specloopname     ) [ 00000]
icmp_ln32            (icmp             ) [ 01011]
br_ln32              (br               ) [ 00000]
count_load_1         (load             ) [ 00000]
zext_ln35            (zext             ) [ 00000]
appearances_addr     (getelementptr    ) [ 00000]
store_ln35           (store            ) [ 00000]
zext_ln36            (zext             ) [ 00000]
appearances_addr_256 (getelementptr    ) [ 01001]
store_ln28           (store            ) [ 00000]
appearances_load     (load             ) [ 00000]
store_ln36           (store            ) [ 00000]
br_ln0               (br               ) [ 00000]
count_load_2         (load             ) [ 00000]
count_1              (add              ) [ 00000]
store_ln28           (store            ) [ 00000]
br_ln28              (br               ) [ 00000]
prev_1_load          (load             ) [ 00000]
count_load           (load             ) [ 00000]
write_ln0            (write            ) [ 00000]
write_ln0            (write            ) [ 00000]
ret_ln0              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prev">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="appearances">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="appearances"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prev_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="count_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="prev_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prev_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="count_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="prev_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prev_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="prev_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prev_2/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln0_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="appearances_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="appearances_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln35/3 appearances_load/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="appearances_addr_256_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="appearances_addr_256/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="11" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_1_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln28_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="11" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln28_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln28_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="11" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="gmem_addr_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="prev_1_load_1_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="2"/>
<pin id="167" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_1_load_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln32_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="count_load_1_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln35_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln36_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln28_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="0" index="1" bw="8" slack="2"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln36_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="3"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="count_load_2_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="3"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load_2/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="count_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln28_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="3"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="prev_1_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2"/>
<pin id="211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_1_load/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="count_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="prev_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="prev_1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="232" class="1005" name="count_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="242" class="1005" name="input_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="icmp_ln28_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="251" class="1005" name="prev_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln32_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="262" class="1005" name="appearances_addr_256_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="appearances_addr_256 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="74" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="159" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="180"><net_src comp="165" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="194"><net_src comp="106" pin="7"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="220"><net_src comp="56" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="228"><net_src comp="60" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="235"><net_src comp="64" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="245"><net_src comp="68" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="250"><net_src comp="142" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="80" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="261"><net_src comp="168" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="112" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="106" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: appearances | {3 }
	Port: prev_1_out | {3 }
	Port: count_out | {3 }
 - Input state : 
	Port: count_appearances_Pipeline_APPEARANCES : prev | {1 }
	Port: count_appearances_Pipeline_APPEARANCES : gmem | {2 }
	Port: count_appearances_Pipeline_APPEARANCES : input_r | {1 }
	Port: count_appearances_Pipeline_APPEARANCES : appearances | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln28 : 2
		add_ln28 : 2
		br_ln28 : 3
		store_ln28 : 3
	State 2
		prev_2 : 1
	State 3
		icmp_ln32 : 1
		br_ln32 : 2
		zext_ln35 : 1
		appearances_addr : 2
		store_ln35 : 3
		appearances_addr_256 : 1
		appearances_load : 2
		write_ln0 : 1
		write_ln0 : 1
	State 4
		store_ln36 : 1
		count_1 : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln28_fu_148    |    0    |    12   |
|          |     count_1_fu_198    |    0    |    39   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln28_fu_142   |    0    |    11   |
|          |    icmp_ln32_fu_168   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          | input_read_read_fu_68 |    0    |    0    |
|   read   |  prev_read_read_fu_74 |    0    |    0    |
|          |   prev_2_read_fu_80   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_85 |    0    |    0    |
|          | write_ln0_write_fu_92 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln35_fu_177   |    0    |    0    |
|          |    zext_ln36_fu_182   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    73   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|appearances_addr_256_reg_262|    8   |
|        count_reg_232       |   32   |
|          i_reg_225         |   11   |
|      icmp_ln28_reg_247     |    1   |
|      icmp_ln32_reg_258     |    1   |
|     input_read_reg_242     |   32   |
|       prev_1_reg_217       |    8   |
|       prev_2_reg_251       |    8   |
+----------------------------+--------+
|            Total           |   101  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   101  |   82   |
+-----------+--------+--------+--------+
