{
  "Top": "dev_digits_classify",
  "RtlTop": "dev_digits_classify",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "323925",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dev_digits_classify",
    "Version": "1.0",
    "DisplayName": "Dev_digits_classify",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/dev_digits.cpp"],
    "Vhdl": [
      "impl\/vhdl\/convolve.vhd",
      "impl\/vhdl\/convolve_biases_cbkb.vhd",
      "impl\/vhdl\/convolve_weights_cud.vhd",
      "impl\/vhdl\/densifyto64.vhd",
      "impl\/vhdl\/densifyto64_biasefYi.vhd",
      "impl\/vhdl\/densifyto64_weighg8j.vhd",
      "impl\/vhdl\/dev_digits_classidEe.vhd",
      "impl\/vhdl\/dev_digits_classieOg.vhd",
      "impl\/vhdl\/dev_digits_classify_a_s_axi.vhd",
      "impl\/vhdl\/dev_digits_classihbi.vhd",
      "impl\/vhdl\/dev_digits_classiibs.vhd",
      "impl\/vhdl\/dev_digits_classijbC.vhd",
      "impl\/vhdl\/dev_digits_classikbM.vhd",
      "impl\/vhdl\/dev_digits_classilbW.vhd",
      "impl\/vhdl\/dev_digits_classimb6.vhd",
      "impl\/vhdl\/dev_digits_classincg.vhd",
      "impl\/vhdl\/dev_digits_classiocq.vhd",
      "impl\/vhdl\/dev_digits_classipcA.vhd",
      "impl\/vhdl\/dev_digits_classiqcK.vhd",
      "impl\/vhdl\/dev_digits_classify.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/convolve.v",
      "impl\/verilog\/convolve_biases_cbkb.v",
      "impl\/verilog\/convolve_biases_cbkb_rom.dat",
      "impl\/verilog\/convolve_weights_cud.v",
      "impl\/verilog\/convolve_weights_cud_rom.dat",
      "impl\/verilog\/densifyto64.v",
      "impl\/verilog\/densifyto64_biasefYi.v",
      "impl\/verilog\/densifyto64_biasefYi_rom.dat",
      "impl\/verilog\/densifyto64_weighg8j.v",
      "impl\/verilog\/densifyto64_weighg8j_rom.dat",
      "impl\/verilog\/dev_digits_classidEe.v",
      "impl\/verilog\/dev_digits_classieOg.v",
      "impl\/verilog\/dev_digits_classify_a_s_axi.v",
      "impl\/verilog\/dev_digits_classihbi.v",
      "impl\/verilog\/dev_digits_classiibs.v",
      "impl\/verilog\/dev_digits_classiibs_rom.dat",
      "impl\/verilog\/dev_digits_classijbC.v",
      "impl\/verilog\/dev_digits_classijbC_rom.dat",
      "impl\/verilog\/dev_digits_classikbM.v",
      "impl\/verilog\/dev_digits_classilbW.v",
      "impl\/verilog\/dev_digits_classimb6.v",
      "impl\/verilog\/dev_digits_classincg.v",
      "impl\/verilog\/dev_digits_classiocq.v",
      "impl\/verilog\/dev_digits_classipcA.v",
      "impl\/verilog\/dev_digits_classiqcK.v",
      "impl\/verilog\/dev_digits_classify.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dev_digits_classify_v1_0\/data\/dev_digits_classify.mdd",
      "impl\/misc\/drivers\/dev_digits_classify_v1_0\/data\/dev_digits_classify.tcl",
      "impl\/misc\/drivers\/dev_digits_classify_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dev_digits_classify_v1_0\/src\/xdev_digits_classify.c",
      "impl\/misc\/drivers\/dev_digits_classify_v1_0\/src\/xdev_digits_classify.h",
      "impl\/misc\/drivers\/dev_digits_classify_v1_0\/src\/xdev_digits_classify_hw.h",
      "impl\/misc\/drivers\/dev_digits_classify_v1_0\/src\/xdev_digits_classify_linux.c",
      "impl\/misc\/drivers\/dev_digits_classify_v1_0\/src\/xdev_digits_classify_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dev_digits_classify_ap_fexp_7_full_dsp_32_ip.tcl",
      "impl\/misc\/dev_digits_classify_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/dev_digits_classify_ap_uitofp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "dev_digits_classify_ap_fexp_7_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dev_digits_classify_ap_fexp_7_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dev_digits_classify_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dev_digits_classify_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dev_digits_classify_ap_uitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dev_digits_classify_ap_uitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_a",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_a": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_a",
      "param_prefix": "C_S_AXI_A",
      "addr_bits": "13",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "input_V {base_address 2048 range 2048} softmax_out_V {base_address 4096 range 32}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "13"
        },
        "WDATA": {
          "Type": "real fixed signed 8",
          "Width": "9"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "13"
        },
        "RDATA": {
          "Type": "real fixed signed 8",
          "Width": "9"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "13",
        "AWADDR": "13",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_a_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_a_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_a_AWADDR": {
      "dir": "in",
      "width": "13"
    },
    "s_axi_a_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_a_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_a_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_a_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_a_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_a_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_a_ARADDR": {
      "dir": "in",
      "width": "13"
    },
    "s_axi_a_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_a_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_a_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_a_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_a_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_a_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_a_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "input_V": {
      "interfaceRef": "s_axi_a",
      "dir": "in",
      "offset": "2048",
      "statusOffset": "NA",
      "Object": "a"
    },
    "softmax_out_V": {
      "interfaceRef": "s_axi_a",
      "dir": "out",
      "offset": "4096",
      "statusOffset": "NA",
      "Object": "a",
      "firstOutLatency": "31"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_a",
      "dir": "in",
      "offset": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dev_digits_classify",
      "Instances": [
        {
          "ModuleName": "convolve",
          "InstanceName": "grp_convolve_fu_387"
        },
        {
          "ModuleName": "densifyto64",
          "InstanceName": "grp_densifyto64_fu_399"
        }
      ]
    },
    "Metrics": {
      "convolve": {
        "Latency": {
          "LatencyBest": "208958",
          "LatencyAvg": "225422",
          "LatencyWorst": "236398",
          "PipelineIIMin": "208958",
          "PipelineIIMax": "236398",
          "PipelineII": "208958 ~ 236398",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.677"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "7",
            "LatencyMin": "208957",
            "LatencyMax": "236397",
            "Latency": "208957 ~ 236397",
            "PipelineII": "",
            "PipelineDepthMin": "29851",
            "PipelineDepthMax": "33771",
            "PipelineDepth": "29851 ~ 33771",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "28",
                "LatencyMin": "29848",
                "LatencyMax": "33768",
                "Latency": "29848 ~ 33768",
                "PipelineII": "",
                "PipelineDepthMin": "1066",
                "PipelineDepthMax": "1206",
                "PipelineDepth": "1066 ~ 1206",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "28",
                    "LatencyMin": "1064",
                    "LatencyMax": "1204",
                    "Latency": "1064 ~ 1204",
                    "PipelineII": "",
                    "PipelineDepthMin": "38",
                    "PipelineDepthMax": "43",
                    "PipelineDepth": "38 ~ 43",
                    "Loops": [
                      {
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "5",
                        "Latency": "35",
                        "PipelineII": "",
                        "PipelineDepth": "7"
                      },
                      {
                        "Name": "Loop 1.1.1.2",
                        "TripCount": "4",
                        "Latency": "4",
                        "PipelineII": "",
                        "PipelineDepth": "1"
                      },
                      {
                        "Name": "Loop 1.1.1.3",
                        "TripCount": "4",
                        "Latency": "4",
                        "PipelineII": "",
                        "PipelineDepth": "1"
                      }
                    ]
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "1",
          "FF": "426",
          "LUT": "1677"
        }
      },
      "densifyto64": {
        "Latency": {
          "LatencyBest": "111048",
          "LatencyAvg": "111048",
          "LatencyWorst": "111048",
          "PipelineII": "111048",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.478"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "343",
            "Latency": "110789",
            "PipelineII": "",
            "PipelineDepth": "323",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "64",
                "Latency": "320",
                "PipelineII": "",
                "PipelineDepth": "5"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "18",
          "DSP48E": "1",
          "FF": "173",
          "LUT": "411"
        }
      },
      "dev_digits_classify": {
        "Latency": {
          "LatencyBest": "323925",
          "LatencyAvg": "340389",
          "LatencyWorst": "351365",
          "PipelineIIMin": "323926",
          "PipelineIIMax": "351366",
          "PipelineII": "323926 ~ 351366",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.677"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "20",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "64",
            "Latency": "3392",
            "PipelineII": "",
            "PipelineDepth": "53",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "10",
                "Latency": "50",
                "PipelineII": "",
                "PipelineDepth": "5"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "10",
            "Latency": "250",
            "PipelineII": "",
            "PipelineDepth": "25"
          },
          {
            "Name": "Loop 4",
            "TripCount": "10",
            "Latency": "250",
            "PipelineII": "",
            "PipelineDepth": "25"
          }
        ],
        "Area": {
          "BRAM_18K": "25",
          "DSP48E": "10",
          "FF": "2675",
          "LUT": "6835"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-05-15 22:09:47 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
