Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  6 03:08:48 2023
| Host         : DESKTOP-917RS0J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            4 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            5 |
| No           | No                    | Yes                    |              80 |           23 |
| No           | Yes                   | No                     |             166 |           23 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |             100 |           19 |
| Yes          | Yes                   | No                     |             140 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------------+------------------------------+------------------+----------------+
|          Clock Signal         |                    Enable Signal                    |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------------------+------------------------------+------------------+----------------+
| ~iSCLK                        | PmodJSTK_Int/SPI_Ctrl/SS_i_1_n_0                    | reset_IBUF                   |                1 |              2 |
|  display/DCLK                 |                                                     |                              |                1 |              4 |
|  pg/CLK                       |                                                     | reset_IBUF                   |                1 |              8 |
|  pg/CLK                       | gs/r_dig3                                           | reset_IBUF                   |                1 |              8 |
|  pg/CLK                       | gs/r_dig31                                          | reset_IBUF                   |                1 |              8 |
|  pg/CLK                       | gs/r_dig1                                           | reset_IBUF                   |                1 |              8 |
|  iSCLK                        | PmodJSTK_Int/SPI_Int/rSR                            | reset_IBUF                   |                1 |             16 |
| ~iSCLK                        | PmodJSTK_Int/SPI_Int/wSR_0                          | reset_IBUF                   |                3 |             16 |
|  clk_IBUF_BUFG                |                                                     |                              |                5 |             20 |
|  clk_IBUF_BUFG                | pg/y_pad_reg                                        | btReset/AR[0]                |                5 |             20 |
|  vga/h_count_next_reg[0]_0[0] |                                                     | btReset/AR[0]                |                6 |             20 |
|  vga/h_count_next_reg[0]_0[0] | vga/v_count_next_1                                  | btReset/AR[0]                |                5 |             20 |
|  display/DCLK                 |                                                     | reset_IBUF                   |                3 |             22 |
|  clk_IBUF_BUFG                | vga/h_count_next_reg[0]_0[0]                        |                              |                5 |             24 |
| ~iSCLK                        | PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[4] | reset_IBUF                   |                6 |             26 |
|  clk_IBUF_BUFG                |                                                     | display/clkCount[15]_i_1_n_0 |                4 |             30 |
|  clk_IBUF_BUFG                | vga/E[0]                                            | btReset/AR[0]                |                6 |             36 |
| ~iSCLK                        |                                                     | reset_IBUF                   |                7 |             42 |
|  clk_IBUF_BUFG                |                                                     | btReset/AR[0]                |               16 |             52 |
|  clk_IBUF_BUFG                |                                                     | reset_IBUF                   |                9 |             72 |
| ~iSCLK                        | PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1_n_0             | reset_IBUF                   |               12 |             80 |
+-------------------------------+-----------------------------------------------------+------------------------------+------------------+----------------+


