# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do counter_4bit_up_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is hyeok@HYEOK.
# vlib gate_work
# ** Warning: (vlib-34) Library already exists at "gate_work".
# Errors: 0, Warnings: 1
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work gate_work 
# Copying C:/altera/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {counter_4bit_up.vo}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 18:23:04 on Aug 19,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." counter_4bit_up.vo 
# -- Compiling module counter_4bit_up
# -- Compiling module hard_block
# 
# Top level modules:
# 	counter_4bit_up
# End time: 18:23:04 on Aug 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/altera/project/pro1 {C:/altera/project/pro1/counter_4bit_up_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 18:23:04 on Aug 19,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera/project/pro1" C:/altera/project/pro1/counter_4bit_up_tb.v 
# -- Compiling module counter_4bit_up_tb
# 
# Top level modules:
# 	counter_4bit_up_tb
# End time: 18:23:04 on Aug 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  counter_4bit_up_tb
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" counter_4bit_up_tb 
# Start time: 18:23:05 on Aug 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.counter_4bit_up_tb(fast)
# Loading work.counter_4bit_up(fast)
# Loading work.hard_block(fast)
# Loading cycloneive_ver.cycloneive_io_obuf(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast)
# Loading cycloneive_ver.cycloneive_clkctrl(fast)
# Loading cycloneive_ver.cycloneive_mux41(fast)
# Loading cycloneive_ver.cycloneive_ena_reg(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast__1)
# Loading altera_ver.dffeas(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__2)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__3)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__4)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__5)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__6)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__7)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__8)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__9)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (7) for port 'seg_out'. The port definition is at: counter_4bit_up.vo(35).
#    Time: 0 ps  Iteration: 0  Instance: /counter_4bit_up_tb/COUNTER_4 File: C:/altera/project/pro1/counter_4bit_up_tb.v Line: 9
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hyeok  Hostname: HYEOK  ProcessID: 2576
#           Attempting to use alternate WLF file "./wlft5hn5j4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5hn5j4
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
add wave -position end  sim:/counter_4bit_up_tb/COUNTER_4/\COUNT|qout 
run 200ns
run 100ns
run100ns
# invalid command name "run100ns"
run 100ns
run 100ns
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.counter_4bit_up_tb(fast)
# Loading work.counter_4bit_up(fast)
# Loading work.hard_block(fast)
# Loading cycloneive_ver.cycloneive_io_obuf(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast)
# Loading cycloneive_ver.cycloneive_clkctrl(fast)
# Loading cycloneive_ver.cycloneive_mux41(fast)
# Loading cycloneive_ver.cycloneive_ena_reg(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast__1)
# Loading altera_ver.dffeas(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__2)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__3)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__4)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__5)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__6)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__7)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__8)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__9)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__10)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (7) for port 'seg_out'. The port definition is at: counter_4bit_up.vo(35).
#    Time: 0 ps  Iteration: 0  Instance: /counter_4bit_up_tb/COUNTER_4 File: C:/altera/project/pro1/counter_4bit_up_tb.v Line: 9
run 200ns
# End time: 18:37:57 on Aug 19,2025, Elapsed time: 0:14:52
# Errors: 0, Warnings: 2
