Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 17 05:44:03 2024
| Host         : LAPTOP-7N4AO7HD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nibbler_timing_summary_routed.rpt -pb Nibbler_timing_summary_routed.pb -rpx Nibbler_timing_summary_routed.rpx -warn_on_violation
| Design       : Nibbler
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                    1000        
TIMING-16  Warning           Large setup violation                                    3           
TIMING-18  Warning           Missing input or output delay                            53          
TIMING-23  Warning           Combinational loop found                                 4           
TIMING-50  Warning           Unrealistic path requirement between same-level latches  1000        
ULMTCS-2   Warning           Control Sets use limits require reduction                1           
LATCH-1    Advisory          Existing latches in the design                           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (4)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 12 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (4)
---------------------
 There are 4 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.418  -155913.094                  16391                16552       -0.534       -0.781                      3                16552      110.500        0.000                       0                 16473  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
nibbler_clk  {0.000 111.000}      222.000         4.505           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nibbler_clk       -18.418  -155913.094                  16391                16552       -0.534       -0.781                      3                16552      110.500        0.000                       0                 16473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        nibbler_clk                 
(none)                      nibbler_clk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nibbler_clk
  To Clock:  nibbler_clk

Setup :        16391  Failing Endpoints,  Worst Slack      -18.418ns,  Total Violation  -155913.091ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.534ns,  Total Violation       -0.781ns
PW    :            0  Failing Endpoints,  Worst Slack      110.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.418ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            flagsModule/flagsOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.000ns  (nibbler_clk rise@222.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        11.279ns  (logic 1.448ns (12.838%)  route 9.831ns (87.161%))
  Logic Levels:           9  (LUT2=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 227.170 - 222.000 ) 
    Source Clock Delay      (SCD):    12.138ns = ( 123.138 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.917   123.138    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.376    
    SLICE_X52Y28                                      0.000   234.376 r  ram/outputData_reg[0]/D
    SLICE_X52Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.714 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.300   237.014    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.138 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354   238.492    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   238.616 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811   242.428    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   242.552 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451   243.003    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124   243.127 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.299   243.426    a/dataOut_reg_1
    SLICE_X111Y26        LUT2 (Prop_lut2_I0_O)        0.124   243.550 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=4, routed)           0.462   244.012    fetch/flagsOut_reg_0
    SLICE_X109Y27        LUT2 (Prop_lut2_I1_O)        0.124   244.136 f  fetch/aluResult_OBUF[3]_inst_i_6_replica/O
                         net (fo=1, routed)           0.287   244.423    fetch/aluResult_OBUF[3]_inst_i_6_n_0_repN
    SLICE_X107Y27        LUT6 (Prop_lut6_I0_O)        0.124   244.547 f  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.448   244.996    fetch/aluResult_OBUF[3]_inst_i_4_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I2_O)        0.124   245.120 f  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.417   245.537    fetch/aluResult_OBUF[3]
    SLICE_X111Y28        LUT5 (Prop_lut5_I1_O)        0.118   245.655 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000   245.655    flagsModule/flagsOut_reg_0
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    222.000   222.000 r  
    Y9                                                0.000   222.000 r  clk (IN)
                         net (fo=0)                   0.000   222.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   223.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972   225.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   225.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.687   227.170    flagsModule/clk_IBUF_BUFG
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg/C
                         clock pessimism              0.071   227.241    
                         clock uncertainty           -0.035   227.205    
    SLICE_X111Y28        FDRE (Setup_fdre_C_D)        0.031   227.236    flagsModule/flagsOut_reg
  -------------------------------------------------------------------
                         required time                        227.236    
                         arrival time                        -245.655    
  -------------------------------------------------------------------
                         slack                                -18.418    

Slack (VIOLATED) :        -18.417ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            flagsModule/flagsOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.000ns  (nibbler_clk rise@222.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        11.279ns  (logic 1.448ns (12.838%)  route 9.831ns (87.161%))
  Logic Levels:           9  (LUT2=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 227.170 - 222.000 ) 
    Source Clock Delay      (SCD):    12.138ns = ( 123.138 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.917   123.138    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.376    
    SLICE_X52Y28                                      0.000   234.376 r  ram/outputData_reg[0]/D
    SLICE_X52Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.714 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.300   237.014    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.138 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354   238.492    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   238.616 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811   242.428    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   242.552 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451   243.003    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124   243.127 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.299   243.426    a/dataOut_reg_1
    SLICE_X111Y26        LUT2 (Prop_lut2_I0_O)        0.124   243.550 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=4, routed)           0.462   244.012    fetch/flagsOut_reg_0
    SLICE_X109Y27        LUT2 (Prop_lut2_I1_O)        0.124   244.136 f  fetch/aluResult_OBUF[3]_inst_i_6_replica/O
                         net (fo=1, routed)           0.287   244.423    fetch/aluResult_OBUF[3]_inst_i_6_n_0_repN
    SLICE_X107Y27        LUT6 (Prop_lut6_I0_O)        0.124   244.547 f  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.448   244.996    fetch/aluResult_OBUF[3]_inst_i_4_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I2_O)        0.124   245.120 f  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.417   245.537    fetch/aluResult_OBUF[3]
    SLICE_X111Y28        LUT5 (Prop_lut5_I1_O)        0.118   245.655 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000   245.655    flagsModule/flagsOut_reg_0
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    222.000   222.000 r  
    Y9                                                0.000   222.000 r  clk (IN)
                         net (fo=0)                   0.000   222.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   223.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972   225.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   225.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.687   227.170    flagsModule/clk_IBUF_BUFG
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C
                         clock pessimism              0.071   227.241    
                         clock uncertainty           -0.035   227.205    
    SLICE_X111Y28        FDRE (Setup_fdre_C_D)        0.032   227.237    flagsModule/flagsOut_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        227.237    
                         arrival time                        -245.655    
  -------------------------------------------------------------------
                         slack                                -18.417    

Slack (VIOLATED) :        -17.590ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            a/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.000ns  (nibbler_clk rise@222.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        10.493ns  (logic 1.202ns (11.456%)  route 9.291ns (88.544%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -6.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 227.168 - 222.000 ) 
    Source Clock Delay      (SCD):    12.138ns = ( 123.138 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.917   123.138    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.376    
    SLICE_X52Y28                                      0.000   234.376 r  ram/outputData_reg[0]/D
    SLICE_X52Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.714 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.300   237.014    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.138 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354   238.492    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   238.616 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811   242.428    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   242.552 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451   243.003    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124   243.127 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.498   243.625    fetch/aluResult_OBUF[0]_inst_i_1_0
    SLICE_X113Y26        LUT6 (Prop_lut6_I1_O)        0.124   243.749 r  fetch/aluResult_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.584   244.333    fetch/aluResult_OBUF[0]_inst_i_6_n_0
    SLICE_X110Y27        LUT6 (Prop_lut6_I4_O)        0.124   244.457 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.292   244.749    fetch/aluResult_OBUF[0]
    SLICE_X110Y27        LUT4 (Prop_lut4_I2_O)        0.120   244.869 r  fetch/dataOut_i_1/O
                         net (fo=1, routed)           0.000   244.869    a/dataOut_reg_3
    SLICE_X110Y27        FDRE                                         r  a/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    222.000   222.000 r  
    Y9                                                0.000   222.000 r  clk (IN)
                         net (fo=0)                   0.000   222.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   223.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972   225.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   225.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.685   227.168    a/clk_IBUF_BUFG
    SLICE_X110Y27        FDRE                                         r  a/dataOut_reg/C
                         clock pessimism              0.071   227.239    
                         clock uncertainty           -0.035   227.203    
    SLICE_X110Y27        FDRE (Setup_fdre_C_D)        0.075   227.278    a/dataOut_reg
  -------------------------------------------------------------------
                         required time                        227.278    
                         arrival time                        -244.869    
  -------------------------------------------------------------------
                         slack                                -17.590    

Slack (VIOLATED) :        -15.711ns  (required time - arrival time)
  Source:                 ram/data_reg[237][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        9.235ns  (logic 2.183ns (23.638%)  route 7.052ns (76.363%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -6.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.570ns = ( 121.570 - 111.000 ) 
    Source Clock Delay      (SCD):    18.286ns = ( 129.286 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.238ns
    Computed max time borrow:         111.238ns
    Time borrowed from endpoint:      111.238ns
    Time given to startpoint:         111.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.408   121.197    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124   121.321 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.046   123.367    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124   123.491 f  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         4.821   128.312    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.124   128.436 r  programCounter/data_reg[237][3]_i_1/O
                         net (fo=4, routed)           0.850   129.286    ram/outputData_reg[3]_i_1142_1[0]
    SLICE_X84Y7          LDCE                                         r  ram/data_reg[237][0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   110.944   240.230    
    SLICE_X84Y7                                       0.000   240.230 r  ram/data_reg[237][0]/D
    SLICE_X84Y7          LDCE (DToQ_ldce_D_Q)         0.469   240.699 r  ram/data_reg[237][0]/Q
                         net (fo=1, routed)           0.819   241.518    ram/data_reg_n_0_[237][0]
    SLICE_X85Y9          LUT6 (Prop_lut6_I3_O)        0.124   241.642 r  ram/outputData_reg[0]_i_1136/O
                         net (fo=1, routed)           0.000   241.642    ram/outputData_reg[0]_i_1136_n_0
    SLICE_X85Y9          MUXF7 (Prop_muxf7_I1_O)      0.217   241.859 r  ram/outputData_reg[0]_i_500/O
                         net (fo=1, routed)           0.000   241.859    ram/outputData_reg[0]_i_500_n_0
    SLICE_X85Y9          MUXF8 (Prop_muxf8_I1_O)      0.094   241.953 r  ram/outputData_reg[0]_i_181/O
                         net (fo=1, routed)           0.818   242.771    ram/outputData_reg[0]_i_181_n_0
    SLICE_X86Y8          LUT6 (Prop_lut6_I1_O)        0.316   243.087 r  ram/outputData_reg[0]_i_71/O
                         net (fo=1, routed)           0.000   243.087    ram/outputData_reg[0]_i_71_n_0
    SLICE_X86Y8          MUXF7 (Prop_muxf7_I1_O)      0.214   243.301 r  ram/outputData_reg[0]_i_31/O
                         net (fo=1, routed)           0.000   243.301    ram/outputData_reg[0]_i_31_n_0
    SLICE_X86Y8          MUXF8 (Prop_muxf8_I1_O)      0.088   243.389 r  ram/outputData_reg[0]_i_11/O
                         net (fo=1, routed)           5.416   248.804    ram/outputData_reg[0]_i_11_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.319   249.123 r  ram/outputData_reg[0]_i_4/O
                         net (fo=1, routed)           0.000   249.123    ram/outputData_reg[0]_i_4_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I0_O)      0.238   249.361 r  ram/outputData_reg[0]_i_2/O
                         net (fo=1, routed)           0.000   249.361    ram/outputData_reg[0]_i_2_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.104   249.465 r  ram/outputData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   249.465    ram/data[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324   117.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   117.843 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819   120.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121   120.784 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.786   121.570    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/G
                         clock pessimism              0.946   122.516    
                         time borrowed              111.238   233.754    
  -------------------------------------------------------------------
                         required time                        233.754    
                         arrival time                        -249.465    
  -------------------------------------------------------------------
                         slack                                -15.711    

Slack (VIOLATED) :        -15.271ns  (required time - arrival time)
  Source:                 ram/data_reg[3299][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        6.221ns  (logic 2.180ns (35.042%)  route 4.041ns (64.958%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -9.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.575ns = ( 121.575 - 111.000 ) 
    Source Clock Delay      (SCD):    20.856ns = ( 131.856 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.238ns
    Computed max time borrow:         111.238ns
    Time borrowed from endpoint:      111.238ns
    Time given to startpoint:         111.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.175   120.964    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.124   121.088 r  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.476   122.564    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.150   122.714 r  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         8.028   130.742    programCounter/data_reg[3295][3]
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.326   131.068 r  programCounter/data_reg[3299][3]_i_1/O
                         net (fo=4, routed)           0.788   131.856    ram/outputData_reg[3]_i_1911_3[0]
    SLICE_X44Y20         LDCE                                         r  ram/data_reg[3299][3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   110.953   242.809    
    SLICE_X44Y20                                      0.000   242.809 r  ram/data_reg[3299][3]/D
    SLICE_X44Y20         LDCE (DToQ_ldce_D_Q)         0.460   243.269 r  ram/data_reg[3299][3]/Q
                         net (fo=1, routed)           1.114   244.383    ram/data_reg_n_0_[3299][3]
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124   244.507 r  ram/outputData_reg[3]_i_1911/O
                         net (fo=1, routed)           0.000   244.507    ram/outputData_reg[3]_i_1911_n_0
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.238   244.745 r  ram/outputData_reg[3]_i_888/O
                         net (fo=1, routed)           0.000   244.745    ram/outputData_reg[3]_i_888_n_0
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I0_O)      0.104   244.849 r  ram/outputData_reg[3]_i_376/O
                         net (fo=1, routed)           1.398   246.247    ram/outputData_reg[3]_i_376_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.316   246.563 r  ram/outputData_reg[3]_i_120/O
                         net (fo=1, routed)           0.000   246.563    ram/outputData_reg[3]_i_120_n_0
    SLICE_X25Y22         MUXF7 (Prop_muxf7_I1_O)      0.217   246.780 r  ram/outputData_reg[3]_i_56/O
                         net (fo=1, routed)           0.000   246.780    ram/outputData_reg[3]_i_56_n_0
    SLICE_X25Y22         MUXF8 (Prop_muxf8_I1_O)      0.094   246.874 r  ram/outputData_reg[3]_i_24/O
                         net (fo=1, routed)           1.529   248.403    ram/outputData_reg[3]_i_24_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.316   248.719 r  ram/outputData_reg[3]_i_8/O
                         net (fo=1, routed)           0.000   248.719    ram/outputData_reg[3]_i_8_n_0
    SLICE_X51Y28         MUXF7 (Prop_muxf7_I1_O)      0.217   248.936 r  ram/outputData_reg[3]_i_4/O
                         net (fo=1, routed)           0.000   248.936    ram/outputData_reg[3]_i_4_n_0
    SLICE_X51Y28         MUXF8 (Prop_muxf8_I1_O)      0.094   249.030 r  ram/outputData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   249.030    ram/data[3]
    SLICE_X51Y28         LDCE                                         r  ram/outputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324   117.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   117.843 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819   120.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121   120.784 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.791   121.575    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X51Y28         LDCE                                         r  ram/outputData_reg[3]/G
                         clock pessimism              0.946   122.521    
                         time borrowed              111.238   233.759    
  -------------------------------------------------------------------
                         required time                        233.759    
                         arrival time                        -249.030    
  -------------------------------------------------------------------
                         slack                                -15.271    

Slack (VIOLATED) :        -15.222ns  (required time - arrival time)
  Source:                 ram/data_reg[3291][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        5.389ns  (logic 2.157ns (40.026%)  route 3.232ns (59.975%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -10.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.488ns = ( 121.488 - 111.000 ) 
    Source Clock Delay      (SCD):    21.528ns = ( 132.528 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.238ns
    Computed max time borrow:         111.238ns
    Time borrowed from endpoint:      111.238ns
    Time given to startpoint:         111.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.175   120.964    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.124   121.088 r  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.476   122.564    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.150   122.714 r  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         8.019   130.733    programCounter/data_reg[3295][3]
    SLICE_X48Y23         LUT5 (Prop_lut5_I3_O)        0.326   131.059 r  programCounter/data_reg[3291][3]_i_1/O
                         net (fo=4, routed)           1.469   132.528    ram/outputData_reg[3]_i_1917_3[0]
    SLICE_X22Y23         LDCE                                         r  ram/data_reg[3291][2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   110.976   243.504    
    SLICE_X22Y23                                      0.000   243.504 r  ram/data_reg[3291][2]/D
    SLICE_X22Y23         LDCE (DToQ_ldce_D_Q)         0.479   243.983 r  ram/data_reg[3291][2]/Q
                         net (fo=1, routed)           0.808   244.792    ram/data_reg_n_0_[3291][2]
    SLICE_X23Y21         LUT6 (Prop_lut6_I0_O)        0.124   244.916 r  ram/outputData_reg[2]_i_1912/O
                         net (fo=1, routed)           0.000   244.916    ram/outputData_reg[2]_i_1912_n_0
    SLICE_X23Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   245.128 r  ram/outputData_reg[2]_i_887/O
                         net (fo=1, routed)           0.000   245.128    ram/outputData_reg[2]_i_887_n_0
    SLICE_X23Y21         MUXF8 (Prop_muxf8_I1_O)      0.094   245.222 r  ram/outputData_reg[2]_i_374/O
                         net (fo=1, routed)           1.158   246.380    ram/outputData_reg[2]_i_374_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.316   246.696 r  ram/outputData_reg[2]_i_119/O
                         net (fo=1, routed)           0.000   246.696    ram/outputData_reg[2]_i_119_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   246.910 r  ram/outputData_reg[2]_i_55/O
                         net (fo=1, routed)           0.000   246.910    ram/outputData_reg[2]_i_55_n_0
    SLICE_X46Y21         MUXF8 (Prop_muxf8_I1_O)      0.088   246.998 r  ram/outputData_reg[2]_i_23/O
                         net (fo=1, routed)           1.265   248.263    ram/outputData_reg[2]_i_23_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.319   248.582 r  ram/outputData_reg[2]_i_7/O
                         net (fo=1, routed)           0.000   248.582    ram/outputData_reg[2]_i_7_n_0
    SLICE_X52Y29         MUXF7 (Prop_muxf7_I1_O)      0.217   248.799 r  ram/outputData_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   248.799    ram/outputData_reg[2]_i_3_n_0
    SLICE_X52Y29         MUXF8 (Prop_muxf8_I1_O)      0.094   248.893 r  ram/outputData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000   248.893    ram/data[2]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324   117.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   117.843 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819   120.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121   120.784 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.704   121.488    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
                         clock pessimism              0.946   122.433    
                         time borrowed              111.238   233.671    
  -------------------------------------------------------------------
                         required time                        233.671    
                         arrival time                        -248.893    
  -------------------------------------------------------------------
                         slack                                -15.222    

Slack (VIOLATED) :        -14.808ns  (required time - arrival time)
  Source:                 ram/data_reg[3293][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        5.109ns  (logic 2.143ns (41.943%)  route 2.966ns (58.058%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -10.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.575ns = ( 121.575 - 111.000 ) 
    Source Clock Delay      (SCD):    21.556ns = ( 132.556 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.280ns
    Computed max time borrow:         111.280ns
    Time borrowed from endpoint:      111.280ns
    Time given to startpoint:         111.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.175   120.964    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.124   121.088 r  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.476   122.564    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.150   122.714 r  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         8.040   130.754    programCounter/data_reg[3295][3]
    SLICE_X47Y21         LUT5 (Prop_lut5_I4_O)        0.326   131.080 r  programCounter/data_reg[3293][3]_i_1/O
                         net (fo=4, routed)           1.476   132.556    ram/outputData_reg[3]_i_1918_1[0]
    SLICE_X21Y24         LDCE                                         r  ram/data_reg[3293][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   110.944   243.500    
    SLICE_X21Y24                                      0.000   243.500 r  ram/data_reg[3293][1]/D
    SLICE_X21Y24         LDCE (DToQ_ldce_D_Q)         0.469   243.969 r  ram/data_reg[3293][1]/Q
                         net (fo=1, routed)           0.745   244.715    ram/data_reg_n_0_[3293][1]
    SLICE_X22Y22         LUT6 (Prop_lut6_I3_O)        0.124   244.839 r  ram/outputData_reg[1]_i_1915/O
                         net (fo=1, routed)           0.000   244.839    ram/outputData_reg[1]_i_1915_n_0
    SLICE_X22Y22         MUXF7 (Prop_muxf7_I1_O)      0.214   245.053 r  ram/outputData_reg[1]_i_889/O
                         net (fo=1, routed)           0.000   245.053    ram/outputData_reg[1]_i_889_n_0
    SLICE_X22Y22         MUXF8 (Prop_muxf8_I1_O)      0.088   245.141 r  ram/outputData_reg[1]_i_376/O
                         net (fo=1, routed)           0.828   245.969    ram/outputData_reg[1]_i_376_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.319   246.288 r  ram/outputData_reg[1]_i_119/O
                         net (fo=1, routed)           0.000   246.288    ram/outputData_reg[1]_i_119_n_0
    SLICE_X31Y25         MUXF7 (Prop_muxf7_I1_O)      0.217   246.505 r  ram/outputData_reg[1]_i_55/O
                         net (fo=1, routed)           0.000   246.505    ram/outputData_reg[1]_i_55_n_0
    SLICE_X31Y25         MUXF8 (Prop_muxf8_I1_O)      0.094   246.599 r  ram/outputData_reg[1]_i_23/O
                         net (fo=1, routed)           1.393   247.992    ram/outputData_reg[1]_i_23_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.316   248.308 r  ram/outputData_reg[1]_i_7/O
                         net (fo=1, routed)           0.000   248.308    ram/outputData_reg[1]_i_7_n_0
    SLICE_X50Y28         MUXF7 (Prop_muxf7_I1_O)      0.214   248.522 r  ram/outputData_reg[1]_i_3/O
                         net (fo=1, routed)           0.000   248.522    ram/outputData_reg[1]_i_3_n_0
    SLICE_X50Y28         MUXF8 (Prop_muxf8_I1_O)      0.088   248.610 r  ram/outputData_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   248.610    ram/data[1]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324   117.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   117.843 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819   120.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121   120.784 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.791   121.575    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[1]/G
                         clock pessimism              0.946   122.521    
                         time borrowed              111.280   233.801    
  -------------------------------------------------------------------
                         required time                        233.801    
                         arrival time                        -248.610    
  -------------------------------------------------------------------
                         slack                                -14.808    

Slack (VIOLATED) :        -14.155ns  (required time - arrival time)
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3291][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        21.362ns  (logic 0.710ns (3.324%)  route 20.652ns (96.676%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        7.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    18.564ns = ( 129.564 - 111.000 ) 
    Source Clock Delay      (SCD):    12.040ns = ( 123.040 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         110.976ns
    Time borrowed from endpoint:      110.976ns
    Time given to startpoint:         110.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.820   123.040    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.278    
    SLICE_X52Y29                                      0.000   234.278 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   234.616 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.157   236.774    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   236.898 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499   238.397    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   238.521 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559   242.080    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124   242.204 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       13.436   255.640    ram/D[2]
    SLICE_X22Y23         LDCE                                         r  ram/data_reg[3291][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324   117.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   117.843 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830   119.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100   119.773 r  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258   121.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121   121.152 r  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.874   128.026    programCounter/data_reg[3295][3]
    SLICE_X48Y23         LUT5 (Prop_lut5_I3_O)        0.263   128.289 r  programCounter/data_reg[3291][3]_i_1/O
                         net (fo=4, routed)           1.274   129.564    ram/outputData_reg[3]_i_1917_3[0]
    SLICE_X22Y23         LDCE                                         r  ram/data_reg[3291][2]/G
                         clock pessimism              0.946   130.509    
                         time borrowed              110.976   241.485    
  -------------------------------------------------------------------
                         required time                        241.485    
                         arrival time                        -255.640    
  -------------------------------------------------------------------
                         slack                                -14.155    

Slack (VIOLATED) :        -13.585ns  (required time - arrival time)
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3293][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        20.659ns  (logic 0.710ns (3.437%)  route 19.949ns (96.563%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        7.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    18.477ns = ( 129.477 - 111.000 ) 
    Source Clock Delay      (SCD):    12.040ns = ( 123.040 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         110.930ns
    Time borrowed from endpoint:      110.930ns
    Time given to startpoint:         110.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.820   123.040    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.278    
    SLICE_X52Y29                                      0.000   234.278 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   234.616 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.157   236.774    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   236.898 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499   238.397    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   238.521 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559   242.080    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124   242.204 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       12.734   254.938    ram/D[2]
    SLICE_X24Y21         LDCE                                         r  ram/data_reg[3293][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324   117.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   117.843 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830   119.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100   119.773 r  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258   121.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121   121.152 r  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.897   128.049    programCounter/data_reg[3295][3]
    SLICE_X47Y21         LUT5 (Prop_lut5_I4_O)        0.263   128.312 r  programCounter/data_reg[3293][3]_i_1/O
                         net (fo=4, routed)           1.165   129.477    ram/outputData_reg[3]_i_1918_1[0]
    SLICE_X24Y21         LDCE                                         r  ram/data_reg[3293][2]/G
                         clock pessimism              0.946   130.423    
                         time borrowed              110.930   241.353    
  -------------------------------------------------------------------
                         required time                        241.353    
                         arrival time                        -254.938    
  -------------------------------------------------------------------
                         slack                                -13.585    

Slack (VIOLATED) :        -13.233ns  (required time - arrival time)
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3290][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        19.771ns  (logic 0.710ns (3.591%)  route 19.061ns (96.409%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        6.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.921ns = ( 128.921 - 111.000 ) 
    Source Clock Delay      (SCD):    12.040ns = ( 123.040 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         110.950ns
    Time borrowed from endpoint:      110.950ns
    Time given to startpoint:         110.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.820   123.040    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.278    
    SLICE_X52Y29                                      0.000   234.278 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   234.616 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.157   236.774    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   236.898 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499   238.397    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   238.521 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559   242.080    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124   242.204 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       11.846   254.050    ram/D[2]
    SLICE_X23Y19         LDCE                                         r  ram/data_reg[3290][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324   117.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   117.843 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830   119.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100   119.773 r  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258   121.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121   121.152 r  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.187   127.339    programCounter/data_reg[3295][3]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.263   127.602 r  programCounter/data_reg[3290][3]_i_1/O
                         net (fo=4, routed)           1.319   128.921    ram/outputData_reg[3]_i_1917_2[0]
    SLICE_X23Y19         LDCE                                         r  ram/data_reg[3290][2]/G
                         clock pessimism              0.946   129.866    
                         time borrowed              110.950   240.816    
  -------------------------------------------------------------------
                         required time                        240.816    
                         arrival time                        -254.050    
  -------------------------------------------------------------------
                         slack                                -13.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.534ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3374][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        17.324ns  (logic 2.188ns (12.628%)  route 15.136ns (87.372%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819     9.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121     9.784 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.882    12.665    fetch/instr_reg[3]_0
    SLICE_X113Y28        LUT4 (Prop_lut4_I0_O)        0.284    12.949 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=2, routed)           1.495    14.445    fetch/dataBus_TRI[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I1_O)        0.263    14.708 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        2.617    17.324    ram/D[0]
    SLICE_X74Y30         LDCE                                         f  ram/data_reg[3374][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175     7.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.789 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.175     9.964    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.088 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.476    11.564    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.150    11.714 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         4.943    16.657    programCounter/data_reg[3295][3]
    SLICE_X74Y30         LUT5 (Prop_lut5_I4_O)        0.326    16.983 f  programCounter/data_reg[3374][3]_i_1/O
                         net (fo=4, routed)           0.648    17.631    ram/outputData_reg[3]_i_1802_1[0]
    SLICE_X74Y30         LDCE                                         f  ram/data_reg[3374][0]/G
                         clock pessimism              0.000    17.631    
                         clock uncertainty            0.035    17.667    
    SLICE_X74Y30         LDCE (Hold_ldce_G_D)         0.192    17.859    ram/data_reg[3374][0]
  -------------------------------------------------------------------
                         required time                        -17.859    
                         arrival time                          17.324    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.213ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[2208][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        18.041ns  (logic 2.188ns (12.127%)  route 15.853ns (87.873%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        18.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    18.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819     9.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121     9.784 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.882    12.665    fetch/instr_reg[3]_0
    SLICE_X113Y28        LUT4 (Prop_lut4_I0_O)        0.284    12.949 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=2, routed)           1.495    14.445    fetch/dataBus_TRI[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I1_O)        0.263    14.708 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        3.333    18.041    ram/D[0]
    SLICE_X87Y66         LDCE                                         f  ram/data_reg[2208][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175     7.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.789 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.408    10.197    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.321 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.417    11.738    fetch/p_1_out
    SLICE_X52Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.862 r  fetch/data_reg[2239][3]_i_4/O
                         net (fo=64, routed)          5.442    17.303    programCounter/data_reg[2239][3]
    SLICE_X87Y66         LUT5 (Prop_lut5_I4_O)        0.124    17.427 f  programCounter/data_reg[2208][3]_i_1/O
                         net (fo=4, routed)           0.599    18.026    ram/outputData_reg[3]_i_1637_3[0]
    SLICE_X87Y66         LDCE                                         f  ram/data_reg[2208][0]/G
                         clock pessimism              0.000    18.026    
                         clock uncertainty            0.035    18.061    
    SLICE_X87Y66         LDCE (Hold_ldce_G_D)         0.192    18.253    ram/data_reg[2208][0]
  -------------------------------------------------------------------
                         required time                        -18.253    
                         arrival time                          18.041    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3568][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        16.900ns  (logic 2.004ns (11.857%)  route 14.896ns (88.143%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        16.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819     9.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121     9.784 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.697    12.481    fetch/instr_reg[3]_0
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.263    12.744 r  fetch/dataBus_OBUFT[2]_inst_i_5/O
                         net (fo=3, routed)           1.401    14.145    fetch/dataBus_TRI[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I1_O)        0.100    14.245 f  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)        2.655    16.900    ram/D[2]
    SLICE_X94Y19         LDCE                                         f  ram/data_reg[3568][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175     7.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.789 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.175     9.964    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.088 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.530    11.618    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X86Y24         LUT6 (Prop_lut6_I3_O)        0.124    11.742 f  fetch/data_reg[3565][3]_i_2/O
                         net (fo=73, routed)          4.268    16.009    programCounter/data_reg[3570][3]
    SLICE_X91Y19         LUT5 (Prop_lut5_I0_O)        0.124    16.133 f  programCounter/data_reg[3568][3]_i_1/O
                         net (fo=4, routed)           0.533    16.666    ram/outputData_reg[3]_i_1843_3[0]
    SLICE_X94Y19         LDCE                                         f  ram/data_reg[3568][2]/G
                         clock pessimism              0.000    16.666    
                         clock uncertainty            0.035    16.701    
    SLICE_X94Y19         LDCE (Hold_ldce_G_D)         0.232    16.933    ram/data_reg[3568][2]
  -------------------------------------------------------------------
                         required time                        -16.933    
                         arrival time                          16.900    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3484][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        16.574ns  (logic 2.004ns (12.090%)  route 14.570ns (87.910%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        16.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819     9.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121     9.784 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.697    12.481    fetch/instr_reg[3]_0
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.263    12.744 r  fetch/dataBus_OBUFT[2]_inst_i_5/O
                         net (fo=3, routed)           1.401    14.145    fetch/dataBus_TRI[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I1_O)        0.100    14.245 f  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)        2.329    16.574    ram/D[2]
    SLICE_X81Y23         LDCE                                         f  ram/data_reg[3484][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175     7.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.789 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.175     9.964    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.088 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.476    11.564    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.150    11.714 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         3.641    15.355    programCounter/data_reg[3295][3]
    SLICE_X81Y23         LUT5 (Prop_lut5_I4_O)        0.326    15.681 f  programCounter/data_reg[3484][3]_i_1/O
                         net (fo=4, routed)           0.648    16.329    ram/outputData_reg[3]_i_1838_3[0]
    SLICE_X81Y23         LDCE                                         f  ram/data_reg[3484][2]/G
                         clock pessimism              0.000    16.329    
                         clock uncertainty            0.035    16.364    
    SLICE_X81Y23         LDCE (Hold_ldce_G_D)         0.196    16.560    ram/data_reg[3484][2]
  -------------------------------------------------------------------
                         required time                        -16.560    
                         arrival time                          16.574    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[1532][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        17.356ns  (logic 2.004ns (11.545%)  route 15.352ns (88.455%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819     9.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121     9.784 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.697    12.481    fetch/instr_reg[3]_0
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.263    12.744 r  fetch/dataBus_OBUFT[2]_inst_i_5/O
                         net (fo=3, routed)           1.401    14.145    fetch/dataBus_TRI[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I1_O)        0.100    14.245 f  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)        3.111    17.356    ram/D[2]
    SLICE_X64Y75         LDCE                                         f  ram/data_reg[1532][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175     7.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.789 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.094     9.883    fetch/orNotChipSelect
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.007 f  fetch/data_reg[1407][3]_i_2/O
                         net (fo=82, routed)          1.573    11.581    fetch/data_reg[1407][3]_i_2_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.150    11.731 r  fetch/data_reg[1535][3]_i_2/O
                         net (fo=99, routed)          4.498    16.228    programCounter/data_reg[1444][3]
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.326    16.554 f  programCounter/data_reg[1532][3]_i_1/O
                         net (fo=4, routed)           0.527    17.081    ram/outputData_reg[3]_i_1330_3[0]
    SLICE_X64Y75         LDCE                                         f  ram/data_reg[1532][2]/G
                         clock pessimism              0.000    17.081    
                         clock uncertainty            0.035    17.116    
    SLICE_X64Y75         LDCE (Hold_ldce_G_D)         0.196    17.312    ram/data_reg[1532][2]
  -------------------------------------------------------------------
                         required time                        -17.312    
                         arrival time                          17.356    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3051][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        18.014ns  (logic 2.004ns (11.123%)  route 16.010ns (88.877%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819     9.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121     9.784 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.697    12.481    fetch/instr_reg[3]_0
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.263    12.744 r  fetch/dataBus_OBUFT[2]_inst_i_5/O
                         net (fo=3, routed)           1.401    14.145    fetch/dataBus_TRI[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I1_O)        0.100    14.245 f  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)        3.769    18.014    ram/D[2]
    SLICE_X9Y9           LDCE                                         f  ram/data_reg[3051][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175     7.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.789 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.408    10.197    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.321 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.417    11.738    fetch/p_1_out
    SLICE_X52Y34         LUT4 (Prop_lut4_I1_O)        0.150    11.888 r  fetch/data_reg[3008][3]_i_2/O
                         net (fo=64, routed)          4.924    16.811    programCounter/data_reg[3071][3]
    SLICE_X9Y9           LUT5 (Prop_lut5_I1_O)        0.326    17.137 f  programCounter/data_reg[3051][3]_i_1/O
                         net (fo=4, routed)           0.617    17.755    ram/outputData_reg[3]_i_1463_3[0]
    SLICE_X9Y9           LDCE                                         f  ram/data_reg[3051][2]/G
                         clock pessimism              0.000    17.755    
                         clock uncertainty            0.035    17.790    
    SLICE_X9Y9           LDCE (Hold_ldce_G_D)         0.180    17.970    ram/data_reg[3051][2]
  -------------------------------------------------------------------
                         required time                        -17.970    
                         arrival time                          18.014    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[1524][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        16.992ns  (logic 2.188ns (12.875%)  route 14.804ns (87.125%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        16.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.819     9.663    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121     9.784 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.697    12.481    fetch/instr_reg[3]_0
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.284    12.765 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=5, routed)           1.435    14.200    fetch/dataBus_TRI[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.263    14.463 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=3975, routed)        2.529    16.992    ram/D[3]
    SLICE_X63Y75         LDCE                                         f  ram/data_reg[1524][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175     7.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.789 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.094     9.883    fetch/orNotChipSelect
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.007 f  fetch/data_reg[1407][3]_i_2/O
                         net (fo=82, routed)          1.573    11.581    fetch/data_reg[1407][3]_i_2_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.150    11.731 r  fetch/data_reg[1535][3]_i_2/O
                         net (fo=99, routed)          4.033    15.763    programCounter/data_reg[1444][3]
    SLICE_X63Y75         LUT5 (Prop_lut5_I1_O)        0.326    16.089 f  programCounter/data_reg[1524][3]_i_1/O
                         net (fo=4, routed)           0.617    16.706    ram/outputData_reg[3]_i_1328_3[0]
    SLICE_X63Y75         LDCE                                         f  ram/data_reg[1524][3]/G
                         clock pessimism              0.000    16.706    
                         clock uncertainty            0.035    16.742    
    SLICE_X63Y75         LDCE (Hold_ldce_G_D)         0.199    16.941    ram/data_reg[1524][3]
  -------------------------------------------------------------------
                         required time                        -16.941    
                         arrival time                          16.992    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 programCounter/addressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.743ns (20.084%)  route 2.956ns (79.916%))
  Logic Levels:           10  (LUT4=1 LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        3.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.626     1.573    programCounter/clk_IBUF_BUFG
    SLICE_X108Y24        FDRE                                         r  programCounter/addressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        FDRE (Prop_fdre_C_Q)         0.164     1.737 r  programCounter/addressOut_reg[0]/Q
                         net (fo=239, routed)         1.462     3.199    programCounter/Q[0]
    SLICE_X14Y28         LUT4 (Prop_lut4_I1_O)        0.045     3.244 r  programCounter/outputData_reg[3]_i_1946/O
                         net (fo=64, routed)          0.378     3.622    ram/outputData_reg[3]_i_868_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I4_O)        0.045     3.667 r  ram/outputData_reg[3]_i_1920/O
                         net (fo=1, routed)           0.000     3.667    ram/outputData_reg[3]_i_1920_n_0
    SLICE_X17Y26         MUXF7 (Prop_muxf7_I1_O)      0.074     3.741 r  ram/outputData_reg[3]_i_892/O
                         net (fo=1, routed)           0.000     3.741    ram/outputData_reg[3]_i_892_n_0
    SLICE_X17Y26         MUXF8 (Prop_muxf8_I0_O)      0.023     3.764 r  ram/outputData_reg[3]_i_378/O
                         net (fo=1, routed)           0.458     4.221    ram/outputData_reg[3]_i_378_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I5_O)        0.112     4.333 r  ram/outputData_reg[3]_i_120/O
                         net (fo=1, routed)           0.000     4.333    ram/outputData_reg[3]_i_120_n_0
    SLICE_X25Y22         MUXF7 (Prop_muxf7_I1_O)      0.065     4.398 r  ram/outputData_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.398    ram/outputData_reg[3]_i_56_n_0
    SLICE_X25Y22         MUXF8 (Prop_muxf8_I1_O)      0.019     4.417 r  ram/outputData_reg[3]_i_24/O
                         net (fo=1, routed)           0.659     5.076    ram/outputData_reg[3]_i_24_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.112     5.188 r  ram/outputData_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.188    ram/outputData_reg[3]_i_8_n_0
    SLICE_X51Y28         MUXF7 (Prop_muxf7_I1_O)      0.065     5.253 r  ram/outputData_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     5.253    ram/outputData_reg[3]_i_4_n_0
    SLICE_X51Y28         MUXF8 (Prop_muxf8_I1_O)      0.019     5.272 r  ram/outputData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.272    ram/data[3]
    SLICE_X51Y28         LDCE                                         r  ram/outputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.496     2.942    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.056     2.998 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.722     4.720    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.057     4.777 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.446     5.224    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X51Y28         LDCE                                         f  ram/outputData_reg[3]/G
                         clock pessimism             -0.188     5.036    
    SLICE_X51Y28         LDCE (Hold_ldce_G_D)         0.183     5.219    ram/outputData_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.272    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 programCounter/addressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.737ns (20.310%)  route 2.892ns (79.690%))
  Logic Levels:           10  (LUT4=1 LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        3.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.626     1.573    programCounter/clk_IBUF_BUFG
    SLICE_X108Y24        FDRE                                         r  programCounter/addressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        FDRE (Prop_fdre_C_Q)         0.164     1.737 r  programCounter/addressOut_reg[0]/Q
                         net (fo=239, routed)         1.638     3.375    programCounter/Q[0]
    SLICE_X25Y1          LUT4 (Prop_lut4_I1_O)        0.045     3.420 r  programCounter/outputData_reg[2]_i_1931/O
                         net (fo=64, routed)          0.325     3.745    ram/outputData_reg[2]_i_640_0
    SLICE_X25Y4          LUT6 (Prop_lut6_I4_O)        0.045     3.790 r  ram/outputData_reg[2]_i_1416/O
                         net (fo=1, routed)           0.000     3.790    ram/outputData_reg[2]_i_1416_n_0
    SLICE_X25Y4          MUXF7 (Prop_muxf7_I1_O)      0.065     3.855 r  ram/outputData_reg[2]_i_639/O
                         net (fo=1, routed)           0.000     3.855    ram/outputData_reg[2]_i_639_n_0
    SLICE_X25Y4          MUXF8 (Prop_muxf8_I1_O)      0.019     3.874 r  ram/outputData_reg[2]_i_250/O
                         net (fo=1, routed)           0.710     4.585    ram/outputData_reg[2]_i_250_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.112     4.697 r  ram/outputData_reg[2]_i_88/O
                         net (fo=1, routed)           0.000     4.697    ram/outputData_reg[2]_i_88_n_0
    SLICE_X53Y29         MUXF7 (Prop_muxf7_I0_O)      0.071     4.768 r  ram/outputData_reg[2]_i_40/O
                         net (fo=1, routed)           0.000     4.768    ram/outputData_reg[2]_i_40_n_0
    SLICE_X53Y29         MUXF8 (Prop_muxf8_I0_O)      0.023     4.791 r  ram/outputData_reg[2]_i_16/O
                         net (fo=1, routed)           0.218     5.009    ram/outputData_reg[2]_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I0_O)        0.112     5.121 r  ram/outputData_reg[2]_i_6/O
                         net (fo=1, routed)           0.000     5.121    ram/outputData_reg[2]_i_6_n_0
    SLICE_X52Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     5.183 r  ram/outputData_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     5.183    ram/outputData_reg[2]_i_3_n_0
    SLICE_X52Y29         MUXF8 (Prop_muxf8_I1_O)      0.019     5.202 r  ram/outputData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.202    ram/data[2]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.496     2.942    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.056     2.998 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.722     4.720    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.057     4.777 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.373     5.150    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         f  ram/outputData_reg[2]/G
                         clock pessimism             -0.188     4.962    
    SLICE_X52Y29         LDCE (Hold_ldce_G_D)         0.183     5.145    ram/outputData_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.145    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 programCounter/addressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.724ns (19.658%)  route 2.959ns (80.342%))
  Logic Levels:           10  (LUT4=1 LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        3.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.626     1.573    programCounter/clk_IBUF_BUFG
    SLICE_X108Y24        FDRE                                         r  programCounter/addressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        FDRE (Prop_fdre_C_Q)         0.164     1.737 r  programCounter/addressOut_reg[0]/Q
                         net (fo=239, routed)         1.653     3.390    programCounter/Q[0]
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.045     3.435 r  programCounter/outputData_reg[0]_i_1918/O
                         net (fo=64, routed)          0.238     3.673    ram/outputData_reg[0]_i_671_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I4_O)        0.045     3.718 r  ram/outputData_reg[0]_i_1519/O
                         net (fo=1, routed)           0.000     3.718    ram/outputData_reg[0]_i_1519_n_0
    SLICE_X27Y10         MUXF7 (Prop_muxf7_I0_O)      0.062     3.780 r  ram/outputData_reg[0]_i_692/O
                         net (fo=1, routed)           0.000     3.780    ram/outputData_reg[0]_i_692_n_0
    SLICE_X27Y10         MUXF8 (Prop_muxf8_I1_O)      0.019     3.799 r  ram/outputData_reg[0]_i_277/O
                         net (fo=1, routed)           0.281     4.080    ram/outputData_reg[0]_i_277_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I1_O)        0.112     4.192 r  ram/outputData_reg[0]_i_95/O
                         net (fo=1, routed)           0.000     4.192    ram/outputData_reg[0]_i_95_n_0
    SLICE_X27Y11         MUXF7 (Prop_muxf7_I1_O)      0.065     4.257 r  ram/outputData_reg[0]_i_43/O
                         net (fo=1, routed)           0.000     4.257    ram/outputData_reg[0]_i_43_n_0
    SLICE_X27Y11         MUXF8 (Prop_muxf8_I1_O)      0.019     4.276 r  ram/outputData_reg[0]_i_17/O
                         net (fo=1, routed)           0.787     5.063    ram/outputData_reg[0]_i_17_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.112     5.175 r  ram/outputData_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     5.175    ram/outputData_reg[0]_i_6_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I0_O)      0.062     5.237 r  ram/outputData_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.237    ram/outputData_reg[0]_i_3_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I1_O)      0.019     5.256 r  ram/outputData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.256    ram/data[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.496     2.942    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.056     2.998 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.722     4.720    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.057     4.777 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.423     5.201    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         f  ram/outputData_reg[0]/G
                         clock pessimism             -0.188     5.013    
    SLICE_X52Y28         LDCE (Hold_ldce_G_D)         0.183     5.196    ram/outputData_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.196    
                         arrival time                           5.256    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nibbler_clk
Waveform(ns):       { 0.000 111.000 }
Period(ns):         222.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         222.000     219.845    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000    SLICE_X110Y27  a/dataOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000    SLICE_X108Y33  fetch/instr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000    SLICE_X108Y33  fetch/instr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000    SLICE_X108Y33  fetch/instr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000    SLICE_X108Y33  fetch/instr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000    SLICE_X50Y30   fetch/operand_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000    SLICE_X56Y44   fetch/operand_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000    SLICE_X59Y39   fetch/operand_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000    SLICE_X54Y56   fetch/operand_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X110Y27  a/dataOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X110Y27  a/dataOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X110Y27  a/dataOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X110Y27  a/dataOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500    SLICE_X108Y33  fetch/instr_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.318ns  (logic 4.559ns (29.763%)  route 10.759ns (70.237%))
  Logic Levels:           10  (IBUF=1 LUT2=5 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.975     2.908    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     3.032 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354     4.386    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.510 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811     8.321    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.445 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451     8.896    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     9.020 r  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.299     9.319    a/dataOut_reg_1
    SLICE_X111Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.443 f  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=4, routed)           0.462     9.905    fetch/flagsOut_reg_0
    SLICE_X109Y27        LUT2 (Prop_lut2_I1_O)        0.124    10.029 r  fetch/aluResult_OBUF[3]_inst_i_6_replica/O
                         net (fo=1, routed)           0.287    10.317    fetch/aluResult_OBUF[3]_inst_i_6_n_0_repN
    SLICE_X107Y27        LUT6 (Prop_lut6_I0_O)        0.124    10.441 r  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.448    10.889    fetch/aluResult_OBUF[3]_inst_i_4_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I2_O)        0.124    11.013 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.671    12.684    aluResult_OBUF[3]
    AA19                 OBUF (Prop_obuf_I_O)         2.634    15.318 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.318    aluResult[3]
    AA19                                                              r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.076ns  (logic 4.309ns (28.583%)  route 10.767ns (71.417%))
  Logic Levels:           8  (IBUF=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.975     2.908    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     3.032 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354     4.386    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.510 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811     8.321    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451     8.896    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     9.020 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.498     9.519    fetch/aluResult_OBUF[0]_inst_i_1_0
    SLICE_X113Y26        LUT6 (Prop_lut6_I1_O)        0.124     9.643 r  fetch/aluResult_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.584    10.226    fetch/aluResult_OBUF[0]_inst_i_6_n_0
    SLICE_X110Y27        LUT6 (Prop_lut6_I4_O)        0.124    10.350 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           2.093    12.444    aluResult_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.632    15.076 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.076    aluResult[0]
    W17                                                               r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.058ns  (logic 4.432ns (29.436%)  route 10.626ns (70.564%))
  Logic Levels:           9  (IBUF=1 LUT2=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.975     2.908    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     3.032 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354     4.386    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.510 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811     8.321    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451     8.896    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     9.020 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.299     9.319    a/dataOut_reg_1
    SLICE_X111Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.443 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=4, routed)           0.865    10.308    fetch/flagsOut_reg_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.162    10.594    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124    10.718 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.708    12.427    aluResult_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         2.631    15.058 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.058    aluResult[2]
    Y18                                                               r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.215ns  (logic 4.305ns (30.287%)  route 9.910ns (69.713%))
  Logic Levels:           8  (IBUF=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.975     2.908    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     3.032 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354     4.386    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.510 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811     8.321    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451     8.896    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     9.020 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.308     9.328    fetch/aluResult_OBUF[0]_inst_i_1_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  fetch/aluResult_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.151     9.604    fetch/aluResult_OBUF[1]_inst_i_6_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I5_O)        0.124     9.728 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.859    11.587    aluResult_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         2.628    14.215 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.215    aluResult[1]
    AA18                                                              r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.502ns  (logic 3.929ns (29.098%)  route 9.574ns (70.902%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.975     2.908    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     3.032 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354     4.386    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.510 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811     8.321    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.445 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        2.434    10.879    ffOut_OBUF[0]
    Y20                  OBUFT (Prop_obuft_I_O)       2.624    13.502 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    13.502    ffOut[0]
    Y20                                                               r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.093ns  (logic 3.966ns (30.290%)  route 9.127ns (69.710%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           2.216     3.161    fetch/pushbuttons_IBUF[3]
    SLICE_X108Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.285 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           1.380     4.665    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=5, routed)           3.495     8.284    fetch/dataBus_OBUF[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124     8.408 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=3975, routed)        2.036    10.444    ffOut_OBUF[3]
    AB22                 OBUFT (Prop_obuft_I_O)       2.650    13.093 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    13.093    ffOut[3]
    AB22                                                              r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.049ns  (logic 3.988ns (30.559%)  route 9.062ns (69.441%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.018     2.993    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499     4.616    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559     8.299    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124     8.423 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)        1.986    10.409    ffOut_OBUF[2]
    AA21                 OBUFT (Prop_obuft_I_O)       2.640    13.049 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    13.049    ffOut[2]
    AA21                                                              r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.882ns  (logic 3.981ns (30.906%)  route 8.900ns (69.094%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.961     2.919    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y28        LUT6 (Prop_lut6_I2_O)        0.124     3.043 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=4, routed)           1.496     4.539    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X113Y26        LUT2 (Prop_lut2_I0_O)        0.124     4.663 r  fetch/dataBus_OBUFT[1]_inst_i_1_replica_1/O
                         net (fo=1, routed)           3.372     8.035    fetch/dataBus_OBUF[1]_repN_1
    SLICE_X112Y24        LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=3242, routed)        2.071    10.230    ffOut_OBUF[1]
    AB21                 OBUFT (Prop_obuft_I_O)       2.651    12.882 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    12.882    ffOut[1]
    AB21                                                              r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 3.853ns (41.148%)  route 5.511ns (58.852%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.018     2.993    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499     4.616    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           1.995     6.735    dataBus_OBUF[2]
    AB19                 OBUFT (Prop_obuft_I_O)       2.630     9.365 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     9.365    dataBus[2]
    AB19                                                              r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            dataBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.269ns  (logic 3.818ns (41.186%)  route 5.451ns (58.814%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           2.216     3.161    fetch/pushbuttons_IBUF[3]
    SLICE_X108Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.285 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           1.380     4.665    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=5, routed)           1.855     6.644    dataBus_OBUF[3]
    Y21                  OBUFT (Prop_obuft_I_O)       2.625     9.269 r  dataBus_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     9.269    dataBus[3]
    Y21                                                               r  dataBus[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            dataBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.415ns (44.919%)  route 1.736ns (55.081%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.786     0.948    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.993 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.608     1.601    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.045     1.646 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           0.342     1.988    dataBus_OBUF[0]
    Y19                  OBUFT (Prop_obuft_I_O)       1.163     3.151 r  dataBus_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     3.151    dataBus[0]
    Y19                                                               r  dataBus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            dataBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.227ns  (logic 1.434ns (44.431%)  route 1.793ns (55.569%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           0.761     0.948    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.993 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=4, routed)           0.706     1.699    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.744 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.070    dataBus_OBUF[1]
    AB20                 OBUFT (Prop_obuft_I_O)       1.157     3.227 r  dataBus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     3.227    dataBus[1]
    AB20                                                              r  dataBus[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            dataBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.341ns  (logic 1.405ns (42.068%)  route 1.935ns (57.932%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           0.873     1.047    fetch/pushbuttons_IBUF[3]
    SLICE_X108Y29        LUT6 (Prop_lut6_I2_O)        0.045     1.092 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           0.641     1.733    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.045     1.778 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=5, routed)           0.421     2.199    dataBus_OBUF[3]
    Y21                  OBUFT (Prop_obuft_I_O)       1.142     3.341 r  dataBus_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.341    dataBus[3]
    Y21                                                               r  dataBus[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.362ns  (logic 1.441ns (42.855%)  route 1.921ns (57.145%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           0.778     0.982    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     1.027 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.671     1.698    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.743 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           0.473     2.216    dataBus_OBUF[2]
    AB19                 OBUFT (Prop_obuft_I_O)       1.146     3.362 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     3.362    dataBus[2]
    AB19                                                              r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.917ns  (logic 1.578ns (40.276%)  route 2.340ns (59.724%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 f  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           0.778     0.982    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     1.027 f  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.671     1.698    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.743 f  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           0.136     1.880    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.045     1.925 f  fetch/ffOut_OBUFT[2]_inst_i_1_replica/O
                         net (fo=6, routed)           0.173     2.098    fetch/ffOut_OBUF[2]_repN
    SLICE_X108Y27        LUT5 (Prop_lut5_I4_O)        0.045     2.143 r  fetch/aluResult_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.224     2.367    fetch/aluResult_OBUF[2]_inst_i_2_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I0_O)        0.045     2.412 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.357     2.769    aluResult_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         1.148     3.917 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.917    aluResult[2]
    Y18                                                               r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.931ns  (logic 1.549ns (39.417%)  route 2.381ns (60.583%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           0.873     1.047    fetch/pushbuttons_IBUF[3]
    SLICE_X108Y29        LUT6 (Prop_lut6_I2_O)        0.045     1.092 f  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           0.641     1.733    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.045     1.778 f  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=5, routed)           0.105     1.883    fetch/dataBus_OBUF[3]
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.045     1.928 f  fetch/ffOut_OBUFT[3]_inst_i_1_replica_1/O
                         net (fo=1, routed)           0.232     2.160    fetch/ffOut_OBUF[3]_repN_1
    SLICE_X112Y27        LUT5 (Prop_lut5_I4_O)        0.045     2.205 r  fetch/aluResult_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.191     2.397    fetch/aluResult_OBUF[3]_inst_i_2_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I0_O)        0.045     2.442 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.338     2.780    aluResult_OBUF[3]
    AA19                 OBUF (Prop_obuf_I_O)         1.151     3.931 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.931    aluResult[3]
    AA19                                                              r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.116ns  (logic 1.490ns (29.117%)  route 3.626ns (70.883%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           0.761     0.948    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.993 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=4, routed)           0.710     1.703    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X113Y26        LUT2 (Prop_lut2_I0_O)        0.045     1.748 r  fetch/dataBus_OBUFT[1]_inst_i_1_replica_1/O
                         net (fo=1, routed)           1.553     3.301    fetch/dataBus_OBUF[1]_repN_1
    SLICE_X112Y24        LUT2 (Prop_lut2_I0_O)        0.045     3.346 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=3242, routed)        0.602     3.948    ffOut_OBUF[1]
    AB21                 OBUFT (Prop_obuft_I_O)       1.168     5.116 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     5.116    ffOut[1]
    AB21                                                              r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.117ns  (logic 1.512ns (29.546%)  route 3.605ns (70.454%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           0.761     0.948    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.993 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=4, routed)           0.623     1.616    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X106Y27        LUT2 (Prop_lut2_I0_O)        0.045     1.661 r  fetch/dataBus_OBUFT[1]_inst_i_1_replica/O
                         net (fo=1, routed)           1.507     3.168    fetch/dataBus_OBUF[1]_repN
    SLICE_X106Y27        LUT2 (Prop_lut2_I0_O)        0.045     3.213 r  fetch/ffOut_OBUFT[1]_inst_i_1_replica/O
                         net (fo=179, routed)         0.291     3.504    fetch/ffOut_OBUF[1]_repN
    SLICE_X111Y27        LUT6 (Prop_lut6_I1_O)        0.045     3.549 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.423     3.972    aluResult_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         1.145     5.117 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.117    aluResult[1]
    AA18                                                              r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.160ns  (logic 1.496ns (28.997%)  route 3.664ns (71.003%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           0.778     0.982    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     1.027 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.671     1.698    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.743 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           1.674     3.417    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.045     3.462 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)        0.541     4.003    ffOut_OBUF[2]
    AA21                 OBUFT (Prop_obuft_I_O)       1.157     5.160 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     5.160    ffOut[2]
    AA21                                                              r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.177ns  (logic 1.475ns (28.486%)  route 3.702ns (71.514%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           0.873     1.047    fetch/pushbuttons_IBUF[3]
    SLICE_X108Y29        LUT6 (Prop_lut6_I2_O)        0.045     1.092 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           0.641     1.733    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.045     1.778 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=5, routed)           1.597     3.375    fetch/dataBus_OBUF[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.045     3.420 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=3975, routed)        0.591     4.011    ffOut_OBUF[3]
    AB22                 OBUFT (Prop_obuft_I_O)       1.166     5.177 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     5.177    ffOut[3]
    AB22                                                              r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  nibbler_clk
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.049ns  (logic 3.964ns (26.342%)  route 11.085ns (73.658%))
  Logic Levels:           9  (LUT2=5 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.917   123.138    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.376    
    SLICE_X52Y28                                      0.000   234.376 f  ram/outputData_reg[0]/D
    SLICE_X52Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.714 f  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.300   237.014    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.138 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354   238.492    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   238.616 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811   242.428    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   242.552 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451   243.003    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124   243.127 r  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.299   243.426    a/dataOut_reg_1
    SLICE_X111Y26        LUT2 (Prop_lut2_I0_O)        0.124   243.550 f  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=4, routed)           0.462   244.012    fetch/flagsOut_reg_0
    SLICE_X109Y27        LUT2 (Prop_lut2_I1_O)        0.124   244.136 r  fetch/aluResult_OBUF[3]_inst_i_6_replica/O
                         net (fo=1, routed)           0.287   244.423    fetch/aluResult_OBUF[3]_inst_i_6_n_0_repN
    SLICE_X107Y27        LUT6 (Prop_lut6_I0_O)        0.124   244.547 r  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.448   244.996    fetch/aluResult_OBUF[3]_inst_i_4_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I2_O)        0.124   245.120 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.671   246.791    aluResult_OBUF[3]
    AA19                 OBUF (Prop_obuf_I_O)         2.634   249.425 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000   249.425    aluResult[3]
    AA19                                                              r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.806ns  (logic 3.714ns (25.084%)  route 11.092ns (74.916%))
  Logic Levels:           7  (LUT2=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.917   123.138    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.376    
    SLICE_X52Y28                                      0.000   234.376 r  ram/outputData_reg[0]/D
    SLICE_X52Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.714 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.300   237.014    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.138 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354   238.492    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   238.616 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811   242.428    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   242.552 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451   243.003    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124   243.127 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.498   243.625    fetch/aluResult_OBUF[0]_inst_i_1_0
    SLICE_X113Y26        LUT6 (Prop_lut6_I1_O)        0.124   243.749 r  fetch/aluResult_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.584   244.333    fetch/aluResult_OBUF[0]_inst_i_6_n_0
    SLICE_X110Y27        LUT6 (Prop_lut6_I4_O)        0.124   244.457 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           2.093   246.550    aluResult_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.632   249.182 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000   249.182    aluResult[0]
    W17                                                               r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.789ns  (logic 3.837ns (25.948%)  route 10.951ns (74.051%))
  Logic Levels:           8  (LUT2=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.917   123.138    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.376    
    SLICE_X52Y28                                      0.000   234.376 r  ram/outputData_reg[0]/D
    SLICE_X52Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.714 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.300   237.014    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.138 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354   238.492    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   238.616 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811   242.428    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   242.552 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451   243.003    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124   243.127 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.299   243.426    a/dataOut_reg_1
    SLICE_X111Y26        LUT2 (Prop_lut2_I0_O)        0.124   243.550 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=4, routed)           0.865   244.415    fetch/flagsOut_reg_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I4_O)        0.124   244.539 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.162   244.701    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124   244.825 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.708   246.533    aluResult_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         2.631   249.165 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000   249.165    aluResult[2]
    Y18                                                               r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.946ns  (logic 3.710ns (26.605%)  route 10.235ns (73.395%))
  Logic Levels:           7  (LUT2=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.917   123.138    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.376    
    SLICE_X52Y28                                      0.000   234.376 r  ram/outputData_reg[0]/D
    SLICE_X52Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.714 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.300   237.014    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.138 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354   238.492    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   238.616 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811   242.428    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   242.552 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.451   243.003    a/ffOut_OBUF[0]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124   243.127 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.308   243.435    fetch/aluResult_OBUF[0]_inst_i_1_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I4_O)        0.124   243.559 r  fetch/aluResult_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.151   243.710    fetch/aluResult_OBUF[1]_inst_i_6_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I5_O)        0.124   243.834 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.859   245.694    aluResult_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         2.628   248.322 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000   248.322    aluResult[1]
    AA18                                                              r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.233ns  (logic 3.334ns (25.193%)  route 9.899ns (74.807%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.917   123.138    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.376    
    SLICE_X52Y28                                      0.000   234.376 r  ram/outputData_reg[0]/D
    SLICE_X52Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.714 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.300   237.014    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.138 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.354   238.492    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   238.616 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.811   242.428    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   242.552 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        2.434   244.985    ffOut_OBUF[0]
    Y20                  OBUFT (Prop_obuft_I_O)       2.624   247.609 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000   247.609    ffOut[0]
    Y20                                                               r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.559ns  (logic 3.361ns (26.764%)  route 9.198ns (73.236%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.921   123.142    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.280   234.422    
    SLICE_X50Y28                                      0.000   234.422 r  ram/outputData_reg[1]/D
    SLICE_X50Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.760 r  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.258   237.019    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.143 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=4, routed)           1.496   238.638    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X113Y26        LUT2 (Prop_lut2_I0_O)        0.124   238.762 r  fetch/dataBus_OBUFT[1]_inst_i_1_replica_1/O
                         net (fo=1, routed)           3.372   242.134    fetch/dataBus_OBUF[1]_repN_1
    SLICE_X112Y24        LUT2 (Prop_lut2_I0_O)        0.124   242.258 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=3242, routed)        2.071   244.330    ffOut_OBUF[1]
    AB21                 OBUFT (Prop_obuft_I_O)       2.651   246.981 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000   246.981    ffOut[1]
    AB21                                                              r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.551ns  (logic 3.350ns (26.690%)  route 9.201ns (73.310%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.820   123.040    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.278    
    SLICE_X52Y29                                      0.000   234.278 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   234.616 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.157   236.774    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   236.898 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499   238.397    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   238.521 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559   242.080    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124   242.204 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)        1.986   244.190    ffOut_OBUF[2]
    AA21                 OBUFT (Prop_obuft_I_O)       2.640   246.830 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000   246.830    ffOut[2]
    AA21                                                              r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.201ns  (logic 3.360ns (27.536%)  route 8.841ns (72.464%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.921   123.142    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X51Y28         LDCE                                         r  ram/outputData_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.380    
    SLICE_X51Y28                                      0.000   234.380 r  ram/outputData_reg[3]/D
    SLICE_X51Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.718 r  ram/outputData_reg[3]/Q
                         net (fo=1, routed)           1.930   236.649    fetch/dataBus_OBUFT[3]_inst_i_1_0[3]
    SLICE_X108Y29        LUT6 (Prop_lut6_I0_O)        0.124   236.773 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           1.380   238.153    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   238.277 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=5, routed)           3.495   241.771    fetch/dataBus_OBUF[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124   241.895 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=3975, routed)        2.036   243.931    ffOut_OBUF[3]
    AB22                 OBUFT (Prop_obuft_I_O)       2.650   246.581 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000   246.581    ffOut[3]
    AB22                                                              r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 3.216ns (36.266%)  route 5.651ns (63.734%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.820   123.040    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.238   234.278    
    SLICE_X52Y29                                      0.000   234.278 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   234.616 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.157   236.774    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   236.898 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499   238.397    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   238.521 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           1.995   240.516    dataBus_OBUF[2]
    AB19                 OBUFT (Prop_obuft_I_O)       2.630   243.145 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000   243.145    dataBus[2]
    AB19                                                              r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            dataBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 3.226ns (37.030%)  route 5.486ns (62.970%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.175   118.665    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   118.789 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.281   122.071    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   122.221 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.921   123.142    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.280   234.422    
    SLICE_X50Y28                                      0.000   234.422 r  ram/outputData_reg[1]/D
    SLICE_X50Y28         LDCE (DToQ_ldce_D_Q)         0.338   234.760 r  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.258   237.019    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y28        LUT6 (Prop_lut6_I0_O)        0.124   237.143 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=4, routed)           1.569   238.712    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124   238.836 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.659   240.494    dataBus_OBUF[1]
    AB20                 OBUFT (Prop_obuft_I_O)       2.640   243.135 r  dataBus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000   243.135    dataBus[1]
    AB20                                                              r  dataBus[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch/operand_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            operand[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.282ns (79.512%)  route 0.330ns (20.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.640     1.587    fetch/clk_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  fetch/operand_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  fetch/operand_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.330     2.058    lopt_3
    W22                  OBUF (Prop_obuf_I_O)         1.141     3.199 r  operand_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.199    operand[3]
    W22                                                               r  operand[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phaseModule/phaseOut_reg/C
                            (rising edge-triggered cell FDCE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            phase
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.281ns (76.517%)  route 0.393ns (23.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.639     1.586    phaseModule/clk_IBUF_BUFG
    SLICE_X110Y51        FDCE                                         r  phaseModule/phaseOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  phaseModule/phaseOut_reg/Q
                         net (fo=90, routed)          0.393     2.120    phase_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.140     3.260 r  phase_OBUF_inst/O
                         net (fo=0)                   0.000     3.260    phase
    U21                                                               r  phase (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/operand_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            operand[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.309ns (73.356%)  route 0.475ns (26.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.611     1.558    fetch/clk_IBUF_BUFG
    SLICE_X104Y41        FDRE                                         r  fetch/operand_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  fetch/operand_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.475     2.197    lopt_7
    W21                  OBUF (Prop_obuf_I_O)         1.145     3.342 r  operand_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.342    operand[1]
    W21                                                               r  operand[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/operand_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            operand[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.322ns (73.940%)  route 0.466ns (26.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.611     1.558    fetch/clk_IBUF_BUFG
    SLICE_X104Y41        FDRE                                         r  fetch/operand_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  fetch/operand_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.466     2.188    lopt_1
    W20                  OBUF (Prop_obuf_I_O)         1.158     3.346 r  operand_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.346    operand[2]
    W20                                                               r  operand[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            instr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.285ns (72.601%)  route 0.485ns (27.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.634     1.581    fetch/clk_IBUF_BUFG
    SLICE_X108Y33        FDRE                                         r  fetch/instr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164     1.745 r  fetch/instr_reg[1]/Q
                         net (fo=21, routed)          0.485     2.230    instr_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         1.121     3.350 r  instr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.350    instr[1]
    V19                                                               r  instr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            instr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.321ns (73.164%)  route 0.484ns (26.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.634     1.581    fetch/clk_IBUF_BUFG
    SLICE_X108Y33        FDRE                                         r  fetch/instr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164     1.745 r  fetch/instr_reg[0]/Q
                         net (fo=15, routed)          0.484     2.229    instr_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         1.157     3.386 r  instr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.386    instr[0]
    AA22                                                              r  instr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programCounter/addressOut_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            address[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.292ns (71.189%)  route 0.523ns (28.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.627     1.574    programCounter/clk_IBUF_BUFG
    SLICE_X108Y23        FDRE                                         r  programCounter/addressOut_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y23        FDRE (Prop_fdre_C_Q)         0.164     1.738 r  programCounter/addressOut_reg[11]/Q
                         net (fo=2, routed)           0.523     2.261    address_OBUF[11]
    V15                  OBUF (Prop_obuf_I_O)         1.128     3.389 r  address_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.389    address[11]
    V15                                                               r  address[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programCounter/addressOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            address[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.291ns (70.618%)  route 0.537ns (29.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.630     1.577    programCounter/clk_IBUF_BUFG
    SLICE_X110Y22        FDRE                                         r  programCounter/addressOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y22        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  programCounter/addressOut_reg[6]/Q
                         net (fo=2, routed)           0.537     2.255    address_OBUF[6]
    Y14                  OBUF (Prop_obuf_I_O)         1.150     3.404 r  address_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.404    address[6]
    Y14                                                               r  address[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.033ns (56.452%)  route 0.797ns (43.548%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.634     1.581    fetch/clk_IBUF_BUFG
    SLICE_X108Y33        FDRE                                         r  fetch/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164     1.745 f  fetch/instr_reg[3]/Q
                         net (fo=28, routed)          0.212     1.957    fetch/instr_reg[3]_1[3]
    SLICE_X113Y35        LUT5 (Prop_lut5_I2_O)        0.045     2.002 r  fetch/ffOut_OBUFT[3]_inst_i_3/O
                         net (fo=4, routed)           0.584     2.587    ffOut_TRI[0]
    AB22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.411 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.411    ffOut[3]
    AB22                                                              r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programCounter/addressOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            address[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.314ns (71.178%)  route 0.532ns (28.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.627     1.574    programCounter/clk_IBUF_BUFG
    SLICE_X108Y23        FDRE                                         r  programCounter/addressOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y23        FDRE (Prop_fdre_C_Q)         0.164     1.738 r  programCounter/addressOut_reg[9]/Q
                         net (fo=2, routed)           0.532     2.270    address_OBUF[9]
    W13                  OBUF (Prop_obuf_I_O)         1.150     3.419 r  address_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.419    address[9]
    W13                                                               r  address[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  nibbler_clk

Max Delay         16468 Endpoints
Min Delay         16468 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[3291][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.859ns  (logic 1.348ns (6.166%)  route 20.512ns (93.834%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        18.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    18.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.018     2.993    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499     4.616    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559     8.299    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124     8.423 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       13.436    21.859    ram/D[2]
    SLICE_X22Y23         LDCE                                         r  ram/data_reg[3291][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.874    17.026    programCounter/data_reg[3295][3]
    SLICE_X48Y23         LUT5 (Prop_lut5_I3_O)        0.263    17.289 f  programCounter/data_reg[3291][3]_i_1/O
                         net (fo=4, routed)           1.274    18.564    ram/outputData_reg[3]_i_1917_3[0]
    SLICE_X22Y23         LDCE                                         f  ram/data_reg[3291][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[3293][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.157ns  (logic 1.348ns (6.370%)  route 19.810ns (93.630%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        18.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    18.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.018     2.993    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499     4.616    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559     8.299    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124     8.423 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       12.734    21.157    ram/D[2]
    SLICE_X24Y21         LDCE                                         r  ram/data_reg[3293][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.897    17.049    programCounter/data_reg[3295][3]
    SLICE_X47Y21         LUT5 (Prop_lut5_I4_O)        0.263    17.312 f  programCounter/data_reg[3293][3]_i_1/O
                         net (fo=4, routed)           1.165    18.477    ram/outputData_reg[3]_i_1918_1[0]
    SLICE_X24Y21         LDCE                                         f  ram/data_reg[3293][2]/G

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ram/data_reg[3291][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.651ns  (logic 1.316ns (6.375%)  route 19.334ns (93.625%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        18.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    18.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           2.216     3.161    fetch/pushbuttons_IBUF[3]
    SLICE_X108Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.285 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           1.380     4.665    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=5, routed)           3.495     8.284    fetch/dataBus_OBUF[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124     8.408 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=3975, routed)       12.243    20.651    ram/D[3]
    SLICE_X22Y23         LDCE                                         r  ram/data_reg[3291][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.874    17.026    programCounter/data_reg[3295][3]
    SLICE_X48Y23         LUT5 (Prop_lut5_I3_O)        0.263    17.289 f  programCounter/data_reg[3291][3]_i_1/O
                         net (fo=4, routed)           1.274    18.564    ram/outputData_reg[3]_i_1917_3[0]
    SLICE_X22Y23         LDCE                                         f  ram/data_reg[3291][3]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[3290][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.269ns  (logic 1.348ns (6.649%)  route 18.921ns (93.351%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.018     2.993    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499     4.616    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559     8.299    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124     8.423 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       11.846    20.269    ram/D[2]
    SLICE_X23Y19         LDCE                                         r  ram/data_reg[3290][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.187    16.339    programCounter/data_reg[3295][3]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.263    16.602 f  programCounter/data_reg[3290][3]_i_1/O
                         net (fo=4, routed)           1.319    17.921    ram/outputData_reg[3]_i_1917_2[0]
    SLICE_X23Y19         LDCE                                         f  ram/data_reg[3290][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[3310][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.210ns  (logic 1.348ns (6.669%)  route 18.862ns (93.331%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.018     2.993    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499     4.616    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559     8.299    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124     8.423 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       11.787    20.210    ram/D[2]
    SLICE_X47Y21         LDCE                                         r  ram/data_reg[3310][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.896    17.048    programCounter/data_reg[3295][3]
    SLICE_X47Y21         LUT5 (Prop_lut5_I4_O)        0.263    17.311 f  programCounter/data_reg[3310][3]_i_1/O
                         net (fo=4, routed)           0.680    17.992    ram/outputData_reg[3]_i_1914_2[0]
    SLICE_X47Y21         LDCE                                         f  ram/data_reg[3310][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[3299][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.863ns  (logic 1.348ns (6.785%)  route 18.516ns (93.215%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.018     2.993    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499     4.616    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559     8.299    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124     8.423 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       11.440    19.863    ram/D[2]
    SLICE_X44Y20         LDCE                                         r  ram/data_reg[3299][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.893    17.046    programCounter/data_reg[3295][3]
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.263    17.309 f  programCounter/data_reg[3299][3]_i_1/O
                         net (fo=4, routed)           0.676    17.984    ram/outputData_reg[3]_i_1911_3[0]
    SLICE_X44Y20         LDCE                                         f  ram/data_reg[3299][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[3294][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.853ns  (logic 1.348ns (6.789%)  route 18.506ns (93.211%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.018     2.993    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499     4.616    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559     8.299    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124     8.423 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       11.430    19.853    ram/D[2]
    SLICE_X24Y20         LDCE                                         r  ram/data_reg[3294][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.295    16.447    programCounter/data_reg[3295][3]
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.263    16.710 f  programCounter/data_reg[3294][3]_i_1/O
                         net (fo=4, routed)           1.241    17.950    ram/outputData_reg[3]_i_1918_2[0]
    SLICE_X24Y20         LDCE                                         f  ram/data_reg[3294][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[3301][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.576ns  (logic 1.348ns (6.885%)  route 18.228ns (93.115%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.018     2.993    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.499     4.616    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=3, routed)           3.559     8.299    fetch/dataBus_OBUF[2]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.124     8.423 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4097, routed)       11.153    19.576    ram/D[2]
    SLICE_X46Y19         LDCE                                         r  ram/data_reg[3301][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.660    16.812    programCounter/data_reg[3295][3]
    SLICE_X46Y19         LUT5 (Prop_lut5_I4_O)        0.263    17.075 f  programCounter/data_reg[3301][3]_i_1/O
                         net (fo=4, routed)           0.564    17.639    ram/outputData_reg[3]_i_1912_1[0]
    SLICE_X46Y19         LDCE                                         f  ram/data_reg[3301][2]/G

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ram/data_reg[3293][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.407ns  (logic 1.316ns (6.783%)  route 18.091ns (93.217%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        18.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    18.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           2.216     3.161    fetch/pushbuttons_IBUF[3]
    SLICE_X108Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.285 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           1.380     4.665    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=5, routed)           3.495     8.284    fetch/dataBus_OBUF[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124     8.408 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=3975, routed)       11.000    19.407    ram/D[3]
    SLICE_X22Y22         LDCE                                         r  ram/data_reg[3293][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.897    17.049    programCounter/data_reg[3295][3]
    SLICE_X47Y21         LUT5 (Prop_lut5_I4_O)        0.263    17.312 f  programCounter/data_reg[3293][3]_i_1/O
                         net (fo=4, routed)           1.185    18.497    ram/outputData_reg[3]_i_1918_1[0]
    SLICE_X22Y22         LDCE                                         f  ram/data_reg[3293][3]/G

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ram/data_reg[3296][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.306ns  (logic 1.330ns (6.888%)  route 17.976ns (93.112%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.961     2.919    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y28        LUT6 (Prop_lut6_I2_O)        0.124     3.043 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=4, routed)           1.496     4.539    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X113Y26        LUT2 (Prop_lut2_I0_O)        0.124     4.663 r  fetch/dataBus_OBUFT[1]_inst_i_1_replica_1/O
                         net (fo=1, routed)           3.372     8.035    fetch/dataBus_OBUF[1]_repN_1
    SLICE_X112Y24        LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=3242, routed)       11.147    19.306    ram/D[1]
    SLICE_X44Y19         LDCE                                         r  ram/data_reg[3296][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.324     6.743    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     6.843 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.830     8.673    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.100     8.773 f  fetch/data_reg[3427][3]_i_3/O
                         net (fo=57, routed)          1.258    10.031    fetch/data_reg[3427][3]_i_3_n_0
    SLICE_X83Y32         LUT4 (Prop_lut4_I0_O)        0.121    10.152 f  fetch/data_reg[3561][3]_i_2/O
                         net (fo=108, routed)         6.961    17.113    programCounter/data_reg[3295][3]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.263    17.376 f  programCounter/data_reg[3296][3]_i_1/O
                         net (fo=4, routed)           0.451    17.826    ram/outputData_reg[3]_i_1911_0[0]
    SLICE_X44Y19         LDCE                                         f  ram/data_reg[3296][1]/G





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            flagsModule/flagsOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.225ns (24.220%)  route 0.706ns (75.780%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.706     0.889    fetch/notReset_IBUF
    SLICE_X111Y28        LUT5 (Prop_lut5_I4_O)        0.042     0.931 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000     0.931    flagsModule/flagsOut_reg_0
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.899     2.093    flagsModule/clk_IBUF_BUFG
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            flagsModule/flagsOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.225ns (24.220%)  route 0.706ns (75.780%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.706     0.889    fetch/notReset_IBUF
    SLICE_X111Y28        LUT5 (Prop_lut5_I4_O)        0.042     0.931 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000     0.931    flagsModule/flagsOut_reg_0
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.899     2.093    flagsModule/clk_IBUF_BUFG
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            a/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.228ns (23.400%)  route 0.748ns (76.600%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.748     0.931    fetch/notReset_IBUF
    SLICE_X110Y27        LUT4 (Prop_lut4_I3_O)        0.045     0.976 r  fetch/dataOut_i_1/O
                         net (fo=1, routed)           0.000     0.976    a/dataOut_reg_3
    SLICE_X110Y27        FDRE                                         r  a/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.898     2.092    a/clk_IBUF_BUFG
    SLICE_X110Y27        FDRE                                         r  a/dataOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.228ns (22.202%)  route 0.801ns (77.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.264     1.029    fetch/p_0_in
    SLICE_X110Y44        FDRE                                         r  fetch/operand_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.911     2.105    fetch/clk_IBUF_BUFG
    SLICE_X110Y44        FDRE                                         r  fetch/operand_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            phaseModule/phaseOut_reg/CLR
                            (removal check against rising-edge clock nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.228ns (21.852%)  route 0.817ns (78.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 f  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.280     1.046    phaseModule/SR[0]
    SLICE_X110Y51        FDCE                                         f  phaseModule/phaseOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.911     2.105    phaseModule/clk_IBUF_BUFG
    SLICE_X110Y51        FDCE                                         r  phaseModule/phaseOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.228ns (21.284%)  route 0.845ns (78.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.308     1.073    fetch/p_0_in
    SLICE_X102Y50        FDRE                                         r  fetch/operand_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.881     2.075    fetch/clk_IBUF_BUFG
    SLICE_X102Y50        FDRE                                         r  fetch/operand_reg[1]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.228ns (21.284%)  route 0.845ns (78.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.308     1.073    fetch/p_0_in
    SLICE_X102Y50        FDRE                                         r  fetch/operand_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.881     2.075    fetch/clk_IBUF_BUFG
    SLICE_X102Y50        FDRE                                         r  fetch/operand_reg[2]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.228ns (21.097%)  route 0.855ns (78.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.317     1.083    fetch/p_0_in
    SLICE_X110Y43        FDRE                                         r  fetch/operand_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.911     2.105    fetch/clk_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  fetch/operand_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.228ns (19.547%)  route 0.940ns (80.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.403     1.169    fetch/p_0_in
    SLICE_X104Y57        FDRE                                         r  fetch/operand_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.880     2.074    fetch/clk_IBUF_BUFG
    SLICE_X104Y57        FDRE                                         r  fetch/operand_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.228ns (19.547%)  route 0.940ns (80.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.403     1.169    fetch/p_0_in
    SLICE_X104Y57        FDRE                                         r  fetch/operand_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.880     2.074    fetch/clk_IBUF_BUFG
    SLICE_X104Y57        FDRE                                         r  fetch/operand_reg[2]_lopt_replica/C





