$date
	Mon Oct 30 22:49:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module sum_1bit_tb $end
$var wire 1 ! s_tb $end
$var wire 1 " co_tb $end
$var reg 1 # a_tb $end
$var reg 1 $ b_tb $end
$var reg 1 % ci_tb $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 " co $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1!
1#
#200
0#
1$
#300
1"
0!
1#
#400
0"
1!
0#
0$
1%
#500
1"
0!
1#
#600
0#
1$
#700
1!
1#
#800
0"
0!
0#
0$
0%
#900
1!
1#
#1000
0#
1$
#1100
1"
0!
1#
#1200
0"
1!
0#
0$
1%
#1300
1"
0!
1#
#1400
0#
1$
#1500
1!
1#
#1600
0"
0!
0#
0$
0%
#1700
1!
1#
#1800
0#
1$
#1900
1"
0!
1#
#2000
0"
1!
0#
0$
1%
#2100
1"
0!
1#
#2200
0#
1$
#2300
1!
1#
#2400
0"
0!
0#
0$
0%
#2500
1!
1#
#2600
0#
1$
#2700
1"
0!
1#
#2800
0"
1!
0#
0$
1%
#2900
1"
0!
1#
#3000
0#
1$
#3100
1!
1#
#3200
0"
0!
0#
0$
0%
#3300
1!
1#
#3400
0#
1$
#3500
1"
0!
1#
#3600
0"
1!
0#
0$
1%
#3700
1"
0!
1#
#3800
0#
1$
#3900
1!
1#
#4000
0"
0!
0#
0$
0%
#4100
1!
1#
#4200
0#
1$
#4300
1"
0!
1#
#4400
0"
1!
0#
0$
1%
#4500
1"
0!
1#
#4600
0#
1$
#4700
1!
1#
#4800
0"
0!
0#
0$
0%
#4900
1!
1#
#5000
0#
1$
#5100
1"
0!
1#
#5200
0"
1!
0#
0$
1%
#5300
1"
0!
1#
#5400
0#
1$
#5500
1!
1#
#5600
0"
0!
0#
0$
0%
#5700
1!
1#
#5800
0#
1$
#5900
1"
0!
1#
#6000
0"
1!
0#
0$
1%
#6100
1"
0!
1#
#6200
0#
1$
#6300
1!
1#
#6400
0"
0!
0#
0$
0%
#6500
1!
1#
#6600
0#
1$
#6700
1"
0!
1#
#6800
0"
1!
0#
0$
1%
#6900
1"
0!
1#
#7000
0#
1$
#7100
1!
1#
#7200
0"
0!
0#
0$
0%
#7300
1!
1#
#7400
0#
1$
#7500
1"
0!
1#
#7600
0"
1!
0#
0$
1%
#7700
1"
0!
1#
#7800
0#
1$
#7900
1!
1#
#8000
0"
0!
0#
0$
0%
#8100
1!
1#
#8200
0#
1$
#8300
1"
0!
1#
#8400
0"
1!
0#
0$
1%
#8500
1"
0!
1#
#8600
0#
1$
#8700
1!
1#
#8800
0"
0!
0#
0$
0%
#8900
1!
1#
#9000
0#
1$
#9100
1"
0!
1#
#9200
0"
1!
0#
0$
1%
#9300
1"
0!
1#
#9400
0#
1$
#9500
1!
1#
#9600
0"
0!
0#
0$
0%
#9700
1!
1#
#9800
0#
1$
#9900
1"
0!
1#
#10000
0"
1!
0#
0$
1%
