Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 2 high-fanout nets. 
A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: S-2021.06-SP4
Date   : Wed Oct 18 21:01:51 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CU/IR_EX_s_reg[31]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: HU1/hzd_sig_raw_reg
            (rising edge-triggered flip-flop clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CU/IR_EX_s_reg[31]/CK (SDFFR_X1)                        0.00 #     0.00 r
  CU/IR_EX_s_reg[31]/Q (SDFFR_X1)                         0.08       0.08 f
  CU/IR_EX[31] (CU_dlx_MICROCODE_MEM_SIZE48_FUNC_SIZE11_OP_CODE_SIZE6_CW_SIZE25)
                                                          0.00       0.08 f
  HU1/IR_EX[31] (HU)                                      0.00       0.08 f
  HU1/U136/ZN (NOR3_X1)                                   0.09       0.17 r
  HU1/U102/ZN (AND4_X1)                                   0.08       0.25 r
  HU1/U158/ZN (NOR3_X1)                                   0.03       0.28 f
  HU1/U147/ZN (AND2_X1)                                   0.05       0.32 f
  HU1/U148/ZN (NOR3_X1)                                   0.08       0.40 r
  HU1/U139/ZN (XNOR2_X1)                                  0.04       0.44 f
  HU1/U138/ZN (AND2_X1)                                   0.04       0.49 f
  HU1/U179/ZN (NAND4_X1)                                  0.03       0.52 r
  HU1/U52/ZN (AOI21_X1)                                   0.03       0.55 f
  HU1/U161/ZN (OAI21_X1)                                  0.05       0.60 r
  HU1/U168/ZN (NAND2_X1)                                  0.03       0.63 f
  HU1/U167/Z (MUX2_X1)                                    0.07       0.70 f
  HU1/hzd_sig_raw_reg/D (DFF_X1)                          0.01       0.71 f
  data arrival time                                                  0.71

  clock CLK' (rise edge)                                  0.75       0.75
  clock network delay (ideal)                             0.00       0.75
  HU1/hzd_sig_raw_reg/CK (DFF_X1)                         0.00       0.75 r
  library setup time                                     -0.04       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
