sch2hdl,-intstyle,ise,-family,spartan6,-verilog,/home/ise/Desktop/RISC16bit/RISC16bit/three_bit_dff.vf,-w,/home/ise/FPGA/three_bit_dff.sch
