INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sources_1/imports/new/bubble_sort_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
