$date
	Fri Aug 22 18:31:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1!
1#
#40
0#
1$
#60
1!
0$
1%
#80
1"
0!
1#
1$
0%
#100
0!
0$
1%
#120
0#
1$
#140
1!
1#
#160
