

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Jan  4 15:57:06 2019

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        top
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4774|  42212|  4775|  42213|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+------+-------+------+-------+---------+
        |                      |           |    Latency   |   Interval   | Pipeline|
        |       Instance       |   Module  |  min |  max  |  min |  max  |   Type  |
        +----------------------+-----------+------+-------+------+-------+---------+
        |grp_bin_conv_fu_599   |bin_conv   |    85|  36939|    85|  36939|   none  |
        |grp_fp_conv_fu_629    |fp_conv    |  1120|  35809|  1120|  35809|   none  |
        |grp_bin_dense_fu_653  |bin_dense  |    16|     79|    16|     79|   none  |
        +----------------------+-----------+------+-------+------+-------+---------+

        * Loop: 
        +------------------+------+-------+------------+-----------+-----------+---------+----------+
        |                  |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |     Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------------+------+-------+------------+-----------+-----------+---------+----------+
        |- LOOP_DMEM_I     |     1|    512|           2|          1|          1| 1 ~ 512 |    yes   |
        |- LOOP_WT_I       |  4682|   4682|           2|          1|          1|     4682|    yes   |
        |- LOOP_KH_I       |    64|     64|           2|          1|          1|       64|    yes   |
        |- LOOP_IMG_BATCH  |    89|  36943| 89 ~ 36943 |          -|          -|        1|    no    |
        |- LOOP_DMEM_O     |     2|      2|           3|          1|          1|        1|    yes   |
        +------------------+------+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|      69|   1262|
|FIFO             |        -|      -|       -|      -|
|Instance         |       64|      3|   39455|  89037|
|Memory           |       50|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    964|
|Register         |        -|      -|     441|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      114|      4|   39965|  91263|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       40|      1|      37|    171|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-------+-------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------------+-----------+---------+-------+-------+-------+
    |grp_bin_conv_fu_599   |bin_conv   |       64|      2|  17218|  66323|
    |grp_bin_dense_fu_653  |bin_dense  |        0|      1|   1035|   2619|
    |grp_fp_conv_fu_629    |fp_conv    |        0|      0|  21202|  20095|
    +----------------------+-----------+---------+-------+-------+-------+
    |Total                 |           |       64|      3|  39455|  89037|
    +----------------------+-----------+---------+-------+-------+-------+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |top_mac_muladd_15bgk_U371  |top_mac_muladd_15bgk  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |dmem_V_0_0_U  |top_dmem_V_0_0  |        4|  0|   0|  1024|   64|     1|        65536|
    |dmem_V_0_1_U  |top_dmem_V_0_0  |        4|  0|   0|  1024|   64|     1|        65536|
    |dmem_V_1_0_U  |top_dmem_V_0_0  |        4|  0|   0|  1024|   64|     1|        65536|
    |dmem_V_1_1_U  |top_dmem_V_0_0  |        4|  0|   0|  1024|   64|     1|        65536|
    |kh_mem_V_U    |top_kh_mem_V    |        2|  0|   0|    64|   64|     1|         4096|
    |wt_mem_V_0_U  |top_wt_mem_V_0  |       16|  0|   0|  2341|   64|     1|       149824|
    |wt_mem_V_1_U  |top_wt_mem_V_0  |       16|  0|   0|  2341|   64|     1|       149824|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                |       50|  0|   0|  8842|  448|     7|       565888|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+----+----+------------+------------+
    |grp_fu_688_p2                      |     +    |      0|   0|  23|          16|          16|
    |i_V_1_fu_959_p2                    |     +    |      0|   0|  15|           7|           1|
    |i_V_2_fu_795_p2                    |     +    |      0|   0|  23|          16|           1|
    |i_V_3_fu_979_p2                    |     +    |      0|   0|  17|          10|           1|
    |i_V_4_fu_1222_p2                   |     +    |      0|   0|  23|          16|           1|
    |i_V_fu_928_p2                      |     +    |      0|   0|  20|          13|           1|
    |img_idx_V_1_fu_1294_p2             |     +    |      0|   0|  23|          16|           1|
    |img_idx_V_fu_879_p2                |     +    |      0|   0|  23|          16|           1|
    |img_off_V_1_fu_1279_p2             |     +    |      0|   0|  17|          10|           1|
    |img_off_V_fu_864_p2                |     +    |      0|   0|  17|          10|           1|
    |r_V_3_fu_854_p2                    |     +    |      0|   0|  24|          17|          17|
    |tmp_13_fu_1010_p2                  |     +    |      0|   0|  23|          16|          16|
    |tmp_18_fu_1193_p2                  |     +    |      0|   0|  23|           1|          16|
    |tmp_19_fu_1205_p2                  |     +    |      0|   0|  23|           1|          16|
    |ap_block_pp0_stage0_11001          |    and   |      0|   0|   8|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|   0|   8|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|   0|   8|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|   0|   8|           1|           1|
    |ap_block_state9_pp2_stage0_iter1   |    and   |      0|   0|   8|           1|           1|
    |ap_predicate_op114_read_state3     |    and   |      0|   0|   8|           1|           1|
    |ap_predicate_op129_read_state3     |    and   |      0|   0|   8|           1|           1|
    |sel_tmp2_fu_1139_p2                |    and   |      0|   0|   8|           1|           1|
    |sel_tmp3_fu_1363_p2                |    and   |      0|   0|   8|           1|           1|
    |sel_tmp5_fu_1321_p2                |    and   |      0|   0|   8|           1|           1|
    |sel_tmp7_fu_1157_p2                |    and   |      0|   0|   8|           1|           1|
    |sel_tmp8_fu_1326_p2                |    and   |      0|   0|   8|           1|           1|
    |sel_tmp_fu_1358_p2                 |    and   |      0|   0|   8|           1|           1|
    |exitcond1_fu_1217_p2               |   icmp   |      0|   0|  13|          16|          16|
    |exitcond_fu_790_p2                 |   icmp   |      0|   0|  13|          16|          16|
    |this_assign_1_fu_1004_p2           |   icmp   |      0|   0|  13|          10|           1|
    |tmp_16_fu_974_p2                   |   icmp   |      0|   0|  13|          16|          16|
    |tmp_1_fu_774_p2                    |   icmp   |      0|   0|   8|           2|           1|
    |tmp_20_fu_874_p2                   |   icmp   |      0|   0|  13|          11|          11|
    |tmp_21_fu_1021_p2                  |   icmp   |      0|   0|   9|           2|           3|
    |tmp_25_fu_1289_p2                  |   icmp   |      0|   0|  13|          11|          11|
    |tmp_45_i_fu_1084_p2                |   icmp   |      0|   0|   8|           2|           1|
    |tmp_46_i_fu_1093_p2                |   icmp   |      0|   0|   8|           2|           1|
    |tmp_47_i_fu_1108_p2                |   icmp   |      0|   0|   9|           2|           3|
    |tmp_4_fu_784_p2                    |   icmp   |      0|   0|   8|           2|           1|
    |tmp_5_fu_922_p2                    |   icmp   |      0|   0|  13|          13|          13|
    |tmp_62_not_fu_1054_p2              |   icmp   |      0|   0|   8|           2|           1|
    |tmp_7_fu_953_p2                    |   icmp   |      0|   0|  11|           7|           8|
    |ap_block_state11_on_subcall_done   |    or    |      0|   0|   8|           1|           1|
    |ap_block_state17_pp3_stage0_iter2  |    or    |      0|   0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    or    |      0|   0|   8|           1|           1|
    |brmerge1_fu_1078_p2                |    or    |      0|   0|   8|           1|           1|
    |brmerge_fu_1059_p2                 |    or    |      0|   0|   8|           1|           1|
    |or_cond_fu_1171_p2                 |    or    |      0|   0|   8|           1|           1|
    |sel_tmp6_demorgan_fu_1145_p2       |    or    |      0|   0|   8|           1|           1|
    |nc_V_fu_1185_p3                    |  select  |      0|   0|  16|           1|          16|
    |newSel1_fu_1177_p3                 |  select  |      0|   0|  16|           1|          16|
    |newSel3_fu_1367_p3                 |  select  |      0|   0|  64|           1|          64|
    |newSel4_fu_1375_p3                 |  select  |      0|   0|  64|           1|          64|
    |newSel5_fu_1383_p3                 |  select  |      0|   0|  64|           1|          64|
    |newSel6_fu_1330_p3                 |  select  |      0|   0|  64|           1|          64|
    |newSel7_fu_1338_p3                 |  select  |      0|   0|  64|           1|          64|
    |newSel8_fu_1346_p3                 |  select  |      0|   0|  64|           1|          64|
    |newSel_fu_1163_p3                  |  select  |      0|   0|  16|           1|          16|
    |p_0590_2_49_fu_1300_p3             |  select  |      0|   0|  16|           1|          16|
    |p_3_fu_1308_p3                     |  select  |      0|   0|  10|           1|           1|
    |p_s_45_fu_893_p3                   |  select  |      0|   0|  10|           1|           1|
    |p_s_fu_885_p3                      |  select  |      0|   0|  16|           1|          16|
    |words_per_out_V_fu_1039_p3         |  select  |      0|   0|   5|           1|           5|
    |r_V_2_fu_841_p2                    |    shl   |      0|  51|  35|          16|          16|
    |words_per_image_V_fu_768_p2        |    shl   |      0|  18|  12|           1|           5|
    |ap_enable_pp0                      |    xor   |      0|   0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|   0|   8|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|   0|   8|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|   0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|   0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|   0|   8|           1|           2|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|   0|   8|           1|           2|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|   0|   8|           1|           2|
    |brmerge_not_fu_1072_p2             |    xor   |      0|   0|   8|           1|           2|
    |d_o_idx_V_fu_746_p2                |    xor   |      0|   0|   8|           1|           2|
    |sel_tmp1_fu_1133_p2                |    xor   |      0|   0|   8|           1|           2|
    |sel_tmp4_fu_1316_p2                |    xor   |      0|   0|   8|           1|           2|
    |sel_tmp6_fu_1151_p2                |    xor   |      0|   0|   8|           1|           2|
    |sel_tmp9_fu_1353_p2                |    xor   |      0|   0|   8|           1|           2|
    +-----------------------------------+----------+-------+----+----+------------+------------+
    |Total                              |          |      0|  69|1262|         344|         733|
    +-----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2  |   9|          2|    1|          2|
    |dmem_V_0_0_address0      |  44|          9|   10|         90|
    |dmem_V_0_0_ce0           |  27|          5|    1|          5|
    |dmem_V_0_0_d0            |  27|          5|   64|        320|
    |dmem_V_0_0_we0           |  27|          5|    1|          5|
    |dmem_V_0_1_address0      |  44|          9|   10|         90|
    |dmem_V_0_1_ce0           |  27|          5|    1|          5|
    |dmem_V_0_1_d0            |  27|          5|   64|        320|
    |dmem_V_0_1_we0           |  27|          5|    1|          5|
    |dmem_V_1_0_address0      |  44|          9|   10|         90|
    |dmem_V_1_0_ce0           |  27|          5|    1|          5|
    |dmem_V_1_0_d0            |  27|          5|   64|        320|
    |dmem_V_1_0_we0           |  27|          5|    1|          5|
    |dmem_V_1_1_address0      |  44|          9|   10|         90|
    |dmem_V_1_1_ce0           |  27|          5|    1|          5|
    |dmem_V_1_1_d0            |  27|          5|   64|        320|
    |dmem_V_1_1_we0           |  27|          5|    1|          5|
    |dmem_i_V_blk_n           |   9|          2|    1|          2|
    |dmem_o_V_blk_n           |   9|          2|    1|          2|
    |dmem_o_V_din             |  15|          3|   64|        192|
    |kh_i_V_blk_n             |   9|          2|    1|          2|
    |kh_index_V               |  21|          4|   16|         64|
    |kh_mem_V_address0        |  27|          5|    6|         30|
    |kh_mem_V_ce0             |  21|          4|    1|          4|
    |o_index_V                |  15|          3|   16|         48|
    |p_0586_2_reg_577         |   9|          2|   10|         20|
    |p_0590_2_reg_566         |   9|          2|   16|         32|
    |p_1_reg_499              |   9|          2|   16|         32|
    |p_2_reg_510              |   9|          2|   10|         20|
    |p_4_reg_521              |   9|          2|   16|         32|
    |p_5_reg_532              |   9|          2|   13|         26|
    |p_6_phi_fu_547_p4        |   9|          2|    7|         14|
    |p_6_reg_543              |   9|          2|    7|         14|
    |p_7_reg_555              |   9|          2|   10|         20|
    |p_8_reg_588              |   9|          2|   16|         32|
    |p_9_reg_488              |   9|          2|    1|          2|
    |wt_i_V_blk_n             |   9|          2|    1|          2|
    |wt_mem_V_0_address0      |  27|          5|   12|         60|
    |wt_mem_V_0_ce0           |  27|          5|    1|          5|
    |wt_mem_V_1_address0      |  27|          5|   12|         60|
    |wt_mem_V_1_ce0           |  27|          5|    1|          5|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 964|        192|  565|       2427|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2               |   1|   0|    1|          0|
    |ap_reg_grp_bin_conv_fu_599_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_bin_dense_fu_653_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_fp_conv_fu_629_ap_start    |   1|   0|    1|          0|
    |brmerge1_reg_1599                     |   1|   0|    1|          0|
    |d_o_idx_V_reg_1457                    |   1|   0|    1|          0|
    |i_V_1_reg_1558                        |   7|   0|    7|          0|
    |i_V_3_reg_1567                        |  10|   0|   10|          0|
    |kh_index_V                            |  16|   0|   16|          0|
    |layer_type_V_reg_1449                 |   2|   0|    2|          0|
    |nc_V_reg_1603                         |  16|   0|   16|          0|
    |newSel5_reg_1691                      |  64|   0|   64|          0|
    |newSel8_reg_1686                      |  64|   0|   64|          0|
    |o_index_V                             |  16|   0|   16|          0|
    |off_V_reg_1577                        |   2|   0|    2|          0|
    |p_0586_2_reg_577                      |  10|   0|   10|          0|
    |p_0590_2_reg_566                      |  16|   0|   16|          0|
    |p_1_reg_499                           |  16|   0|   16|          0|
    |p_2_reg_510                           |  10|   0|   10|          0|
    |p_4_reg_521                           |  16|   0|   16|          0|
    |p_5_reg_532                           |  13|   0|   13|          0|
    |p_6_reg_543                           |   7|   0|    7|          0|
    |p_7_reg_555                           |  10|   0|   10|          0|
    |p_8_reg_588                           |  16|   0|   16|          0|
    |p_9_reg_488                           |   1|   0|    1|          0|
    |r_V_10_reg_1499                       |  10|   0|   10|          0|
    |r_V_3_reg_1517                        |  17|   0|   17|          0|
    |r_V_6_reg_1504                        |  15|   0|   15|          0|
    |r_V_reg_1545                          |  12|   0|   12|          0|
    |reg_699                               |  16|   0|   16|          0|
    |rhs_V_1_cast_reg_1589                 |   5|   0|   20|         15|
    |this_assign_1_reg_1584                |   1|   0|    1|          0|
    |tmp_1_reg_1477                        |   1|   0|    1|          0|
    |tmp_29_reg_1522                       |   1|   0|    1|          0|
    |tmp_2_cast_reg_1481                   |   5|   0|   11|          6|
    |tmp_30_reg_1550                       |   1|   0|    1|          0|
    |tmp_31_cast_reg_1594                  |   5|   0|   11|          6|
    |tmp_31_reg_1513                       |   1|   0|    1|          0|
    |tmp_32_reg_1509                       |   1|   0|    1|          0|
    |tmp_36_reg_1649                       |   1|   0|    1|          0|
    |tmp_37_reg_1622                       |   1|   0|    1|          0|
    |tmp_4_reg_1486                        |   1|   0|    1|          0|
    |tmp_7_reg_1554                        |   1|   0|    1|          0|
    |tmp_cast1_reg_1466                    |   2|   0|   16|         14|
    |words_per_image_V_reg_1471            |   5|   0|    5|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 441|   0|  482|         41|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_start          |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_done           | out |    1| ap_ctrl_hs |       top      | return value |
|ap_idle           | out |    1| ap_ctrl_hs |       top      | return value |
|ap_ready          | out |    1| ap_ctrl_hs |       top      | return value |
|wt_i_V_dout       |  in |   64|   ap_fifo  |     wt_i_V     |    pointer   |
|wt_i_V_empty_n    |  in |    1|   ap_fifo  |     wt_i_V     |    pointer   |
|wt_i_V_read       | out |    1|   ap_fifo  |     wt_i_V     |    pointer   |
|kh_i_V_dout       |  in |   64|   ap_fifo  |     kh_i_V     |    pointer   |
|kh_i_V_empty_n    |  in |    1|   ap_fifo  |     kh_i_V     |    pointer   |
|kh_i_V_read       | out |    1|   ap_fifo  |     kh_i_V     |    pointer   |
|dmem_i_V_dout     |  in |   64|   ap_fifo  |    dmem_i_V    |    pointer   |
|dmem_i_V_empty_n  |  in |    1|   ap_fifo  |    dmem_i_V    |    pointer   |
|dmem_i_V_read     | out |    1|   ap_fifo  |    dmem_i_V    |    pointer   |
|dmem_o_V_din      | out |   64|   ap_fifo  |    dmem_o_V    |    pointer   |
|dmem_o_V_full_n   |  in |    1|   ap_fifo  |    dmem_o_V    |    pointer   |
|dmem_o_V_write    | out |    1|   ap_fifo  |    dmem_o_V    |    pointer   |
|n_inputs_V        |  in |   16|   ap_none  |   n_inputs_V   |    scalar    |
|n_outputs_V       |  in |   16|   ap_none  |   n_outputs_V  |    scalar    |
|input_words_V     |  in |   16|   ap_none  |  input_words_V |    scalar    |
|output_words_V    |  in |   16|   ap_none  | output_words_V |    scalar    |
|layer_mode_V      |  in |    3|   ap_none  |  layer_mode_V  |    scalar    |
|dmem_mode_V       |  in |    1|   ap_none  |   dmem_mode_V  |    scalar    |
|width_mode_V      |  in |    2|   ap_none  |  width_mode_V  |    scalar    |
|norm_mode_V       |  in |    2|   ap_none  |   norm_mode_V  |    scalar    |
+------------------+-----+-----+------------+----------------+--------------+

