   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "ecatappl.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB108:
  26              	 .file 1 "C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
   9:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  35:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  41:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  46:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  57:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  60:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  64:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  79:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  81:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  82:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  87:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  92:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  97:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 102:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 106:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 111:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 117:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 121:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
 124:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 172:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 184:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 196:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 214:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
 216:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 218:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 220:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 225:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 241:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 246:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 251:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 257:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
 265:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 278:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 281:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
 297:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 298:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 305:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 310:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 324:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 328:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 331:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 337:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 349:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 367:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 384:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 397:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 406:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 409:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 412:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 413:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 418:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 438:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 440:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 441:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 448:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 453:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 468:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 482:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 487:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 539:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 551:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 554:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 568:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 616:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 640:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 662:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 691:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 693:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 706:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 715:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 719:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 722:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 725:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 733:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 746:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 752:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 759:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 762:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 773:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 783:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 798:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 832:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 836:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 840:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 843:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 846:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1136:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1190:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1204:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1217:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1221:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1224:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1227:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1231:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1241:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1248:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1251:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1255:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1267:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1270:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1273:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1276:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1279:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1282:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1285:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1299:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1307:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1311:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1314:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1317:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1346:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1349:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1401:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1406:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1416:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1419:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1422:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1425:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1453:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1456:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1469:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1506:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
1512:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1514:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
1520:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1522:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1524:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1532:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1551:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1556:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1561:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1564:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1565:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
1576:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1577:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1598:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1601:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
1608:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1609:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1610:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1617:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
1619:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1620:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1621:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1627 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1628:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  44              	 .loc 1 1628 0
  45 000a 0849     	 ldr r1,.L2
  46 000c 97F90730 	 ldrsb r3,[r7,#7]
  47 0010 5B09     	 lsrs r3,r3,#5
  48 0012 FA79     	 ldrb r2,[r7,#7]
  49 0014 02F01F02 	 and r2,r2,#31
  50 0018 0120     	 movs r0,#1
  51 001a 00FA02F2 	 lsl r2,r0,r2
  52 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1629:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
  53              	 .loc 1 1629 0
  54 0022 0C37     	 adds r7,r7,#12
  55              	.LCFI3:
  56              	 .cfi_def_cfa_offset 4
  57 0024 BD46     	 mov sp,r7
  58              	.LCFI4:
  59              	 .cfi_def_cfa_register 13
  60              	 
  61 0026 5DF8047B 	 ldr r7,[sp],#4
  62              	.LCFI5:
  63              	 .cfi_restore 7
  64              	 .cfi_def_cfa_offset 0
  65 002a 7047     	 bx lr
  66              	.L3:
  67              	 .align 2
  68              	.L2:
  69 002c 00E100E0 	 .word -536813312
  70              	 .cfi_endproc
  71              	.LFE108:
  73              	 .section .text.NVIC_DisableIRQ,"ax",%progbits
  74              	 .align 2
  75              	 .thumb
  76              	 .thumb_func
  78              	NVIC_DisableIRQ:
  79              	.LFB109:
1630:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1631:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1633:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable External Interrupt
1634:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1637:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
  80              	 .loc 1 1638 0
  81              	 .cfi_startproc
  82              	 
  83              	 
  84              	 
  85 0000 80B4     	 push {r7}
  86              	.LCFI6:
  87              	 .cfi_def_cfa_offset 4
  88              	 .cfi_offset 7,-4
  89 0002 83B0     	 sub sp,sp,#12
  90              	.LCFI7:
  91              	 .cfi_def_cfa_offset 16
  92 0004 00AF     	 add r7,sp,#0
  93              	.LCFI8:
  94              	 .cfi_def_cfa_register 7
  95 0006 0346     	 mov r3,r0
  96 0008 FB71     	 strb r3,[r7,#7]
1639:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  97              	 .loc 1 1639 0
  98 000a 0949     	 ldr r1,.L5
  99 000c 97F90730 	 ldrsb r3,[r7,#7]
 100 0010 5B09     	 lsrs r3,r3,#5
 101 0012 FA79     	 ldrb r2,[r7,#7]
 102 0014 02F01F02 	 and r2,r2,#31
 103 0018 0120     	 movs r0,#1
 104 001a 00FA02F2 	 lsl r2,r0,r2
 105 001e 2033     	 adds r3,r3,#32
 106 0020 41F82320 	 str r2,[r1,r3,lsl#2]
1640:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
 107              	 .loc 1 1640 0
 108 0024 0C37     	 adds r7,r7,#12
 109              	.LCFI9:
 110              	 .cfi_def_cfa_offset 4
 111 0026 BD46     	 mov sp,r7
 112              	.LCFI10:
 113              	 .cfi_def_cfa_register 13
 114              	 
 115 0028 5DF8047B 	 ldr r7,[sp],#4
 116              	.LCFI11:
 117              	 .cfi_restore 7
 118              	 .cfi_def_cfa_offset 0
 119 002c 7047     	 bx lr
 120              	.L6:
 121 002e 00BF     	 .align 2
 122              	.L5:
 123 0030 00E100E0 	 .word -536813312
 124              	 .cfi_endproc
 125              	.LFE109:
 127              	 .section .text.XMC_ECAT_GetALEventRegister,"ax",%progbits
 128              	 .align 2
 129              	 .thumb
 130              	 .thumb_func
 132              	XMC_ECAT_GetALEventRegister:
 133              	.LFB129:
 134              	 .file 2 "C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc/xmc_ecat.h"
   1:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
   2:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
   3:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @file xmc_ecat.h
   4:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @date 2015-12-27
   5:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
   6:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @cond
   7:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
   8:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   9:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  10:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  11:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * All rights reserved.                        
  12:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *                                             
  13:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  14:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * following conditions are met:   
  15:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *                                                                              
  16:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  17:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * disclaimer.                        
  18:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * 
  19:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  20:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  21:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * 
  22:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  23:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * products derived from this software without specific prior written permission.                  
  24:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *                                                                              
  25:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  26:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  27:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  28:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  29:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  30:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  31:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  32:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *                                                                              
  33:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  34:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  35:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
  36:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  37:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Change History
  38:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * --------------
  39:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  40:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * 2015-12-27:
  41:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *     - Initial Version<br>
  42:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  43:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @endcond
  44:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
  45:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  46:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
  47:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @addtogroup XMClib XMC Peripheral Library
  48:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @{
  49:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
  50:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  51:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
  52:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @addtogroup ECAT
  53:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @brief EtherCAT Low level driver for XMC4800/XMC4300 series.
  54:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  55:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * EtherCAT is an Ethernet-based fieldbus system.
  56:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The EtherCAT Slave Controller (ECAT) read the data addressed to them while the telegram passes t
  57:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * An EtherCAT Slave Controller (ESC) takes care of the EtherCAT communication as an interface betw
  58:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * fieldbus and the slave application. EtherCAT uses standard IEEE 802.3 Ethernet frames, thus a st
  59:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * controller can be used and no special hardware is required on master side. EtherCAT has a reserv
  60:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * 0x88A4 that distinguishes it from other Ethernet frames. Thus, EtherCAT can run in parallel to o
  61:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * protocols. EtherCAT does not require the IP protocol, however it can be encapsulated in IP/UDP. 
  62:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Slave Controller processes the frame in hardware. Thus, communication performance is independent
  63:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * power.
  64:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  65:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The XMC_ECAT low level driver provides functions to configure and initialize the ECAT hardware p
  66:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * For EHTERCAT stack integration, the necessary hardware accees layer APIs shall be explicitly imp
  67:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * upon the stack provider. The XMC_ECAT lld layer provides only the hardware initialization functi
  68:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * basic functionalities.
  69:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @{
  70:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
  71:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  72:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #ifndef XMC_ECAT_H
  73:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #define XMC_ECAT_H
  74:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  75:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
  76:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * HEADER FILES
  77:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
  78:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  79:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #include "xmc_common.h"
  80:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  81:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #if defined (ECAT0)
  82:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  83:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #include "xmc_ecat_map.h"
  84:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  85:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
  86:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * MACROS
  87:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
  88:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  89:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
  90:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * ENUMS
  91:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
  92:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  93:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
  94:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * ECAT status return values
  95:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
  96:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** typedef enum XMC_ECAT_STATUS
  97:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
  98:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_STATUS_OK    = 0U, /**< Driver accepted application request */
  99:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_STATUS_BUSY  = 1U, /**< Driver is busy and cannot handle request */
 100:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_STATUS_ERROR = 2U  /**< Driver could not fulfil application request */
 101:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** } XMC_ECAT_STATUS_t;
 102:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 103:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 104:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * EtherCAT event enumeration types
 105:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 106:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** typedef enum XMC_ECAT_EVENT
 107:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 108:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_AL_CONTROL = ECAT_AL_EVENT_MASK_AL_CE_MASK_Msk, /**< Application control event mas
 109:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_DC_LATCH = ECAT_AL_EVENT_MASK_DC_LE_MASK_Msk,  /**< Distributed Clock latch event 
 110:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_DC_SYNC0 = ECAT_AL_EVENT_MASK_ST_S0_MASK_Msk, /**< State of distributed clock sync
 111:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_DC_SYNC1 = ECAT_AL_EVENT_MASK_ST_S1_MASK_Msk, /**< State of distributed clock sync
 112:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM_ACTIVATION_REGISTER = ECAT_AL_EVENT_MASK_SM_A_MASK_Msk, /**< SyncManager activa
 113:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_EEPROM = ECAT_AL_EVENT_MASK_EEP_E_MASK_Msk, /**< EEPROM Emulation event mask*/
 114:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_WATCHDOG = ECAT_AL_EVENT_MASK_WP_D_MASK_Msk, /**< WATCHDOG process data event mask
 115:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM0 = ECAT_AL_EVENT_MASK_SMI_0_MASK_Msk, /**< Sync Manager 0 event mask*/
 116:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM1 = ECAT_AL_EVENT_MASK_SMI_1_MASK_Msk, /**< Sync Manager 1 event mask*/
 117:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM2 = ECAT_AL_EVENT_MASK_SMI_2_MASK_Msk, /**< Sync Manager 2 event mask*/
 118:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM3 = ECAT_AL_EVENT_MASK_SMI_3_MASK_Msk, /**< Sync Manager 3 event mask*/
 119:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM4 = ECAT_AL_EVENT_MASK_SMI_4_MASK_Msk, /**< Sync Manager 4 event mask*/
 120:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM5 = ECAT_AL_EVENT_MASK_SMI_5_MASK_Msk, /**< Sync Manager 5 event mask*/
 121:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM6 = ECAT_AL_EVENT_MASK_SMI_6_MASK_Msk, /**< Sync Manager 6 event mask*/
 122:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM7 = ECAT_AL_EVENT_MASK_SMI_7_MASK_Msk  /**< Sync Manager 7 event mask*/
 123:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** } XMC_ECAT_EVENT_t;
 124:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 125:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
 126:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * DATA STRUCTURES
 127:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
 128:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 129:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /* Anonymous structure/union guard start */
 130:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #if defined (__CC_ARM)
 131:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma push
 132:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma anon_unions
 133:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #elif defined (__TASKING__)
 134:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma warning 586
 135:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #endif
 136:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 137:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 138:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * ECAT port control data structure
 139:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 140:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** typedef struct XMC_ECAT_PORT_CTRL
 141:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 142:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   union 
 143:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   {
 144:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     struct
 145:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     {
 146:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t enable_rstreq: 1;     /**< Master can trigger a reset of the XMC4700 / XMC4800 (::bo
 147:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 7;                   /**< Reserved bits */
 148:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t latch_input0: 2;      /**< Latch input 0 selection (::XMC_ECAT_PORT_LATCHIN0_t) */
 149:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 2;                   /**< Reserved bits */
 150:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t latch_input1: 2;      /**< Latch input 1 selection (::XMC_ECAT_PORT_LATCHIN1_t) */
 151:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 2;                   /**< Reserved bits */
 152:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t phyaddr_offset: 5;    /**< Ethernet PHY address offset, address of port 0 */
 153:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 1;                   /**< Reserved bits */
 154:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t mdio: 2;              /**< Bidirectional, push-pull management data I/O line (::XMC_
 155:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 8;                   /**< Reserved bits */
 156:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     };
 157:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 158:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t raw;
 159:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   } common;
 160:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 161:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   union 
 162:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   {  
 163:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     struct
 164:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     {
 165:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd0: 2;     /**< Receive data bit 0 (::XMC_ECAT_PORT0_CTRL_RXD0_t) */
 166:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd1: 2;     /**< Receive data bit 1 (::XMC_ECAT_PORT0_CTRL_RXD1_t) */
 167:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd2: 2;     /**< Receive data bit 2 (::XMC_ECAT_PORT0_CTRL_RXD2_t) */
 168:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd3: 2;     /**< Receive data bit 3 (::XMC_ECAT_PORT0_CTRL_RXD3_t) */
 169:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_err: 2;   /**< RX Error (::XMC_ECAT_PORT0_CTRL_RX_ERR_t) */
 170:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_dv: 2;    /**< RX Data valid (::XMC_ECAT_PORT0_CTRL_RX_DV_t) */
 171:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_clk: 2;   /**< RX Clock (::XMC_ECAT_PORT0_CTRL_RX_CLK_t) */
 172:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 2;          /**< Reserved bits */
 173:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t link: 2;     /**< Link status (::XMC_ECAT_PORT0_CTRL_LINK_t) */
 174:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 10;         /**< Reserved bits */
 175:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t tx_clk: 2;   /**< TX Clock (::XMC_ECAT_PORT0_CTRL_TX_CLK_t) */
 176:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t tx_shift: 2; /**< TX signal delay (::XMC_ECAT_PORT0_CTRL_TX_SHIFT_t) */
 177:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     };
 178:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 179:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t raw;
 180:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   } port0;
 181:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 182:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   union 
 183:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   {      
 184:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     struct
 185:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     {
 186:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd0: 2;     /**< Receive data bit 0 (::XMC_ECAT_PORT_CTRL_RXD0_t) */
 187:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd1: 2;     /**< Receive data bit 1 (::XMC_ECAT_PORT_CTRL_RXD1_t) */
 188:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd2: 2;     /**< Receive data bit 2 (::XMC_ECAT_PORT_CTRL_RXD2_t) */
 189:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd3: 2;     /**< Receive data bit 3 (::XMC_ECAT_PORT_CTRL_RXD3_t) */
 190:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_err: 2;   /**< RX Error (::XMC_ECAT_PORT_CTRL_RX_ERR_t) */
 191:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_dv: 2;    /**< RX Data valid (::XMC_ECAT_PORT_CTRL_RX_DV_t) */
 192:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_clk: 2;   /**< RX Clock (::XMC_ECAT_PORT_CTRL_RX_CLK_t) */
 193:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 2;          /**< Reserved bits */
 194:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t link: 2;     /**< Link status (::XMC_ECAT_PORT_CTRL_LINK_t) */
 195:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 10;         /**< Reserved bits */
 196:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t tx_clk: 2;   /**< TX Clock (::XMC_ECAT_PORT_CTRL_TX_CLK_t) */
 197:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t tx_shift: 2; /**< TX signal delay (::XMC_ECAT_PORT1_CTRL_TX_SHIFT_t) */
 198:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     };
 199:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 200:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t raw;
 201:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   } port1;
 202:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   
 203:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** } XMC_ECAT_PORT_CTRL_t;
 204:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 205:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 206:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * ECAT EEPROM configuration area data structure
 207:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 208:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** typedef union XMC_ECAT_CONFIG
 209:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 210:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   struct
 211:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   {
 212:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 8;
 213:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 214:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 2;
 215:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t enable_dc_sync_out : 1;
 216:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t enable_dc_latch_in : 1;
 217:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t enable_enhanced_link_p0 : 1;
 218:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t enable_enhanced_link_p1 : 1;
 219:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 2;
 220:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 221:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 16;
 222:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 223:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t sync_pulse_length; /**< Initialization value for Pulse Length of SYNC Signals register
 224:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 225:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 16;
 226:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 227:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t station_alias; /**< Initialization value for Configured Station Alias Address register
 228:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 229:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t : 16;
 230:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 231:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t : 16;
 232:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 233:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t checksum;
 234:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   };
 235:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 236:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   uint32_t dword[4]; /**< Four 32 bit double word equivalent to 8 16 bit configuration area word. *
 237:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** } XMC_ECAT_CONFIG_t;
 238:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 239:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /* Anonymous structure/union guard end */
 240:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #if defined (__CC_ARM)
 241:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma pop
 242:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #elif defined (__TASKING__)
 243:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma warning restore
 244:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #endif
 245:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 246:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
 247:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * API PROTOTYPES
 248:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
 249:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 250:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #ifdef __cplusplus
 251:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** extern "C" {
 252:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #endif
 253:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 254:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 255:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param config XMC_ECAT_CONFIG_t
 256:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return XMC_ECAT_STATUS_t ECAT Initialization status
 257:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 258:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 259:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Initialize the Ethernet MAC peripheral <br>
 260:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 261:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 262:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function sets the link speed, applies the duplex mode, sets auto-negotiation
 263:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * and loop-back settings.
 264:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 265:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_Init(XMC_ECAT_CONFIG_t *const config);
 266:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 267:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 268:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param None
 269:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 270:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 271:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 272:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Enable the EtherCAT peripheral <br>
 273:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 274:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 275:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function de-asserts the peripheral reset.
 276:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 277:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_Enable(void);
 278:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 279:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 280:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param None
 281:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 282:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 283:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 284:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Disable the EtherCAT peripheral <br>
 285:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 286:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 287:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function asserts the peripheral reset.
 288:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 289:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_Disable(void);
 290:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 291:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 292:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param phy_addr PHY address
 293:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param reg_addr Register address
 294:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param data The destination to which the read data needs to be copied to.
 295:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 296:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return XMC_ECAT_STATUS_t EtherCAT Read PHY API return status
 297:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 298:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 299:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Read a PHY register <br>
 300:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 301:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 302:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function reads a PHY register. It essentially polls busy bit during max
 303:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * PHY_TIMEOUT time and reads the information into 'data' when not busy.
 304:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 305:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** XMC_ECAT_STATUS_t XMC_ECAT_ReadPhy(uint8_t phy_addr, uint8_t reg_addr, uint16_t *data);
 306:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 307:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 308:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param phy_addr PHY address
 309:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param reg_addr Register address
 310:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param data The data to write
 311:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return XMC_ECAT_STATUS_t EtherCAT Write PHY API return status
 312:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 313:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 314:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Write a PHY register <br>
 315:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 316:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 317:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function reads a PHY register. It essentially writes the data and polls
 318:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * the busy bit until it is no longer busy.
 319:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 320:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** XMC_ECAT_STATUS_t XMC_ECAT_WritePhy(uint8_t phy_addr, uint8_t reg_addr, uint16_t data);
 321:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 322:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 323:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param port_ctrl Port control configuration
 324:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 325:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 326:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 327:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Set port control configuration <br>
 328:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 329:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 330:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function sets the port control by writing the configuration into the ECAT CON register.
 331:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 332:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 333:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** __STATIC_INLINE void XMC_ECAT_SetPortControl(const XMC_ECAT_PORT_CTRL_t port_ctrl)
 334:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 335:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   ECAT0_CON->CON = (uint32_t)port_ctrl.common.raw;
 336:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   ECAT0_CON->CONP0 = (uint32_t)port_ctrl.port0.raw;
 337:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   ECAT0_CON->CONP1 = (uint32_t)port_ctrl.port1.raw;
 338:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** }
 339:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 340:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 341:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param event Single or logically OR'd events specified in the enum type @refXMC_ECAT_EVENT_t
 342:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 343:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 344:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 345:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Enable ECAT event(s) <br>
 346:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 347:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 348:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function can be used to enable ECAT event(s).
 349:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 350:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_EnableEvent(uint32_t event);
 351:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 352:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 353:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param event Single or logically OR'd events specified in the enum type @refXMC_ECAT_EVENT_t
 354:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 355:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 356:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 357:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Disable an ECAT event(s) <br>
 358:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 359:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 360:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function can be used to disable ECAT event(s).
 361:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 362:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_DisableEvent(uint32_t event);
 363:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 364:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 365:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param None
 366:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return uint32_t Event status
 367:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 368:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 369:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Get event status <br>
 370:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 371:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 372:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function returns the ECAT status and interrupt status as a single word. The user
 373:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * can then check the status of the events by using an appropriate mask.
 374:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 375:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** uint32_t XMC_ECAT_GetEventStatus(void);
 376:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 377:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 378:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 379:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param channel SyncManager channel number.
 380:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 381:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 382:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 383:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Disables selected SyncManager channel <br>
 384:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 385:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 386:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Sets bit 0 of the corresponding 0x807 register.
 387:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 388:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_DisableSyncManChannel(const uint8_t channel);
 389:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 390:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 391:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param channel SyncManager channel number.
 392:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 393:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 394:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 395:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Enables selected SyncManager channel <br>
 396:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 397:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 398:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Resets bit 0 of the corresponding 0x807 register.
 399:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 400:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_EnableSyncManChannel(const uint8_t channel);
 401:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 402:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 403:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param None
 404:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return uint16_t Content of register 0x220-0x221
 405:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 406:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 407:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Get content of AL event register <br>
 408:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 409:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 410:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Get the first two bytes of the AL Event register (0x220-0x221).
 411:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 412:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** __STATIC_INLINE uint16_t XMC_ECAT_GetALEventRegister(void)
 413:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 135              	 .loc 2 413 0
 136              	 .cfi_startproc
 137              	 
 138              	 
 139              	 
 140 0000 80B4     	 push {r7}
 141              	.LCFI12:
 142              	 .cfi_def_cfa_offset 4
 143              	 .cfi_offset 7,-4
 144 0002 00AF     	 add r7,sp,#0
 145              	.LCFI13:
 146              	 .cfi_def_cfa_register 7
 414:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   return ((uint16_t)ECAT0->AL_EVENT_REQ);
 147              	 .loc 2 414 0
 148 0004 044B     	 ldr r3,.L9
 149 0006 D3F82032 	 ldr r3,[r3,#544]
 150 000a 9BB2     	 uxth r3,r3
 415:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** }
 151              	 .loc 2 415 0
 152 000c 1846     	 mov r0,r3
 153 000e BD46     	 mov sp,r7
 154              	.LCFI14:
 155              	 .cfi_def_cfa_register 13
 156              	 
 157 0010 5DF8047B 	 ldr r7,[sp],#4
 158              	.LCFI15:
 159              	 .cfi_restore 7
 160              	 .cfi_def_cfa_offset 0
 161 0014 7047     	 bx lr
 162              	.L10:
 163 0016 00BF     	 .align 2
 164              	.L9:
 165 0018 00000154 	 .word 1409351680
 166              	 .cfi_endproc
 167              	.LFE129:
 169              	 .section .text.HW_EscRead,"ax",%progbits
 170              	 .align 2
 171              	 .thumb
 172              	 .thumb_func
 174              	HW_EscRead:
 175              	.LFB162:
 176              	 .file 3 "C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC/xmc_eschw.h"
   1:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
   2:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @file xmc_eschw.h
   3:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @date 2015-02-05
   4:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
   5:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * NOTE:
   6:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * This file is copied by DAVE. Any manual modification done to this file will be lost when the cod
   7:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
   8:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @cond
   9:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  **************************************************************************************************
  10:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * ECAT_SSC v4.0.6 - ECAT_SSC APP initializes the XMC ESC and sets up the interface for Beckhoff Et
  11:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  12:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Copyright (c) 2016, Infineon Technologies AG
  13:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * All rights reserved.
  14:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  15:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * following conditions are met:
  17:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  18:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   disclaimer.
  20:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  21:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   disclaimer in the documentation and/or other materials provided with the distribution.
  23:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  24:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   products derived from this software without specific prior written permission.
  26:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  27:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  35:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * with Infineon Technologies AG (dave@infineon.com).
  37:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  **************************************************************************************************
  38:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  39:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Change History
  40:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * --------------
  41:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  42:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * 2016-02-05:
  43:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *     - Initial version
  44:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  45:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @endcond
  46:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  47:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
  48:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  49:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #ifndef XMC_ESCHW_H
  50:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define XMC_ESCHW_H
  51:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  52:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**************************************************************************************************
  53:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * HEADER FILES
  54:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  **************************************************************************************************
  55:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #include "SSC/Src/esc.h"
  56:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #include "xmc_ecat.h"
  57:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #include "../E_EEPROM_XMC4/e_eeprom_xmc4.h"
  58:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  59:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  /*************************************************************************************************
  60:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   * MACROS
  61:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   *************************************************************************************************
  62:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  63:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define ECAT_TIMER_INC_P_MS (1U) /**< Timer increment value */
  64:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  65:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define pEsc ((uint8_t *)ECAT0)  /**< EtherCAT module address */
  66:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  67:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** extern uint8_t aEepromData[];
  68:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  69:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**************************************************************************************************
  70:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * API Prototypes
  71:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  **************************************************************************************************
  72:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  73:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #ifdef __cplusplus
  74:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** extern "C" {
  75:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #endif
  76:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  77:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
  78:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @ingroup ECAT_SSC_apidoc
  79:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @{
  80:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
  81:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  82:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadDWord(DWordValue, Address)     ((DWordValue) = (UINT32)(((volatile UINT32 *)pEsc)
  83:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  84:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadDWordIsr(DWordValue, Address)  HW_EscReadDWord(DWordValue, Address)              
  85:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  86:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadWord(WordValue, Address)       ((WordValue) = (((volatile UINT16 *)pEsc)[((Addres
  87:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  88:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadWordIsr(WordValue, Address)    HW_EscReadWord(WordValue, Address)                
  89:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  90:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadByte(ByteValue, Address)       ((ByteValue) = (((volatile UINT8 *)pEsc)[(Address)
  91:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  92:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadByteIsr(ByteValue, Address)    HW_EscReadByte(ByteValue, Address)                
  93:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  94:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteDWord(DWordValue, Address)    ((((volatile UINT32 *)pEsc)[(Address>>2)]) = (DWor
  95:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  96:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteDWordIsr(DWordValue, Address) HW_EscWriteWord(DWordValue, Address)              
  97:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  98:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteWord(WordValue, Address)      ((((volatile UINT16 *)pEsc)[((Address)>>1)]) = (Wo
  99:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 100:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteWordIsr(WordValue, Address)   HW_EscWriteWord(WordValue, Address)               
 101:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 102:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteByte(ByteValue, Address)      ((((volatile UINT8 *)pEsc)[(Address)]) = (ByteValu
 103:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 104:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteByteIsr(ByteValue, Address)   HW_EscWriteByte(ByteValue, Address)               
 105:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 106:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 107:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief 16Bit ESC read access
 108:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 109:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local destination buffer.
 110:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 111:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 112:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 113:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 114:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 115:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 116:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 117:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the 
 118:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 119:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 120:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 121:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 177              	 .loc 3 121 0
 178              	 .cfi_startproc
 179              	 
 180              	 
 181 0000 80B5     	 push {r7,lr}
 182              	.LCFI16:
 183              	 .cfi_def_cfa_offset 8
 184              	 .cfi_offset 7,-8
 185              	 .cfi_offset 14,-4
 186 0002 82B0     	 sub sp,sp,#8
 187              	.LCFI17:
 188              	 .cfi_def_cfa_offset 16
 189 0004 00AF     	 add r7,sp,#0
 190              	.LCFI18:
 191              	 .cfi_def_cfa_register 7
 192 0006 7860     	 str r0,[r7,#4]
 193 0008 0B46     	 mov r3,r1
 194 000a 7B80     	 strh r3,[r7,#2]
 195 000c 1346     	 mov r3,r2
 196 000e 3B80     	 strh r3,[r7]
 122:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   memcpy(pData, &pEsc[Address], Len);
 197              	 .loc 3 122 0
 198 0010 7B88     	 ldrh r3,[r7,#2]
 199 0012 03F1A843 	 add r3,r3,#1409286144
 200 0016 03F58033 	 add r3,r3,#65536
 201 001a 3A88     	 ldrh r2,[r7]
 202 001c 7868     	 ldr r0,[r7,#4]
 203 001e 1946     	 mov r1,r3
 204 0020 FFF7FEFF 	 bl memcpy
 123:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 205              	 .loc 3 123 0
 206 0024 0837     	 adds r7,r7,#8
 207              	.LCFI19:
 208              	 .cfi_def_cfa_offset 8
 209 0026 BD46     	 mov sp,r7
 210              	.LCFI20:
 211              	 .cfi_def_cfa_register 13
 212              	 
 213 0028 80BD     	 pop {r7,pc}
 214              	 .cfi_endproc
 215              	.LFE162:
 217 002a 00BF     	 .section .text.HW_EscReadIsr,"ax",%progbits
 218              	 .align 2
 219              	 .thumb
 220              	 .thumb_func
 222              	HW_EscReadIsr:
 223              	.LFB163:
 124:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 125:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 126:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Interrupt specific 16Bit ESC read access
 127:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 128:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local destination buffer.
 129:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 130:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 131:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 132:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 133:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 134:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 135:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 136:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the 
 137:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 138:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 139:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscReadIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 140:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 224              	 .loc 3 140 0
 225              	 .cfi_startproc
 226              	 
 227              	 
 228 0000 80B5     	 push {r7,lr}
 229              	.LCFI21:
 230              	 .cfi_def_cfa_offset 8
 231              	 .cfi_offset 7,-8
 232              	 .cfi_offset 14,-4
 233 0002 82B0     	 sub sp,sp,#8
 234              	.LCFI22:
 235              	 .cfi_def_cfa_offset 16
 236 0004 00AF     	 add r7,sp,#0
 237              	.LCFI23:
 238              	 .cfi_def_cfa_register 7
 239 0006 7860     	 str r0,[r7,#4]
 240 0008 0B46     	 mov r3,r1
 241 000a 7B80     	 strh r3,[r7,#2]
 242 000c 1346     	 mov r3,r2
 243 000e 3B80     	 strh r3,[r7]
 141:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   HW_EscRead(pData, Address, Len);
 244              	 .loc 3 141 0
 245 0010 7A88     	 ldrh r2,[r7,#2]
 246 0012 3B88     	 ldrh r3,[r7]
 247 0014 7868     	 ldr r0,[r7,#4]
 248 0016 1146     	 mov r1,r2
 249 0018 1A46     	 mov r2,r3
 250 001a FFF7FEFF 	 bl HW_EscRead
 142:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 251              	 .loc 3 142 0
 252 001e 0837     	 adds r7,r7,#8
 253              	.LCFI24:
 254              	 .cfi_def_cfa_offset 8
 255 0020 BD46     	 mov sp,r7
 256              	.LCFI25:
 257              	 .cfi_def_cfa_register 13
 258              	 
 259 0022 80BD     	 pop {r7,pc}
 260              	 .cfi_endproc
 261              	.LFE163:
 263              	 .section .text.HW_EscWrite,"ax",%progbits
 264              	 .align 2
 265              	 .thumb
 266              	 .thumb_func
 268              	HW_EscWrite:
 269              	.LFB165:
 143:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 144:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 145:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Reads data from the ESC and copies to slave mailbox memory.
 146:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 147:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local destination buffer.
 148:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 149:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 150:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 151:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 152:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 153:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 154:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 155:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Reads data from the ESC and copies to slave mailbox memory. If the local mailbox memory is also 
 156:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * application memory this function is equal to HW_EscRead.
 157:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 158:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 159:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscReadMbxMem(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 160:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 161:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   HW_EscRead(pData, Address, Len);
 162:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 163:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 164:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 165:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief 16Bit ESC write access
 166:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 167:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local source buffer.
 168:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 169:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 170:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 171:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 172:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 173:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 174:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 175:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the
 176:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 177:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 178:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 179:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 270              	 .loc 3 179 0
 271              	 .cfi_startproc
 272              	 
 273              	 
 274 0000 80B5     	 push {r7,lr}
 275              	.LCFI26:
 276              	 .cfi_def_cfa_offset 8
 277              	 .cfi_offset 7,-8
 278              	 .cfi_offset 14,-4
 279 0002 82B0     	 sub sp,sp,#8
 280              	.LCFI27:
 281              	 .cfi_def_cfa_offset 16
 282 0004 00AF     	 add r7,sp,#0
 283              	.LCFI28:
 284              	 .cfi_def_cfa_register 7
 285 0006 7860     	 str r0,[r7,#4]
 286 0008 0B46     	 mov r3,r1
 287 000a 7B80     	 strh r3,[r7,#2]
 288 000c 1346     	 mov r3,r2
 289 000e 3B80     	 strh r3,[r7]
 180:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   memcpy(&pEsc[Address], pData, Len);
 290              	 .loc 3 180 0
 291 0010 7B88     	 ldrh r3,[r7,#2]
 292 0012 03F1A843 	 add r3,r3,#1409286144
 293 0016 03F58033 	 add r3,r3,#65536
 294 001a 3A88     	 ldrh r2,[r7]
 295 001c 1846     	 mov r0,r3
 296 001e 7968     	 ldr r1,[r7,#4]
 297 0020 FFF7FEFF 	 bl memcpy
 181:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 298              	 .loc 3 181 0
 299 0024 0837     	 adds r7,r7,#8
 300              	.LCFI29:
 301              	 .cfi_def_cfa_offset 8
 302 0026 BD46     	 mov sp,r7
 303              	.LCFI30:
 304              	 .cfi_def_cfa_register 13
 305              	 
 306 0028 80BD     	 pop {r7,pc}
 307              	 .cfi_endproc
 308              	.LFE165:
 310 002a 00BF     	 .section .text.HW_EscWriteIsr,"ax",%progbits
 311              	 .align 2
 312              	 .thumb
 313              	 .thumb_func
 315              	HW_EscWriteIsr:
 316              	.LFB166:
 182:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 183:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 184:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Interrupt specific 16Bit ESC write access
 185:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 186:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local source buffer.
 187:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 188:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 189:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 190:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 191:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 192:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 193:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 194:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the
 195:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 196:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 197:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscWriteIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 198:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 317              	 .loc 3 198 0
 318              	 .cfi_startproc
 319              	 
 320              	 
 321 0000 80B5     	 push {r7,lr}
 322              	.LCFI31:
 323              	 .cfi_def_cfa_offset 8
 324              	 .cfi_offset 7,-8
 325              	 .cfi_offset 14,-4
 326 0002 82B0     	 sub sp,sp,#8
 327              	.LCFI32:
 328              	 .cfi_def_cfa_offset 16
 329 0004 00AF     	 add r7,sp,#0
 330              	.LCFI33:
 331              	 .cfi_def_cfa_register 7
 332 0006 7860     	 str r0,[r7,#4]
 333 0008 0B46     	 mov r3,r1
 334 000a 7B80     	 strh r3,[r7,#2]
 335 000c 1346     	 mov r3,r2
 336 000e 3B80     	 strh r3,[r7]
 199:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   HW_EscWrite(pData, Address, Len);
 337              	 .loc 3 199 0
 338 0010 7A88     	 ldrh r2,[r7,#2]
 339 0012 3B88     	 ldrh r3,[r7]
 340 0014 7868     	 ldr r0,[r7,#4]
 341 0016 1146     	 mov r1,r2
 342 0018 1A46     	 mov r2,r3
 343 001a FFF7FEFF 	 bl HW_EscWrite
 200:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 344              	 .loc 3 200 0
 345 001e 0837     	 adds r7,r7,#8
 346              	.LCFI34:
 347              	 .cfi_def_cfa_offset 8
 348 0020 BD46     	 mov sp,r7
 349              	.LCFI35:
 350              	 .cfi_def_cfa_register 13
 351              	 
 352 0022 80BD     	 pop {r7,pc}
 353              	 .cfi_endproc
 354              	.LFE166:
 356              	 .section .text.HW_GetALEventRegister,"ax",%progbits
 357              	 .align 2
 358              	 .thumb
 359              	 .thumb_func
 361              	HW_GetALEventRegister:
 362              	.LFB168:
 201:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 202:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 203:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Writes data from the slave mailbox memory to ESC memory.
 204:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 205:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local source mailbox buffer.
 206:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 207:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 208:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 209:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 210:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 211:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 212:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 213:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Writes data from the slave mailbox memory to ESC memory. If the local mailbox memory is also loc
 214:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * application memory this function is equal to HW_EscWrite.
 215:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 216:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 217:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscWriteMbxMem(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 218:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 219:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   HW_EscWrite(pData, Address, Len);
 220:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 221:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 222:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 223:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Get the first two bytes of the AL Event register
 224:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 225:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param None
 226:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 227:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return Content of register 0x220-0x221
 228:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 229:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 230:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 231:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 232:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 233:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 234:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE UINT16 HW_GetALEventRegister(void)
 235:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 363              	 .loc 3 235 0
 364              	 .cfi_startproc
 365              	 
 366              	 
 367 0000 80B5     	 push {r7,lr}
 368              	.LCFI36:
 369              	 .cfi_def_cfa_offset 8
 370              	 .cfi_offset 7,-8
 371              	 .cfi_offset 14,-4
 372 0002 00AF     	 add r7,sp,#0
 373              	.LCFI37:
 374              	 .cfi_def_cfa_register 7
 236:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   return XMC_ECAT_GetALEventRegister();
 375              	 .loc 3 236 0
 376 0004 FFF7FEFF 	 bl XMC_ECAT_GetALEventRegister
 377 0008 0346     	 mov r3,r0
 237:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 378              	 .loc 3 237 0
 379 000a 1846     	 mov r0,r3
 380 000c 80BD     	 pop {r7,pc}
 381              	 .cfi_endproc
 382              	.LFE168:
 384 000e 00BF     	 .section .text.HW_GetALEventRegister_Isr,"ax",%progbits
 385              	 .align 2
 386              	 .thumb
 387              	 .thumb_func
 389              	HW_GetALEventRegister_Isr:
 390              	.LFB169:
 238:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 239:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 240:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Get the first two bytes of the AL Event register from ISR.
 241:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 242:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param None
 243:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 244:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 245:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 246:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 247:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 248:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Special function for ESC access from interrupt service routines if required, otherwise this func
 249:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * HW_GetALEventRegister.
 250:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 251:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 252:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE UINT16 HW_GetALEventRegister_Isr(void)
 253:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 391              	 .loc 3 253 0
 392              	 .cfi_startproc
 393              	 
 394              	 
 395 0000 80B5     	 push {r7,lr}
 396              	.LCFI38:
 397              	 .cfi_def_cfa_offset 8
 398              	 .cfi_offset 7,-8
 399              	 .cfi_offset 14,-4
 400 0002 00AF     	 add r7,sp,#0
 401              	.LCFI39:
 402              	 .cfi_def_cfa_register 7
 254:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   return HW_GetALEventRegister();
 403              	 .loc 3 254 0
 404 0004 FFF7FEFF 	 bl HW_GetALEventRegister
 405 0008 0346     	 mov r3,r0
 255:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 406              	 .loc 3 255 0
 407 000a 1846     	 mov r0,r3
 408 000c 80BD     	 pop {r7,pc}
 409              	 .cfi_endproc
 410              	.LFE169:
 412 000e 00BF     	 .section .text.ENABLE_ESC_INT,"ax",%progbits
 413              	 .align 2
 414              	 .thumb
 415              	 .thumb_func
 417              	ENABLE_ESC_INT:
 418              	.LFB170:
 256:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 257:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 258:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Enables EtherCAT interrupt
 259:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 260:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param None
 261:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 262:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 263:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 264:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 265:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 266:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Function to enable the XMC EtherCAT slave controller interrupt.
 267:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 268:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 269:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void ENABLE_ESC_INT(void)
 270:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 419              	 .loc 3 270 0
 420              	 .cfi_startproc
 421              	 
 422              	 
 423 0000 80B5     	 push {r7,lr}
 424              	.LCFI40:
 425              	 .cfi_def_cfa_offset 8
 426              	 .cfi_offset 7,-8
 427              	 .cfi_offset 14,-4
 428 0002 00AF     	 add r7,sp,#0
 429              	.LCFI41:
 430              	 .cfi_def_cfa_register 7
 271:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   NVIC_EnableIRQ(ECAT0_0_IRQn);
 431              	 .loc 3 271 0
 432 0004 6D20     	 movs r0,#109
 433 0006 FFF7FEFF 	 bl NVIC_EnableIRQ
 272:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 434              	 .loc 3 272 0
 435 000a 80BD     	 pop {r7,pc}
 436              	 .cfi_endproc
 437              	.LFE170:
 439              	 .section .text.DISABLE_ESC_INT,"ax",%progbits
 440              	 .align 2
 441              	 .thumb
 442              	 .thumb_func
 444              	DISABLE_ESC_INT:
 445              	.LFB171:
 273:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 274:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 275:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Disables EtherCAT interrupt
 276:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 277:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param None
 278:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 279:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 280:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 281:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 282:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 283:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Function to disable the XMC EtherCAT slave controller interrupt.
 284:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 285:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 286:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void DISABLE_ESC_INT(void)
 287:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 446              	 .loc 3 287 0
 447              	 .cfi_startproc
 448              	 
 449              	 
 450 0000 80B5     	 push {r7,lr}
 451              	.LCFI42:
 452              	 .cfi_def_cfa_offset 8
 453              	 .cfi_offset 7,-8
 454              	 .cfi_offset 14,-4
 455 0002 00AF     	 add r7,sp,#0
 456              	.LCFI43:
 457              	 .cfi_def_cfa_register 7
 288:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   NVIC_DisableIRQ(ECAT0_0_IRQn);
 458              	 .loc 3 288 0
 459 0004 6D20     	 movs r0,#109
 460 0006 FFF7FEFF 	 bl NVIC_DisableIRQ
 289:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 461              	 .loc 3 289 0
 462 000a 80BD     	 pop {r7,pc}
 463              	 .cfi_endproc
 464              	.LFE171:
 466              	 .comm pEEPROM,4,4
 467              	 .comm bEcatWaitForInputUpdate,1,1
 468              	 .comm bEtherCATRunLed,1,1
 469              	 .comm bEtherCATErrorLed,1,1
 470              	 .comm bRunApplication,1,1
 471              	 .comm pAPPL_EEPROM_Read,4,4
 472              	 .comm pAPPL_EEPROM_Write,4,4
 473              	 .comm pAPPL_EEPROM_Reload,4,4
 474              	 .global aEepromData
 475              	 .section .data.aEepromData,"aw",%progbits
 476              	 .align 2
 479              	aEepromData:
 480 0000 00       	 .byte 0
 481 0001 3C       	 .byte 60
 482 0002 00       	 .byte 0
 483 0003 00       	 .byte 0
 484 0004 FF       	 .byte -1
 485 0005 01       	 .byte 1
 486 0006 00       	 .byte 0
 487 0007 00       	 .byte 0
 488 0008 00       	 .byte 0
 489 0009 00       	 .byte 0
 490 000a 00       	 .byte 0
 491 000b 00       	 .byte 0
 492 000c 00       	 .byte 0
 493 000d 00       	 .byte 0
 494 000e 07       	 .byte 7
 495 000f 00       	 .byte 0
 496 0010 34       	 .byte 52
 497 0011 12       	 .byte 18
 498 0012 00       	 .byte 0
 499 0013 00       	 .byte 0
 500 0014 00       	 .byte 0
 501 0015 00       	 .byte 0
 502 0016 00       	 .byte 0
 503 0017 00       	 .byte 0
 504 0018 00       	 .byte 0
 505 0019 00       	 .byte 0
 506 001a 00       	 .byte 0
 507 001b 00       	 .byte 0
 508 001c 00       	 .byte 0
 509 001d 00       	 .byte 0
 510 001e 00       	 .byte 0
 511 001f 00       	 .byte 0
 512 0020 00       	 .byte 0
 513 0021 00       	 .byte 0
 514 0022 00       	 .byte 0
 515 0023 00       	 .byte 0
 516 0024 00       	 .byte 0
 517 0025 00       	 .byte 0
 518 0026 00       	 .byte 0
 519 0027 00       	 .byte 0
 520 0028 00       	 .byte 0
 521 0029 10       	 .byte 16
 522 002a 80       	 .byte -128
 523 002b 00       	 .byte 0
 524 002c 00       	 .byte 0
 525 002d 11       	 .byte 17
 526 002e 80       	 .byte -128
 527 002f 00       	 .byte 0
 528 0030 00       	 .byte 0
 529 0031 10       	 .byte 16
 530 0032 80       	 .byte -128
 531 0033 00       	 .byte 0
 532 0034 80       	 .byte -128
 533 0035 10       	 .byte 16
 534 0036 80       	 .byte -128
 535 0037 00       	 .byte 0
 536 0038 0C       	 .byte 12
 537 0039 00       	 .byte 0
 538 003a 00       	 .byte 0
 539 003b 00       	 .byte 0
 540 003c 00       	 .byte 0
 541 003d 00       	 .byte 0
 542 003e 00       	 .byte 0
 543 003f 00       	 .byte 0
 544 0040 00       	 .byte 0
 545 0041 00       	 .byte 0
 546 0042 00       	 .byte 0
 547 0043 00       	 .byte 0
 548 0044 00       	 .byte 0
 549 0045 00       	 .byte 0
 550 0046 00       	 .byte 0
 551 0047 00       	 .byte 0
 552 0048 00       	 .byte 0
 553 0049 00       	 .byte 0
 554 004a 00       	 .byte 0
 555 004b 00       	 .byte 0
 556 004c 00       	 .byte 0
 557 004d 00       	 .byte 0
 558 004e 00       	 .byte 0
 559 004f 00       	 .byte 0
 560 0050 00       	 .byte 0
 561 0051 00       	 .byte 0
 562 0052 00       	 .byte 0
 563 0053 00       	 .byte 0
 564 0054 00       	 .byte 0
 565 0055 00       	 .byte 0
 566 0056 00       	 .byte 0
 567 0057 00       	 .byte 0
 568 0058 00       	 .byte 0
 569 0059 00       	 .byte 0
 570 005a 00       	 .byte 0
 571 005b 00       	 .byte 0
 572 005c 00       	 .byte 0
 573 005d 00       	 .byte 0
 574 005e 00       	 .byte 0
 575 005f 00       	 .byte 0
 576 0060 00       	 .byte 0
 577 0061 00       	 .byte 0
 578 0062 00       	 .byte 0
 579 0063 00       	 .byte 0
 580 0064 00       	 .byte 0
 581 0065 00       	 .byte 0
 582 0066 00       	 .byte 0
 583 0067 00       	 .byte 0
 584 0068 00       	 .byte 0
 585 0069 00       	 .byte 0
 586 006a 00       	 .byte 0
 587 006b 00       	 .byte 0
 588 006c 00       	 .byte 0
 589 006d 00       	 .byte 0
 590 006e 00       	 .byte 0
 591 006f 00       	 .byte 0
 592 0070 00       	 .byte 0
 593 0071 00       	 .byte 0
 594 0072 00       	 .byte 0
 595 0073 00       	 .byte 0
 596 0074 00       	 .byte 0
 597 0075 00       	 .byte 0
 598 0076 00       	 .byte 0
 599 0077 00       	 .byte 0
 600 0078 00       	 .byte 0
 601 0079 00       	 .byte 0
 602 007a 00       	 .byte 0
 603 007b 00       	 .byte 0
 604 007c 0F       	 .byte 15
 605 007d 00       	 .byte 0
 606 007e 01       	 .byte 1
 607 007f 00       	 .byte 0
 608 0080 0A       	 .byte 10
 609 0081 00       	 .byte 0
 610 0082 C3       	 .byte -61
 611 0083 00       	 .byte 0
 612 0084 1C       	 .byte 28
 613 0085 0E       	 .byte 14
 614 0086 49       	 .byte 73
 615 0087 6E       	 .byte 110
 616 0088 66       	 .byte 102
 617 0089 69       	 .byte 105
 618 008a 6E       	 .byte 110
 619 008b 65       	 .byte 101
 620 008c 6F       	 .byte 111
 621 008d 6E       	 .byte 110
 622 008e 20       	 .byte 32
 623 008f 73       	 .byte 115
 624 0090 6C       	 .byte 108
 625 0091 61       	 .byte 97
 626 0092 76       	 .byte 118
 627 0093 65       	 .byte 101
 628 0094 07       	 .byte 7
 629 0095 58       	 .byte 88
 630 0096 4D       	 .byte 77
 631 0097 43       	 .byte 67
 632 0098 5F       	 .byte 95
 633 0099 45       	 .byte 69
 634 009a 53       	 .byte 83
 635 009b 43       	 .byte 67
 636 009c 1F       	 .byte 31
 637 009d 49       	 .byte 73
 638 009e 4E       	 .byte 78
 639 009f 5F       	 .byte 95
 640 00a0 47       	 .byte 71
 641 00a1 45       	 .byte 69
 642 00a2 4E       	 .byte 78
 643 00a3 45       	 .byte 69
 644 00a4 52       	 .byte 82
 645 00a5 49       	 .byte 73
 646 00a6 43       	 .byte 67
 647 00a7 20       	 .byte 32
 648 00a8 70       	 .byte 112
 649 00a9 72       	 .byte 114
 650 00aa 6F       	 .byte 111
 651 00ab 63       	 .byte 99
 652 00ac 65       	 .byte 101
 653 00ad 73       	 .byte 115
 654 00ae 73       	 .byte 115
 655 00af 20       	 .byte 32
 656 00b0 64       	 .byte 100
 657 00b1 61       	 .byte 97
 658 00b2 74       	 .byte 116
 659 00b3 61       	 .byte 97
 660 00b4 20       	 .byte 32
 661 00b5 6D       	 .byte 109
 662 00b6 61       	 .byte 97
 663 00b7 70       	 .byte 112
 664 00b8 70       	 .byte 112
 665 00b9 69       	 .byte 105
 666 00ba 6E       	 .byte 110
 667 00bb 67       	 .byte 103
 668 00bc 0B       	 .byte 11
 669 00bd 49       	 .byte 73
 670 00be 4E       	 .byte 78
 671 00bf 5F       	 .byte 95
 672 00c0 47       	 .byte 71
 673 00c1 45       	 .byte 69
 674 00c2 4E       	 .byte 78
 675 00c3 5F       	 .byte 95
 676 00c4 49       	 .byte 73
 677 00c5 4E       	 .byte 78
 678 00c6 54       	 .byte 84
 679 00c7 31       	 .byte 49
 680 00c8 0B       	 .byte 11
 681 00c9 49       	 .byte 73
 682 00ca 4E       	 .byte 78
 683 00cb 5F       	 .byte 95
 684 00cc 47       	 .byte 71
 685 00cd 45       	 .byte 69
 686 00ce 4E       	 .byte 78
 687 00cf 5F       	 .byte 95
 688 00d0 49       	 .byte 73
 689 00d1 4E       	 .byte 78
 690 00d2 54       	 .byte 84
 691 00d3 32       	 .byte 50
 692 00d4 0B       	 .byte 11
 693 00d5 49       	 .byte 73
 694 00d6 4E       	 .byte 78
 695 00d7 5F       	 .byte 95
 696 00d8 47       	 .byte 71
 697 00d9 45       	 .byte 69
 698 00da 4E       	 .byte 78
 699 00db 5F       	 .byte 95
 700 00dc 49       	 .byte 73
 701 00dd 4E       	 .byte 78
 702 00de 54       	 .byte 84
 703 00df 33       	 .byte 51
 704 00e0 0B       	 .byte 11
 705 00e1 49       	 .byte 73
 706 00e2 4E       	 .byte 78
 707 00e3 5F       	 .byte 95
 708 00e4 47       	 .byte 71
 709 00e5 45       	 .byte 69
 710 00e6 4E       	 .byte 78
 711 00e7 5F       	 .byte 95
 712 00e8 49       	 .byte 73
 713 00e9 4E       	 .byte 78
 714 00ea 54       	 .byte 84
 715 00eb 34       	 .byte 52
 716 00ec 0B       	 .byte 11
 717 00ed 49       	 .byte 73
 718 00ee 4E       	 .byte 78
 719 00ef 5F       	 .byte 95
 720 00f0 47       	 .byte 71
 721 00f1 45       	 .byte 69
 722 00f2 4E       	 .byte 78
 723 00f3 5F       	 .byte 95
 724 00f4 42       	 .byte 66
 725 00f5 69       	 .byte 105
 726 00f6 74       	 .byte 116
 727 00f7 31       	 .byte 49
 728 00f8 0B       	 .byte 11
 729 00f9 49       	 .byte 73
 730 00fa 4E       	 .byte 78
 731 00fb 5F       	 .byte 95
 732 00fc 47       	 .byte 71
 733 00fd 45       	 .byte 69
 734 00fe 4E       	 .byte 78
 735 00ff 5F       	 .byte 95
 736 0100 42       	 .byte 66
 737 0101 69       	 .byte 105
 738 0102 74       	 .byte 116
 739 0103 32       	 .byte 50
 740 0104 0B       	 .byte 11
 741 0105 49       	 .byte 73
 742 0106 4E       	 .byte 78
 743 0107 5F       	 .byte 95
 744 0108 47       	 .byte 71
 745 0109 45       	 .byte 69
 746 010a 4E       	 .byte 78
 747 010b 5F       	 .byte 95
 748 010c 42       	 .byte 66
 749 010d 69       	 .byte 105
 750 010e 74       	 .byte 116
 751 010f 33       	 .byte 51
 752 0110 0B       	 .byte 11
 753 0111 49       	 .byte 73
 754 0112 4E       	 .byte 78
 755 0113 5F       	 .byte 95
 756 0114 47       	 .byte 71
 757 0115 45       	 .byte 69
 758 0116 4E       	 .byte 78
 759 0117 5F       	 .byte 95
 760 0118 42       	 .byte 66
 761 0119 69       	 .byte 105
 762 011a 74       	 .byte 116
 763 011b 34       	 .byte 52
 764 011c 0B       	 .byte 11
 765 011d 49       	 .byte 73
 766 011e 4E       	 .byte 78
 767 011f 5F       	 .byte 95
 768 0120 47       	 .byte 71
 769 0121 45       	 .byte 69
 770 0122 4E       	 .byte 78
 771 0123 5F       	 .byte 95
 772 0124 42       	 .byte 66
 773 0125 69       	 .byte 105
 774 0126 74       	 .byte 116
 775 0127 35       	 .byte 53
 776 0128 0B       	 .byte 11
 777 0129 49       	 .byte 73
 778 012a 4E       	 .byte 78
 779 012b 5F       	 .byte 95
 780 012c 47       	 .byte 71
 781 012d 45       	 .byte 69
 782 012e 4E       	 .byte 78
 783 012f 5F       	 .byte 95
 784 0130 42       	 .byte 66
 785 0131 69       	 .byte 105
 786 0132 74       	 .byte 116
 787 0133 36       	 .byte 54
 788 0134 0B       	 .byte 11
 789 0135 49       	 .byte 73
 790 0136 4E       	 .byte 78
 791 0137 5F       	 .byte 95
 792 0138 47       	 .byte 71
 793 0139 45       	 .byte 69
 794 013a 4E       	 .byte 78
 795 013b 5F       	 .byte 95
 796 013c 42       	 .byte 66
 797 013d 69       	 .byte 105
 798 013e 74       	 .byte 116
 799 013f 37       	 .byte 55
 800 0140 0B       	 .byte 11
 801 0141 49       	 .byte 73
 802 0142 4E       	 .byte 78
 803 0143 5F       	 .byte 95
 804 0144 47       	 .byte 71
 805 0145 45       	 .byte 69
 806 0146 4E       	 .byte 78
 807 0147 5F       	 .byte 95
 808 0148 42       	 .byte 66
 809 0149 69       	 .byte 105
 810 014a 74       	 .byte 116
 811 014b 38       	 .byte 56
 812 014c 20       	 .byte 32
 813 014d 4F       	 .byte 79
 814 014e 55       	 .byte 85
 815 014f 54       	 .byte 84
 816 0150 5F       	 .byte 95
 817 0151 47       	 .byte 71
 818 0152 45       	 .byte 69
 819 0153 4E       	 .byte 78
 820 0154 45       	 .byte 69
 821 0155 52       	 .byte 82
 822 0156 49       	 .byte 73
 823 0157 43       	 .byte 67
 824 0158 20       	 .byte 32
 825 0159 70       	 .byte 112
 826 015a 72       	 .byte 114
 827 015b 6F       	 .byte 111
 828 015c 63       	 .byte 99
 829 015d 65       	 .byte 101
 830 015e 73       	 .byte 115
 831 015f 73       	 .byte 115
 832 0160 20       	 .byte 32
 833 0161 64       	 .byte 100
 834 0162 61       	 .byte 97
 835 0163 74       	 .byte 116
 836 0164 61       	 .byte 97
 837 0165 20       	 .byte 32
 838 0166 6D       	 .byte 109
 839 0167 61       	 .byte 97
 840 0168 70       	 .byte 112
 841 0169 70       	 .byte 112
 842 016a 69       	 .byte 105
 843 016b 6E       	 .byte 110
 844 016c 67       	 .byte 103
 845 016d 0C       	 .byte 12
 846 016e 4F       	 .byte 79
 847 016f 55       	 .byte 85
 848 0170 54       	 .byte 84
 849 0171 5F       	 .byte 95
 850 0172 47       	 .byte 71
 851 0173 45       	 .byte 69
 852 0174 4E       	 .byte 78
 853 0175 5F       	 .byte 95
 854 0176 49       	 .byte 73
 855 0177 4E       	 .byte 78
 856 0178 54       	 .byte 84
 857 0179 31       	 .byte 49
 858 017a 0C       	 .byte 12
 859 017b 4F       	 .byte 79
 860 017c 55       	 .byte 85
 861 017d 54       	 .byte 84
 862 017e 5F       	 .byte 95
 863 017f 47       	 .byte 71
 864 0180 45       	 .byte 69
 865 0181 4E       	 .byte 78
 866 0182 5F       	 .byte 95
 867 0183 49       	 .byte 73
 868 0184 4E       	 .byte 78
 869 0185 54       	 .byte 84
 870 0186 32       	 .byte 50
 871 0187 0C       	 .byte 12
 872 0188 4F       	 .byte 79
 873 0189 55       	 .byte 85
 874 018a 54       	 .byte 84
 875 018b 5F       	 .byte 95
 876 018c 47       	 .byte 71
 877 018d 45       	 .byte 69
 878 018e 4E       	 .byte 78
 879 018f 5F       	 .byte 95
 880 0190 49       	 .byte 73
 881 0191 4E       	 .byte 78
 882 0192 54       	 .byte 84
 883 0193 33       	 .byte 51
 884 0194 0C       	 .byte 12
 885 0195 4F       	 .byte 79
 886 0196 55       	 .byte 85
 887 0197 54       	 .byte 84
 888 0198 5F       	 .byte 95
 889 0199 47       	 .byte 71
 890 019a 45       	 .byte 69
 891 019b 4E       	 .byte 78
 892 019c 5F       	 .byte 95
 893 019d 49       	 .byte 73
 894 019e 4E       	 .byte 78
 895 019f 54       	 .byte 84
 896 01a0 34       	 .byte 52
 897 01a1 0C       	 .byte 12
 898 01a2 4F       	 .byte 79
 899 01a3 55       	 .byte 85
 900 01a4 54       	 .byte 84
 901 01a5 5F       	 .byte 95
 902 01a6 47       	 .byte 71
 903 01a7 45       	 .byte 69
 904 01a8 4E       	 .byte 78
 905 01a9 5F       	 .byte 95
 906 01aa 42       	 .byte 66
 907 01ab 69       	 .byte 105
 908 01ac 74       	 .byte 116
 909 01ad 31       	 .byte 49
 910 01ae 0C       	 .byte 12
 911 01af 4F       	 .byte 79
 912 01b0 55       	 .byte 85
 913 01b1 54       	 .byte 84
 914 01b2 5F       	 .byte 95
 915 01b3 47       	 .byte 71
 916 01b4 45       	 .byte 69
 917 01b5 4E       	 .byte 78
 918 01b6 5F       	 .byte 95
 919 01b7 42       	 .byte 66
 920 01b8 69       	 .byte 105
 921 01b9 74       	 .byte 116
 922 01ba 32       	 .byte 50
 923 01bb 0C       	 .byte 12
 924 01bc 4F       	 .byte 79
 925 01bd 55       	 .byte 85
 926 01be 54       	 .byte 84
 927 01bf 5F       	 .byte 95
 928 01c0 47       	 .byte 71
 929 01c1 45       	 .byte 69
 930 01c2 4E       	 .byte 78
 931 01c3 5F       	 .byte 95
 932 01c4 42       	 .byte 66
 933 01c5 69       	 .byte 105
 934 01c6 74       	 .byte 116
 935 01c7 33       	 .byte 51
 936 01c8 0C       	 .byte 12
 937 01c9 4F       	 .byte 79
 938 01ca 55       	 .byte 85
 939 01cb 54       	 .byte 84
 940 01cc 5F       	 .byte 95
 941 01cd 47       	 .byte 71
 942 01ce 45       	 .byte 69
 943 01cf 4E       	 .byte 78
 944 01d0 5F       	 .byte 95
 945 01d1 42       	 .byte 66
 946 01d2 69       	 .byte 105
 947 01d3 74       	 .byte 116
 948 01d4 34       	 .byte 52
 949 01d5 0C       	 .byte 12
 950 01d6 4F       	 .byte 79
 951 01d7 55       	 .byte 85
 952 01d8 54       	 .byte 84
 953 01d9 5F       	 .byte 95
 954 01da 47       	 .byte 71
 955 01db 45       	 .byte 69
 956 01dc 4E       	 .byte 78
 957 01dd 5F       	 .byte 95
 958 01de 42       	 .byte 66
 959 01df 69       	 .byte 105
 960 01e0 74       	 .byte 116
 961 01e1 35       	 .byte 53
 962 01e2 0C       	 .byte 12
 963 01e3 4F       	 .byte 79
 964 01e4 55       	 .byte 85
 965 01e5 54       	 .byte 84
 966 01e6 5F       	 .byte 95
 967 01e7 47       	 .byte 71
 968 01e8 45       	 .byte 69
 969 01e9 4E       	 .byte 78
 970 01ea 5F       	 .byte 95
 971 01eb 42       	 .byte 66
 972 01ec 69       	 .byte 105
 973 01ed 74       	 .byte 116
 974 01ee 36       	 .byte 54
 975 01ef 0C       	 .byte 12
 976 01f0 4F       	 .byte 79
 977 01f1 55       	 .byte 85
 978 01f2 54       	 .byte 84
 979 01f3 5F       	 .byte 95
 980 01f4 47       	 .byte 71
 981 01f5 45       	 .byte 69
 982 01f6 4E       	 .byte 78
 983 01f7 5F       	 .byte 95
 984 01f8 42       	 .byte 66
 985 01f9 69       	 .byte 105
 986 01fa 74       	 .byte 116
 987 01fb 37       	 .byte 55
 988 01fc 0C       	 .byte 12
 989 01fd 4F       	 .byte 79
 990 01fe 55       	 .byte 85
 991 01ff 54       	 .byte 84
 992 0200 5F       	 .byte 95
 993 0201 47       	 .byte 71
 994 0202 45       	 .byte 69
 995 0203 4E       	 .byte 78
 996 0204 5F       	 .byte 95
 997 0205 42       	 .byte 66
 998 0206 69       	 .byte 105
 999 0207 74       	 .byte 116
 1000 0208 38       	 .byte 56
 1001 0209 00       	 .byte 0
 1002 020a 1E       	 .byte 30
 1003 020b 00       	 .byte 0
 1004 020c 10       	 .byte 16
 1005 020d 00       	 .byte 0
 1006 020e 01       	 .byte 1
 1007 020f 00       	 .byte 0
 1008 0210 00       	 .byte 0
 1009 0211 02       	 .byte 2
 1010 0212 00       	 .byte 0
 1011 0213 23       	 .byte 35
 1012 0214 01       	 .byte 1
 1013 0215 00       	 .byte 0
 1014 0216 00       	 .byte 0
 1015 0217 00       	 .byte 0
 1016 0218 00       	 .byte 0
 1017 0219 00       	 .byte 0
 1018 021a 00       	 .byte 0
 1019 021b 00       	 .byte 0
 1020 021c 00       	 .byte 0
 1021 021d 00       	 .byte 0
 1022 021e 11       	 .byte 17
 1023 021f 00       	 .byte 0
 1024 0220 00       	 .byte 0
 1025 0221 00       	 .byte 0
 1026 0222 00       	 .byte 0
 1027 0223 00       	 .byte 0
 1028 0224 00       	 .byte 0
 1029 0225 00       	 .byte 0
 1030 0226 00       	 .byte 0
 1031 0227 00       	 .byte 0
 1032 0228 00       	 .byte 0
 1033 0229 00       	 .byte 0
 1034 022a 00       	 .byte 0
 1035 022b 00       	 .byte 0
 1036 022c 00       	 .byte 0
 1037 022d 00       	 .byte 0
 1038 022e 28       	 .byte 40
 1039 022f 00       	 .byte 0
 1040 0230 02       	 .byte 2
 1041 0231 00       	 .byte 0
 1042 0232 01       	 .byte 1
 1043 0233 02       	 .byte 2
 1044 0234 03       	 .byte 3
 1045 0235 FF       	 .byte -1
 1046 0236 29       	 .byte 41
 1047 0237 00       	 .byte 0
 1048 0238 10       	 .byte 16
 1049 0239 00       	 .byte 0
 1050 023a 00       	 .byte 0
 1051 023b 10       	 .byte 16
 1052 023c 80       	 .byte -128
 1053 023d 00       	 .byte 0
 1054 023e 26       	 .byte 38
 1055 023f 00       	 .byte 0
 1056 0240 01       	 .byte 1
 1057 0241 01       	 .byte 1
 1058 0242 80       	 .byte -128
 1059 0243 10       	 .byte 16
 1060 0244 80       	 .byte -128
 1061 0245 00       	 .byte 0
 1062 0246 22       	 .byte 34
 1063 0247 00       	 .byte 0
 1064 0248 01       	 .byte 1
 1065 0249 02       	 .byte 2
 1066 024a 00       	 .byte 0
 1067 024b 11       	 .byte 17
 1068 024c 09       	 .byte 9
 1069 024d 00       	 .byte 0
 1070 024e 64       	 .byte 100
 1071 024f 00       	 .byte 0
 1072 0250 01       	 .byte 1
 1073 0251 03       	 .byte 3
 1074 0252 00       	 .byte 0
 1075 0253 14       	 .byte 20
 1076 0254 09       	 .byte 9
 1077 0255 00       	 .byte 0
 1078 0256 20       	 .byte 32
 1079 0257 00       	 .byte 0
 1080 0258 01       	 .byte 1
 1081 0259 04       	 .byte 4
 1082 025a 32       	 .byte 50
 1083 025b 00       	 .byte 0
 1084 025c 34       	 .byte 52
 1085 025d 00       	 .byte 0
 1086 025e 00       	 .byte 0
 1087 025f 1A       	 .byte 26
 1088 0260 0C       	 .byte 12
 1089 0261 03       	 .byte 3
 1090 0262 00       	 .byte 0
 1091 0263 03       	 .byte 3
 1092 0264 00       	 .byte 0
 1093 0265 00       	 .byte 0
 1094 0266 00       	 .byte 0
 1095 0267 60       	 .byte 96
 1096 0268 01       	 .byte 1
 1097 0269 04       	 .byte 4
 1098 026a 06       	 .byte 6
 1099 026b 10       	 .byte 16
 1100 026c 00       	 .byte 0
 1101 026d 00       	 .byte 0
 1102 026e 00       	 .byte 0
 1103 026f 60       	 .byte 96
 1104 0270 02       	 .byte 2
 1105 0271 05       	 .byte 5
 1106 0272 06       	 .byte 6
 1107 0273 10       	 .byte 16
 1108 0274 00       	 .byte 0
 1109 0275 00       	 .byte 0
 1110 0276 00       	 .byte 0
 1111 0277 60       	 .byte 96
 1112 0278 03       	 .byte 3
 1113 0279 06       	 .byte 6
 1114 027a 06       	 .byte 6
 1115 027b 10       	 .byte 16
 1116 027c 00       	 .byte 0
 1117 027d 00       	 .byte 0
 1118 027e 00       	 .byte 0
 1119 027f 60       	 .byte 96
 1120 0280 04       	 .byte 4
 1121 0281 07       	 .byte 7
 1122 0282 06       	 .byte 6
 1123 0283 10       	 .byte 16
 1124 0284 00       	 .byte 0
 1125 0285 00       	 .byte 0
 1126 0286 00       	 .byte 0
 1127 0287 60       	 .byte 96
 1128 0288 05       	 .byte 5
 1129 0289 08       	 .byte 8
 1130 028a 01       	 .byte 1
 1131 028b 01       	 .byte 1
 1132 028c 00       	 .byte 0
 1133 028d 00       	 .byte 0
 1134 028e 00       	 .byte 0
 1135 028f 60       	 .byte 96
 1136 0290 06       	 .byte 6
 1137 0291 09       	 .byte 9
 1138 0292 01       	 .byte 1
 1139 0293 01       	 .byte 1
 1140 0294 00       	 .byte 0
 1141 0295 00       	 .byte 0
 1142 0296 00       	 .byte 0
 1143 0297 60       	 .byte 96
 1144 0298 07       	 .byte 7
 1145 0299 0A       	 .byte 10
 1146 029a 01       	 .byte 1
 1147 029b 01       	 .byte 1
 1148 029c 00       	 .byte 0
 1149 029d 00       	 .byte 0
 1150 029e 00       	 .byte 0
 1151 029f 60       	 .byte 96
 1152 02a0 08       	 .byte 8
 1153 02a1 0B       	 .byte 11
 1154 02a2 01       	 .byte 1
 1155 02a3 01       	 .byte 1
 1156 02a4 00       	 .byte 0
 1157 02a5 00       	 .byte 0
 1158 02a6 00       	 .byte 0
 1159 02a7 60       	 .byte 96
 1160 02a8 09       	 .byte 9
 1161 02a9 0C       	 .byte 12
 1162 02aa 01       	 .byte 1
 1163 02ab 01       	 .byte 1
 1164 02ac 00       	 .byte 0
 1165 02ad 00       	 .byte 0
 1166 02ae 00       	 .byte 0
 1167 02af 60       	 .byte 96
 1168 02b0 0A       	 .byte 10
 1169 02b1 0D       	 .byte 13
 1170 02b2 01       	 .byte 1
 1171 02b3 01       	 .byte 1
 1172 02b4 00       	 .byte 0
 1173 02b5 00       	 .byte 0
 1174 02b6 00       	 .byte 0
 1175 02b7 60       	 .byte 96
 1176 02b8 0B       	 .byte 11
 1177 02b9 0E       	 .byte 14
 1178 02ba 01       	 .byte 1
 1179 02bb 01       	 .byte 1
 1180 02bc 00       	 .byte 0
 1181 02bd 00       	 .byte 0
 1182 02be 00       	 .byte 0
 1183 02bf 60       	 .byte 96
 1184 02c0 0C       	 .byte 12
 1185 02c1 0F       	 .byte 15
 1186 02c2 01       	 .byte 1
 1187 02c3 01       	 .byte 1
 1188 02c4 00       	 .byte 0
 1189 02c5 00       	 .byte 0
 1190 02c6 33       	 .byte 51
 1191 02c7 00       	 .byte 0
 1192 02c8 34       	 .byte 52
 1193 02c9 00       	 .byte 0
 1194 02ca 00       	 .byte 0
 1195 02cb 16       	 .byte 22
 1196 02cc 0C       	 .byte 12
 1197 02cd 02       	 .byte 2
 1198 02ce 00       	 .byte 0
 1199 02cf 10       	 .byte 16
 1200 02d0 00       	 .byte 0
 1201 02d1 00       	 .byte 0
 1202 02d2 00       	 .byte 0
 1203 02d3 70       	 .byte 112
 1204 02d4 01       	 .byte 1
 1205 02d5 11       	 .byte 17
 1206 02d6 06       	 .byte 6
 1207 02d7 10       	 .byte 16
 1208 02d8 00       	 .byte 0
 1209 02d9 00       	 .byte 0
 1210 02da 00       	 .byte 0
 1211 02db 70       	 .byte 112
 1212 02dc 02       	 .byte 2
 1213 02dd 12       	 .byte 18
 1214 02de 06       	 .byte 6
 1215 02df 10       	 .byte 16
 1216 02e0 00       	 .byte 0
 1217 02e1 00       	 .byte 0
 1218 02e2 00       	 .byte 0
 1219 02e3 70       	 .byte 112
 1220 02e4 03       	 .byte 3
 1221 02e5 13       	 .byte 19
 1222 02e6 06       	 .byte 6
 1223 02e7 10       	 .byte 16
 1224 02e8 00       	 .byte 0
 1225 02e9 00       	 .byte 0
 1226 02ea 00       	 .byte 0
 1227 02eb 70       	 .byte 112
 1228 02ec 04       	 .byte 4
 1229 02ed 14       	 .byte 20
 1230 02ee 06       	 .byte 6
 1231 02ef 10       	 .byte 16
 1232 02f0 00       	 .byte 0
 1233 02f1 00       	 .byte 0
 1234 02f2 00       	 .byte 0
 1235 02f3 70       	 .byte 112
 1236 02f4 05       	 .byte 5
 1237 02f5 15       	 .byte 21
 1238 02f6 01       	 .byte 1
 1239 02f7 01       	 .byte 1
 1240 02f8 00       	 .byte 0
 1241 02f9 00       	 .byte 0
 1242 02fa 00       	 .byte 0
 1243 02fb 70       	 .byte 112
 1244 02fc 06       	 .byte 6
 1245 02fd 16       	 .byte 22
 1246 02fe 01       	 .byte 1
 1247 02ff 01       	 .byte 1
 1248 0300 00       	 .byte 0
 1249 0301 00       	 .byte 0
 1250 0302 00       	 .byte 0
 1251 0303 70       	 .byte 112
 1252 0304 07       	 .byte 7
 1253 0305 17       	 .byte 23
 1254 0306 01       	 .byte 1
 1255 0307 01       	 .byte 1
 1256 0308 00       	 .byte 0
 1257 0309 00       	 .byte 0
 1258 030a 00       	 .byte 0
 1259 030b 70       	 .byte 112
 1260 030c 08       	 .byte 8
 1261 030d 18       	 .byte 24
 1262 030e 01       	 .byte 1
 1263 030f 01       	 .byte 1
 1264 0310 00       	 .byte 0
 1265 0311 00       	 .byte 0
 1266 0312 00       	 .byte 0
 1267 0313 70       	 .byte 112
 1268 0314 09       	 .byte 9
 1269 0315 19       	 .byte 25
 1270 0316 01       	 .byte 1
 1271 0317 01       	 .byte 1
 1272 0318 00       	 .byte 0
 1273 0319 00       	 .byte 0
 1274 031a 00       	 .byte 0
 1275 031b 70       	 .byte 112
 1276 031c 0A       	 .byte 10
 1277 031d 1A       	 .byte 26
 1278 031e 01       	 .byte 1
 1279 031f 01       	 .byte 1
 1280 0320 00       	 .byte 0
 1281 0321 00       	 .byte 0
 1282 0322 00       	 .byte 0
 1283 0323 70       	 .byte 112
 1284 0324 0B       	 .byte 11
 1285 0325 1B       	 .byte 27
 1286 0326 01       	 .byte 1
 1287 0327 01       	 .byte 1
 1288 0328 00       	 .byte 0
 1289 0329 00       	 .byte 0
 1290 032a 00       	 .byte 0
 1291 032b 70       	 .byte 112
 1292 032c 0C       	 .byte 12
 1293 032d 1C       	 .byte 28
 1294 032e 01       	 .byte 1
 1295 032f 01       	 .byte 1
 1296 0330 00       	 .byte 0
 1297 0331 00       	 .byte 0
 1298 0332 FF       	 .byte -1
 1299 0333 FF       	 .byte -1
 1300 0334 FF       	 .byte -1
 1301 0335 FF       	 .byte -1
 1302 0336 FF       	 .byte -1
 1303 0337 FF       	 .byte -1
 1304 0338 FF       	 .byte -1
 1305 0339 FF       	 .byte -1
 1306 033a FF       	 .byte -1
 1307 033b FF       	 .byte -1
 1308 033c FF       	 .byte -1
 1309 033d FF       	 .byte -1
 1310 033e FF       	 .byte -1
 1311 033f FF       	 .byte -1
 1312 0340 FF       	 .byte -1
 1313 0341 FF       	 .byte -1
 1314 0342 FF       	 .byte -1
 1315 0343 FF       	 .byte -1
 1316 0344 FF       	 .byte -1
 1317 0345 FF       	 .byte -1
 1318 0346 FF       	 .byte -1
 1319 0347 FF       	 .byte -1
 1320 0348 FF       	 .byte -1
 1321 0349 FF       	 .byte -1
 1322 034a FF       	 .byte -1
 1323 034b FF       	 .byte -1
 1324 034c FF       	 .byte -1
 1325 034d FF       	 .byte -1
 1326 034e FF       	 .byte -1
 1327 034f FF       	 .byte -1
 1328 0350 FF       	 .byte -1
 1329 0351 FF       	 .byte -1
 1330 0352 FF       	 .byte -1
 1331 0353 FF       	 .byte -1
 1332 0354 FF       	 .byte -1
 1333 0355 FF       	 .byte -1
 1334 0356 FF       	 .byte -1
 1335 0357 FF       	 .byte -1
 1336 0358 FF       	 .byte -1
 1337 0359 FF       	 .byte -1
 1338 035a FF       	 .byte -1
 1339 035b FF       	 .byte -1
 1340 035c FF       	 .byte -1
 1341 035d FF       	 .byte -1
 1342 035e FF       	 .byte -1
 1343 035f FF       	 .byte -1
 1344 0360 FF       	 .byte -1
 1345 0361 FF       	 .byte -1
 1346 0362 FF       	 .byte -1
 1347 0363 FF       	 .byte -1
 1348 0364 FF       	 .byte -1
 1349 0365 FF       	 .byte -1
 1350 0366 FF       	 .byte -1
 1351 0367 FF       	 .byte -1
 1352 0368 FF       	 .byte -1
 1353 0369 FF       	 .byte -1
 1354 036a FF       	 .byte -1
 1355 036b FF       	 .byte -1
 1356 036c FF       	 .byte -1
 1357 036d FF       	 .byte -1
 1358 036e FF       	 .byte -1
 1359 036f FF       	 .byte -1
 1360 0370 FF       	 .byte -1
 1361 0371 FF       	 .byte -1
 1362 0372 FF       	 .byte -1
 1363 0373 FF       	 .byte -1
 1364 0374 FF       	 .byte -1
 1365 0375 FF       	 .byte -1
 1366 0376 FF       	 .byte -1
 1367 0377 FF       	 .byte -1
 1368 0378 FF       	 .byte -1
 1369 0379 FF       	 .byte -1
 1370 037a FF       	 .byte -1
 1371 037b FF       	 .byte -1
 1372 037c FF       	 .byte -1
 1373 037d FF       	 .byte -1
 1374 037e FF       	 .byte -1
 1375 037f FF       	 .byte -1
 1376 0380 FF       	 .byte -1
 1377 0381 FF       	 .byte -1
 1378 0382 FF       	 .byte -1
 1379 0383 FF       	 .byte -1
 1380 0384 FF       	 .byte -1
 1381 0385 FF       	 .byte -1
 1382 0386 FF       	 .byte -1
 1383 0387 FF       	 .byte -1
 1384 0388 FF       	 .byte -1
 1385 0389 FF       	 .byte -1
 1386 038a FF       	 .byte -1
 1387 038b FF       	 .byte -1
 1388 038c FF       	 .byte -1
 1389 038d FF       	 .byte -1
 1390 038e FF       	 .byte -1
 1391 038f FF       	 .byte -1
 1392 0390 FF       	 .byte -1
 1393 0391 FF       	 .byte -1
 1394 0392 FF       	 .byte -1
 1395 0393 FF       	 .byte -1
 1396 0394 FF       	 .byte -1
 1397 0395 FF       	 .byte -1
 1398 0396 FF       	 .byte -1
 1399 0397 FF       	 .byte -1
 1400 0398 FF       	 .byte -1
 1401 0399 FF       	 .byte -1
 1402 039a FF       	 .byte -1
 1403 039b FF       	 .byte -1
 1404 039c FF       	 .byte -1
 1405 039d FF       	 .byte -1
 1406 039e FF       	 .byte -1
 1407 039f FF       	 .byte -1
 1408 03a0 FF       	 .byte -1
 1409 03a1 FF       	 .byte -1
 1410 03a2 FF       	 .byte -1
 1411 03a3 FF       	 .byte -1
 1412 03a4 FF       	 .byte -1
 1413 03a5 FF       	 .byte -1
 1414 03a6 FF       	 .byte -1
 1415 03a7 FF       	 .byte -1
 1416 03a8 FF       	 .byte -1
 1417 03a9 FF       	 .byte -1
 1418 03aa FF       	 .byte -1
 1419 03ab FF       	 .byte -1
 1420 03ac FF       	 .byte -1
 1421 03ad FF       	 .byte -1
 1422 03ae FF       	 .byte -1
 1423 03af FF       	 .byte -1
 1424 03b0 FF       	 .byte -1
 1425 03b1 FF       	 .byte -1
 1426 03b2 FF       	 .byte -1
 1427 03b3 FF       	 .byte -1
 1428 03b4 FF       	 .byte -1
 1429 03b5 FF       	 .byte -1
 1430 03b6 FF       	 .byte -1
 1431 03b7 FF       	 .byte -1
 1432 03b8 FF       	 .byte -1
 1433 03b9 FF       	 .byte -1
 1434 03ba FF       	 .byte -1
 1435 03bb FF       	 .byte -1
 1436 03bc FF       	 .byte -1
 1437 03bd FF       	 .byte -1
 1438 03be FF       	 .byte -1
 1439 03bf FF       	 .byte -1
 1440 03c0 FF       	 .byte -1
 1441 03c1 FF       	 .byte -1
 1442 03c2 FF       	 .byte -1
 1443 03c3 FF       	 .byte -1
 1444 03c4 FF       	 .byte -1
 1445 03c5 FF       	 .byte -1
 1446 03c6 FF       	 .byte -1
 1447 03c7 FF       	 .byte -1
 1448 03c8 FF       	 .byte -1
 1449 03c9 FF       	 .byte -1
 1450 03ca FF       	 .byte -1
 1451 03cb FF       	 .byte -1
 1452 03cc FF       	 .byte -1
 1453 03cd FF       	 .byte -1
 1454 03ce FF       	 .byte -1
 1455 03cf FF       	 .byte -1
 1456 03d0 FF       	 .byte -1
 1457 03d1 FF       	 .byte -1
 1458 03d2 FF       	 .byte -1
 1459 03d3 FF       	 .byte -1
 1460 03d4 FF       	 .byte -1
 1461 03d5 FF       	 .byte -1
 1462 03d6 FF       	 .byte -1
 1463 03d7 FF       	 .byte -1
 1464 03d8 FF       	 .byte -1
 1465 03d9 FF       	 .byte -1
 1466 03da FF       	 .byte -1
 1467 03db FF       	 .byte -1
 1468 03dc FF       	 .byte -1
 1469 03dd FF       	 .byte -1
 1470 03de FF       	 .byte -1
 1471 03df FF       	 .byte -1
 1472 03e0 FF       	 .byte -1
 1473 03e1 FF       	 .byte -1
 1474 03e2 FF       	 .byte -1
 1475 03e3 FF       	 .byte -1
 1476 03e4 FF       	 .byte -1
 1477 03e5 FF       	 .byte -1
 1478 03e6 FF       	 .byte -1
 1479 03e7 FF       	 .byte -1
 1480 03e8 FF       	 .byte -1
 1481 03e9 FF       	 .byte -1
 1482 03ea FF       	 .byte -1
 1483 03eb FF       	 .byte -1
 1484 03ec FF       	 .byte -1
 1485 03ed FF       	 .byte -1
 1486 03ee FF       	 .byte -1
 1487 03ef FF       	 .byte -1
 1488 03f0 FF       	 .byte -1
 1489 03f1 FF       	 .byte -1
 1490 03f2 FF       	 .byte -1
 1491 03f3 FF       	 .byte -1
 1492 03f4 FF       	 .byte -1
 1493 03f5 FF       	 .byte -1
 1494 03f6 FF       	 .byte -1
 1495 03f7 FF       	 .byte -1
 1496 03f8 FF       	 .byte -1
 1497 03f9 FF       	 .byte -1
 1498 03fa FF       	 .byte -1
 1499 03fb FF       	 .byte -1
 1500 03fc FF       	 .byte -1
 1501 03fd FF       	 .byte -1
 1502 03fe FF       	 .byte -1
 1503 03ff FF       	 .byte -1
 1504 0400 FF       	 .byte -1
 1505 0401 FF       	 .byte -1
 1506 0402 FF       	 .byte -1
 1507 0403 FF       	 .byte -1
 1508 0404 FF       	 .byte -1
 1509 0405 FF       	 .byte -1
 1510 0406 FF       	 .byte -1
 1511 0407 FF       	 .byte -1
 1512 0408 FF       	 .byte -1
 1513 0409 FF       	 .byte -1
 1514 040a FF       	 .byte -1
 1515 040b FF       	 .byte -1
 1516 040c FF       	 .byte -1
 1517 040d FF       	 .byte -1
 1518 040e FF       	 .byte -1
 1519 040f FF       	 .byte -1
 1520 0410 FF       	 .byte -1
 1521 0411 FF       	 .byte -1
 1522 0412 FF       	 .byte -1
 1523 0413 FF       	 .byte -1
 1524 0414 FF       	 .byte -1
 1525 0415 FF       	 .byte -1
 1526 0416 FF       	 .byte -1
 1527 0417 FF       	 .byte -1
 1528 0418 FF       	 .byte -1
 1529 0419 FF       	 .byte -1
 1530 041a FF       	 .byte -1
 1531 041b FF       	 .byte -1
 1532 041c FF       	 .byte -1
 1533 041d FF       	 .byte -1
 1534 041e FF       	 .byte -1
 1535 041f FF       	 .byte -1
 1536 0420 FF       	 .byte -1
 1537 0421 FF       	 .byte -1
 1538 0422 FF       	 .byte -1
 1539 0423 FF       	 .byte -1
 1540 0424 FF       	 .byte -1
 1541 0425 FF       	 .byte -1
 1542 0426 FF       	 .byte -1
 1543 0427 FF       	 .byte -1
 1544 0428 FF       	 .byte -1
 1545 0429 FF       	 .byte -1
 1546 042a FF       	 .byte -1
 1547 042b FF       	 .byte -1
 1548 042c FF       	 .byte -1
 1549 042d FF       	 .byte -1
 1550 042e FF       	 .byte -1
 1551 042f FF       	 .byte -1
 1552 0430 FF       	 .byte -1
 1553 0431 FF       	 .byte -1
 1554 0432 FF       	 .byte -1
 1555 0433 FF       	 .byte -1
 1556 0434 FF       	 .byte -1
 1557 0435 FF       	 .byte -1
 1558 0436 FF       	 .byte -1
 1559 0437 FF       	 .byte -1
 1560 0438 FF       	 .byte -1
 1561 0439 FF       	 .byte -1
 1562 043a FF       	 .byte -1
 1563 043b FF       	 .byte -1
 1564 043c FF       	 .byte -1
 1565 043d FF       	 .byte -1
 1566 043e FF       	 .byte -1
 1567 043f FF       	 .byte -1
 1568 0440 FF       	 .byte -1
 1569 0441 FF       	 .byte -1
 1570 0442 FF       	 .byte -1
 1571 0443 FF       	 .byte -1
 1572 0444 FF       	 .byte -1
 1573 0445 FF       	 .byte -1
 1574 0446 FF       	 .byte -1
 1575 0447 FF       	 .byte -1
 1576 0448 FF       	 .byte -1
 1577 0449 FF       	 .byte -1
 1578 044a FF       	 .byte -1
 1579 044b FF       	 .byte -1
 1580 044c FF       	 .byte -1
 1581 044d FF       	 .byte -1
 1582 044e FF       	 .byte -1
 1583 044f FF       	 .byte -1
 1584 0450 FF       	 .byte -1
 1585 0451 FF       	 .byte -1
 1586 0452 FF       	 .byte -1
 1587 0453 FF       	 .byte -1
 1588 0454 FF       	 .byte -1
 1589 0455 FF       	 .byte -1
 1590 0456 FF       	 .byte -1
 1591 0457 FF       	 .byte -1
 1592 0458 FF       	 .byte -1
 1593 0459 FF       	 .byte -1
 1594 045a FF       	 .byte -1
 1595 045b FF       	 .byte -1
 1596 045c FF       	 .byte -1
 1597 045d FF       	 .byte -1
 1598 045e FF       	 .byte -1
 1599 045f FF       	 .byte -1
 1600 0460 FF       	 .byte -1
 1601 0461 FF       	 .byte -1
 1602 0462 FF       	 .byte -1
 1603 0463 FF       	 .byte -1
 1604 0464 FF       	 .byte -1
 1605 0465 FF       	 .byte -1
 1606 0466 FF       	 .byte -1
 1607 0467 FF       	 .byte -1
 1608 0468 FF       	 .byte -1
 1609 0469 FF       	 .byte -1
 1610 046a FF       	 .byte -1
 1611 046b FF       	 .byte -1
 1612 046c FF       	 .byte -1
 1613 046d FF       	 .byte -1
 1614 046e FF       	 .byte -1
 1615 046f FF       	 .byte -1
 1616 0470 FF       	 .byte -1
 1617 0471 FF       	 .byte -1
 1618 0472 FF       	 .byte -1
 1619 0473 FF       	 .byte -1
 1620 0474 FF       	 .byte -1
 1621 0475 FF       	 .byte -1
 1622 0476 FF       	 .byte -1
 1623 0477 FF       	 .byte -1
 1624 0478 FF       	 .byte -1
 1625 0479 FF       	 .byte -1
 1626 047a FF       	 .byte -1
 1627 047b FF       	 .byte -1
 1628 047c FF       	 .byte -1
 1629 047d FF       	 .byte -1
 1630 047e FF       	 .byte -1
 1631 047f FF       	 .byte -1
 1632 0480 FF       	 .byte -1
 1633 0481 FF       	 .byte -1
 1634 0482 FF       	 .byte -1
 1635 0483 FF       	 .byte -1
 1636 0484 FF       	 .byte -1
 1637 0485 FF       	 .byte -1
 1638 0486 FF       	 .byte -1
 1639 0487 FF       	 .byte -1
 1640 0488 FF       	 .byte -1
 1641 0489 FF       	 .byte -1
 1642 048a FF       	 .byte -1
 1643 048b FF       	 .byte -1
 1644 048c FF       	 .byte -1
 1645 048d FF       	 .byte -1
 1646 048e FF       	 .byte -1
 1647 048f FF       	 .byte -1
 1648 0490 FF       	 .byte -1
 1649 0491 FF       	 .byte -1
 1650 0492 FF       	 .byte -1
 1651 0493 FF       	 .byte -1
 1652 0494 FF       	 .byte -1
 1653 0495 FF       	 .byte -1
 1654 0496 FF       	 .byte -1
 1655 0497 FF       	 .byte -1
 1656 0498 FF       	 .byte -1
 1657 0499 FF       	 .byte -1
 1658 049a FF       	 .byte -1
 1659 049b FF       	 .byte -1
 1660 049c FF       	 .byte -1
 1661 049d FF       	 .byte -1
 1662 049e FF       	 .byte -1
 1663 049f FF       	 .byte -1
 1664 04a0 FF       	 .byte -1
 1665 04a1 FF       	 .byte -1
 1666 04a2 FF       	 .byte -1
 1667 04a3 FF       	 .byte -1
 1668 04a4 FF       	 .byte -1
 1669 04a5 FF       	 .byte -1
 1670 04a6 FF       	 .byte -1
 1671 04a7 FF       	 .byte -1
 1672 04a8 FF       	 .byte -1
 1673 04a9 FF       	 .byte -1
 1674 04aa FF       	 .byte -1
 1675 04ab FF       	 .byte -1
 1676 04ac FF       	 .byte -1
 1677 04ad FF       	 .byte -1
 1678 04ae FF       	 .byte -1
 1679 04af FF       	 .byte -1
 1680 04b0 FF       	 .byte -1
 1681 04b1 FF       	 .byte -1
 1682 04b2 FF       	 .byte -1
 1683 04b3 FF       	 .byte -1
 1684 04b4 FF       	 .byte -1
 1685 04b5 FF       	 .byte -1
 1686 04b6 FF       	 .byte -1
 1687 04b7 FF       	 .byte -1
 1688 04b8 FF       	 .byte -1
 1689 04b9 FF       	 .byte -1
 1690 04ba FF       	 .byte -1
 1691 04bb FF       	 .byte -1
 1692 04bc FF       	 .byte -1
 1693 04bd FF       	 .byte -1
 1694 04be FF       	 .byte -1
 1695 04bf FF       	 .byte -1
 1696 04c0 FF       	 .byte -1
 1697 04c1 FF       	 .byte -1
 1698 04c2 FF       	 .byte -1
 1699 04c3 FF       	 .byte -1
 1700 04c4 FF       	 .byte -1
 1701 04c5 FF       	 .byte -1
 1702 04c6 FF       	 .byte -1
 1703 04c7 FF       	 .byte -1
 1704 04c8 FF       	 .byte -1
 1705 04c9 FF       	 .byte -1
 1706 04ca FF       	 .byte -1
 1707 04cb FF       	 .byte -1
 1708 04cc FF       	 .byte -1
 1709 04cd FF       	 .byte -1
 1710 04ce FF       	 .byte -1
 1711 04cf FF       	 .byte -1
 1712 04d0 FF       	 .byte -1
 1713 04d1 FF       	 .byte -1
 1714 04d2 FF       	 .byte -1
 1715 04d3 FF       	 .byte -1
 1716 04d4 FF       	 .byte -1
 1717 04d5 FF       	 .byte -1
 1718 04d6 FF       	 .byte -1
 1719 04d7 FF       	 .byte -1
 1720 04d8 FF       	 .byte -1
 1721 04d9 FF       	 .byte -1
 1722 04da FF       	 .byte -1
 1723 04db FF       	 .byte -1
 1724 04dc FF       	 .byte -1
 1725 04dd FF       	 .byte -1
 1726 04de FF       	 .byte -1
 1727 04df FF       	 .byte -1
 1728 04e0 FF       	 .byte -1
 1729 04e1 FF       	 .byte -1
 1730 04e2 FF       	 .byte -1
 1731 04e3 FF       	 .byte -1
 1732 04e4 FF       	 .byte -1
 1733 04e5 FF       	 .byte -1
 1734 04e6 FF       	 .byte -1
 1735 04e7 FF       	 .byte -1
 1736 04e8 FF       	 .byte -1
 1737 04e9 FF       	 .byte -1
 1738 04ea FF       	 .byte -1
 1739 04eb FF       	 .byte -1
 1740 04ec FF       	 .byte -1
 1741 04ed FF       	 .byte -1
 1742 04ee FF       	 .byte -1
 1743 04ef FF       	 .byte -1
 1744 04f0 FF       	 .byte -1
 1745 04f1 FF       	 .byte -1
 1746 04f2 FF       	 .byte -1
 1747 04f3 FF       	 .byte -1
 1748 04f4 FF       	 .byte -1
 1749 04f5 FF       	 .byte -1
 1750 04f6 FF       	 .byte -1
 1751 04f7 FF       	 .byte -1
 1752 04f8 FF       	 .byte -1
 1753 04f9 FF       	 .byte -1
 1754 04fa FF       	 .byte -1
 1755 04fb FF       	 .byte -1
 1756 04fc FF       	 .byte -1
 1757 04fd FF       	 .byte -1
 1758 04fe FF       	 .byte -1
 1759 04ff FF       	 .byte -1
 1760 0500 FF       	 .byte -1
 1761 0501 FF       	 .byte -1
 1762 0502 FF       	 .byte -1
 1763 0503 FF       	 .byte -1
 1764 0504 FF       	 .byte -1
 1765 0505 FF       	 .byte -1
 1766 0506 FF       	 .byte -1
 1767 0507 FF       	 .byte -1
 1768 0508 FF       	 .byte -1
 1769 0509 FF       	 .byte -1
 1770 050a FF       	 .byte -1
 1771 050b FF       	 .byte -1
 1772 050c FF       	 .byte -1
 1773 050d FF       	 .byte -1
 1774 050e FF       	 .byte -1
 1775 050f FF       	 .byte -1
 1776 0510 FF       	 .byte -1
 1777 0511 FF       	 .byte -1
 1778 0512 FF       	 .byte -1
 1779 0513 FF       	 .byte -1
 1780 0514 FF       	 .byte -1
 1781 0515 FF       	 .byte -1
 1782 0516 FF       	 .byte -1
 1783 0517 FF       	 .byte -1
 1784 0518 FF       	 .byte -1
 1785 0519 FF       	 .byte -1
 1786 051a FF       	 .byte -1
 1787 051b FF       	 .byte -1
 1788 051c FF       	 .byte -1
 1789 051d FF       	 .byte -1
 1790 051e FF       	 .byte -1
 1791 051f FF       	 .byte -1
 1792 0520 FF       	 .byte -1
 1793 0521 FF       	 .byte -1
 1794 0522 FF       	 .byte -1
 1795 0523 FF       	 .byte -1
 1796 0524 FF       	 .byte -1
 1797 0525 FF       	 .byte -1
 1798 0526 FF       	 .byte -1
 1799 0527 FF       	 .byte -1
 1800 0528 FF       	 .byte -1
 1801 0529 FF       	 .byte -1
 1802 052a FF       	 .byte -1
 1803 052b FF       	 .byte -1
 1804 052c FF       	 .byte -1
 1805 052d FF       	 .byte -1
 1806 052e FF       	 .byte -1
 1807 052f FF       	 .byte -1
 1808 0530 FF       	 .byte -1
 1809 0531 FF       	 .byte -1
 1810 0532 FF       	 .byte -1
 1811 0533 FF       	 .byte -1
 1812 0534 FF       	 .byte -1
 1813 0535 FF       	 .byte -1
 1814 0536 FF       	 .byte -1
 1815 0537 FF       	 .byte -1
 1816 0538 FF       	 .byte -1
 1817 0539 FF       	 .byte -1
 1818 053a FF       	 .byte -1
 1819 053b FF       	 .byte -1
 1820 053c FF       	 .byte -1
 1821 053d FF       	 .byte -1
 1822 053e FF       	 .byte -1
 1823 053f FF       	 .byte -1
 1824 0540 FF       	 .byte -1
 1825 0541 FF       	 .byte -1
 1826 0542 FF       	 .byte -1
 1827 0543 FF       	 .byte -1
 1828 0544 FF       	 .byte -1
 1829 0545 FF       	 .byte -1
 1830 0546 FF       	 .byte -1
 1831 0547 FF       	 .byte -1
 1832 0548 FF       	 .byte -1
 1833 0549 FF       	 .byte -1
 1834 054a FF       	 .byte -1
 1835 054b FF       	 .byte -1
 1836 054c FF       	 .byte -1
 1837 054d FF       	 .byte -1
 1838 054e FF       	 .byte -1
 1839 054f FF       	 .byte -1
 1840 0550 FF       	 .byte -1
 1841 0551 FF       	 .byte -1
 1842 0552 FF       	 .byte -1
 1843 0553 FF       	 .byte -1
 1844 0554 FF       	 .byte -1
 1845 0555 FF       	 .byte -1
 1846 0556 FF       	 .byte -1
 1847 0557 FF       	 .byte -1
 1848 0558 FF       	 .byte -1
 1849 0559 FF       	 .byte -1
 1850 055a FF       	 .byte -1
 1851 055b FF       	 .byte -1
 1852 055c FF       	 .byte -1
 1853 055d FF       	 .byte -1
 1854 055e FF       	 .byte -1
 1855 055f FF       	 .byte -1
 1856 0560 FF       	 .byte -1
 1857 0561 FF       	 .byte -1
 1858 0562 FF       	 .byte -1
 1859 0563 FF       	 .byte -1
 1860 0564 FF       	 .byte -1
 1861 0565 FF       	 .byte -1
 1862 0566 FF       	 .byte -1
 1863 0567 FF       	 .byte -1
 1864 0568 FF       	 .byte -1
 1865 0569 FF       	 .byte -1
 1866 056a FF       	 .byte -1
 1867 056b FF       	 .byte -1
 1868 056c FF       	 .byte -1
 1869 056d FF       	 .byte -1
 1870 056e FF       	 .byte -1
 1871 056f FF       	 .byte -1
 1872 0570 FF       	 .byte -1
 1873 0571 FF       	 .byte -1
 1874 0572 FF       	 .byte -1
 1875 0573 FF       	 .byte -1
 1876 0574 FF       	 .byte -1
 1877 0575 FF       	 .byte -1
 1878 0576 FF       	 .byte -1
 1879 0577 FF       	 .byte -1
 1880 0578 FF       	 .byte -1
 1881 0579 FF       	 .byte -1
 1882 057a FF       	 .byte -1
 1883 057b FF       	 .byte -1
 1884 057c FF       	 .byte -1
 1885 057d FF       	 .byte -1
 1886 057e FF       	 .byte -1
 1887 057f FF       	 .byte -1
 1888 0580 FF       	 .byte -1
 1889 0581 FF       	 .byte -1
 1890 0582 FF       	 .byte -1
 1891 0583 FF       	 .byte -1
 1892 0584 FF       	 .byte -1
 1893 0585 FF       	 .byte -1
 1894 0586 FF       	 .byte -1
 1895 0587 FF       	 .byte -1
 1896 0588 FF       	 .byte -1
 1897 0589 FF       	 .byte -1
 1898 058a FF       	 .byte -1
 1899 058b FF       	 .byte -1
 1900 058c FF       	 .byte -1
 1901 058d FF       	 .byte -1
 1902 058e FF       	 .byte -1
 1903 058f FF       	 .byte -1
 1904 0590 FF       	 .byte -1
 1905 0591 FF       	 .byte -1
 1906 0592 FF       	 .byte -1
 1907 0593 FF       	 .byte -1
 1908 0594 FF       	 .byte -1
 1909 0595 FF       	 .byte -1
 1910 0596 FF       	 .byte -1
 1911 0597 FF       	 .byte -1
 1912 0598 FF       	 .byte -1
 1913 0599 FF       	 .byte -1
 1914 059a FF       	 .byte -1
 1915 059b FF       	 .byte -1
 1916 059c FF       	 .byte -1
 1917 059d FF       	 .byte -1
 1918 059e FF       	 .byte -1
 1919 059f FF       	 .byte -1
 1920 05a0 FF       	 .byte -1
 1921 05a1 FF       	 .byte -1
 1922 05a2 FF       	 .byte -1
 1923 05a3 FF       	 .byte -1
 1924 05a4 FF       	 .byte -1
 1925 05a5 FF       	 .byte -1
 1926 05a6 FF       	 .byte -1
 1927 05a7 FF       	 .byte -1
 1928 05a8 FF       	 .byte -1
 1929 05a9 FF       	 .byte -1
 1930 05aa FF       	 .byte -1
 1931 05ab FF       	 .byte -1
 1932 05ac FF       	 .byte -1
 1933 05ad FF       	 .byte -1
 1934 05ae FF       	 .byte -1
 1935 05af FF       	 .byte -1
 1936 05b0 FF       	 .byte -1
 1937 05b1 FF       	 .byte -1
 1938 05b2 FF       	 .byte -1
 1939 05b3 FF       	 .byte -1
 1940 05b4 FF       	 .byte -1
 1941 05b5 FF       	 .byte -1
 1942 05b6 FF       	 .byte -1
 1943 05b7 FF       	 .byte -1
 1944 05b8 FF       	 .byte -1
 1945 05b9 FF       	 .byte -1
 1946 05ba FF       	 .byte -1
 1947 05bb FF       	 .byte -1
 1948 05bc FF       	 .byte -1
 1949 05bd FF       	 .byte -1
 1950 05be FF       	 .byte -1
 1951 05bf FF       	 .byte -1
 1952 05c0 FF       	 .byte -1
 1953 05c1 FF       	 .byte -1
 1954 05c2 FF       	 .byte -1
 1955 05c3 FF       	 .byte -1
 1956 05c4 FF       	 .byte -1
 1957 05c5 FF       	 .byte -1
 1958 05c6 FF       	 .byte -1
 1959 05c7 FF       	 .byte -1
 1960 05c8 FF       	 .byte -1
 1961 05c9 FF       	 .byte -1
 1962 05ca FF       	 .byte -1
 1963 05cb FF       	 .byte -1
 1964 05cc FF       	 .byte -1
 1965 05cd FF       	 .byte -1
 1966 05ce FF       	 .byte -1
 1967 05cf FF       	 .byte -1
 1968 05d0 FF       	 .byte -1
 1969 05d1 FF       	 .byte -1
 1970 05d2 FF       	 .byte -1
 1971 05d3 FF       	 .byte -1
 1972 05d4 FF       	 .byte -1
 1973 05d5 FF       	 .byte -1
 1974 05d6 FF       	 .byte -1
 1975 05d7 FF       	 .byte -1
 1976 05d8 FF       	 .byte -1
 1977 05d9 FF       	 .byte -1
 1978 05da FF       	 .byte -1
 1979 05db FF       	 .byte -1
 1980 05dc FF       	 .byte -1
 1981 05dd FF       	 .byte -1
 1982 05de FF       	 .byte -1
 1983 05df FF       	 .byte -1
 1984 05e0 FF       	 .byte -1
 1985 05e1 FF       	 .byte -1
 1986 05e2 FF       	 .byte -1
 1987 05e3 FF       	 .byte -1
 1988 05e4 FF       	 .byte -1
 1989 05e5 FF       	 .byte -1
 1990 05e6 FF       	 .byte -1
 1991 05e7 FF       	 .byte -1
 1992 05e8 FF       	 .byte -1
 1993 05e9 FF       	 .byte -1
 1994 05ea FF       	 .byte -1
 1995 05eb FF       	 .byte -1
 1996 05ec FF       	 .byte -1
 1997 05ed FF       	 .byte -1
 1998 05ee FF       	 .byte -1
 1999 05ef FF       	 .byte -1
 2000 05f0 FF       	 .byte -1
 2001 05f1 FF       	 .byte -1
 2002 05f2 FF       	 .byte -1
 2003 05f3 FF       	 .byte -1
 2004 05f4 FF       	 .byte -1
 2005 05f5 FF       	 .byte -1
 2006 05f6 FF       	 .byte -1
 2007 05f7 FF       	 .byte -1
 2008 05f8 FF       	 .byte -1
 2009 05f9 FF       	 .byte -1
 2010 05fa FF       	 .byte -1
 2011 05fb FF       	 .byte -1
 2012 05fc FF       	 .byte -1
 2013 05fd FF       	 .byte -1
 2014 05fe FF       	 .byte -1
 2015 05ff FF       	 .byte -1
 2016 0600 FF       	 .byte -1
 2017 0601 FF       	 .byte -1
 2018 0602 FF       	 .byte -1
 2019 0603 FF       	 .byte -1
 2020 0604 FF       	 .byte -1
 2021 0605 FF       	 .byte -1
 2022 0606 FF       	 .byte -1
 2023 0607 FF       	 .byte -1
 2024 0608 FF       	 .byte -1
 2025 0609 FF       	 .byte -1
 2026 060a FF       	 .byte -1
 2027 060b FF       	 .byte -1
 2028 060c FF       	 .byte -1
 2029 060d FF       	 .byte -1
 2030 060e FF       	 .byte -1
 2031 060f FF       	 .byte -1
 2032 0610 FF       	 .byte -1
 2033 0611 FF       	 .byte -1
 2034 0612 FF       	 .byte -1
 2035 0613 FF       	 .byte -1
 2036 0614 FF       	 .byte -1
 2037 0615 FF       	 .byte -1
 2038 0616 FF       	 .byte -1
 2039 0617 FF       	 .byte -1
 2040 0618 FF       	 .byte -1
 2041 0619 FF       	 .byte -1
 2042 061a FF       	 .byte -1
 2043 061b FF       	 .byte -1
 2044 061c FF       	 .byte -1
 2045 061d FF       	 .byte -1
 2046 061e FF       	 .byte -1
 2047 061f FF       	 .byte -1
 2048 0620 FF       	 .byte -1
 2049 0621 FF       	 .byte -1
 2050 0622 FF       	 .byte -1
 2051 0623 FF       	 .byte -1
 2052 0624 FF       	 .byte -1
 2053 0625 FF       	 .byte -1
 2054 0626 FF       	 .byte -1
 2055 0627 FF       	 .byte -1
 2056 0628 FF       	 .byte -1
 2057 0629 FF       	 .byte -1
 2058 062a FF       	 .byte -1
 2059 062b FF       	 .byte -1
 2060 062c FF       	 .byte -1
 2061 062d FF       	 .byte -1
 2062 062e FF       	 .byte -1
 2063 062f FF       	 .byte -1
 2064 0630 FF       	 .byte -1
 2065 0631 FF       	 .byte -1
 2066 0632 FF       	 .byte -1
 2067 0633 FF       	 .byte -1
 2068 0634 FF       	 .byte -1
 2069 0635 FF       	 .byte -1
 2070 0636 FF       	 .byte -1
 2071 0637 FF       	 .byte -1
 2072 0638 FF       	 .byte -1
 2073 0639 FF       	 .byte -1
 2074 063a FF       	 .byte -1
 2075 063b FF       	 .byte -1
 2076 063c FF       	 .byte -1
 2077 063d FF       	 .byte -1
 2078 063e FF       	 .byte -1
 2079 063f FF       	 .byte -1
 2080 0640 FF       	 .byte -1
 2081 0641 FF       	 .byte -1
 2082 0642 FF       	 .byte -1
 2083 0643 FF       	 .byte -1
 2084 0644 FF       	 .byte -1
 2085 0645 FF       	 .byte -1
 2086 0646 FF       	 .byte -1
 2087 0647 FF       	 .byte -1
 2088 0648 FF       	 .byte -1
 2089 0649 FF       	 .byte -1
 2090 064a FF       	 .byte -1
 2091 064b FF       	 .byte -1
 2092 064c FF       	 .byte -1
 2093 064d FF       	 .byte -1
 2094 064e FF       	 .byte -1
 2095 064f FF       	 .byte -1
 2096 0650 FF       	 .byte -1
 2097 0651 FF       	 .byte -1
 2098 0652 FF       	 .byte -1
 2099 0653 FF       	 .byte -1
 2100 0654 FF       	 .byte -1
 2101 0655 FF       	 .byte -1
 2102 0656 FF       	 .byte -1
 2103 0657 FF       	 .byte -1
 2104 0658 FF       	 .byte -1
 2105 0659 FF       	 .byte -1
 2106 065a FF       	 .byte -1
 2107 065b FF       	 .byte -1
 2108 065c FF       	 .byte -1
 2109 065d FF       	 .byte -1
 2110 065e FF       	 .byte -1
 2111 065f FF       	 .byte -1
 2112 0660 FF       	 .byte -1
 2113 0661 FF       	 .byte -1
 2114 0662 FF       	 .byte -1
 2115 0663 FF       	 .byte -1
 2116 0664 FF       	 .byte -1
 2117 0665 FF       	 .byte -1
 2118 0666 FF       	 .byte -1
 2119 0667 FF       	 .byte -1
 2120 0668 FF       	 .byte -1
 2121 0669 FF       	 .byte -1
 2122 066a FF       	 .byte -1
 2123 066b FF       	 .byte -1
 2124 066c FF       	 .byte -1
 2125 066d FF       	 .byte -1
 2126 066e FF       	 .byte -1
 2127 066f FF       	 .byte -1
 2128 0670 FF       	 .byte -1
 2129 0671 FF       	 .byte -1
 2130 0672 FF       	 .byte -1
 2131 0673 FF       	 .byte -1
 2132 0674 FF       	 .byte -1
 2133 0675 FF       	 .byte -1
 2134 0676 FF       	 .byte -1
 2135 0677 FF       	 .byte -1
 2136 0678 FF       	 .byte -1
 2137 0679 FF       	 .byte -1
 2138 067a FF       	 .byte -1
 2139 067b FF       	 .byte -1
 2140 067c FF       	 .byte -1
 2141 067d FF       	 .byte -1
 2142 067e FF       	 .byte -1
 2143 067f FF       	 .byte -1
 2144 0680 FF       	 .byte -1
 2145 0681 FF       	 .byte -1
 2146 0682 FF       	 .byte -1
 2147 0683 FF       	 .byte -1
 2148 0684 FF       	 .byte -1
 2149 0685 FF       	 .byte -1
 2150 0686 FF       	 .byte -1
 2151 0687 FF       	 .byte -1
 2152 0688 FF       	 .byte -1
 2153 0689 FF       	 .byte -1
 2154 068a FF       	 .byte -1
 2155 068b FF       	 .byte -1
 2156 068c FF       	 .byte -1
 2157 068d FF       	 .byte -1
 2158 068e FF       	 .byte -1
 2159 068f FF       	 .byte -1
 2160 0690 FF       	 .byte -1
 2161 0691 FF       	 .byte -1
 2162 0692 FF       	 .byte -1
 2163 0693 FF       	 .byte -1
 2164 0694 FF       	 .byte -1
 2165 0695 FF       	 .byte -1
 2166 0696 FF       	 .byte -1
 2167 0697 FF       	 .byte -1
 2168 0698 FF       	 .byte -1
 2169 0699 FF       	 .byte -1
 2170 069a FF       	 .byte -1
 2171 069b FF       	 .byte -1
 2172 069c FF       	 .byte -1
 2173 069d FF       	 .byte -1
 2174 069e FF       	 .byte -1
 2175 069f FF       	 .byte -1
 2176 06a0 FF       	 .byte -1
 2177 06a1 FF       	 .byte -1
 2178 06a2 FF       	 .byte -1
 2179 06a3 FF       	 .byte -1
 2180 06a4 FF       	 .byte -1
 2181 06a5 FF       	 .byte -1
 2182 06a6 FF       	 .byte -1
 2183 06a7 FF       	 .byte -1
 2184 06a8 FF       	 .byte -1
 2185 06a9 FF       	 .byte -1
 2186 06aa FF       	 .byte -1
 2187 06ab FF       	 .byte -1
 2188 06ac FF       	 .byte -1
 2189 06ad FF       	 .byte -1
 2190 06ae FF       	 .byte -1
 2191 06af FF       	 .byte -1
 2192 06b0 FF       	 .byte -1
 2193 06b1 FF       	 .byte -1
 2194 06b2 FF       	 .byte -1
 2195 06b3 FF       	 .byte -1
 2196 06b4 FF       	 .byte -1
 2197 06b5 FF       	 .byte -1
 2198 06b6 FF       	 .byte -1
 2199 06b7 FF       	 .byte -1
 2200 06b8 FF       	 .byte -1
 2201 06b9 FF       	 .byte -1
 2202 06ba FF       	 .byte -1
 2203 06bb FF       	 .byte -1
 2204 06bc FF       	 .byte -1
 2205 06bd FF       	 .byte -1
 2206 06be FF       	 .byte -1
 2207 06bf FF       	 .byte -1
 2208 06c0 FF       	 .byte -1
 2209 06c1 FF       	 .byte -1
 2210 06c2 FF       	 .byte -1
 2211 06c3 FF       	 .byte -1
 2212 06c4 FF       	 .byte -1
 2213 06c5 FF       	 .byte -1
 2214 06c6 FF       	 .byte -1
 2215 06c7 FF       	 .byte -1
 2216 06c8 FF       	 .byte -1
 2217 06c9 FF       	 .byte -1
 2218 06ca FF       	 .byte -1
 2219 06cb FF       	 .byte -1
 2220 06cc FF       	 .byte -1
 2221 06cd FF       	 .byte -1
 2222 06ce FF       	 .byte -1
 2223 06cf FF       	 .byte -1
 2224 06d0 FF       	 .byte -1
 2225 06d1 FF       	 .byte -1
 2226 06d2 FF       	 .byte -1
 2227 06d3 FF       	 .byte -1
 2228 06d4 FF       	 .byte -1
 2229 06d5 FF       	 .byte -1
 2230 06d6 FF       	 .byte -1
 2231 06d7 FF       	 .byte -1
 2232 06d8 FF       	 .byte -1
 2233 06d9 FF       	 .byte -1
 2234 06da FF       	 .byte -1
 2235 06db FF       	 .byte -1
 2236 06dc FF       	 .byte -1
 2237 06dd FF       	 .byte -1
 2238 06de FF       	 .byte -1
 2239 06df FF       	 .byte -1
 2240 06e0 FF       	 .byte -1
 2241 06e1 FF       	 .byte -1
 2242 06e2 FF       	 .byte -1
 2243 06e3 FF       	 .byte -1
 2244 06e4 FF       	 .byte -1
 2245 06e5 FF       	 .byte -1
 2246 06e6 FF       	 .byte -1
 2247 06e7 FF       	 .byte -1
 2248 06e8 FF       	 .byte -1
 2249 06e9 FF       	 .byte -1
 2250 06ea FF       	 .byte -1
 2251 06eb FF       	 .byte -1
 2252 06ec FF       	 .byte -1
 2253 06ed FF       	 .byte -1
 2254 06ee FF       	 .byte -1
 2255 06ef FF       	 .byte -1
 2256 06f0 FF       	 .byte -1
 2257 06f1 FF       	 .byte -1
 2258 06f2 FF       	 .byte -1
 2259 06f3 FF       	 .byte -1
 2260 06f4 FF       	 .byte -1
 2261 06f5 FF       	 .byte -1
 2262 06f6 FF       	 .byte -1
 2263 06f7 FF       	 .byte -1
 2264 06f8 FF       	 .byte -1
 2265 06f9 FF       	 .byte -1
 2266 06fa FF       	 .byte -1
 2267 06fb FF       	 .byte -1
 2268 06fc FF       	 .byte -1
 2269 06fd FF       	 .byte -1
 2270 06fe FF       	 .byte -1
 2271 06ff FF       	 .byte -1
 2272 0700 FF       	 .byte -1
 2273 0701 FF       	 .byte -1
 2274 0702 FF       	 .byte -1
 2275 0703 FF       	 .byte -1
 2276 0704 FF       	 .byte -1
 2277 0705 FF       	 .byte -1
 2278 0706 FF       	 .byte -1
 2279 0707 FF       	 .byte -1
 2280 0708 FF       	 .byte -1
 2281 0709 FF       	 .byte -1
 2282 070a FF       	 .byte -1
 2283 070b FF       	 .byte -1
 2284 070c FF       	 .byte -1
 2285 070d FF       	 .byte -1
 2286 070e FF       	 .byte -1
 2287 070f FF       	 .byte -1
 2288 0710 FF       	 .byte -1
 2289 0711 FF       	 .byte -1
 2290 0712 FF       	 .byte -1
 2291 0713 FF       	 .byte -1
 2292 0714 FF       	 .byte -1
 2293 0715 FF       	 .byte -1
 2294 0716 FF       	 .byte -1
 2295 0717 FF       	 .byte -1
 2296 0718 FF       	 .byte -1
 2297 0719 FF       	 .byte -1
 2298 071a FF       	 .byte -1
 2299 071b FF       	 .byte -1
 2300 071c FF       	 .byte -1
 2301 071d FF       	 .byte -1
 2302 071e FF       	 .byte -1
 2303 071f FF       	 .byte -1
 2304 0720 FF       	 .byte -1
 2305 0721 FF       	 .byte -1
 2306 0722 FF       	 .byte -1
 2307 0723 FF       	 .byte -1
 2308 0724 FF       	 .byte -1
 2309 0725 FF       	 .byte -1
 2310 0726 FF       	 .byte -1
 2311 0727 FF       	 .byte -1
 2312 0728 FF       	 .byte -1
 2313 0729 FF       	 .byte -1
 2314 072a FF       	 .byte -1
 2315 072b FF       	 .byte -1
 2316 072c FF       	 .byte -1
 2317 072d FF       	 .byte -1
 2318 072e FF       	 .byte -1
 2319 072f FF       	 .byte -1
 2320 0730 FF       	 .byte -1
 2321 0731 FF       	 .byte -1
 2322 0732 FF       	 .byte -1
 2323 0733 FF       	 .byte -1
 2324 0734 FF       	 .byte -1
 2325 0735 FF       	 .byte -1
 2326 0736 FF       	 .byte -1
 2327 0737 FF       	 .byte -1
 2328 0738 FF       	 .byte -1
 2329 0739 FF       	 .byte -1
 2330 073a FF       	 .byte -1
 2331 073b FF       	 .byte -1
 2332 073c FF       	 .byte -1
 2333 073d FF       	 .byte -1
 2334 073e FF       	 .byte -1
 2335 073f FF       	 .byte -1
 2336 0740 FF       	 .byte -1
 2337 0741 FF       	 .byte -1
 2338 0742 FF       	 .byte -1
 2339 0743 FF       	 .byte -1
 2340 0744 FF       	 .byte -1
 2341 0745 FF       	 .byte -1
 2342 0746 FF       	 .byte -1
 2343 0747 FF       	 .byte -1
 2344 0748 FF       	 .byte -1
 2345 0749 FF       	 .byte -1
 2346 074a FF       	 .byte -1
 2347 074b FF       	 .byte -1
 2348 074c FF       	 .byte -1
 2349 074d FF       	 .byte -1
 2350 074e FF       	 .byte -1
 2351 074f FF       	 .byte -1
 2352 0750 FF       	 .byte -1
 2353 0751 FF       	 .byte -1
 2354 0752 FF       	 .byte -1
 2355 0753 FF       	 .byte -1
 2356 0754 FF       	 .byte -1
 2357 0755 FF       	 .byte -1
 2358 0756 FF       	 .byte -1
 2359 0757 FF       	 .byte -1
 2360 0758 FF       	 .byte -1
 2361 0759 FF       	 .byte -1
 2362 075a FF       	 .byte -1
 2363 075b FF       	 .byte -1
 2364 075c FF       	 .byte -1
 2365 075d FF       	 .byte -1
 2366 075e FF       	 .byte -1
 2367 075f FF       	 .byte -1
 2368 0760 FF       	 .byte -1
 2369 0761 FF       	 .byte -1
 2370 0762 FF       	 .byte -1
 2371 0763 FF       	 .byte -1
 2372 0764 FF       	 .byte -1
 2373 0765 FF       	 .byte -1
 2374 0766 FF       	 .byte -1
 2375 0767 FF       	 .byte -1
 2376 0768 FF       	 .byte -1
 2377 0769 FF       	 .byte -1
 2378 076a FF       	 .byte -1
 2379 076b FF       	 .byte -1
 2380 076c FF       	 .byte -1
 2381 076d FF       	 .byte -1
 2382 076e FF       	 .byte -1
 2383 076f FF       	 .byte -1
 2384 0770 FF       	 .byte -1
 2385 0771 FF       	 .byte -1
 2386 0772 FF       	 .byte -1
 2387 0773 FF       	 .byte -1
 2388 0774 FF       	 .byte -1
 2389 0775 FF       	 .byte -1
 2390 0776 FF       	 .byte -1
 2391 0777 FF       	 .byte -1
 2392 0778 FF       	 .byte -1
 2393 0779 FF       	 .byte -1
 2394 077a FF       	 .byte -1
 2395 077b FF       	 .byte -1
 2396 077c FF       	 .byte -1
 2397 077d FF       	 .byte -1
 2398 077e FF       	 .byte -1
 2399 077f FF       	 .byte -1
 2400 0780 FF       	 .byte -1
 2401 0781 FF       	 .byte -1
 2402 0782 FF       	 .byte -1
 2403 0783 FF       	 .byte -1
 2404 0784 FF       	 .byte -1
 2405 0785 FF       	 .byte -1
 2406 0786 FF       	 .byte -1
 2407 0787 FF       	 .byte -1
 2408 0788 FF       	 .byte -1
 2409 0789 FF       	 .byte -1
 2410 078a FF       	 .byte -1
 2411 078b FF       	 .byte -1
 2412 078c FF       	 .byte -1
 2413 078d FF       	 .byte -1
 2414 078e FF       	 .byte -1
 2415 078f FF       	 .byte -1
 2416 0790 FF       	 .byte -1
 2417 0791 FF       	 .byte -1
 2418 0792 FF       	 .byte -1
 2419 0793 FF       	 .byte -1
 2420 0794 FF       	 .byte -1
 2421 0795 FF       	 .byte -1
 2422 0796 FF       	 .byte -1
 2423 0797 FF       	 .byte -1
 2424 0798 FF       	 .byte -1
 2425 0799 FF       	 .byte -1
 2426 079a FF       	 .byte -1
 2427 079b FF       	 .byte -1
 2428 079c FF       	 .byte -1
 2429 079d FF       	 .byte -1
 2430 079e FF       	 .byte -1
 2431 079f FF       	 .byte -1
 2432 07a0 FF       	 .byte -1
 2433 07a1 FF       	 .byte -1
 2434 07a2 FF       	 .byte -1
 2435 07a3 FF       	 .byte -1
 2436 07a4 FF       	 .byte -1
 2437 07a5 FF       	 .byte -1
 2438 07a6 FF       	 .byte -1
 2439 07a7 FF       	 .byte -1
 2440 07a8 FF       	 .byte -1
 2441 07a9 FF       	 .byte -1
 2442 07aa FF       	 .byte -1
 2443 07ab FF       	 .byte -1
 2444 07ac FF       	 .byte -1
 2445 07ad FF       	 .byte -1
 2446 07ae FF       	 .byte -1
 2447 07af FF       	 .byte -1
 2448 07b0 FF       	 .byte -1
 2449 07b1 FF       	 .byte -1
 2450 07b2 FF       	 .byte -1
 2451 07b3 FF       	 .byte -1
 2452 07b4 FF       	 .byte -1
 2453 07b5 FF       	 .byte -1
 2454 07b6 FF       	 .byte -1
 2455 07b7 FF       	 .byte -1
 2456 07b8 FF       	 .byte -1
 2457 07b9 FF       	 .byte -1
 2458 07ba FF       	 .byte -1
 2459 07bb FF       	 .byte -1
 2460 07bc FF       	 .byte -1
 2461 07bd FF       	 .byte -1
 2462 07be FF       	 .byte -1
 2463 07bf FF       	 .byte -1
 2464 07c0 FF       	 .byte -1
 2465 07c1 FF       	 .byte -1
 2466 07c2 FF       	 .byte -1
 2467 07c3 FF       	 .byte -1
 2468 07c4 FF       	 .byte -1
 2469 07c5 FF       	 .byte -1
 2470 07c6 FF       	 .byte -1
 2471 07c7 FF       	 .byte -1
 2472 07c8 FF       	 .byte -1
 2473 07c9 FF       	 .byte -1
 2474 07ca FF       	 .byte -1
 2475 07cb FF       	 .byte -1
 2476 07cc FF       	 .byte -1
 2477 07cd FF       	 .byte -1
 2478 07ce FF       	 .byte -1
 2479 07cf FF       	 .byte -1
 2480 07d0 FF       	 .byte -1
 2481 07d1 FF       	 .byte -1
 2482 07d2 FF       	 .byte -1
 2483 07d3 FF       	 .byte -1
 2484 07d4 FF       	 .byte -1
 2485 07d5 FF       	 .byte -1
 2486 07d6 FF       	 .byte -1
 2487 07d7 FF       	 .byte -1
 2488 07d8 FF       	 .byte -1
 2489 07d9 FF       	 .byte -1
 2490 07da FF       	 .byte -1
 2491 07db FF       	 .byte -1
 2492 07dc FF       	 .byte -1
 2493 07dd FF       	 .byte -1
 2494 07de FF       	 .byte -1
 2495 07df FF       	 .byte -1
 2496 07e0 FF       	 .byte -1
 2497 07e1 FF       	 .byte -1
 2498 07e2 FF       	 .byte -1
 2499 07e3 FF       	 .byte -1
 2500 07e4 FF       	 .byte -1
 2501 07e5 FF       	 .byte -1
 2502 07e6 FF       	 .byte -1
 2503 07e7 FF       	 .byte -1
 2504 07e8 FF       	 .byte -1
 2505 07e9 FF       	 .byte -1
 2506 07ea FF       	 .byte -1
 2507 07eb FF       	 .byte -1
 2508 07ec FF       	 .byte -1
 2509 07ed FF       	 .byte -1
 2510 07ee FF       	 .byte -1
 2511 07ef FF       	 .byte -1
 2512 07f0 FF       	 .byte -1
 2513 07f1 FF       	 .byte -1
 2514 07f2 FF       	 .byte -1
 2515 07f3 FF       	 .byte -1
 2516 07f4 FF       	 .byte -1
 2517 07f5 FF       	 .byte -1
 2518 07f6 FF       	 .byte -1
 2519 07f7 FF       	 .byte -1
 2520 07f8 FF       	 .byte -1
 2521 07f9 FF       	 .byte -1
 2522 07fa FF       	 .byte -1
 2523 07fb FF       	 .byte -1
 2524 07fc FF       	 .byte -1
 2525 07fd FF       	 .byte -1
 2526 07fe FF       	 .byte -1
 2527 07ff FF       	 .byte -1
 2528              	 .comm u16BusCycleCntMs,2,2
 2529              	 .comm StartTimerCnt,4,4
 2530              	 .comm bCycleTimeMeasurementStarted,1,1
 2531              	 .comm aPdOutputData,68,4
 2532              	 .comm aPdInputData,68,4
 2533              	 .global bInitFinished
 2534              	 .section .bss.bInitFinished,"aw",%nobits
 2537              	bInitFinished:
 2538 0000 00       	 .space 1
 2539              	 .section .text.PDO_InputMapping,"ax",%progbits
 2540              	 .align 2
 2541              	 .global PDO_InputMapping
 2542              	 .thumb
 2543              	 .thumb_func
 2545              	PDO_InputMapping:
 2546              	.LFB172:
 2547              	 .file 4 "../SSC/Src/ecatappl.c"
   1:../SSC/Src/ecatappl.c **** /**
   2:../SSC/Src/ecatappl.c **** \addtogroup EcatAppl EtherCAT application
   3:../SSC/Src/ecatappl.c **** @{
   4:../SSC/Src/ecatappl.c **** */
   5:../SSC/Src/ecatappl.c **** 
   6:../SSC/Src/ecatappl.c **** 
   7:../SSC/Src/ecatappl.c **** /**
   8:../SSC/Src/ecatappl.c **** \file ecatappl.c
   9:../SSC/Src/ecatappl.c **** \author EthercatSSC@beckhoff.com
  10:../SSC/Src/ecatappl.c **** \brief Implementation
  11:../SSC/Src/ecatappl.c **** This file contains the Process Data interface
  12:../SSC/Src/ecatappl.c **** 
  13:../SSC/Src/ecatappl.c **** \version 5.11
  14:../SSC/Src/ecatappl.c **** 
  15:../SSC/Src/ecatappl.c **** <br>Changes to version V5.10.1:<br>
  16:../SSC/Src/ecatappl.c **** V5.11 COE3: change 0x10F3.2 (Sync Error limit) from UINT32 to UINT16 (according to the ETG.1020)<br
  17:../SSC/Src/ecatappl.c **** V5.11 ECAT1: update EEPROM access reset operation<br>
  18:../SSC/Src/ecatappl.c **** V5.11 ECAT10: change PROTO handling to prevent compiler errors<br>
  19:../SSC/Src/ecatappl.c **** V5.11 ECAT11: create application interface function pointer, add eeprom emulation interface functio
  20:../SSC/Src/ecatappl.c **** V5.11 ECAT2: update EEPROM access retry cycle (add 10ms delay between two retry cycles)<br>
  21:../SSC/Src/ecatappl.c **** V5.11 ECAT3: handle bus cycle calculation for input/output only devices and create warning diag mes
  22:../SSC/Src/ecatappl.c **** V5.11 ECAT4: enhance SM/Sync monitoring for input/output only slaves<br>
  23:../SSC/Src/ecatappl.c **** V5.11 ECAT6: add function to calculate bus cycle time<br>
  24:../SSC/Src/ecatappl.c **** V5.11 ECAT8: call PDO_InputMapping only once if DC is enabled and COE is not supported<br>
  25:../SSC/Src/ecatappl.c **** V5.11 EEPROM1: fix compiler error during pEEPROM pointer initialization<br>
  26:../SSC/Src/ecatappl.c **** V5.11 EEPROM2: write Station alias value to EEPROM data register on EEPROM reload command<br>
  27:../SSC/Src/ecatappl.c **** V5.11 EEPROM3: clear EEPROM error bits<br>
  28:../SSC/Src/ecatappl.c **** V5.11 EEPROM4: prevent the variable in the EEPROM busy loop to be removed by the compiler<br>
  29:../SSC/Src/ecatappl.c **** V5.11 ESM7: "add Sync define for 0x22 (""SYNCTYPE_SM2_SYNCHRON""), support value 0x22 for 0x1C33.1 
  30:../SSC/Src/ecatappl.c **** <br>Changes to version V5.01:<br>
  31:../SSC/Src/ecatappl.c **** V5.10 COE1: Define one entry description for all 0x1C3x objects and change data type of SI11,12,13 
  32:../SSC/Src/ecatappl.c **** V5.10 ECAT1: Correct calculation of blinking and flashing sequence<br>
  33:../SSC/Src/ecatappl.c **** V5.10 ECAT13: Update Synchronisation handling (FreeRun,SM Sync, Sync0, Sync1)<br>
  34:../SSC/Src/ecatappl.c ****               Compare DC UINT configuration (by ESC Config data) vs. DC activation register setting
  35:../SSC/Src/ecatappl.c ****               Update 0x1C3x entries<br>
  36:../SSC/Src/ecatappl.c **** V5.10 ECAT2: Prevent EEPROM data null pointer access (if the pointer is null an command error is se
  37:../SSC/Src/ecatappl.c ****              EEPROM emulation return command error if unknown command was received<br>
  38:../SSC/Src/ecatappl.c **** V5.10 ECAT4: Update alignment marco for 8 to 15 bit alignments (16 and 32 Bit controllers)<br>
  39:../SSC/Src/ecatappl.c ****              Bugfix calculate LED blink frequency<br>
  40:../SSC/Src/ecatappl.c **** V5.10 ECAT7: Add "bInitFinished" to indicate if the initialization is complete<br>
  41:../SSC/Src/ecatappl.c **** V5.10 HW2: Change HW_GetTimer return value to UINT32<br>
  42:../SSC/Src/ecatappl.c **** <br>Changes to version V5.0:<br>
  43:../SSC/Src/ecatappl.c **** V5.01 APPL3: Include library demo application<br>
  44:../SSC/Src/ecatappl.c **** V5.01 ESC1: Change ESC access function (if EEPROM Emulation is active)<br>
  45:../SSC/Src/ecatappl.c **** V5.01 ESC2: Add missed value swapping<br>
  46:../SSC/Src/ecatappl.c **** <br>Changes to version V4.40:<br>
  47:../SSC/Src/ecatappl.c **** V5.0 TEST1: Add test application. See Application Note ET9300 for more details.<br>
  48:../SSC/Src/ecatappl.c **** V5.0 ECAT2: Application specific functions are moved to application files.<br>
  49:../SSC/Src/ecatappl.c **** V5.0 ECAT3: Global dummy variables used for dummy ESC operations.<br>
  50:../SSC/Src/ecatappl.c **** V5.0 ESC1: ESC 32Bit Access added.<br>
  51:../SSC/Src/ecatappl.c **** V5.0 ESC3: Add EEPROM emulation support.<br>
  52:../SSC/Src/ecatappl.c **** V5.0 ESM3: Handling pending ESM transitions.<br>
  53:../SSC/Src/ecatappl.c **** V5.0 ESC5: Enhance EEPROM access handling.<br>
  54:../SSC/Src/ecatappl.c **** V5.0 PDO1: AL Event flags are not rechecked in PDO_OutputMappping(). (Already checked before call f
  55:../SSC/Src/ecatappl.c **** V5.0 SYNC1: Add missed SM event indication (0x1C32/0x1C33 SI11).<br>
  56:../SSC/Src/ecatappl.c **** <br>Changes to version V4.30:<br>
  57:../SSC/Src/ecatappl.c **** V4.40 DIAG1: add diagnosis message support<br>
  58:../SSC/Src/ecatappl.c **** V4.40 PDO1: merge content of HW_InputMapping (spihw.c/mcihw.c) to PDO_InputMapping. merge content o
  59:../SSC/Src/ecatappl.c **** V4.40 PDO2: Generic process data length calculation<br>
  60:../SSC/Src/ecatappl.c **** V4.40 ECAT2: call cyclic CheckIfLocalError() to check the local flags<br>
  61:../SSC/Src/ecatappl.c **** V4.40 HW0: Generic hardware access functions. Add Function (PDI_Isr()), content merged from spihw.c
  62:../SSC/Src/ecatappl.c **** V4.40 WD1: define (ESC_SM_WD_SUPPORTED) to choose ESC SyncManager watchdog or local watchdog<br>
  63:../SSC/Src/ecatappl.c **** V4.40 ESM2: Change state transition behaviour from SafeOP to OP<br>
  64:../SSC/Src/ecatappl.c **** V4.40 TIMER1: Change bus cycle time calculation and trigger of ECAT_CheckTimer() if ECAT_TIMER_INT 
  65:../SSC/Src/ecatappl.c **** V4.40 HW1: Add support for fc1100 hardware<br>
  66:../SSC/Src/ecatappl.c **** <br>Changes to version V4.20:<br>
  67:../SSC/Src/ecatappl.c **** V4.30 EL9800: EL9800_x cyclic application is moved to el9800.c<br>
  68:../SSC/Src/ecatappl.c **** V4.30 OBJ 3:    add object dictionary initialization<br>
  69:../SSC/Src/ecatappl.c **** V4.30 SYNC: add CalcSMCycleTime() (calculation of bus cycle time); change synchronisation control f
  70:../SSC/Src/ecatappl.c **** V4.30 PDO: include PDO specific functions (moved from coeappl.c).<br>
  71:../SSC/Src/ecatappl.c ****                xxx_InputMapping(); xxx_OutputMapping(); xxx_ReadInputs(); xxx_ResetOutputs(); xxx_A
  72:../SSC/Src/ecatappl.c **** V4.30 CiA402: Add CiA402_StateMachine() and CiA402_Application() call<br>
  73:../SSC/Src/ecatappl.c **** V4.20 DC 1: Add DC pending Statemachine handling<br>
  74:../SSC/Src/ecatappl.c **** V4.20 PIC24: Add EL9800_4 (PIC24) required source code<br>
  75:../SSC/Src/ecatappl.c **** V4.20 LED 1: Modified LED Handling<br>
  76:../SSC/Src/ecatappl.c **** V4.11 APPL 1: The checkWatchdog() function should not called in checkTimer() if this function is tr
  77:../SSC/Src/ecatappl.c **** <br>Changes to version V4.08:<br>
  78:../SSC/Src/ecatappl.c **** V4.10 LED 1: The handling of the EtherCAT-Error-LED was added<br>
  79:../SSC/Src/ecatappl.c **** V4.10 AOE 3: The AoE fragment size has to be initialized during the state transition<br>
  80:../SSC/Src/ecatappl.c ****                  from INIT to PREOP<br>
  81:../SSC/Src/ecatappl.c **** <br>Changes to version V4.07:<br>
  82:../SSC/Src/ecatappl.c **** V4.08 LED 1: The handling of the EtherCAT-LED can be (de-)selected by the switch LEDS_SUPPORTED<br>
  83:../SSC/Src/ecatappl.c ****                  because the ET1100 and ET1200 have an output port which could be connected directl
  84:../SSC/Src/ecatappl.c **** <br>Changes to version V4.01:<br>
  85:../SSC/Src/ecatappl.c **** V4.02 ECAT 1: The watchdog timer variables shall be initialized.<br>
  86:../SSC/Src/ecatappl.c **** <br>Changes to version V4.00:<br>
  87:../SSC/Src/ecatappl.c **** V4.01 APPL 1: If the application is running in synchron mode and no SM event<br>
  88:../SSC/Src/ecatappl.c ****               is received, the application should be called from the main loop<br>
  89:../SSC/Src/ecatappl.c **** V4.01 APPL 2: In FreeRun mode the output should only be copied if the slave is in OP<br>
  90:../SSC/Src/ecatappl.c **** <br>Changes to version V3.20:<br>
  91:../SSC/Src/ecatappl.c **** V4.00 APPL 1: The watchdog checking should be done by a microcontroller<br>
  92:../SSC/Src/ecatappl.c ****                  timer because the watchdog trigger of the ESC will be reset too<br>
  93:../SSC/Src/ecatappl.c ****                  if only a part of the sync manager data is written<br>
  94:../SSC/Src/ecatappl.c **** V4.00 APPL 2: The setting of EtherCAT state LEDs were included<br>
  95:../SSC/Src/ecatappl.c **** V4.00 APPL 3: The outputs should be reset to a safe state,<br>
  96:../SSC/Src/ecatappl.c ****                    when the state OP is left<br>
  97:../SSC/Src/ecatappl.c **** V4.00 APPL 4: An example for the EEPROM access through the ESC is shown in<br>
  98:../SSC/Src/ecatappl.c ****                    the function APPL_StartMailboxHandler<br>
  99:../SSC/Src/ecatappl.c **** V4.00 APPL 5: The inputs should be read once when the state transition<br>
 100:../SSC/Src/ecatappl.c ****                    from PREOP to SAFEOP is made<br>
 101:../SSC/Src/ecatappl.c **** V4.00 APPL 6: The main function was split in MainInit and MainLoop
 102:../SSC/Src/ecatappl.c **** */
 103:../SSC/Src/ecatappl.c **** 
 104:../SSC/Src/ecatappl.c **** 
 105:../SSC/Src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
 106:../SSC/Src/ecatappl.c **** ------
 107:../SSC/Src/ecatappl.c **** ------    Includes
 108:../SSC/Src/ecatappl.c **** ------
 109:../SSC/Src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
 110:../SSC/Src/ecatappl.c **** #include "ecatslv.h"
 111:../SSC/Src/ecatappl.c **** 
 112:../SSC/Src/ecatappl.c **** #define    _ECATAPPL_ 1
 113:../SSC/Src/ecatappl.c **** #include "ecatappl.h"
 114:../SSC/Src/ecatappl.c **** #undef _ECATAPPL_
 115:../SSC/Src/ecatappl.c **** /* ECATCHANGE_START(V5.11) ECAT10*/
 116:../SSC/Src/ecatappl.c **** /*remove definition of _ECATAPPL_ (#ifdef is used in ecatappl.h)*/
 117:../SSC/Src/ecatappl.c **** /* ECATCHANGE_END(V5.11) ECAT10*/
 118:../SSC/Src/ecatappl.c **** 
 119:../SSC/Src/ecatappl.c **** #include "coeappl.h"
 120:../SSC/Src/ecatappl.c **** 
 121:../SSC/Src/ecatappl.c **** 
 122:../SSC/Src/ecatappl.c **** /* ECATCHANGE_START(V5.11) ECAT11*/
 123:../SSC/Src/ecatappl.c **** #define _APPL_INTERFACE_ 1
 124:../SSC/Src/ecatappl.c **** #include "applInterface.h"
 125:../SSC/Src/ecatappl.c **** #undef _APPL_INTERFACE_
 126:../SSC/Src/ecatappl.c **** /* ECATCHANGE_END(V5.11) ECAT11*/
 127:../SSC/Src/ecatappl.c **** 
 128:../SSC/Src/ecatappl.c **** #include "XMC_ESC.h"
 129:../SSC/Src/ecatappl.c **** 
 130:../SSC/Src/ecatappl.c **** #include "eeprom.h"
 131:../SSC/Src/ecatappl.c **** 
 132:../SSC/Src/ecatappl.c **** #undef SET_EEPROM_PTR
 133:../SSC/Src/ecatappl.c **** 
 134:../SSC/Src/ecatappl.c **** #define SET_EEPROM_PTR pEEPROM = aEepromData;
 135:../SSC/Src/ecatappl.c **** 
 136:../SSC/Src/ecatappl.c **** 
 137:../SSC/Src/ecatappl.c **** /*--------------------------------------------------------------------------------------
 138:../SSC/Src/ecatappl.c **** ------
 139:../SSC/Src/ecatappl.c **** ------    local Types and Defines
 140:../SSC/Src/ecatappl.c **** ------
 141:../SSC/Src/ecatappl.c **** --------------------------------------------------------------------------------------*/
 142:../SSC/Src/ecatappl.c **** 
 143:../SSC/Src/ecatappl.c **** 
 144:../SSC/Src/ecatappl.c **** #ifndef ECAT_TIMER_INC_P_MS
 145:../SSC/Src/ecatappl.c **** /**
 146:../SSC/Src/ecatappl.c ****  * \todo Define the timer ticks per ms
 147:../SSC/Src/ecatappl.c ****  */
 148:../SSC/Src/ecatappl.c **** #warning "Define the timer ticks per ms"
 149:../SSC/Src/ecatappl.c **** #endif /* #ifndef ECAT_TIMER_INC_P_MS */
 150:../SSC/Src/ecatappl.c **** 
 151:../SSC/Src/ecatappl.c **** 
 152:../SSC/Src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
 153:../SSC/Src/ecatappl.c **** ------
 154:../SSC/Src/ecatappl.c **** ------    local variables and constants
 155:../SSC/Src/ecatappl.c **** ------
 156:../SSC/Src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
 157:../SSC/Src/ecatappl.c **** /*variables only required to calculate values for SM Synchronisation objects (0x1C3x)*/
 158:../SSC/Src/ecatappl.c **** UINT16 u16BusCycleCntMs;        //used to calculate the bus cycle time in Ms
 159:../SSC/Src/ecatappl.c **** UINT32 StartTimerCnt;    //variable to store the timer register value when get cycle time was trigg
 160:../SSC/Src/ecatappl.c **** BOOL bCycleTimeMeasurementStarted; // indicates if the bus cycle measurement is started
 161:../SSC/Src/ecatappl.c **** 
 162:../SSC/Src/ecatappl.c **** UINT16             aPdOutputData[(MAX_PD_OUTPUT_SIZE>>1)];
 163:../SSC/Src/ecatappl.c **** UINT16           aPdInputData[(MAX_PD_INPUT_SIZE>>1)];
 164:../SSC/Src/ecatappl.c **** 
 165:../SSC/Src/ecatappl.c **** /*variables are declared in ecatslv.c*/
 166:../SSC/Src/ecatappl.c ****     extern VARVOLATILE UINT8 u8dummy;
 167:../SSC/Src/ecatappl.c **** BOOL bInitFinished = FALSE; /** < \brief indicates if the initialization is finished*/
 168:../SSC/Src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
 169:../SSC/Src/ecatappl.c **** ------
 170:../SSC/Src/ecatappl.c **** ------    local functions
 171:../SSC/Src/ecatappl.c **** ------
 172:../SSC/Src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
 173:../SSC/Src/ecatappl.c **** 
 174:../SSC/Src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
 175:../SSC/Src/ecatappl.c **** ------
 176:../SSC/Src/ecatappl.c **** ------    Functions
 177:../SSC/Src/ecatappl.c **** ------
 178:../SSC/Src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
 179:../SSC/Src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 180:../SSC/Src/ecatappl.c **** /**
 181:../SSC/Src/ecatappl.c **** \brief      This function will copies the inputs from the local memory to the ESC memory
 182:../SSC/Src/ecatappl.c ****             to the hardware
 183:../SSC/Src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 184:../SSC/Src/ecatappl.c **** void PDO_InputMapping(void)
 185:../SSC/Src/ecatappl.c **** {
 2548              	 .loc 4 185 0
 2549              	 .cfi_startproc
 2550              	 
 2551              	 
 2552 0000 80B5     	 push {r7,lr}
 2553              	.LCFI44:
 2554              	 .cfi_def_cfa_offset 8
 2555              	 .cfi_offset 7,-8
 2556              	 .cfi_offset 14,-4
 2557 0002 00AF     	 add r7,sp,#0
 2558              	.LCFI45:
 2559              	 .cfi_def_cfa_register 7
 186:../SSC/Src/ecatappl.c ****     APPL_InputMapping((UINT16*)aPdInputData);
 2560              	 .loc 4 186 0
 2561 0004 0648     	 ldr r0,.L22
 2562 0006 FFF7FEFF 	 bl APPL_InputMapping
 187:../SSC/Src/ecatappl.c ****     HW_EscWriteIsr(((MEM_ADDR *) aPdInputData), nEscAddrInputData, nPdInputSize );
 2563              	 .loc 4 187 0
 2564 000a 064B     	 ldr r3,.L22+4
 2565 000c 1A88     	 ldrh r2,[r3]
 2566 000e 064B     	 ldr r3,.L22+8
 2567 0010 1B88     	 ldrh r3,[r3]
 2568 0012 0348     	 ldr r0,.L22
 2569 0014 1146     	 mov r1,r2
 2570 0016 1A46     	 mov r2,r3
 2571 0018 FFF7FEFF 	 bl HW_EscWriteIsr
 188:../SSC/Src/ecatappl.c **** }
 2572              	 .loc 4 188 0
 2573 001c 80BD     	 pop {r7,pc}
 2574              	.L23:
 2575 001e 00BF     	 .align 2
 2576              	.L22:
 2577 0020 00000000 	 .word aPdInputData
 2578 0024 00000000 	 .word nEscAddrInputData
 2579 0028 00000000 	 .word nPdInputSize
 2580              	 .cfi_endproc
 2581              	.LFE172:
 2583              	 .section .text.PDO_OutputMapping,"ax",%progbits
 2584              	 .align 2
 2585              	 .global PDO_OutputMapping
 2586              	 .thumb
 2587              	 .thumb_func
 2589              	PDO_OutputMapping:
 2590              	.LFB173:
 189:../SSC/Src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 190:../SSC/Src/ecatappl.c **** /**
 191:../SSC/Src/ecatappl.c **** \brief    This function will copies the outputs from the ESC memory to the local memory
 192:../SSC/Src/ecatappl.c ****           to the hardware. This function is only called in case of an SM2 
 193:../SSC/Src/ecatappl.c ****           (output process data) event.
 194:../SSC/Src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 195:../SSC/Src/ecatappl.c **** void PDO_OutputMapping(void)
 196:../SSC/Src/ecatappl.c **** {
 2591              	 .loc 4 196 0
 2592              	 .cfi_startproc
 2593              	 
 2594              	 
 2595 0000 80B5     	 push {r7,lr}
 2596              	.LCFI46:
 2597              	 .cfi_def_cfa_offset 8
 2598              	 .cfi_offset 7,-8
 2599              	 .cfi_offset 14,-4
 2600 0002 00AF     	 add r7,sp,#0
 2601              	.LCFI47:
 2602              	 .cfi_def_cfa_register 7
 197:../SSC/Src/ecatappl.c **** 
 198:../SSC/Src/ecatappl.c ****     HW_EscReadIsr(((MEM_ADDR *)aPdOutputData), nEscAddrOutputData, nPdOutputSize );
 2603              	 .loc 4 198 0
 2604 0004 064B     	 ldr r3,.L25
 2605 0006 1A88     	 ldrh r2,[r3]
 2606 0008 064B     	 ldr r3,.L25+4
 2607 000a 1B88     	 ldrh r3,[r3]
 2608 000c 0648     	 ldr r0,.L25+8
 2609 000e 1146     	 mov r1,r2
 2610 0010 1A46     	 mov r2,r3
 2611 0012 FFF7FEFF 	 bl HW_EscReadIsr
 199:../SSC/Src/ecatappl.c **** 
 200:../SSC/Src/ecatappl.c ****     APPL_OutputMapping((UINT16*) aPdOutputData);
 2612              	 .loc 4 200 0
 2613 0016 0448     	 ldr r0,.L25+8
 2614 0018 FFF7FEFF 	 bl APPL_OutputMapping
 201:../SSC/Src/ecatappl.c **** }
 2615              	 .loc 4 201 0
 2616 001c 80BD     	 pop {r7,pc}
 2617              	.L26:
 2618 001e 00BF     	 .align 2
 2619              	.L25:
 2620 0020 00000000 	 .word nEscAddrOutputData
 2621 0024 00000000 	 .word nPdOutputSize
 2622 0028 00000000 	 .word aPdOutputData
 2623              	 .cfi_endproc
 2624              	.LFE173:
 2626              	 .section .text.ECAT_CheckTimer,"ax",%progbits
 2627              	 .align 2
 2628              	 .global ECAT_CheckTimer
 2629              	 .thumb
 2630              	 .thumb_func
 2632              	ECAT_CheckTimer:
 2633              	.LFB174:
 202:../SSC/Src/ecatappl.c **** 
 203:../SSC/Src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 204:../SSC/Src/ecatappl.c **** /**
 205:../SSC/Src/ecatappl.c ****  \brief    This function shall be called every 1ms.
 206:../SSC/Src/ecatappl.c ****  \brief If the switch ECAT_TIMER_INT is 0, the watchdog control is implemented without using
 207:../SSC/Src/ecatappl.c ****  \brief interrupts. In this case a local timer register is checked every ECAT_Main cycle
 208:../SSC/Src/ecatappl.c ****  \brief and the function is triggered if 1 ms is elapsed
 209:../SSC/Src/ecatappl.c ****  *////////////////////////////////////////////////////////////////////////////////////////
 210:../SSC/Src/ecatappl.c **** 
 211:../SSC/Src/ecatappl.c **** void ECAT_CheckTimer(void)
 212:../SSC/Src/ecatappl.c **** {
 2634              	 .loc 4 212 0
 2635              	 .cfi_startproc
 2636              	 
 2637              	 
 2638 0000 80B5     	 push {r7,lr}
 2639              	.LCFI48:
 2640              	 .cfi_def_cfa_offset 8
 2641              	 .cfi_offset 7,-8
 2642              	 .cfi_offset 14,-4
 2643 0002 00AF     	 add r7,sp,#0
 2644              	.LCFI49:
 2645              	 .cfi_def_cfa_register 7
 213:../SSC/Src/ecatappl.c ****     if(sSyncManOutPar.u32CycleTime == 0)
 2646              	 .loc 4 213 0
 2647 0004 0F4B     	 ldr r3,.L30
 2648 0006 5B68     	 ldr r3,[r3,#4]
 2649 0008 002B     	 cmp r3,#0
 2650 000a 05D1     	 bne .L28
 214:../SSC/Src/ecatappl.c ****     {
 215:../SSC/Src/ecatappl.c ****         u16BusCycleCntMs++;
 2651              	 .loc 4 215 0
 2652 000c 0E4B     	 ldr r3,.L30+4
 2653 000e 1B88     	 ldrh r3,[r3]
 2654 0010 0133     	 adds r3,r3,#1
 2655 0012 9AB2     	 uxth r2,r3
 2656 0014 0C4B     	 ldr r3,.L30+4
 2657 0016 1A80     	 strh r2,[r3]
 2658              	.L28:
 216:../SSC/Src/ecatappl.c ****     }
 217:../SSC/Src/ecatappl.c **** 
 218:../SSC/Src/ecatappl.c ****     /*decrement the state transition timeout counter*/
 219:../SSC/Src/ecatappl.c ****     if(bEcatWaitForAlControlRes &&  (EsmTimeoutCounter > 0))
 2659              	 .loc 4 219 0
 2660 0018 0C4B     	 ldr r3,.L30+8
 2661 001a 1B78     	 ldrb r3,[r3]
 2662 001c 002B     	 cmp r3,#0
 2663 001e 0DD0     	 beq .L29
 2664              	 .loc 4 219 0 is_stmt 0 discriminator 1
 2665 0020 0B4B     	 ldr r3,.L30+12
 2666 0022 1B88     	 ldrh r3,[r3]
 2667 0024 1BB2     	 sxth r3,r3
 2668 0026 002B     	 cmp r3,#0
 2669 0028 08DD     	 ble .L29
 220:../SSC/Src/ecatappl.c ****     {
 221:../SSC/Src/ecatappl.c ****         EsmTimeoutCounter--;
 2670              	 .loc 4 221 0 is_stmt 1
 2671 002a 094B     	 ldr r3,.L30+12
 2672 002c 1B88     	 ldrh r3,[r3]
 2673 002e 9BB2     	 uxth r3,r3
 2674 0030 9BB2     	 uxth r3,r3
 2675 0032 013B     	 subs r3,r3,#1
 2676 0034 9BB2     	 uxth r3,r3
 2677 0036 9AB2     	 uxth r2,r3
 2678 0038 054B     	 ldr r3,.L30+12
 2679 003a 1A80     	 strh r2,[r3]
 2680              	.L29:
 222:../SSC/Src/ecatappl.c ****     }
 223:../SSC/Src/ecatappl.c **** 
 224:../SSC/Src/ecatappl.c **** 
 225:../SSC/Src/ecatappl.c **** 
 226:../SSC/Src/ecatappl.c ****     DC_CheckWatchdog();
 2681              	 .loc 4 226 0
 2682 003c FFF7FEFF 	 bl DC_CheckWatchdog
 227:../SSC/Src/ecatappl.c **** }
 2683              	 .loc 4 227 0
 2684 0040 80BD     	 pop {r7,pc}
 2685              	.L31:
 2686 0042 00BF     	 .align 2
 2687              	.L30:
 2688 0044 00000000 	 .word sSyncManOutPar
 2689 0048 00000000 	 .word u16BusCycleCntMs
 2690 004c 00000000 	 .word bEcatWaitForAlControlRes
 2691 0050 00000000 	 .word EsmTimeoutCounter
 2692              	 .cfi_endproc
 2693              	.LFE174:
 2695              	 .section .text.HandleBusCycleCalculation,"ax",%progbits
 2696              	 .align 2
 2697              	 .global HandleBusCycleCalculation
 2698              	 .thumb
 2699              	 .thumb_func
 2701              	HandleBusCycleCalculation:
 2702              	.LFB175:
 228:../SSC/Src/ecatappl.c **** 
 229:../SSC/Src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT6*/
 230:../SSC/Src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 231:../SSC/Src/ecatappl.c **** /**
 232:../SSC/Src/ecatappl.c ****  \brief    This function is called from the PDI_Isr and is used to calculate the bus cycle time 
 233:../SSC/Src/ecatappl.c ****   *////////////////////////////////////////////////////////////////////////////////////////
 234:../SSC/Src/ecatappl.c **** void HandleBusCycleCalculation(void)
 235:../SSC/Src/ecatappl.c **** {
 2703              	 .loc 4 235 0
 2704              	 .cfi_startproc
 2705              	 
 2706              	 
 2707 0000 80B5     	 push {r7,lr}
 2708              	.LCFI50:
 2709              	 .cfi_def_cfa_offset 8
 2710              	 .cfi_offset 7,-8
 2711              	 .cfi_offset 14,-4
 2712 0002 84B0     	 sub sp,sp,#16
 2713              	.LCFI51:
 2714              	 .cfi_def_cfa_offset 24
 2715 0004 00AF     	 add r7,sp,#0
 2716              	.LCFI52:
 2717              	 .cfi_def_cfa_register 7
 236:../SSC/Src/ecatappl.c ****     /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
 237:../SSC/Src/ecatappl.c ****     if ( !bDcSyncActive && bEscIntEnabled)
 2718              	 .loc 4 237 0
 2719 0006 2C4B     	 ldr r3,.L36
 2720 0008 1B78     	 ldrb r3,[r3]
 2721 000a 83F00103 	 eor r3,r3,#1
 2722 000e DBB2     	 uxtb r3,r3
 2723 0010 002B     	 cmp r3,#0
 2724 0012 4ED0     	 beq .L32
 2725              	 .loc 4 237 0 is_stmt 0 discriminator 1
 2726 0014 294B     	 ldr r3,.L36+4
 2727 0016 1B78     	 ldrb r3,[r3]
 2728 0018 002B     	 cmp r3,#0
 2729 001a 4AD0     	 beq .L32
 2730              	.LBB2:
 238:../SSC/Src/ecatappl.c ****     {
 239:../SSC/Src/ecatappl.c ****         BOOL bTiggerCalcCycleTime = FALSE;
 2731              	 .loc 4 239 0 is_stmt 1
 2732 001c 0023     	 movs r3,#0
 2733 001e FB73     	 strb r3,[r7,#15]
 240:../SSC/Src/ecatappl.c **** 
 241:../SSC/Src/ecatappl.c ****         if(sSyncManOutPar.u16GetCycleTime == 1)
 2734              	 .loc 4 241 0
 2735 0020 274B     	 ldr r3,.L36+8
 2736 0022 9B8B     	 ldrh r3,[r3,#28]
 2737 0024 012B     	 cmp r3,#1
 2738 0026 01D1     	 bne .L34
 242:../SSC/Src/ecatappl.c ****             bTiggerCalcCycleTime = TRUE;
 2739              	 .loc 4 242 0
 2740 0028 0123     	 movs r3,#1
 2741 002a FB73     	 strb r3,[r7,#15]
 2742              	.L34:
 243:../SSC/Src/ecatappl.c ****         if(bTiggerCalcCycleTime)
 2743              	 .loc 4 243 0
 2744 002c FB7B     	 ldrb r3,[r7,#15]
 2745 002e 002B     	 cmp r3,#0
 2746 0030 17D0     	 beq .L35
 244:../SSC/Src/ecatappl.c ****         {
 245:../SSC/Src/ecatappl.c ****             /*get bus cycle time triggered */
 246:../SSC/Src/ecatappl.c ****             sSyncManOutPar.u32CycleTime = 0;
 2747              	 .loc 4 246 0
 2748 0032 234B     	 ldr r3,.L36+8
 2749 0034 0022     	 movs r2,#0
 2750 0036 5A60     	 str r2,[r3,#4]
 247:../SSC/Src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 2751              	 .loc 4 247 0
 2752 0038 214B     	 ldr r3,.L36+8
 2753 003a 0022     	 movs r2,#0
 2754 003c 9A83     	 strh r2,[r3,#28]
 248:../SSC/Src/ecatappl.c **** 
 249:../SSC/Src/ecatappl.c ****             sSyncManInPar.u32CycleTime  = 0;
 2755              	 .loc 4 249 0
 2756 003e 214B     	 ldr r3,.L36+12
 2757 0040 0022     	 movs r2,#0
 2758 0042 5A60     	 str r2,[r3,#4]
 250:../SSC/Src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 2759              	 .loc 4 250 0
 2760 0044 1F4B     	 ldr r3,.L36+12
 2761 0046 0022     	 movs r2,#0
 2762 0048 9A83     	 strh r2,[r3,#28]
 251:../SSC/Src/ecatappl.c ****             
 252:../SSC/Src/ecatappl.c ****             u16BusCycleCntMs = 0;
 2763              	 .loc 4 252 0
 2764 004a 1F4B     	 ldr r3,.L36+16
 2765 004c 0022     	 movs r2,#0
 2766 004e 1A80     	 strh r2,[r3]
 253:../SSC/Src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 2767              	 .loc 4 253 0
 2768 0050 1E4B     	 ldr r3,.L36+20
 2769 0052 0122     	 movs r2,#1
 2770 0054 1A70     	 strb r2,[r3]
 254:../SSC/Src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 2771              	 .loc 4 254 0
 2772 0056 FFF7FEFF 	 bl HW_GetTimer
 2773 005a 0246     	 mov r2,r0
 2774 005c 1C4B     	 ldr r3,.L36+24
 2775 005e 1A60     	 str r2,[r3]
 2776 0060 27E0     	 b .L32
 2777              	.L35:
 255:../SSC/Src/ecatappl.c ****         }
 256:../SSC/Src/ecatappl.c ****         else
 257:../SSC/Src/ecatappl.c ****         {
 258:../SSC/Src/ecatappl.c ****             if(bCycleTimeMeasurementStarted == TRUE)
 2778              	 .loc 4 258 0
 2779 0062 1A4B     	 ldr r3,.L36+20
 2780 0064 1B78     	 ldrb r3,[r3]
 2781 0066 002B     	 cmp r3,#0
 2782 0068 23D0     	 beq .L32
 2783              	.LBB3:
 259:../SSC/Src/ecatappl.c ****             {
 260:../SSC/Src/ecatappl.c ****                 UINT32 CurTimerCnt = (UINT32)HW_GetTimer();
 2784              	 .loc 4 260 0
 2785 006a FFF7FEFF 	 bl HW_GetTimer
 2786 006e B860     	 str r0,[r7,#8]
 261:../SSC/Src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT3*/
 262:../SSC/Src/ecatappl.c ****                 UINT32 CalcCycleTime = 0;
 2787              	 .loc 4 262 0
 2788 0070 0023     	 movs r3,#0
 2789 0072 7B60     	 str r3,[r7,#4]
 263:../SSC/Src/ecatappl.c **** 
 264:../SSC/Src/ecatappl.c **** 
 265:../SSC/Src/ecatappl.c **** #if ECAT_TIMER_INC_P_MS
 266:../SSC/Src/ecatappl.c ****                 CalcCycleTime = (UINT32)u16BusCycleCntMs * 1000000 + (((INT32)(CurTimerCnt-StartTim
 2790              	 .loc 4 266 0
 2791 0074 144B     	 ldr r3,.L36+16
 2792 0076 1B88     	 ldrh r3,[r3]
 2793 0078 1A46     	 mov r2,r3
 2794 007a 164B     	 ldr r3,.L36+28
 2795 007c 03FB02F3 	 mul r3,r3,r2
 2796 0080 134A     	 ldr r2,.L36+24
 2797 0082 1268     	 ldr r2,[r2]
 2798 0084 B968     	 ldr r1,[r7,#8]
 2799 0086 8A1A     	 subs r2,r1,r2
 2800 0088 1146     	 mov r1,r2
 2801 008a 124A     	 ldr r2,.L36+28
 2802 008c 02FB01F2 	 mul r2,r2,r1
 2803 0090 1344     	 add r3,r3,r2
 2804 0092 7B60     	 str r3,[r7,#4]
 267:../SSC/Src/ecatappl.c **** #endif
 268:../SSC/Src/ecatappl.c **** 
 269:../SSC/Src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 270:../SSC/Src/ecatappl.c ****                 sSyncManOutPar.u32CycleTime = CalcCycleTime;
 2805              	 .loc 4 270 0
 2806 0094 0A4A     	 ldr r2,.L36+8
 2807 0096 7B68     	 ldr r3,[r7,#4]
 2808 0098 5360     	 str r3,[r2,#4]
 271:../SSC/Src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 272:../SSC/Src/ecatappl.c ****                 sSyncManInPar.u32CycleTime  = CalcCycleTime;
 2809              	 .loc 4 272 0
 2810 009a 0A4A     	 ldr r2,.L36+12
 2811 009c 7B68     	 ldr r3,[r7,#4]
 2812 009e 5360     	 str r3,[r2,#4]
 273:../SSC/Src/ecatappl.c ****                 u16BusCycleCntMs = 0;
 2813              	 .loc 4 273 0
 2814 00a0 094B     	 ldr r3,.L36+16
 2815 00a2 0022     	 movs r2,#0
 2816 00a4 1A80     	 strh r2,[r3]
 274:../SSC/Src/ecatappl.c ****                 StartTimerCnt = 0;
 2817              	 .loc 4 274 0
 2818 00a6 0A4B     	 ldr r3,.L36+24
 2819 00a8 0022     	 movs r2,#0
 2820 00aa 1A60     	 str r2,[r3]
 275:../SSC/Src/ecatappl.c ****                 bCycleTimeMeasurementStarted = FALSE;
 2821              	 .loc 4 275 0
 2822 00ac 074B     	 ldr r3,.L36+20
 2823 00ae 0022     	 movs r2,#0
 2824 00b0 1A70     	 strb r2,[r3]
 2825              	.L32:
 2826              	.LBE3:
 2827              	.LBE2:
 276:../SSC/Src/ecatappl.c **** 
 277:../SSC/Src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT3*/
 278:../SSC/Src/ecatappl.c ****             /* CiA402 Motion controller cycle time is only set if DC Synchronisation is active*/
 279:../SSC/Src/ecatappl.c ****             }
 280:../SSC/Src/ecatappl.c ****         }
 281:../SSC/Src/ecatappl.c ****     }
 282:../SSC/Src/ecatappl.c **** }
 2828              	 .loc 4 282 0
 2829 00b2 1037     	 adds r7,r7,#16
 2830              	.LCFI53:
 2831              	 .cfi_def_cfa_offset 8
 2832 00b4 BD46     	 mov sp,r7
 2833              	.LCFI54:
 2834              	 .cfi_def_cfa_register 13
 2835              	 
 2836 00b6 80BD     	 pop {r7,pc}
 2837              	.L37:
 2838              	 .align 2
 2839              	.L36:
 2840 00b8 00000000 	 .word bDcSyncActive
 2841 00bc 00000000 	 .word bEscIntEnabled
 2842 00c0 00000000 	 .word sSyncManOutPar
 2843 00c4 00000000 	 .word sSyncManInPar
 2844 00c8 00000000 	 .word u16BusCycleCntMs
 2845 00cc 00000000 	 .word bCycleTimeMeasurementStarted
 2846 00d0 00000000 	 .word StartTimerCnt
 2847 00d4 40420F00 	 .word 1000000
 2848              	 .cfi_endproc
 2849              	.LFE175:
 2851              	 .section .text.PDI_Isr,"ax",%progbits
 2852              	 .align 2
 2853              	 .global PDI_Isr
 2854              	 .thumb
 2855              	 .thumb_func
 2857              	PDI_Isr:
 2858              	.LFB176:
 283:../SSC/Src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 284:../SSC/Src/ecatappl.c **** 
 285:../SSC/Src/ecatappl.c **** void PDI_Isr(void)
 286:../SSC/Src/ecatappl.c **** {
 2859              	 .loc 4 286 0
 2860              	 .cfi_startproc
 2861              	 
 2862              	 
 2863 0000 80B5     	 push {r7,lr}
 2864              	.LCFI55:
 2865              	 .cfi_def_cfa_offset 8
 2866              	 .cfi_offset 7,-8
 2867              	 .cfi_offset 14,-4
 2868 0002 82B0     	 sub sp,sp,#8
 2869              	.LCFI56:
 2870              	 .cfi_def_cfa_offset 16
 2871 0004 00AF     	 add r7,sp,#0
 2872              	.LCFI57:
 2873              	 .cfi_def_cfa_register 7
 287:../SSC/Src/ecatappl.c ****     if(bEscIntEnabled)
 2874              	 .loc 4 287 0
 2875 0006 494B     	 ldr r3,.L48
 2876 0008 1B78     	 ldrb r3,[r3]
 2877 000a 002B     	 cmp r3,#0
 2878 000c 00F08A80 	 beq .L38
 2879              	.LBB4:
 288:../SSC/Src/ecatappl.c ****     {
 289:../SSC/Src/ecatappl.c ****         /* get the AL event register */
 290:../SSC/Src/ecatappl.c ****         UINT16  ALEvent = HW_GetALEventRegister_Isr();
 2880              	 .loc 4 290 0
 2881 0010 FFF7FEFF 	 bl HW_GetALEventRegister_Isr
 2882 0014 0346     	 mov r3,r0
 2883 0016 FB80     	 strh r3,[r7,#6]
 291:../SSC/Src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 292:../SSC/Src/ecatappl.c **** 
 293:../SSC/Src/ecatappl.c ****         if ( ALEvent & PROCESS_OUTPUT_EVENT )
 2884              	 .loc 4 293 0
 2885 0018 FB88     	 ldrh r3,[r7,#6]
 2886 001a 03F48063 	 and r3,r3,#1024
 2887 001e 002B     	 cmp r3,#0
 2888 0020 37D0     	 beq .L40
 294:../SSC/Src/ecatappl.c ****         {
 295:../SSC/Src/ecatappl.c ****             if(bDcRunning && bDcSyncActive)
 2889              	 .loc 4 295 0
 2890 0022 434B     	 ldr r3,.L48+4
 2891 0024 1B78     	 ldrb r3,[r3]
 2892 0026 002B     	 cmp r3,#0
 2893 0028 06D0     	 beq .L41
 2894              	 .loc 4 295 0 is_stmt 0 discriminator 1
 2895 002a 424B     	 ldr r3,.L48+8
 2896 002c 1B78     	 ldrb r3,[r3]
 2897 002e 002B     	 cmp r3,#0
 2898 0030 02D0     	 beq .L41
 296:../SSC/Src/ecatappl.c ****             {
 297:../SSC/Src/ecatappl.c ****                 /* Reset SM/Sync0 counter. Will be incremented on every Sync0 event*/
 298:../SSC/Src/ecatappl.c ****                 u16SmSync0Counter = 0;
 2899              	 .loc 4 298 0 is_stmt 1
 2900 0032 414B     	 ldr r3,.L48+12
 2901 0034 0022     	 movs r2,#0
 2902 0036 1A80     	 strh r2,[r3]
 2903              	.L41:
 299:../SSC/Src/ecatappl.c ****             }
 300:../SSC/Src/ecatappl.c ****             if(sSyncManOutPar.u16SmEventMissedCounter > 0)
 2904              	 .loc 4 300 0
 2905 0038 404B     	 ldr r3,.L48+16
 2906 003a 1B8D     	 ldrh r3,[r3,#40]
 2907 003c 002B     	 cmp r3,#0
 2908 003e 05D0     	 beq .L42
 301:../SSC/Src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 2909              	 .loc 4 301 0
 2910 0040 3E4B     	 ldr r3,.L48+16
 2911 0042 1B8D     	 ldrh r3,[r3,#40]
 2912 0044 013B     	 subs r3,r3,#1
 2913 0046 9AB2     	 uxth r2,r3
 2914 0048 3C4B     	 ldr r3,.L48+16
 2915 004a 1A85     	 strh r2,[r3,#40]
 2916              	.L42:
 302:../SSC/Src/ecatappl.c **** 
 303:../SSC/Src/ecatappl.c **** 
 304:../SSC/Src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT6*/
 305:../SSC/Src/ecatappl.c ****             //calculate the bus cycle time if required
 306:../SSC/Src/ecatappl.c ****             HandleBusCycleCalculation();
 2917              	 .loc 4 306 0
 2918 004c FFF7FEFF 	 bl HandleBusCycleCalculation
 307:../SSC/Src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 308:../SSC/Src/ecatappl.c **** 
 309:../SSC/Src/ecatappl.c ****         /* Outputs were updated, set flag for watchdog monitoring */
 310:../SSC/Src/ecatappl.c ****         bEcatFirstOutputsReceived = TRUE;
 2919              	 .loc 4 310 0
 2920 0050 3B4B     	 ldr r3,.L48+20
 2921 0052 0122     	 movs r2,#1
 2922 0054 1A70     	 strb r2,[r3]
 311:../SSC/Src/ecatappl.c **** 
 312:../SSC/Src/ecatappl.c **** 
 313:../SSC/Src/ecatappl.c ****         /*
 314:../SSC/Src/ecatappl.c ****             handle output process data event
 315:../SSC/Src/ecatappl.c ****         */
 316:../SSC/Src/ecatappl.c ****         if ( bEcatOutputUpdateRunning )
 2923              	 .loc 4 316 0
 2924 0056 3B4B     	 ldr r3,.L48+24
 2925 0058 1B78     	 ldrb r3,[r3]
 2926 005a 002B     	 cmp r3,#0
 2927 005c 02D0     	 beq .L43
 317:../SSC/Src/ecatappl.c ****         {
 318:../SSC/Src/ecatappl.c ****             /* slave is in OP, update the outputs */
 319:../SSC/Src/ecatappl.c ****             PDO_OutputMapping();
 2928              	 .loc 4 319 0
 2929 005e FFF7FEFF 	 bl PDO_OutputMapping
 2930 0062 16E0     	 b .L40
 2931              	.L43:
 320:../SSC/Src/ecatappl.c ****         }
 321:../SSC/Src/ecatappl.c ****         else
 322:../SSC/Src/ecatappl.c ****         {
 323:../SSC/Src/ecatappl.c ****             /* Just acknowledge the process data event in the INIT,PreOP and SafeOP state */
 324:../SSC/Src/ecatappl.c ****             HW_EscReadByteIsr(u8dummy,nEscAddrOutputData);
 2932              	 .loc 4 324 0
 2933 0064 384B     	 ldr r3,.L48+28
 2934 0066 1B88     	 ldrh r3,[r3]
 2935 0068 03F1A843 	 add r3,r3,#1409286144
 2936 006c 03F58033 	 add r3,r3,#65536
 2937 0070 1B78     	 ldrb r3,[r3]
 2938 0072 DAB2     	 uxtb r2,r3
 2939 0074 354B     	 ldr r3,.L48+32
 2940 0076 1A70     	 strb r2,[r3]
 325:../SSC/Src/ecatappl.c ****             HW_EscReadByteIsr(u8dummy,(nEscAddrOutputData+nPdOutputSize-1));
 2941              	 .loc 4 325 0
 2942 0078 334B     	 ldr r3,.L48+28
 2943 007a 1B88     	 ldrh r3,[r3]
 2944 007c 1A46     	 mov r2,r3
 2945 007e 344B     	 ldr r3,.L48+36
 2946 0080 1B88     	 ldrh r3,[r3]
 2947 0082 1344     	 add r3,r3,r2
 2948 0084 1A46     	 mov r2,r3
 2949 0086 334B     	 ldr r3,.L48+40
 2950 0088 1344     	 add r3,r3,r2
 2951 008a 1B78     	 ldrb r3,[r3]
 2952 008c DAB2     	 uxtb r2,r3
 2953 008e 2F4B     	 ldr r3,.L48+32
 2954 0090 1A70     	 strb r2,[r3]
 2955              	.L40:
 326:../SSC/Src/ecatappl.c ****         }
 327:../SSC/Src/ecatappl.c ****         }
 328:../SSC/Src/ecatappl.c **** 
 329:../SSC/Src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 330:../SSC/Src/ecatappl.c ****         if (( ALEvent & PROCESS_INPUT_EVENT ) && (nPdOutputSize == 0))
 2956              	 .loc 4 330 0
 2957 0092 FB88     	 ldrh r3,[r7,#6]
 2958 0094 03F40063 	 and r3,r3,#2048
 2959 0098 002B     	 cmp r3,#0
 2960 009a 05D0     	 beq .L44
 2961              	 .loc 4 330 0 is_stmt 0 discriminator 1
 2962 009c 2C4B     	 ldr r3,.L48+36
 2963 009e 1B88     	 ldrh r3,[r3]
 2964 00a0 002B     	 cmp r3,#0
 2965 00a2 01D1     	 bne .L44
 331:../SSC/Src/ecatappl.c ****         {
 332:../SSC/Src/ecatappl.c ****             //calculate the bus cycle time if required
 333:../SSC/Src/ecatappl.c ****             HandleBusCycleCalculation();
 2966              	 .loc 4 333 0 is_stmt 1
 2967 00a4 FFF7FEFF 	 bl HandleBusCycleCalculation
 2968              	.L44:
 334:../SSC/Src/ecatappl.c ****         }
 335:../SSC/Src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 336:../SSC/Src/ecatappl.c **** 
 337:../SSC/Src/ecatappl.c ****         /*
 338:../SSC/Src/ecatappl.c ****             Call ECAT_Application() in SM Sync mode
 339:../SSC/Src/ecatappl.c ****         */
 340:../SSC/Src/ecatappl.c ****         if (sSyncManOutPar.u16SyncType == SYNCTYPE_SM_SYNCHRON)
 2969              	 .loc 4 340 0
 2970 00a8 244B     	 ldr r3,.L48+16
 2971 00aa 5B88     	 ldrh r3,[r3,#2]
 2972 00ac 012B     	 cmp r3,#1
 2973 00ae 01D1     	 bne .L45
 341:../SSC/Src/ecatappl.c ****         {
 342:../SSC/Src/ecatappl.c ****             /* The Application is synchronized to process data Sync Manager event*/
 343:../SSC/Src/ecatappl.c ****             ECAT_Application();
 2974              	 .loc 4 343 0
 2975 00b0 FFF7FEFF 	 bl ECAT_Application
 2976              	.L45:
 344:../SSC/Src/ecatappl.c ****         }
 345:../SSC/Src/ecatappl.c **** 
 346:../SSC/Src/ecatappl.c ****     if ( bEcatInputUpdateRunning 
 2977              	 .loc 4 346 0
 2978 00b4 284B     	 ldr r3,.L48+44
 2979 00b6 1B78     	 ldrb r3,[r3]
 2980 00b8 002B     	 cmp r3,#0
 2981 00ba 09D0     	 beq .L46
 347:../SSC/Src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 348:../SSC/Src/ecatappl.c ****        && ((sSyncManInPar.u16SyncType == SYNCTYPE_SM_SYNCHRON) || (sSyncManInPar.u16SyncType == SYN
 2982              	 .loc 4 348 0
 2983 00bc 274B     	 ldr r3,.L48+48
 2984 00be 5B88     	 ldrh r3,[r3,#2]
 2985 00c0 012B     	 cmp r3,#1
 2986 00c2 03D0     	 beq .L47
 2987              	 .loc 4 348 0 is_stmt 0 discriminator 1
 2988 00c4 254B     	 ldr r3,.L48+48
 2989 00c6 5B88     	 ldrh r3,[r3,#2]
 2990 00c8 222B     	 cmp r3,#34
 2991 00ca 01D1     	 bne .L46
 2992              	.L47:
 349:../SSC/Src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 350:../SSC/Src/ecatappl.c ****         )
 351:../SSC/Src/ecatappl.c ****     {
 352:../SSC/Src/ecatappl.c ****         /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 353:../SSC/Src/ecatappl.c ****         PDO_InputMapping();
 2993              	 .loc 4 353 0 is_stmt 1
 2994 00cc FFF7FEFF 	 bl PDO_InputMapping
 2995              	.L46:
 354:../SSC/Src/ecatappl.c ****     }
 355:../SSC/Src/ecatappl.c **** 
 356:../SSC/Src/ecatappl.c ****     /*
 357:../SSC/Src/ecatappl.c ****       Check if cycle exceed
 358:../SSC/Src/ecatappl.c ****     */
 359:../SSC/Src/ecatappl.c ****     /*if next SM event was triggered during runtime increment cycle exceed counter*/
 360:../SSC/Src/ecatappl.c ****     ALEvent = HW_GetALEventRegister_Isr();
 2996              	 .loc 4 360 0
 2997 00d0 FFF7FEFF 	 bl HW_GetALEventRegister_Isr
 2998 00d4 0346     	 mov r3,r0
 2999 00d6 FB80     	 strh r3,[r7,#6]
 361:../SSC/Src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 362:../SSC/Src/ecatappl.c **** 
 363:../SSC/Src/ecatappl.c ****     if ( ALEvent & PROCESS_OUTPUT_EVENT )
 3000              	 .loc 4 363 0
 3001 00d8 FB88     	 ldrh r3,[r7,#6]
 3002 00da 03F48063 	 and r3,r3,#1024
 3003 00de 002B     	 cmp r3,#0
 3004 00e0 20D0     	 beq .L38
 364:../SSC/Src/ecatappl.c ****     {
 365:../SSC/Src/ecatappl.c ****         sSyncManOutPar.u16CycleExceededCounter++;
 3005              	 .loc 4 365 0
 3006 00e2 164B     	 ldr r3,.L48+16
 3007 00e4 5B8D     	 ldrh r3,[r3,#42]
 3008 00e6 0133     	 adds r3,r3,#1
 3009 00e8 9AB2     	 uxth r2,r3
 3010 00ea 144B     	 ldr r3,.L48+16
 3011 00ec 5A85     	 strh r2,[r3,#42]
 366:../SSC/Src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 3012              	 .loc 4 366 0
 3013 00ee 134B     	 ldr r3,.L48+16
 3014 00f0 5A8D     	 ldrh r2,[r3,#42]
 3015 00f2 1A4B     	 ldr r3,.L48+48
 3016 00f4 5A85     	 strh r2,[r3,#42]
 367:../SSC/Src/ecatappl.c **** 
 368:../SSC/Src/ecatappl.c ****       /* Acknowledge the process data event*/
 369:../SSC/Src/ecatappl.c ****             HW_EscReadByteIsr(u8dummy,nEscAddrOutputData);
 3017              	 .loc 4 369 0
 3018 00f6 144B     	 ldr r3,.L48+28
 3019 00f8 1B88     	 ldrh r3,[r3]
 3020 00fa 03F1A843 	 add r3,r3,#1409286144
 3021 00fe 03F58033 	 add r3,r3,#65536
 3022 0102 1B78     	 ldrb r3,[r3]
 3023 0104 DAB2     	 uxtb r2,r3
 3024 0106 114B     	 ldr r3,.L48+32
 3025 0108 1A70     	 strb r2,[r3]
 370:../SSC/Src/ecatappl.c ****             HW_EscReadByteIsr(u8dummy,(nEscAddrOutputData+nPdOutputSize-1));
 3026              	 .loc 4 370 0
 3027 010a 0F4B     	 ldr r3,.L48+28
 3028 010c 1B88     	 ldrh r3,[r3]
 3029 010e 1A46     	 mov r2,r3
 3030 0110 0F4B     	 ldr r3,.L48+36
 3031 0112 1B88     	 ldrh r3,[r3]
 3032 0114 1344     	 add r3,r3,r2
 3033 0116 1A46     	 mov r2,r3
 3034 0118 0E4B     	 ldr r3,.L48+40
 3035 011a 1344     	 add r3,r3,r2
 3036 011c 1B78     	 ldrb r3,[r3]
 3037 011e DAB2     	 uxtb r2,r3
 3038 0120 0A4B     	 ldr r3,.L48+32
 3039 0122 1A70     	 strb r2,[r3]
 3040              	.L38:
 3041              	.LBE4:
 371:../SSC/Src/ecatappl.c ****     }
 372:../SSC/Src/ecatappl.c ****     } //if(bEscIntEnabled)
 373:../SSC/Src/ecatappl.c **** }
 3042              	 .loc 4 373 0
 3043 0124 0837     	 adds r7,r7,#8
 3044              	.LCFI58:
 3045              	 .cfi_def_cfa_offset 8
 3046 0126 BD46     	 mov sp,r7
 3047              	.LCFI59:
 3048              	 .cfi_def_cfa_register 13
 3049              	 
 3050 0128 80BD     	 pop {r7,pc}
 3051              	.L49:
 3052 012a 00BF     	 .align 2
 3053              	.L48:
 3054 012c 00000000 	 .word bEscIntEnabled
 3055 0130 00000000 	 .word bDcRunning
 3056 0134 00000000 	 .word bDcSyncActive
 3057 0138 00000000 	 .word u16SmSync0Counter
 3058 013c 00000000 	 .word sSyncManOutPar
 3059 0140 00000000 	 .word bEcatFirstOutputsReceived
 3060 0144 00000000 	 .word bEcatOutputUpdateRunning
 3061 0148 00000000 	 .word nEscAddrOutputData
 3062 014c 00000000 	 .word u8dummy
 3063 0150 00000000 	 .word nPdOutputSize
 3064 0154 FFFF0054 	 .word 1409351679
 3065 0158 00000000 	 .word bEcatInputUpdateRunning
 3066 015c 00000000 	 .word sSyncManInPar
 3067              	 .cfi_endproc
 3068              	.LFE176:
 3070              	 .section .text.Sync0_Isr,"ax",%progbits
 3071              	 .align 2
 3072              	 .global Sync0_Isr
 3073              	 .thumb
 3074              	 .thumb_func
 3076              	Sync0_Isr:
 3077              	.LFB177:
 374:../SSC/Src/ecatappl.c **** 
 375:../SSC/Src/ecatappl.c **** void Sync0_Isr(void)
 376:../SSC/Src/ecatappl.c **** {
 3078              	 .loc 4 376 0
 3079              	 .cfi_startproc
 3080              	 
 3081              	 
 3082 0000 80B5     	 push {r7,lr}
 3083              	.LCFI60:
 3084              	 .cfi_def_cfa_offset 8
 3085              	 .cfi_offset 7,-8
 3086              	 .cfi_offset 14,-4
 3087 0002 82B0     	 sub sp,sp,#8
 3088              	.LCFI61:
 3089              	 .cfi_def_cfa_offset 16
 3090 0004 00AF     	 add r7,sp,#0
 3091              	.LCFI62:
 3092              	 .cfi_def_cfa_register 7
 377:../SSC/Src/ecatappl.c ****      Sync0WdCounter = 0;
 3093              	 .loc 4 377 0
 3094 0006 474B     	 ldr r3,.L60
 3095 0008 0022     	 movs r2,#0
 3096 000a 1A80     	 strh r2,[r3]
 378:../SSC/Src/ecatappl.c **** 
 379:../SSC/Src/ecatappl.c ****     if(bDcSyncActive)
 3097              	 .loc 4 379 0
 3098 000c 464B     	 ldr r3,.L60+4
 3099 000e 1B78     	 ldrb r3,[r3]
 3100 0010 002B     	 cmp r3,#0
 3101 0012 00F08380 	 beq .L50
 380:../SSC/Src/ecatappl.c ****     {
 381:../SSC/Src/ecatappl.c **** 
 382:../SSC/Src/ecatappl.c ****         if ( bEcatInputUpdateRunning )
 3102              	 .loc 4 382 0
 3103 0016 454B     	 ldr r3,.L60+8
 3104 0018 1B78     	 ldrb r3,[r3]
 3105 001a 002B     	 cmp r3,#0
 3106 001c 05D0     	 beq .L52
 383:../SSC/Src/ecatappl.c ****         {
 384:../SSC/Src/ecatappl.c ****             LatchInputSync0Counter++;
 3107              	 .loc 4 384 0
 3108 001e 444B     	 ldr r3,.L60+12
 3109 0020 1B88     	 ldrh r3,[r3]
 3110 0022 0133     	 adds r3,r3,#1
 3111 0024 9AB2     	 uxth r2,r3
 3112 0026 424B     	 ldr r3,.L60+12
 3113 0028 1A80     	 strh r2,[r3]
 3114              	.L52:
 385:../SSC/Src/ecatappl.c ****         }
 386:../SSC/Src/ecatappl.c **** 
 387:../SSC/Src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 388:../SSC/Src/ecatappl.c ****         if(u16SmSync0Value > 0)
 3115              	 .loc 4 388 0
 3116 002a 424B     	 ldr r3,.L60+16
 3117 002c 1B88     	 ldrh r3,[r3]
 3118 002e 002B     	 cmp r3,#0
 3119 0030 4ED0     	 beq .L53
 389:../SSC/Src/ecatappl.c ****         {
 390:../SSC/Src/ecatappl.c ****            /* Check if Sm-Sync sequence is invalid */
 391:../SSC/Src/ecatappl.c ****            if (u16SmSync0Counter > u16SmSync0Value)
 3120              	 .loc 4 391 0
 3121 0032 414B     	 ldr r3,.L60+20
 3122 0034 1A88     	 ldrh r2,[r3]
 3123 0036 3F4B     	 ldr r3,.L60+16
 3124 0038 1B88     	 ldrh r3,[r3]
 3125 003a 9A42     	 cmp r2,r3
 3126 003c 23D9     	 bls .L54
 392:../SSC/Src/ecatappl.c ****            {
 393:../SSC/Src/ecatappl.c ****               /*ECATCHANGE_START(V5.11) COE3*/
 394:../SSC/Src/ecatappl.c ****               if ((nPdOutputSize > 0) && (sSyncManOutPar.u16SmEventMissedCounter <= sErrorSettings.
 3127              	 .loc 4 394 0
 3128 003e 3F4B     	 ldr r3,.L60+24
 3129 0040 1B88     	 ldrh r3,[r3]
 3130 0042 002B     	 cmp r3,#0
 3131 0044 0BD0     	 beq .L55
 3132              	 .loc 4 394 0 is_stmt 0 discriminator 1
 3133 0046 3E4B     	 ldr r3,.L60+28
 3134 0048 1A8D     	 ldrh r2,[r3,#40]
 3135 004a 3E4B     	 ldr r3,.L60+32
 3136 004c 1B89     	 ldrh r3,[r3,#8]
 3137 004e 9A42     	 cmp r2,r3
 3138 0050 05D8     	 bhi .L55
 395:../SSC/Src/ecatappl.c ****               {
 396:../SSC/Src/ecatappl.c ****                  /*ECATCHANGE_END(V5.11) COE3*/
 397:../SSC/Src/ecatappl.c ****                  sSyncManOutPar.u16SmEventMissedCounter = sSyncManOutPar.u16SmEventMissedCounter + 
 3139              	 .loc 4 397 0 is_stmt 1
 3140 0052 3B4B     	 ldr r3,.L60+28
 3141 0054 1B8D     	 ldrh r3,[r3,#40]
 3142 0056 0333     	 adds r3,r3,#3
 3143 0058 9AB2     	 uxth r2,r3
 3144 005a 394B     	 ldr r3,.L60+28
 3145 005c 1A85     	 strh r2,[r3,#40]
 3146              	.L55:
 398:../SSC/Src/ecatappl.c ****               }
 399:../SSC/Src/ecatappl.c **** 
 400:../SSC/Src/ecatappl.c **** /*ECATCHANGE_START(V5.11) COE3*/
 401:../SSC/Src/ecatappl.c ****            if ((nPdInputSize > 0) && (nPdOutputSize == 0) && (sSyncManInPar.u16SmEventMissedCounter
 3147              	 .loc 4 401 0
 3148 005e 3A4B     	 ldr r3,.L60+36
 3149 0060 1B88     	 ldrh r3,[r3]
 3150 0062 002B     	 cmp r3,#0
 3151 0064 0FD0     	 beq .L54
 3152              	 .loc 4 401 0 is_stmt 0 discriminator 1
 3153 0066 354B     	 ldr r3,.L60+24
 3154 0068 1B88     	 ldrh r3,[r3]
 3155 006a 002B     	 cmp r3,#0
 3156 006c 0BD1     	 bne .L54
 3157              	 .loc 4 401 0 discriminator 2
 3158 006e 374B     	 ldr r3,.L60+40
 3159 0070 1A8D     	 ldrh r2,[r3,#40]
 3160 0072 344B     	 ldr r3,.L60+32
 3161 0074 1B89     	 ldrh r3,[r3,#8]
 3162 0076 9A42     	 cmp r2,r3
 3163 0078 05D8     	 bhi .L54
 402:../SSC/Src/ecatappl.c ****            {
 403:../SSC/Src/ecatappl.c **** /*ECATCHANGE_END(V5.11) COE3*/
 404:../SSC/Src/ecatappl.c ****                sSyncManInPar.u16SmEventMissedCounter = sSyncManInPar.u16SmEventMissedCounter + 3;
 3164              	 .loc 4 404 0 is_stmt 1
 3165 007a 344B     	 ldr r3,.L60+40
 3166 007c 1B8D     	 ldrh r3,[r3,#40]
 3167 007e 0333     	 adds r3,r3,#3
 3168 0080 9AB2     	 uxth r2,r3
 3169 0082 324B     	 ldr r3,.L60+40
 3170 0084 1A85     	 strh r2,[r3,#40]
 3171              	.L54:
 405:../SSC/Src/ecatappl.c ****            }
 406:../SSC/Src/ecatappl.c **** 
 407:../SSC/Src/ecatappl.c ****            } // if (u16SmSync0Counter > u16SmSync0Value)
 408:../SSC/Src/ecatappl.c **** 
 409:../SSC/Src/ecatappl.c ****            
 410:../SSC/Src/ecatappl.c ****            if ((nPdOutputSize == 0) && (nPdInputSize > 0))
 3172              	 .loc 4 410 0
 3173 0086 2D4B     	 ldr r3,.L60+24
 3174 0088 1B88     	 ldrh r3,[r3]
 3175 008a 002B     	 cmp r3,#0
 3176 008c 1AD1     	 bne .L56
 3177              	 .loc 4 410 0 is_stmt 0 discriminator 1
 3178 008e 2E4B     	 ldr r3,.L60+36
 3179 0090 1B88     	 ldrh r3,[r3]
 3180 0092 002B     	 cmp r3,#0
 3181 0094 16D0     	 beq .L56
 3182              	.LBB5:
 411:../SSC/Src/ecatappl.c ****            {
 412:../SSC/Src/ecatappl.c ****               /* Input only with DC, check if the last input data was read*/
 413:../SSC/Src/ecatappl.c ****               UINT16  ALEvent = HW_GetALEventRegister_Isr();
 3183              	 .loc 4 413 0 is_stmt 1
 3184 0096 FFF7FEFF 	 bl HW_GetALEventRegister_Isr
 3185 009a 0346     	 mov r3,r0
 3186 009c FB80     	 strh r3,[r7,#6]
 414:../SSC/Src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 415:../SSC/Src/ecatappl.c **** 
 416:../SSC/Src/ecatappl.c ****               if ((ALEvent & PROCESS_INPUT_EVENT) == 0)
 3187              	 .loc 4 416 0
 3188 009e FB88     	 ldrh r3,[r7,#6]
 3189 00a0 03F40063 	 and r3,r3,#2048
 3190 00a4 002B     	 cmp r3,#0
 3191 00a6 06D1     	 bne .L57
 417:../SSC/Src/ecatappl.c ****               {
 418:../SSC/Src/ecatappl.c ****                  /* no input data was read by the master, increment the sm missed counter*/
 419:../SSC/Src/ecatappl.c ****                  u16SmSync0Counter++;
 3192              	 .loc 4 419 0
 3193 00a8 234B     	 ldr r3,.L60+20
 3194 00aa 1B88     	 ldrh r3,[r3]
 3195 00ac 0133     	 adds r3,r3,#1
 3196 00ae 9AB2     	 uxth r2,r3
 3197 00b0 214B     	 ldr r3,.L60+20
 3198 00b2 1A80     	 strh r2,[r3]
 3199              	.LBE5:
 411:../SSC/Src/ecatappl.c ****               /* Input only with DC, check if the last input data was read*/
 3200              	 .loc 4 411 0
 3201 00b4 0CE0     	 b .L53
 3202              	.L57:
 3203              	.LBB6:
 420:../SSC/Src/ecatappl.c ****               }
 421:../SSC/Src/ecatappl.c ****               else
 422:../SSC/Src/ecatappl.c ****               {
 423:../SSC/Src/ecatappl.c ****                  /* Reset SM/Sync0 counter*/
 424:../SSC/Src/ecatappl.c ****                  u16SmSync0Counter = 0;
 3204              	 .loc 4 424 0
 3205 00b6 204B     	 ldr r3,.L60+20
 3206 00b8 0022     	 movs r2,#0
 3207 00ba 1A80     	 strh r2,[r3]
 425:../SSC/Src/ecatappl.c **** 
 426:../SSC/Src/ecatappl.c ****                  sSyncManInPar.u16SmEventMissedCounter = 0;
 3208              	 .loc 4 426 0
 3209 00bc 234B     	 ldr r3,.L60+40
 3210 00be 0022     	 movs r2,#0
 3211 00c0 1A85     	 strh r2,[r3,#40]
 3212              	.LBE6:
 411:../SSC/Src/ecatappl.c ****               /* Input only with DC, check if the last input data was read*/
 3213              	 .loc 4 411 0
 3214 00c2 05E0     	 b .L53
 3215              	.L56:
 427:../SSC/Src/ecatappl.c **** 
 428:../SSC/Src/ecatappl.c ****               }
 429:../SSC/Src/ecatappl.c ****            }
 430:../SSC/Src/ecatappl.c ****            else
 431:../SSC/Src/ecatappl.c ****            {
 432:../SSC/Src/ecatappl.c ****               u16SmSync0Counter++;
 3216              	 .loc 4 432 0
 3217 00c4 1C4B     	 ldr r3,.L60+20
 3218 00c6 1B88     	 ldrh r3,[r3]
 3219 00c8 0133     	 adds r3,r3,#1
 3220 00ca 9AB2     	 uxth r2,r3
 3221 00cc 1A4B     	 ldr r3,.L60+20
 3222 00ce 1A80     	 strh r2,[r3]
 3223              	.L53:
 433:../SSC/Src/ecatappl.c ****            }
 434:../SSC/Src/ecatappl.c ****         }//SM -Sync monitoring enabled
 435:../SSC/Src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 436:../SSC/Src/ecatappl.c **** 
 437:../SSC/Src/ecatappl.c **** 
 438:../SSC/Src/ecatappl.c ****         if(!bEscIntEnabled && bEcatOutputUpdateRunning)
 3224              	 .loc 4 438 0
 3225 00d0 1F4B     	 ldr r3,.L60+44
 3226 00d2 1B78     	 ldrb r3,[r3]
 3227 00d4 83F00103 	 eor r3,r3,#1
 3228 00d8 DBB2     	 uxtb r3,r3
 3229 00da 002B     	 cmp r3,#0
 3230 00dc 05D0     	 beq .L59
 3231              	 .loc 4 438 0 is_stmt 0 discriminator 1
 3232 00de 1D4B     	 ldr r3,.L60+48
 3233 00e0 1B78     	 ldrb r3,[r3]
 3234 00e2 002B     	 cmp r3,#0
 3235 00e4 01D0     	 beq .L59
 439:../SSC/Src/ecatappl.c ****         {
 440:../SSC/Src/ecatappl.c ****             /* Output mapping was not done by the PDI ISR */
 441:../SSC/Src/ecatappl.c ****             PDO_OutputMapping();
 3236              	 .loc 4 441 0 is_stmt 1
 3237 00e6 FFF7FEFF 	 bl PDO_OutputMapping
 3238              	.L59:
 442:../SSC/Src/ecatappl.c ****         }
 443:../SSC/Src/ecatappl.c **** 
 444:../SSC/Src/ecatappl.c ****         /* Application is synchronized to SYNC0 event*/
 445:../SSC/Src/ecatappl.c ****         ECAT_Application();
 3239              	 .loc 4 445 0
 3240 00ea FFF7FEFF 	 bl ECAT_Application
 446:../SSC/Src/ecatappl.c **** 
 447:../SSC/Src/ecatappl.c ****         if ( bEcatInputUpdateRunning 
 3241              	 .loc 4 447 0
 3242 00ee 0F4B     	 ldr r3,.L60+8
 3243 00f0 1B78     	 ldrb r3,[r3]
 3244 00f2 002B     	 cmp r3,#0
 3245 00f4 12D0     	 beq .L50
 448:../SSC/Src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 3246              	 .loc 4 448 0
 3247 00f6 184B     	 ldr r3,.L60+52
 3248 00f8 1B88     	 ldrh r3,[r3]
 3249 00fa 002B     	 cmp r3,#0
 3250 00fc 0ED0     	 beq .L50
 3251              	 .loc 4 448 0 is_stmt 0 discriminator 1
 3252 00fe 164B     	 ldr r3,.L60+52
 3253 0100 1A88     	 ldrh r2,[r3]
 3254 0102 0B4B     	 ldr r3,.L60+12
 3255 0104 1B88     	 ldrh r3,[r3]
 3256 0106 9A42     	 cmp r2,r3
 3257 0108 08D1     	 bne .L50
 449:../SSC/Src/ecatappl.c ****         {
 450:../SSC/Src/ecatappl.c ****             /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 451:../SSC/Src/ecatappl.c ****             PDO_InputMapping();
 3258              	 .loc 4 451 0 is_stmt 1
 3259 010a FFF7FEFF 	 bl PDO_InputMapping
 452:../SSC/Src/ecatappl.c **** 
 453:../SSC/Src/ecatappl.c ****             if(LatchInputSync0Value == 1)
 3260              	 .loc 4 453 0
 3261 010e 124B     	 ldr r3,.L60+52
 3262 0110 1B88     	 ldrh r3,[r3]
 3263 0112 012B     	 cmp r3,#1
 3264 0114 02D1     	 bne .L50
 454:../SSC/Src/ecatappl.c ****             {
 455:../SSC/Src/ecatappl.c ****                 /* if inputs are latched on every Sync0 event (otherwise the counter is reset on th
 456:../SSC/Src/ecatappl.c ****                 LatchInputSync0Counter = 0;
 3265              	 .loc 4 456 0
 3266 0116 064B     	 ldr r3,.L60+12
 3267 0118 0022     	 movs r2,#0
 3268 011a 1A80     	 strh r2,[r3]
 3269              	.L50:
 457:../SSC/Src/ecatappl.c ****             }
 458:../SSC/Src/ecatappl.c ****         }
 459:../SSC/Src/ecatappl.c **** 
 460:../SSC/Src/ecatappl.c ****     }
 461:../SSC/Src/ecatappl.c **** }
 3270              	 .loc 4 461 0
 3271 011c 0837     	 adds r7,r7,#8
 3272              	.LCFI63:
 3273              	 .cfi_def_cfa_offset 8
 3274 011e BD46     	 mov sp,r7
 3275              	.LCFI64:
 3276              	 .cfi_def_cfa_register 13
 3277              	 
 3278 0120 80BD     	 pop {r7,pc}
 3279              	.L61:
 3280 0122 00BF     	 .align 2
 3281              	.L60:
 3282 0124 00000000 	 .word Sync0WdCounter
 3283 0128 00000000 	 .word bDcSyncActive
 3284 012c 00000000 	 .word bEcatInputUpdateRunning
 3285 0130 00000000 	 .word LatchInputSync0Counter
 3286 0134 00000000 	 .word u16SmSync0Value
 3287 0138 00000000 	 .word u16SmSync0Counter
 3288 013c 00000000 	 .word nPdOutputSize
 3289 0140 00000000 	 .word sSyncManOutPar
 3290 0144 00000000 	 .word sErrorSettings
 3291 0148 00000000 	 .word nPdInputSize
 3292 014c 00000000 	 .word sSyncManInPar
 3293 0150 00000000 	 .word bEscIntEnabled
 3294 0154 00000000 	 .word bEcatOutputUpdateRunning
 3295 0158 00000000 	 .word LatchInputSync0Value
 3296              	 .cfi_endproc
 3297              	.LFE177:
 3299              	 .section .text.Sync1_Isr,"ax",%progbits
 3300              	 .align 2
 3301              	 .global Sync1_Isr
 3302              	 .thumb
 3303              	 .thumb_func
 3305              	Sync1_Isr:
 3306              	.LFB178:
 462:../SSC/Src/ecatappl.c **** 
 463:../SSC/Src/ecatappl.c **** void Sync1_Isr(void)
 464:../SSC/Src/ecatappl.c **** {
 3307              	 .loc 4 464 0
 3308              	 .cfi_startproc
 3309              	 
 3310              	 
 3311 0000 80B5     	 push {r7,lr}
 3312              	.LCFI65:
 3313              	 .cfi_def_cfa_offset 8
 3314              	 .cfi_offset 7,-8
 3315              	 .cfi_offset 14,-4
 3316 0002 00AF     	 add r7,sp,#0
 3317              	.LCFI66:
 3318              	 .cfi_def_cfa_register 7
 465:../SSC/Src/ecatappl.c ****     Sync1WdCounter = 0;
 3319              	 .loc 4 465 0
 3320 0004 0A4B     	 ldr r3,.L64
 3321 0006 0022     	 movs r2,#0
 3322 0008 1A80     	 strh r2,[r3]
 466:../SSC/Src/ecatappl.c **** 
 467:../SSC/Src/ecatappl.c ****         if ( bEcatInputUpdateRunning 
 3323              	 .loc 4 467 0
 3324 000a 0A4B     	 ldr r3,.L64+4
 3325 000c 1B78     	 ldrb r3,[r3]
 3326 000e 002B     	 cmp r3,#0
 3327 0010 09D0     	 beq .L63
 468:../SSC/Src/ecatappl.c ****             && (sSyncManInPar.u16SyncType == SYNCTYPE_DCSYNC1)
 3328              	 .loc 4 468 0
 3329 0012 094B     	 ldr r3,.L64+8
 3330 0014 5B88     	 ldrh r3,[r3,#2]
 3331 0016 032B     	 cmp r3,#3
 3332 0018 05D1     	 bne .L63
 469:../SSC/Src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 3333              	 .loc 4 469 0
 3334 001a 084B     	 ldr r3,.L64+12
 3335 001c 1B88     	 ldrh r3,[r3]
 3336 001e 002B     	 cmp r3,#0
 3337 0020 01D1     	 bne .L63
 470:../SSC/Src/ecatappl.c ****         {
 471:../SSC/Src/ecatappl.c ****             /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 472:../SSC/Src/ecatappl.c ****             PDO_InputMapping();
 3338              	 .loc 4 472 0
 3339 0022 FFF7FEFF 	 bl PDO_InputMapping
 3340              	.L63:
 473:../SSC/Src/ecatappl.c ****         }
 474:../SSC/Src/ecatappl.c **** 
 475:../SSC/Src/ecatappl.c ****         /* Reset Sync0 latch counter (to start next Sync0 latch cycle) */
 476:../SSC/Src/ecatappl.c ****         LatchInputSync0Counter = 0;
 3341              	 .loc 4 476 0
 3342 0026 064B     	 ldr r3,.L64+16
 3343 0028 0022     	 movs r2,#0
 3344 002a 1A80     	 strh r2,[r3]
 477:../SSC/Src/ecatappl.c **** }
 3345              	 .loc 4 477 0
 3346 002c 80BD     	 pop {r7,pc}
 3347              	.L65:
 3348 002e 00BF     	 .align 2
 3349              	.L64:
 3350 0030 00000000 	 .word Sync1WdCounter
 3351 0034 00000000 	 .word bEcatInputUpdateRunning
 3352 0038 00000000 	 .word sSyncManInPar
 3353 003c 00000000 	 .word LatchInputSync0Value
 3354 0040 00000000 	 .word LatchInputSync0Counter
 3355              	 .cfi_endproc
 3356              	.LFE178:
 3358              	 .section .text.MainInit,"ax",%progbits
 3359              	 .align 2
 3360              	 .global MainInit
 3361              	 .thumb
 3362              	 .thumb_func
 3364              	MainInit:
 3365              	.LFB179:
 478:../SSC/Src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 479:../SSC/Src/ecatappl.c **** /**
 480:../SSC/Src/ecatappl.c **** 
 481:../SSC/Src/ecatappl.c ****  \brief    This function shall called within a 1ms cycle.
 482:../SSC/Src/ecatappl.c ****         Set Run and Error Led depending on the Led state
 483:../SSC/Src/ecatappl.c **** 
 484:../SSC/Src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 485:../SSC/Src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 486:../SSC/Src/ecatappl.c **** /**
 487:../SSC/Src/ecatappl.c ****  \param     pObjectDictionary   Pointer to application specific object dictionary.
 488:../SSC/Src/ecatappl.c ****                                 NULL if no specific object are available.
 489:../SSC/Src/ecatappl.c **** \return     0 if initialization was successful
 490:../SSC/Src/ecatappl.c **** 
 491:../SSC/Src/ecatappl.c ****  \brief    This function initialize the EtherCAT Sample Code
 492:../SSC/Src/ecatappl.c **** 
 493:../SSC/Src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 494:../SSC/Src/ecatappl.c **** 
 495:../SSC/Src/ecatappl.c **** UINT16 MainInit(void)
 496:../SSC/Src/ecatappl.c **** {
 3366              	 .loc 4 496 0
 3367              	 .cfi_startproc
 3368              	 
 3369              	 
 3370 0000 80B5     	 push {r7,lr}
 3371              	.LCFI67:
 3372              	 .cfi_def_cfa_offset 8
 3373              	 .cfi_offset 7,-8
 3374              	 .cfi_offset 14,-4
 3375 0002 82B0     	 sub sp,sp,#8
 3376              	.LCFI68:
 3377              	 .cfi_def_cfa_offset 16
 3378 0004 00AF     	 add r7,sp,#0
 3379              	.LCFI69:
 3380              	 .cfi_def_cfa_register 7
 497:../SSC/Src/ecatappl.c ****     UINT16 Error = 0;
 3381              	 .loc 4 497 0
 3382 0006 0023     	 movs r3,#0
 3383 0008 FB80     	 strh r3,[r7,#6]
 498:../SSC/Src/ecatappl.c **** /*Hardware init function need to be called from the application layer*/
 499:../SSC/Src/ecatappl.c **** 
 500:../SSC/Src/ecatappl.c **** /*ECATCHANGE_START(V5.11) EEPROM1*/
 501:../SSC/Src/ecatappl.c **** #ifdef SET_EEPROM_PTR
 502:../SSC/Src/ecatappl.c ****     SET_EEPROM_PTR
 3384              	 .loc 4 502 0
 3385 000a 0C4B     	 ldr r3,.L68
 3386 000c 0C4A     	 ldr r2,.L68+4
 3387 000e 1A60     	 str r2,[r3]
 503:../SSC/Src/ecatappl.c **** #endif
 504:../SSC/Src/ecatappl.c **** /*ECATCHANGE_END(V5.11) EEPROM1*/
 505:../SSC/Src/ecatappl.c **** 
 506:../SSC/Src/ecatappl.c ****     /* initialize the EtherCAT Slave Interface */
 507:../SSC/Src/ecatappl.c ****     ECAT_Init();
 3388              	 .loc 4 507 0
 3389 0010 FFF7FEFF 	 bl ECAT_Init
 508:../SSC/Src/ecatappl.c ****     /* initialize the objects */
 509:../SSC/Src/ecatappl.c ****     COE_ObjInit();
 3390              	 .loc 4 509 0
 3391 0014 FFF7FEFF 	 bl COE_ObjInit
 510:../SSC/Src/ecatappl.c **** 
 511:../SSC/Src/ecatappl.c **** 
 512:../SSC/Src/ecatappl.c ****     /*Timer initialization*/
 513:../SSC/Src/ecatappl.c ****     u16BusCycleCntMs = 0;
 3392              	 .loc 4 513 0
 3393 0018 0A4B     	 ldr r3,.L68+8
 3394 001a 0022     	 movs r2,#0
 3395 001c 1A80     	 strh r2,[r3]
 514:../SSC/Src/ecatappl.c ****     StartTimerCnt = 0;
 3396              	 .loc 4 514 0
 3397 001e 0A4B     	 ldr r3,.L68+12
 3398 0020 0022     	 movs r2,#0
 3399 0022 1A60     	 str r2,[r3]
 515:../SSC/Src/ecatappl.c ****     bCycleTimeMeasurementStarted = FALSE;
 3400              	 .loc 4 515 0
 3401 0024 094B     	 ldr r3,.L68+16
 3402 0026 0022     	 movs r2,#0
 3403 0028 1A70     	 strb r2,[r3]
 516:../SSC/Src/ecatappl.c **** 
 517:../SSC/Src/ecatappl.c ****     /*indicate that the slave stack initialization finished*/
 518:../SSC/Src/ecatappl.c ****     bInitFinished = TRUE;
 3404              	 .loc 4 518 0
 3405 002a 094B     	 ldr r3,.L68+20
 3406 002c 0122     	 movs r2,#1
 3407 002e 1A70     	 strb r2,[r3]
 519:../SSC/Src/ecatappl.c **** 
 520:../SSC/Src/ecatappl.c **** /*Application Init need to be called from the application layer*/
 521:../SSC/Src/ecatappl.c ****      return Error;
 3408              	 .loc 4 521 0
 3409 0030 FB88     	 ldrh r3,[r7,#6]
 522:../SSC/Src/ecatappl.c **** }
 3410              	 .loc 4 522 0
 3411 0032 1846     	 mov r0,r3
 3412 0034 0837     	 adds r7,r7,#8
 3413              	.LCFI70:
 3414              	 .cfi_def_cfa_offset 8
 3415 0036 BD46     	 mov sp,r7
 3416              	.LCFI71:
 3417              	 .cfi_def_cfa_register 13
 3418              	 
 3419 0038 80BD     	 pop {r7,pc}
 3420              	.L69:
 3421 003a 00BF     	 .align 2
 3422              	.L68:
 3423 003c 00000000 	 .word pEEPROM
 3424 0040 00000000 	 .word aEepromData
 3425 0044 00000000 	 .word u16BusCycleCntMs
 3426 0048 00000000 	 .word StartTimerCnt
 3427 004c 00000000 	 .word bCycleTimeMeasurementStarted
 3428 0050 00000000 	 .word bInitFinished
 3429              	 .cfi_endproc
 3430              	.LFE179:
 3432              	 .section .text.MainLoop,"ax",%progbits
 3433              	 .align 2
 3434              	 .global MainLoop
 3435              	 .thumb
 3436              	 .thumb_func
 3438              	MainLoop:
 3439              	.LFB180:
 523:../SSC/Src/ecatappl.c **** 
 524:../SSC/Src/ecatappl.c **** 
 525:../SSC/Src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 526:../SSC/Src/ecatappl.c **** /**
 527:../SSC/Src/ecatappl.c **** 
 528:../SSC/Src/ecatappl.c ****  \brief    This function shall be called cyclically from main
 529:../SSC/Src/ecatappl.c **** 
 530:../SSC/Src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 531:../SSC/Src/ecatappl.c **** 
 532:../SSC/Src/ecatappl.c **** void MainLoop(void)
 533:../SSC/Src/ecatappl.c **** {
 3440              	 .loc 4 533 0
 3441              	 .cfi_startproc
 3442              	 
 3443              	 
 3444 0000 80B5     	 push {r7,lr}
 3445              	.LCFI72:
 3446              	 .cfi_def_cfa_offset 8
 3447              	 .cfi_offset 7,-8
 3448              	 .cfi_offset 14,-4
 3449 0002 82B0     	 sub sp,sp,#8
 3450              	.LCFI73:
 3451              	 .cfi_def_cfa_offset 16
 3452 0004 00AF     	 add r7,sp,#0
 3453              	.LCFI74:
 3454              	 .cfi_def_cfa_register 7
 534:../SSC/Src/ecatappl.c ****     /*return if initialization not finished */
 535:../SSC/Src/ecatappl.c ****     if(bInitFinished == FALSE)
 3455              	 .loc 4 535 0
 3456 0006 2C4B     	 ldr r3,.L79
 3457 0008 1B78     	 ldrb r3,[r3]
 3458 000a 83F00103 	 eor r3,r3,#1
 3459 000e DBB2     	 uxtb r3,r3
 3460 0010 002B     	 cmp r3,#0
 3461 0012 00D0     	 beq .L71
 536:../SSC/Src/ecatappl.c ****         return;
 3462              	 .loc 4 536 0
 3463 0014 4CE0     	 b .L70
 3464              	.L71:
 537:../SSC/Src/ecatappl.c **** 
 538:../SSC/Src/ecatappl.c **** 
 539:../SSC/Src/ecatappl.c **** 
 540:../SSC/Src/ecatappl.c ****         /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
 541:../SSC/Src/ecatappl.c ****            Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
 542:../SSC/Src/ecatappl.c ****            DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
 543:../SSC/Src/ecatappl.c ****         if (
 544:../SSC/Src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 3465              	 .loc 4 544 0
 3466 0016 294B     	 ldr r3,.L79+4
 3467 0018 1B78     	 ldrb r3,[r3]
 3468 001a 83F00103 	 eor r3,r3,#1
 3469 001e DBB2     	 uxtb r3,r3
 543:../SSC/Src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 3470              	 .loc 4 543 0
 3471 0020 002B     	 cmp r3,#0
 3472 0022 06D1     	 bne .L73
 3473              	 .loc 4 544 0
 3474 0024 264B     	 ldr r3,.L79+8
 3475 0026 1B78     	 ldrb r3,[r3]
 3476 0028 83F00103 	 eor r3,r3,#1
 3477 002c DBB2     	 uxtb r3,r3
 3478 002e 002B     	 cmp r3,#0
 3479 0030 38D0     	 beq .L74
 3480              	.L73:
 545:../SSC/Src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 3481              	 .loc 4 545 0
 3482 0032 244B     	 ldr r3,.L79+12
 3483 0034 1B78     	 ldrb r3,[r3]
 3484 0036 83F00103 	 eor r3,r3,#1
 3485 003a DBB2     	 uxtb r3,r3
 3486 003c 002B     	 cmp r3,#0
 3487 003e 31D0     	 beq .L74
 546:../SSC/Src/ecatappl.c ****             )
 547:../SSC/Src/ecatappl.c ****         {
 548:../SSC/Src/ecatappl.c ****             /* if the application is running in ECAT Synchron Mode the function ECAT_Application is
 549:../SSC/Src/ecatappl.c ****                from the ESC interrupt routine (in mcihw.c or spihw.c),
 550:../SSC/Src/ecatappl.c ****                in ECAT Synchron Mode it should be additionally checked, if the SM-event is received
 551:../SSC/Src/ecatappl.c ****                at least once (bEcatFirstOutputsReceived = 1), otherwise no interrupt is generated
 552:../SSC/Src/ecatappl.c ****                and the function ECAT_Application has to be called here (with interrupts disabled,
 553:../SSC/Src/ecatappl.c ****                because the SM-event could be generated while executing ECAT_Application) */
 554:../SSC/Src/ecatappl.c ****             if ( !bEscIntEnabled )
 3488              	 .loc 4 554 0
 3489 0040 1E4B     	 ldr r3,.L79+4
 3490 0042 1B78     	 ldrb r3,[r3]
 3491 0044 83F00103 	 eor r3,r3,#1
 3492 0048 DBB2     	 uxtb r3,r3
 3493 004a 002B     	 cmp r3,#0
 3494 004c 1ED0     	 beq .L75
 3495              	.LBB7:
 555:../SSC/Src/ecatappl.c ****             {
 556:../SSC/Src/ecatappl.c ****                 /* application is running in ECAT FreeRun Mode,
 557:../SSC/Src/ecatappl.c ****                    first we have to check, if outputs were received */
 558:../SSC/Src/ecatappl.c ****                 UINT16 ALEvent = HW_GetALEventRegister();
 3496              	 .loc 4 558 0
 3497 004e FFF7FEFF 	 bl HW_GetALEventRegister
 3498 0052 0346     	 mov r3,r0
 3499 0054 FB80     	 strh r3,[r7,#6]
 559:../SSC/Src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 560:../SSC/Src/ecatappl.c **** 
 561:../SSC/Src/ecatappl.c ****                 if ( ALEvent & PROCESS_OUTPUT_EVENT )
 3500              	 .loc 4 561 0
 3501 0056 FB88     	 ldrh r3,[r7,#6]
 3502 0058 03F48063 	 and r3,r3,#1024
 3503 005c 002B     	 cmp r3,#0
 3504 005e 09D0     	 beq .L76
 562:../SSC/Src/ecatappl.c ****                 {
 563:../SSC/Src/ecatappl.c ****                     /* set the flag for the state machine behaviour */
 564:../SSC/Src/ecatappl.c ****                     bEcatFirstOutputsReceived = TRUE;
 3505              	 .loc 4 564 0
 3506 0060 174B     	 ldr r3,.L79+8
 3507 0062 0122     	 movs r2,#1
 3508 0064 1A70     	 strb r2,[r3]
 565:../SSC/Src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 3509              	 .loc 4 565 0
 3510 0066 184B     	 ldr r3,.L79+16
 3511 0068 1B78     	 ldrb r3,[r3]
 3512 006a 002B     	 cmp r3,#0
 3513 006c 0ED0     	 beq .L75
 566:../SSC/Src/ecatappl.c ****                     {
 567:../SSC/Src/ecatappl.c ****                         /* update the outputs */
 568:../SSC/Src/ecatappl.c ****                         PDO_OutputMapping();
 3514              	 .loc 4 568 0
 3515 006e FFF7FEFF 	 bl PDO_OutputMapping
 3516 0072 0BE0     	 b .L75
 3517              	.L76:
 569:../SSC/Src/ecatappl.c ****                     }
 570:../SSC/Src/ecatappl.c ****                 }
 571:../SSC/Src/ecatappl.c ****                 else if ( nPdOutputSize == 0 )
 3518              	 .loc 4 571 0
 3519 0074 154B     	 ldr r3,.L79+20
 3520 0076 1B88     	 ldrh r3,[r3]
 3521 0078 002B     	 cmp r3,#0
 3522 007a 07D1     	 bne .L75
 572:../SSC/Src/ecatappl.c ****                 {
 573:../SSC/Src/ecatappl.c ****                     /* if no outputs are transmitted, the watchdog must be reset, when the inputs w
 574:../SSC/Src/ecatappl.c ****                     if ( ALEvent & PROCESS_INPUT_EVENT )
 3523              	 .loc 4 574 0
 3524 007c FB88     	 ldrh r3,[r7,#6]
 3525 007e 03F40063 	 and r3,r3,#2048
 3526 0082 002B     	 cmp r3,#0
 3527 0084 02D0     	 beq .L75
 575:../SSC/Src/ecatappl.c ****                     {
 576:../SSC/Src/ecatappl.c ****                         /* Outputs were updated, set flag for watchdog monitoring */
 577:../SSC/Src/ecatappl.c ****                         bEcatFirstOutputsReceived = TRUE;
 3528              	 .loc 4 577 0
 3529 0086 0E4B     	 ldr r3,.L79+8
 3530 0088 0122     	 movs r2,#1
 3531 008a 1A70     	 strb r2,[r3]
 3532              	.L75:
 3533              	.LBE7:
 578:../SSC/Src/ecatappl.c ****                     }
 579:../SSC/Src/ecatappl.c ****                 }
 580:../SSC/Src/ecatappl.c ****             }
 581:../SSC/Src/ecatappl.c **** 
 582:../SSC/Src/ecatappl.c ****             DISABLE_ESC_INT();
 3534              	 .loc 4 582 0
 3535 008c FFF7FEFF 	 bl DISABLE_ESC_INT
 583:../SSC/Src/ecatappl.c ****             ECAT_Application();
 3536              	 .loc 4 583 0
 3537 0090 FFF7FEFF 	 bl ECAT_Application
 584:../SSC/Src/ecatappl.c **** 
 585:../SSC/Src/ecatappl.c ****             if ( bEcatInputUpdateRunning )
 3538              	 .loc 4 585 0
 3539 0094 0E4B     	 ldr r3,.L79+24
 3540 0096 1B78     	 ldrb r3,[r3]
 3541 0098 002B     	 cmp r3,#0
 3542 009a 01D0     	 beq .L78
 586:../SSC/Src/ecatappl.c ****             {
 587:../SSC/Src/ecatappl.c ****                 /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 588:../SSC/Src/ecatappl.c ****                 PDO_InputMapping();
 3543              	 .loc 4 588 0
 3544 009c FFF7FEFF 	 bl PDO_InputMapping
 3545              	.L78:
 589:../SSC/Src/ecatappl.c ****             }
 590:../SSC/Src/ecatappl.c ****             ENABLE_ESC_INT();
 3546              	 .loc 4 590 0
 3547 00a0 FFF7FEFF 	 bl ENABLE_ESC_INT
 3548              	.L74:
 591:../SSC/Src/ecatappl.c ****         }
 592:../SSC/Src/ecatappl.c **** 
 593:../SSC/Src/ecatappl.c **** 
 594:../SSC/Src/ecatappl.c ****         /* call EtherCAT functions */
 595:../SSC/Src/ecatappl.c ****         ECAT_Main();
 3549              	 .loc 4 595 0
 3550 00a4 FFF7FEFF 	 bl ECAT_Main
 596:../SSC/Src/ecatappl.c **** 
 597:../SSC/Src/ecatappl.c ****         /* call lower prior application part */
 598:../SSC/Src/ecatappl.c ****        COE_Main();
 3551              	 .loc 4 598 0
 3552 00a8 FFF7FEFF 	 bl COE_Main
 599:../SSC/Src/ecatappl.c ****        CheckIfEcatError();
 3553              	 .loc 4 599 0
 3554 00ac FFF7FEFF 	 bl CheckIfEcatError
 3555              	.L70:
 600:../SSC/Src/ecatappl.c **** 
 601:../SSC/Src/ecatappl.c **** }
 3556              	 .loc 4 601 0
 3557 00b0 0837     	 adds r7,r7,#8
 3558              	.LCFI75:
 3559              	 .cfi_def_cfa_offset 8
 3560 00b2 BD46     	 mov sp,r7
 3561              	.LCFI76:
 3562              	 .cfi_def_cfa_register 13
 3563              	 
 3564 00b4 80BD     	 pop {r7,pc}
 3565              	.L80:
 3566 00b6 00BF     	 .align 2
 3567              	.L79:
 3568 00b8 00000000 	 .word bInitFinished
 3569 00bc 00000000 	 .word bEscIntEnabled
 3570 00c0 00000000 	 .word bEcatFirstOutputsReceived
 3571 00c4 00000000 	 .word bDcSyncActive
 3572 00c8 00000000 	 .word bEcatOutputUpdateRunning
 3573 00cc 00000000 	 .word nPdOutputSize
 3574 00d0 00000000 	 .word bEcatInputUpdateRunning
 3575              	 .cfi_endproc
 3576              	.LFE180:
 3578              	 .section .text.ECAT_Application,"ax",%progbits
 3579              	 .align 2
 3580              	 .global ECAT_Application
 3581              	 .thumb
 3582              	 .thumb_func
 3584              	ECAT_Application:
 3585              	.LFB181:
 602:../SSC/Src/ecatappl.c **** 
 603:../SSC/Src/ecatappl.c **** /*The main function was moved to the application files.*/
 604:../SSC/Src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 605:../SSC/Src/ecatappl.c **** /**
 606:../SSC/Src/ecatappl.c ****  \brief    ECAT_Application (prev. SSC versions "COE_Application")
 607:../SSC/Src/ecatappl.c ****  this function calculates and the physical process signals and triggers the input mapping
 608:../SSC/Src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 609:../SSC/Src/ecatappl.c **** void ECAT_Application(void)
 610:../SSC/Src/ecatappl.c **** {
 3586              	 .loc 4 610 0
 3587              	 .cfi_startproc
 3588              	 
 3589              	 
 3590 0000 80B5     	 push {r7,lr}
 3591              	.LCFI77:
 3592              	 .cfi_def_cfa_offset 8
 3593              	 .cfi_offset 7,-8
 3594              	 .cfi_offset 14,-4
 3595 0002 00AF     	 add r7,sp,#0
 3596              	.LCFI78:
 3597              	 .cfi_def_cfa_register 7
 611:../SSC/Src/ecatappl.c ****     {
 612:../SSC/Src/ecatappl.c ****         APPL_Application();
 3598              	 .loc 4 612 0
 3599 0004 FFF7FEFF 	 bl APPL_Application
 613:../SSC/Src/ecatappl.c ****     }
 614:../SSC/Src/ecatappl.c **** /* PDO Input mapping is called from the specific trigger ISR */
 615:../SSC/Src/ecatappl.c **** }
 3600              	 .loc 4 615 0
 3601 0008 80BD     	 pop {r7,pc}
 3602              	 .cfi_endproc
 3603              	.LFE181:
 3605 000a 00BF     	 .section .text.EEPROM_CommandHandler,"ax",%progbits
 3606              	 .align 2
 3607              	 .global EEPROM_CommandHandler
 3608              	 .thumb
 3609              	 .thumb_func
 3611              	EEPROM_CommandHandler:
 3612              	.LFB182:
 616:../SSC/Src/ecatappl.c **** 
 617:../SSC/Src/ecatappl.c **** 
 618:../SSC/Src/ecatappl.c **** void EEPROM_CommandHandler(void)
 619:../SSC/Src/ecatappl.c **** {
 3613              	 .loc 4 619 0
 3614              	 .cfi_startproc
 3615              	 
 3616              	 
 3617 0000 80B5     	 push {r7,lr}
 3618              	.LCFI79:
 3619              	 .cfi_def_cfa_offset 8
 3620              	 .cfi_offset 7,-8
 3621              	 .cfi_offset 14,-4
 3622 0002 86B0     	 sub sp,sp,#24
 3623              	.LCFI80:
 3624              	 .cfi_def_cfa_offset 32
 3625 0004 00AF     	 add r7,sp,#0
 3626              	.LCFI81:
 3627              	 .cfi_def_cfa_register 7
 620:../SSC/Src/ecatappl.c ****    UINT16 Result = 0;
 3628              	 .loc 4 620 0
 3629 0006 0023     	 movs r3,#0
 3630 0008 BB82     	 strh r3,[r7,#20]
 621:../SSC/Src/ecatappl.c ****     UINT16 EEPROMReg = 0; //Regvalue 0x502 - 0x5003
 3631              	 .loc 4 621 0
 3632 000a 0023     	 movs r3,#0
 3633 000c FB82     	 strh r3,[r7,#22]
 622:../SSC/Src/ecatappl.c **** 
 623:../SSC/Src/ecatappl.c ****     HW_EscReadWord(EEPROMReg,ESC_EEPROM_CONTROL_OFFSET);
 3634              	 .loc 4 623 0
 3635 000e 594B     	 ldr r3,.L103
 3636 0010 1B88     	 ldrh r3,[r3]
 3637 0012 FB82     	 strh r3,[r7,#22]
 624:../SSC/Src/ecatappl.c ****     EEPROMReg = SWAPWORD(EEPROMReg);
 625:../SSC/Src/ecatappl.c **** 
 626:../SSC/Src/ecatappl.c ****     if (EEPROMReg & ESC_EEPROM_BUSY_MASK) 
 3638              	 .loc 4 626 0
 3639 0014 FB8A     	 ldrh r3,[r7,#22]
 3640 0016 1BB2     	 sxth r3,r3
 3641 0018 002B     	 cmp r3,#0
 3642 001a 80F2A780 	 bge .L82
 3643              	.LBB8:
 627:../SSC/Src/ecatappl.c ****     {
 628:../SSC/Src/ecatappl.c ****         UINT32 cmd = EEPROMReg  & ESC_EEPROM_CMD_MASK;
 3644              	 .loc 4 628 0
 3645 001e FB8A     	 ldrh r3,[r7,#22]
 3646 0020 03F4E063 	 and r3,r3,#1792
 3647 0024 3B61     	 str r3,[r7,#16]
 629:../SSC/Src/ecatappl.c ****         UINT32 addr;
 630:../SSC/Src/ecatappl.c ****         HW_EscReadDWord(addr,ESC_EEPROM_ADDRESS_OFFSET);
 3648              	 .loc 4 630 0
 3649 0026 544B     	 ldr r3,.L103+4
 3650 0028 1B68     	 ldr r3,[r3]
 3651 002a FB60     	 str r3,[r7,#12]
 631:../SSC/Src/ecatappl.c ****         addr = SWAPDWORD(addr);
 632:../SSC/Src/ecatappl.c **** 
 633:../SSC/Src/ecatappl.c **** /* ECATCHANGE_START(V5.11) EEPROM3*/
 634:../SSC/Src/ecatappl.c ****         //Clear error bits
 635:../SSC/Src/ecatappl.c ****         EEPROMReg &= ~(ESC_EEPROM_ERROR_MASK);
 3652              	 .loc 4 635 0
 3653 002c FB8A     	 ldrh r3,[r7,#22]
 3654 002e 23F4F043 	 bic r3,r3,#30720
 3655 0032 FB82     	 strh r3,[r7,#22]
 636:../SSC/Src/ecatappl.c **** /* ECATCHANGE_END(V5.11) EEPROM3*/
 637:../SSC/Src/ecatappl.c ****         switch (cmd) {
 3656              	 .loc 4 637 0
 3657 0034 3B69     	 ldr r3,[r7,#16]
 3658 0036 B3F5807F 	 cmp r3,#256
 3659 003a 0DD0     	 beq .L85
 3660 003c B3F5807F 	 cmp r3,#256
 3661 0040 03D8     	 bhi .L86
 3662 0042 002B     	 cmp r3,#0
 3663 0044 00F08C80 	 beq .L102
 3664 0048 85E0     	 b .L84
 3665              	.L86:
 3666 004a B3F5007F 	 cmp r3,#512
 3667 004e 31D0     	 beq .L88
 3668 0050 B3F5806F 	 cmp r3,#1024
 3669 0054 5CD0     	 beq .L89
 3670 0056 7EE0     	 b .L84
 3671              	.L85:
 638:../SSC/Src/ecatappl.c ****         case 0x00: //IDLE
 639:../SSC/Src/ecatappl.c ****             break;
 640:../SSC/Src/ecatappl.c ****         case ESC_EEPROM_CMD_READ_MASK:
 641:../SSC/Src/ecatappl.c ****         {
 642:../SSC/Src/ecatappl.c **** /* ECATCHANGE_START(V5.11) ECAT11*/
 643:../SSC/Src/ecatappl.c ****            if (pAPPL_EEPROM_Read != NULL)
 3672              	 .loc 4 643 0
 3673 0058 484B     	 ldr r3,.L103+8
 3674 005a 1B68     	 ldr r3,[r3]
 3675 005c 002B     	 cmp r3,#0
 3676 005e 0DD0     	 beq .L91
 644:../SSC/Src/ecatappl.c ****            {
 645:../SSC/Src/ecatappl.c ****               Result = pAPPL_EEPROM_Read(addr);
 3677              	 .loc 4 645 0
 3678 0060 464B     	 ldr r3,.L103+8
 3679 0062 1B68     	 ldr r3,[r3]
 3680 0064 F868     	 ldr r0,[r7,#12]
 3681 0066 9847     	 blx r3
 3682 0068 0346     	 mov r3,r0
 3683 006a BB82     	 strh r3,[r7,#20]
 646:../SSC/Src/ecatappl.c ****               if (Result > 0)
 3684              	 .loc 4 646 0
 3685 006c BB8A     	 ldrh r3,[r7,#20]
 3686 006e 002B     	 cmp r3,#0
 3687 0070 1FD0     	 beq .L93
 647:../SSC/Src/ecatappl.c ****               {
 648:../SSC/Src/ecatappl.c ****                  //Set Error
 649:../SSC/Src/ecatappl.c ****                  EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 3688              	 .loc 4 649 0
 3689 0072 FB8A     	 ldrh r3,[r7,#22]
 3690 0074 43F40053 	 orr r3,r3,#8192
 3691 0078 FB82     	 strh r3,[r7,#22]
 650:../SSC/Src/ecatappl.c ****               }
 651:../SSC/Src/ecatappl.c ****            }
 652:../SSC/Src/ecatappl.c ****            else
 653:../SSC/Src/ecatappl.c ****            {
 654:../SSC/Src/ecatappl.c **** /* ECATCHANGE_END(V5.11) ECAT11*/
 655:../SSC/Src/ecatappl.c **** 
 656:../SSC/Src/ecatappl.c ****               if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
 657:../SSC/Src/ecatappl.c ****               {
 658:../SSC/Src/ecatappl.c ****                  UINT16 *pData = (UINT16 *)pEEPROM;
 659:../SSC/Src/ecatappl.c ****                  HW_EscWrite((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_READ_SIZE);
 660:../SSC/Src/ecatappl.c ****               }
 661:../SSC/Src/ecatappl.c ****               else
 662:../SSC/Src/ecatappl.c ****               {
 663:../SSC/Src/ecatappl.c ****                  //Set Error
 664:../SSC/Src/ecatappl.c ****                  EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 665:../SSC/Src/ecatappl.c ****               }
 666:../SSC/Src/ecatappl.c ****            }
 667:../SSC/Src/ecatappl.c ****         }
 668:../SSC/Src/ecatappl.c ****         break;
 3692              	 .loc 4 668 0
 3693 007a 72E0     	 b .L90
 3694              	.L91:
 656:../SSC/Src/ecatappl.c ****               {
 3695              	 .loc 4 656 0
 3696 007c FB68     	 ldr r3,[r7,#12]
 3697 007e B3F5006F 	 cmp r3,#2048
 3698 0082 11D8     	 bhi .L94
 656:../SSC/Src/ecatappl.c ****               {
 3699              	 .loc 4 656 0 is_stmt 0 discriminator 1
 3700 0084 3E4B     	 ldr r3,.L103+12
 3701 0086 1B68     	 ldr r3,[r3]
 3702 0088 002B     	 cmp r3,#0
 3703 008a 0DD0     	 beq .L94
 3704              	.LBB9:
 658:../SSC/Src/ecatappl.c ****                  HW_EscWrite((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_READ_SIZE);
 3705              	 .loc 4 658 0 is_stmt 1
 3706 008c 3C4B     	 ldr r3,.L103+12
 3707 008e 1B68     	 ldr r3,[r3]
 3708 0090 BB60     	 str r3,[r7,#8]
 659:../SSC/Src/ecatappl.c ****               }
 3709              	 .loc 4 659 0
 3710 0092 FB68     	 ldr r3,[r7,#12]
 3711 0094 5B00     	 lsls r3,r3,#1
 3712 0096 BA68     	 ldr r2,[r7,#8]
 3713 0098 1344     	 add r3,r3,r2
 3714 009a 1846     	 mov r0,r3
 3715 009c 4FF4A161 	 mov r1,#1288
 3716 00a0 0822     	 movs r2,#8
 3717 00a2 FFF7FEFF 	 bl HW_EscWrite
 3718              	.LBE9:
 657:../SSC/Src/ecatappl.c ****                  UINT16 *pData = (UINT16 *)pEEPROM;
 3719              	 .loc 4 657 0
 3720 00a6 04E0     	 b .L93
 3721              	.L94:
 664:../SSC/Src/ecatappl.c ****               }
 3722              	 .loc 4 664 0
 3723 00a8 FB8A     	 ldrh r3,[r7,#22]
 3724 00aa 43F40053 	 orr r3,r3,#8192
 3725 00ae FB82     	 strh r3,[r7,#22]
 3726              	 .loc 4 668 0
 3727 00b0 57E0     	 b .L90
 3728              	.L93:
 3729              	 .loc 4 668 0 is_stmt 0 discriminator 1
 3730 00b2 56E0     	 b .L90
 3731              	.L88:
 669:../SSC/Src/ecatappl.c ****         case ESC_EEPROM_CMD_WRITE_MASK:
 670:../SSC/Src/ecatappl.c ****             {
 671:../SSC/Src/ecatappl.c **** /* ECATCHANGE_START(V5.11) ECAT11*/
 672:../SSC/Src/ecatappl.c ****                  if (pAPPL_EEPROM_Write != NULL)
 3732              	 .loc 4 672 0 is_stmt 1
 3733 00b4 334B     	 ldr r3,.L103+16
 3734 00b6 1B68     	 ldr r3,[r3]
 3735 00b8 002B     	 cmp r3,#0
 3736 00ba 0DD0     	 beq .L95
 673:../SSC/Src/ecatappl.c ****                  {
 674:../SSC/Src/ecatappl.c ****                     Result = pAPPL_EEPROM_Write(addr);
 3737              	 .loc 4 674 0
 3738 00bc 314B     	 ldr r3,.L103+16
 3739 00be 1B68     	 ldr r3,[r3]
 3740 00c0 F868     	 ldr r0,[r7,#12]
 3741 00c2 9847     	 blx r3
 3742 00c4 0346     	 mov r3,r0
 3743 00c6 BB82     	 strh r3,[r7,#20]
 675:../SSC/Src/ecatappl.c ****                     if (Result > 0)
 3744              	 .loc 4 675 0
 3745 00c8 BB8A     	 ldrh r3,[r7,#20]
 3746 00ca 002B     	 cmp r3,#0
 3747 00cc 1FD0     	 beq .L97
 676:../SSC/Src/ecatappl.c ****                     {
 677:../SSC/Src/ecatappl.c ****                        //Set Error
 678:../SSC/Src/ecatappl.c ****                        EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 3748              	 .loc 4 678 0
 3749 00ce FB8A     	 ldrh r3,[r7,#22]
 3750 00d0 43F40053 	 orr r3,r3,#8192
 3751 00d4 FB82     	 strh r3,[r7,#22]
 679:../SSC/Src/ecatappl.c ****                     }
 680:../SSC/Src/ecatappl.c ****                  }
 681:../SSC/Src/ecatappl.c ****                  else
 682:../SSC/Src/ecatappl.c ****                  {
 683:../SSC/Src/ecatappl.c **** /* ECATCHANGE_END(V5.11) ECAT11*/
 684:../SSC/Src/ecatappl.c **** 
 685:../SSC/Src/ecatappl.c ****                     if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
 686:../SSC/Src/ecatappl.c ****                     {
 687:../SSC/Src/ecatappl.c ****                        UINT16 *pData = (UINT16 *)pEEPROM;
 688:../SSC/Src/ecatappl.c ****                        HW_EscRead((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_WRITE_
 689:../SSC/Src/ecatappl.c ****                     }
 690:../SSC/Src/ecatappl.c ****                     else
 691:../SSC/Src/ecatappl.c ****                     {
 692:../SSC/Src/ecatappl.c ****                        //Set Error
 693:../SSC/Src/ecatappl.c ****                        EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 694:../SSC/Src/ecatappl.c ****                     }
 695:../SSC/Src/ecatappl.c ****                  }
 696:../SSC/Src/ecatappl.c ****             }
 697:../SSC/Src/ecatappl.c ****             break;
 3752              	 .loc 4 697 0
 3753 00d6 44E0     	 b .L90
 3754              	.L95:
 685:../SSC/Src/ecatappl.c ****                     {
 3755              	 .loc 4 685 0
 3756 00d8 FB68     	 ldr r3,[r7,#12]
 3757 00da B3F5006F 	 cmp r3,#2048
 3758 00de 11D8     	 bhi .L98
 685:../SSC/Src/ecatappl.c ****                     {
 3759              	 .loc 4 685 0 is_stmt 0 discriminator 1
 3760 00e0 274B     	 ldr r3,.L103+12
 3761 00e2 1B68     	 ldr r3,[r3]
 3762 00e4 002B     	 cmp r3,#0
 3763 00e6 0DD0     	 beq .L98
 3764              	.LBB10:
 687:../SSC/Src/ecatappl.c ****                        HW_EscRead((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_WRITE_
 3765              	 .loc 4 687 0 is_stmt 1
 3766 00e8 254B     	 ldr r3,.L103+12
 3767 00ea 1B68     	 ldr r3,[r3]
 3768 00ec 7B60     	 str r3,[r7,#4]
 688:../SSC/Src/ecatappl.c ****                     }
 3769              	 .loc 4 688 0
 3770 00ee FB68     	 ldr r3,[r7,#12]
 3771 00f0 5B00     	 lsls r3,r3,#1
 3772 00f2 7A68     	 ldr r2,[r7,#4]
 3773 00f4 1344     	 add r3,r3,r2
 3774 00f6 1846     	 mov r0,r3
 3775 00f8 4FF4A161 	 mov r1,#1288
 3776 00fc 0222     	 movs r2,#2
 3777 00fe FFF7FEFF 	 bl HW_EscRead
 3778              	.LBE10:
 686:../SSC/Src/ecatappl.c ****                        UINT16 *pData = (UINT16 *)pEEPROM;
 3779              	 .loc 4 686 0
 3780 0102 04E0     	 b .L97
 3781              	.L98:
 693:../SSC/Src/ecatappl.c ****                     }
 3782              	 .loc 4 693 0
 3783 0104 FB8A     	 ldrh r3,[r7,#22]
 3784 0106 43F40053 	 orr r3,r3,#8192
 3785 010a FB82     	 strh r3,[r7,#22]
 3786              	 .loc 4 697 0
 3787 010c 29E0     	 b .L90
 3788              	.L97:
 3789              	 .loc 4 697 0 is_stmt 0 discriminator 2
 3790 010e 28E0     	 b .L90
 3791              	.L89:
 698:../SSC/Src/ecatappl.c ****         case ESC_EEPROM_CMD_RELOAD_MASK:
 699:../SSC/Src/ecatappl.c ****         {
 700:../SSC/Src/ecatappl.c **** /* ECATCHANGE_START(V5.11) ECAT11*/
 701:../SSC/Src/ecatappl.c ****            if (pAPPL_EEPROM_Reload != NULL)
 3792              	 .loc 4 701 0 is_stmt 1
 3793 0110 1D4B     	 ldr r3,.L103+20
 3794 0112 1B68     	 ldr r3,[r3]
 3795 0114 002B     	 cmp r3,#0
 3796 0116 0CD0     	 beq .L99
 702:../SSC/Src/ecatappl.c ****            {
 703:../SSC/Src/ecatappl.c ****               Result = pAPPL_EEPROM_Reload();
 3797              	 .loc 4 703 0
 3798 0118 1B4B     	 ldr r3,.L103+20
 3799 011a 1B68     	 ldr r3,[r3]
 3800 011c 9847     	 blx r3
 3801 011e 0346     	 mov r3,r0
 3802 0120 BB82     	 strh r3,[r7,#20]
 704:../SSC/Src/ecatappl.c ****               if (Result > 0)
 3803              	 .loc 4 704 0
 3804 0122 BB8A     	 ldrh r3,[r7,#20]
 3805 0124 002B     	 cmp r3,#0
 3806 0126 15D0     	 beq .L101
 705:../SSC/Src/ecatappl.c ****               {
 706:../SSC/Src/ecatappl.c ****                  //Set Error
 707:../SSC/Src/ecatappl.c ****                  EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 3807              	 .loc 4 707 0
 3808 0128 FB8A     	 ldrh r3,[r7,#22]
 3809 012a 43F40053 	 orr r3,r3,#8192
 3810 012e FB82     	 strh r3,[r7,#22]
 708:../SSC/Src/ecatappl.c ****               }
 709:../SSC/Src/ecatappl.c ****            }
 710:../SSC/Src/ecatappl.c ****            else
 711:../SSC/Src/ecatappl.c ****            {
 712:../SSC/Src/ecatappl.c **** /* ECATCHANGE_END(V5.11) ECAT11*/
 713:../SSC/Src/ecatappl.c **** 
 714:../SSC/Src/ecatappl.c ****               Result = HW_EepromReload();
 715:../SSC/Src/ecatappl.c ****               if (Result != 0)
 716:../SSC/Src/ecatappl.c ****               {
 717:../SSC/Src/ecatappl.c ****                  /* ECATCHANGE_START(V5.11) EEPROM2*/
 718:../SSC/Src/ecatappl.c ****                  //copy the configured station alias
 719:../SSC/Src/ecatappl.c ****                  HW_EscWriteWord(((UINT16 *)pEEPROM)[0x4], ESC_EEPROM_DATA_OFFSET);
 720:../SSC/Src/ecatappl.c ****                  /* ECATCHANGE_END(V5.11) EEPROM2*/
 721:../SSC/Src/ecatappl.c **** 
 722:../SSC/Src/ecatappl.c ****                  EEPROMReg |= ESC_EEPROM_ERROR_CRC;
 723:../SSC/Src/ecatappl.c ****               }
 724:../SSC/Src/ecatappl.c ****            }
 725:../SSC/Src/ecatappl.c ****         }
 726:../SSC/Src/ecatappl.c ****          break;
 3811              	 .loc 4 726 0
 3812 0130 17E0     	 b .L90
 3813              	.L99:
 714:../SSC/Src/ecatappl.c ****               if (Result != 0)
 3814              	 .loc 4 714 0
 3815 0132 FFF7FEFF 	 bl HW_EepromReload
 3816 0136 0346     	 mov r3,r0
 3817 0138 BB82     	 strh r3,[r7,#20]
 715:../SSC/Src/ecatappl.c ****               {
 3818              	 .loc 4 715 0
 3819 013a BB8A     	 ldrh r3,[r7,#20]
 3820 013c 002B     	 cmp r3,#0
 3821 013e 09D0     	 beq .L101
 719:../SSC/Src/ecatappl.c ****                  /* ECATCHANGE_END(V5.11) EEPROM2*/
 3822              	 .loc 4 719 0
 3823 0140 124A     	 ldr r2,.L103+24
 3824 0142 0F4B     	 ldr r3,.L103+12
 3825 0144 1B68     	 ldr r3,[r3]
 3826 0146 1B89     	 ldrh r3,[r3,#8]
 3827 0148 1380     	 strh r3,[r2]
 722:../SSC/Src/ecatappl.c ****               }
 3828              	 .loc 4 722 0
 3829 014a FB8A     	 ldrh r3,[r7,#22]
 3830 014c 43F40063 	 orr r3,r3,#2048
 3831 0150 FB82     	 strh r3,[r7,#22]
 3832              	 .loc 4 726 0
 3833 0152 06E0     	 b .L90
 3834              	.L101:
 3835              	 .loc 4 726 0 is_stmt 0 discriminator 3
 3836 0154 05E0     	 b .L90
 3837              	.L84:
 727:../SSC/Src/ecatappl.c ****         default:
 728:../SSC/Src/ecatappl.c ****             EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 3838              	 .loc 4 728 0 is_stmt 1
 3839 0156 FB8A     	 ldrh r3,[r7,#22]
 3840 0158 43F40053 	 orr r3,r3,#8192
 3841 015c FB82     	 strh r3,[r7,#22]
 729:../SSC/Src/ecatappl.c ****             break;
 3842              	 .loc 4 729 0
 3843 015e 00E0     	 b .L90
 3844              	.L102:
 639:../SSC/Src/ecatappl.c ****         case ESC_EEPROM_CMD_READ_MASK:
 3845              	 .loc 4 639 0
 3846 0160 00BF     	 nop
 3847              	.L90:
 3848              	.LBB11:
 730:../SSC/Src/ecatappl.c ****         }
 731:../SSC/Src/ecatappl.c **** 
 732:../SSC/Src/ecatappl.c ****         {
 733:../SSC/Src/ecatappl.c ****         UINT16 TmpData = SWAPWORD(EEPROMReg);
 3849              	 .loc 4 733 0
 3850 0162 FB8A     	 ldrh r3,[r7,#22]
 3851 0164 7B80     	 strh r3,[r7,#2]
 734:../SSC/Src/ecatappl.c ****         HW_EscWriteWord(TmpData,ESC_EEPROM_CONTROL_OFFSET);
 3852              	 .loc 4 734 0
 3853 0166 034A     	 ldr r2,.L103
 3854 0168 7B88     	 ldrh r3,[r7,#2]
 3855 016a 1380     	 strh r3,[r2]
 3856              	.L82:
 3857              	.LBE11:
 3858              	.LBE8:
 735:../SSC/Src/ecatappl.c ****         }
 736:../SSC/Src/ecatappl.c ****     }
 737:../SSC/Src/ecatappl.c **** }
 3859              	 .loc 4 737 0
 3860 016c 1837     	 adds r7,r7,#24
 3861              	.LCFI82:
 3862              	 .cfi_def_cfa_offset 8
 3863 016e BD46     	 mov sp,r7
 3864              	.LCFI83:
 3865              	 .cfi_def_cfa_register 13
 3866              	 
 3867 0170 80BD     	 pop {r7,pc}
 3868              	.L104:
 3869 0172 00BF     	 .align 2
 3870              	.L103:
 3871 0174 02050154 	 .word 1409352962
 3872 0178 04050154 	 .word 1409352964
 3873 017c 00000000 	 .word pAPPL_EEPROM_Read
 3874 0180 00000000 	 .word pEEPROM
 3875 0184 00000000 	 .word pAPPL_EEPROM_Write
 3876 0188 00000000 	 .word pAPPL_EEPROM_Reload
 3877 018c 08050154 	 .word 1409352968
 3878              	 .cfi_endproc
 3879              	.LFE182:
 3881              	 .text
 3882              	.Letext0:
 3883              	 .file 5 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3884              	 .file 6 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3885              	 .file 7 "C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Infineon/XMC4800_series/Include/XMC4800.h"
 3886              	 .file 8 "../SSC/Src/objdef.h"
 3887              	 .file 9 "../SSC/Src/eeprom.h"
 3888              	 .file 10 "../SSC/Src/ecatslv.h"
 3889              	 .file 11 "../SSC/Src/ecatappl.h"
 3890              	 .file 12 "../SSC/Src/applInterface.h"
DEFINED SYMBOLS
                            *ABS*:00000000 ecatappl.c
    {standard input}:20     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:69     .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:74     .text.NVIC_DisableIRQ:00000000 $t
    {standard input}:78     .text.NVIC_DisableIRQ:00000000 NVIC_DisableIRQ
    {standard input}:123    .text.NVIC_DisableIRQ:00000030 $d
    {standard input}:128    .text.XMC_ECAT_GetALEventRegister:00000000 $t
    {standard input}:132    .text.XMC_ECAT_GetALEventRegister:00000000 XMC_ECAT_GetALEventRegister
    {standard input}:165    .text.XMC_ECAT_GetALEventRegister:00000018 $d
    {standard input}:170    .text.HW_EscRead:00000000 $t
    {standard input}:174    .text.HW_EscRead:00000000 HW_EscRead
    {standard input}:218    .text.HW_EscReadIsr:00000000 $t
    {standard input}:222    .text.HW_EscReadIsr:00000000 HW_EscReadIsr
    {standard input}:264    .text.HW_EscWrite:00000000 $t
    {standard input}:268    .text.HW_EscWrite:00000000 HW_EscWrite
    {standard input}:311    .text.HW_EscWriteIsr:00000000 $t
    {standard input}:315    .text.HW_EscWriteIsr:00000000 HW_EscWriteIsr
    {standard input}:357    .text.HW_GetALEventRegister:00000000 $t
    {standard input}:361    .text.HW_GetALEventRegister:00000000 HW_GetALEventRegister
    {standard input}:385    .text.HW_GetALEventRegister_Isr:00000000 $t
    {standard input}:389    .text.HW_GetALEventRegister_Isr:00000000 HW_GetALEventRegister_Isr
    {standard input}:413    .text.ENABLE_ESC_INT:00000000 $t
    {standard input}:417    .text.ENABLE_ESC_INT:00000000 ENABLE_ESC_INT
    {standard input}:440    .text.DISABLE_ESC_INT:00000000 $t
    {standard input}:444    .text.DISABLE_ESC_INT:00000000 DISABLE_ESC_INT
                            *COM*:00000004 pEEPROM
                            *COM*:00000001 bEcatWaitForInputUpdate
                            *COM*:00000001 bEtherCATRunLed
                            *COM*:00000001 bEtherCATErrorLed
                            *COM*:00000001 bRunApplication
                            *COM*:00000004 pAPPL_EEPROM_Read
                            *COM*:00000004 pAPPL_EEPROM_Write
                            *COM*:00000004 pAPPL_EEPROM_Reload
    {standard input}:479    .data.aEepromData:00000000 aEepromData
    {standard input}:476    .data.aEepromData:00000000 $d
                            *COM*:00000002 u16BusCycleCntMs
                            *COM*:00000004 StartTimerCnt
                            *COM*:00000001 bCycleTimeMeasurementStarted
                            *COM*:00000044 aPdOutputData
                            *COM*:00000044 aPdInputData
    {standard input}:2537   .bss.bInitFinished:00000000 bInitFinished
    {standard input}:2538   .bss.bInitFinished:00000000 $d
    {standard input}:2540   .text.PDO_InputMapping:00000000 $t
    {standard input}:2545   .text.PDO_InputMapping:00000000 PDO_InputMapping
    {standard input}:2577   .text.PDO_InputMapping:00000020 $d
    {standard input}:2584   .text.PDO_OutputMapping:00000000 $t
    {standard input}:2589   .text.PDO_OutputMapping:00000000 PDO_OutputMapping
    {standard input}:2620   .text.PDO_OutputMapping:00000020 $d
    {standard input}:2627   .text.ECAT_CheckTimer:00000000 $t
    {standard input}:2632   .text.ECAT_CheckTimer:00000000 ECAT_CheckTimer
    {standard input}:2688   .text.ECAT_CheckTimer:00000044 $d
    {standard input}:2696   .text.HandleBusCycleCalculation:00000000 $t
    {standard input}:2701   .text.HandleBusCycleCalculation:00000000 HandleBusCycleCalculation
    {standard input}:2840   .text.HandleBusCycleCalculation:000000b8 $d
    {standard input}:2852   .text.PDI_Isr:00000000 $t
    {standard input}:2857   .text.PDI_Isr:00000000 PDI_Isr
    {standard input}:3584   .text.ECAT_Application:00000000 ECAT_Application
    {standard input}:3054   .text.PDI_Isr:0000012c $d
    {standard input}:3071   .text.Sync0_Isr:00000000 $t
    {standard input}:3076   .text.Sync0_Isr:00000000 Sync0_Isr
    {standard input}:3282   .text.Sync0_Isr:00000124 $d
    {standard input}:3300   .text.Sync1_Isr:00000000 $t
    {standard input}:3305   .text.Sync1_Isr:00000000 Sync1_Isr
    {standard input}:3350   .text.Sync1_Isr:00000030 $d
    {standard input}:3359   .text.MainInit:00000000 $t
    {standard input}:3364   .text.MainInit:00000000 MainInit
    {standard input}:3423   .text.MainInit:0000003c $d
    {standard input}:3433   .text.MainLoop:00000000 $t
    {standard input}:3438   .text.MainLoop:00000000 MainLoop
    {standard input}:3568   .text.MainLoop:000000b8 $d
    {standard input}:3579   .text.ECAT_Application:00000000 $t
    {standard input}:3606   .text.EEPROM_CommandHandler:00000000 $t
    {standard input}:3611   .text.EEPROM_CommandHandler:00000000 EEPROM_CommandHandler
    {standard input}:3871   .text.EEPROM_CommandHandler:00000174 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
memcpy
APPL_InputMapping
nEscAddrInputData
nPdInputSize
APPL_OutputMapping
nEscAddrOutputData
nPdOutputSize
DC_CheckWatchdog
sSyncManOutPar
bEcatWaitForAlControlRes
EsmTimeoutCounter
HW_GetTimer
bDcSyncActive
bEscIntEnabled
sSyncManInPar
bDcRunning
u16SmSync0Counter
bEcatFirstOutputsReceived
bEcatOutputUpdateRunning
u8dummy
bEcatInputUpdateRunning
Sync0WdCounter
LatchInputSync0Counter
u16SmSync0Value
sErrorSettings
LatchInputSync0Value
Sync1WdCounter
ECAT_Init
COE_ObjInit
ECAT_Main
COE_Main
CheckIfEcatError
APPL_Application
HW_EepromReload
