<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::R600InstrInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1R600InstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::R600InstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::R600InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600InstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1R600InstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1R600InstrInfo_inherit__map" id="llvm_1_1R600InstrInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="5,80,171,107"/><area shape="rect" id="node3" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="9,5,167,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::R600InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600InstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1R600InstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1R600InstrInfo_coll__map" id="llvm_1_1R600InstrInfo_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="60,171,225,197"/><area shape="rect" id="node3" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="5,81,163,108"/><area shape="rect" id="node4" href="classllvm_1_1AMDGPUSubtarget.html" title="llvm::AMDGPUSubtarget" alt="" coords="187,81,365,108"/><area shape="rect" id="node5" href="classAMDGPUGenSubtargetInfo.html" title="AMDGPUGenSubtargetInfo" alt="" coords="179,5,373,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a684a33b88b11aeed1300272bb4cf9f73"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> { <br/>
&#160;&#160;<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> = 0, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>, 
<br/>
&#160;&#160;<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a>
<br/>
 }</td></tr>
<tr class="separator:a684a33b88b11aeed1300272bb4cf9f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a8df3e5fa9ff0bb771c8607a72cc69f5c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8df3e5fa9ff0bb771c8607a72cc69f5c">R600InstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr class="separator:a8df3e5fa9ff0bb771c8607a72cc69f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb7643a62153d0049c0f9da6a5b3e2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a9cb7643a62153d0049c0f9da6a5b3e2e">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9cb7643a62153d0049c0f9da6a5b3e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599adc2398206c815a2c1fa0d2f458b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a599adc2398206c815a2c1fa0d2f458b3">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a599adc2398206c815a2c1fa0d2f458b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50503e8c79cfae86f42c25b30c4dee2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a50503e8c79cfae86f42c25b30c4dee2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53dddf32a33d6570134a6864e4add034"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">isTrig</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a53dddf32a33d6570134a6864e4add034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc6641e5ec1428e507a60f29afb6fae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">isPlaceHolderOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a1fc6641e5ec1428e507a60f29afb6fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520bbb1242cd198cb0e5b3d157870f32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">isReductionOp</a> (<a class="el" href="classunsigned.html">unsigned</a> opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a520bbb1242cd198cb0e5b3d157870f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f287b5a8a0375ca8a96ebfee2dd90c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a> (<a class="el" href="classunsigned.html">unsigned</a> opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a75f287b5a8a0375ca8a96ebfee2dd90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84cb86f767529ac5d4123e1ca51cffd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af84cb86f767529ac5d4123e1ca51cffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae980cc9f29a054fbb25fa7f115c007c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ae980cc9f29a054fbb25fa7f115c007c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567a6676662ac8d89a37818491f96f3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a567a6676662ac8d89a37818491f96f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b39400c798e317e9525d46fc8221012"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">isLDSNoRetInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a4b39400c798e317e9525d46fc8221012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4929f96b07058beefbcb3097a7da7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">isLDSRetInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aff4929f96b07058beefbcb3097a7da7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f6df613d52302f1a53f4ff4881c64b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">canBeConsideredALU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a92f6df613d52302f1a53f4ff4881c64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ecb6a9739febf2aaaaa4eb2d13f9cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af5ecb6a9739febf2aaaaa4eb2d13f9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73525c8fa86113a1eaec4162167fe48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac73525c8fa86113a1eaec4162167fe48">isTransOnly</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ac73525c8fa86113a1eaec4162167fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f33975d02029c2b80eaabde0ca0651"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a57f33975d02029c2b80eaabde0ca0651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e2e4717324b4ae879cc266a87925a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a06e2e4717324b4ae879cc266a87925a3">isVectorOnly</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a06e2e4717324b4ae879cc266a87925a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77846ac8ec94d5174217aa30016bf1b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">isExport</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a77846ac8ec94d5174217aa30016bf1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46661663b36c2b24c3ade17a417714a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a46661663b36c2b24c3ade17a417714a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc3ea57a381540e109688f135d2dfe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0bc3ea57a381540e109688f135d2dfe8">usesVertexCache</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0bc3ea57a381540e109688f135d2dfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343c9f04399965fa729dc486f772abba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a343c9f04399965fa729dc486f772abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f2739df0a4f591637df744371aa4e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a16f2739df0a4f591637df744371aa4e5">usesTextureCache</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a16f2739df0a4f591637df744371aa4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62318be18f9fc4ffb5247c9bae6befb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">mustBeLastInClause</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a62318be18f9fc4ffb5247c9bae6befb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2205f736365a9d76695a91376b7ac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">usesAddressRegister</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a6b2205f736365a9d76695a91376b7ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ec3d27914ec6ec1495dcf58d66599e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">definesAddressRegister</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aa4ec3d27914ec6ec1495dcf58d66599e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb7558feda98e76dc116e0bf4a26222"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">readsLDSSrcReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:adbb7558feda98e76dc116e0bf4a26222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5415539cc75acfd63a95de2707ce2b55"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">getSrcIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> SrcNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5415539cc75acfd63a95de2707ce2b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1cf472c1334619a363dfcb9f377649"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> SrcIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0a1cf472c1334619a363dfcb9f377649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6055deb7ab8c9eb563d8b3ea3220c4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af6055deb7ab8c9eb563d8b3ea3220c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5b9275f43c09965817c3a9645852c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;IGSrcs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;Swz, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;TransSrcs, <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a1a5b9275f43c09965817c3a9645852c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0baaa57666a845a35e579bfa1c94aad9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;SwzCandidate, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;TransSrcs, <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0baaa57666a845a35e579bfa1c94aad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9087763ca81614578fd3b20271a5f38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">fitsReadPortLimitations</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;MIs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;PV, std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;BS, <a class="el" href="classbool.html">bool</a> isLastAluTrans) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ac9087763ca81614578fd3b20271a5f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac9d699d7dcdfb4f5f92432cb7ac4b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:adac9d699d7dcdfb4f5f92432cb7ac4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725f268bb265a9d71d7303f9db46e9ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a725f268bb265a9d71d7303f9db46e9ce">fitsConstReadLimitations</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a725f268bb265a9d71d7303f9db46e9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Same but using const index set instead of MI set.  <a href="#a725f268bb265a9d71d7303f9db46e9ce">More...</a><br/></td></tr>
<tr class="separator:a725f268bb265a9d71d7303f9db46e9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f5793375f2d6bd33bd6ebfc4ca2eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a74f5793375f2d6bd33bd6ebfc4ca2eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector instructions are instructions that must fill all instruction slots within an instruction group.  <a href="#a74f5793375f2d6bd33bd6ebfc4ca2eb5">More...</a><br/></td></tr>
<tr class="separator:a74f5793375f2d6bd33bd6ebfc4ca2eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b44e7526ae3bf9c756cdc388c8474cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4b44e7526ae3bf9c756cdc388c8474cb">isMov</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4b44e7526ae3bf9c756cdc388c8474cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e6aef88dec63b3e87ab2a3fc6f9c78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">CreateTargetScheduleState</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a74e6aef88dec63b3e87ab2a3fc6f9c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d77580c3fd8844988d1ffcb47751122"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8d77580c3fd8844988d1ffcb47751122">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8d77580c3fd8844988d1ffcb47751122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a11f0b789f9003f403b2b530668e7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a11a11f0b789f9003f403b2b530668e7d">AnalyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classbool.html">bool</a> AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a11a11f0b789f9003f403b2b530668e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d88db130c46f5dc88c3ec0e141fb4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a73d88db130c46f5dc88c3ec0e141fb4f">InsertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a73d88db130c46f5dc88c3ec0e141fb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa24defe09b79b2f25819db5be6195af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aaa24defe09b79b2f25819db5be6195af">RemoveBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aaa24defe09b79b2f25819db5be6195af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4273e17ec0b03bb17b17bb60ec0088"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5a4273e17ec0b03bb17b17bb60ec0088">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5a4273e17ec0b03bb17b17bb60ec0088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ce0ba98614a925e235867c5daa8704"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a12ce0ba98614a925e235867c5daa8704">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a12ce0ba98614a925e235867c5daa8704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d0aac43e6315310b2779dfc6543fbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a93d0aac43e6315310b2779dfc6543fbb">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCyles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a93d0aac43e6315310b2779dfc6543fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab64e19bf919ca3df834bb25aa45f1f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aab64e19bf919ca3df834bb25aa45f1f3">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCyles, <a class="el" href="classunsigned.html">unsigned</a> ExtraPredCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aab64e19bf919ca3df834bb25aa45f1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa61e4b1f587f663e79526dc5e0cae62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#afa61e4b1f587f663e79526dc5e0cae62">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classunsigned.html">unsigned</a> NumTCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraTCycles, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="classunsigned.html">unsigned</a> NumFCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraFCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afa61e4b1f587f663e79526dc5e0cae62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c1bb389eb51dbe8bce7e6c97b763f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a75c1bb389eb51dbe8bce7e6c97b763f3">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a75c1bb389eb51dbe8bce7e6c97b763f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3673bcdf9adf0dbcb4c213947393967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa3673bcdf9adf0dbcb4c213947393967">SubsumesPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa3673bcdf9adf0dbcb4c213947393967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a508277c4ff138f71ec87b10f00063586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a508277c4ff138f71ec87b10f00063586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2be91ea09daa93728a3e0a28802655d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae2be91ea09daa93728a3e0a28802655d">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae2be91ea09daa93728a3e0a28802655d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073457264b2606a30709c332e1cc0014"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a073457264b2606a30709c332e1cc0014">getPredicationCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a073457264b2606a30709c332e1cc0014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af973bb087e13f62becdffac8956ab912"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af973bb087e13f62becdffac8956ab912">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> *PredCost=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af973bb087e13f62becdffac8956ab912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfe6de3f804ee4777d9015e9ecf4fd6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3dfe6de3f804ee4777d9015e9ecf4fd6">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3dfe6de3f804ee4777d9015e9ecf4fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a34e6be8b800a187c3fd9f41a99520"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad3a34e6be8b800a187c3fd9f41a99520">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad3a34e6be8b800a187c3fd9f41a99520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60dbe072b2564dd885c0273a1ddae5c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">reserveIndirectRegisters</a> (<a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a60dbe072b2564dd885c0273a1ddae5c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserve the registers that may be accesed using indirect addressing.  <a href="#a60dbe072b2564dd885c0273a1ddae5c5">More...</a><br/></td></tr>
<tr class="separator:a60dbe072b2564dd885c0273a1ddae5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a72d91739cdb52828db3cecf906040"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad3a72d91739cdb52828db3cecf906040">calculateIndirectAddress</a> (<a class="el" href="classunsigned.html">unsigned</a> RegIndex, <a class="el" href="classunsigned.html">unsigned</a> Channel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad3a72d91739cdb52828db3cecf906040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>.  <a href="#ad3a72d91739cdb52828db3cecf906040">More...</a><br/></td></tr>
<tr class="separator:ad3a72d91739cdb52828db3cecf906040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ea0336c94444719e319d463fe9e40d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad1ea0336c94444719e319d463fe9e40d">getIndirectAddrRegClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad1ea0336c94444719e319d463fe9e40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bd77a6c30d00ee1b9c2c297a8a5933"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a66bd77a6c30d00ee1b9c2c297a8a5933">buildIndirectWrite</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> ValueReg, <a class="el" href="classunsigned.html">unsigned</a> Address, <a class="el" href="classunsigned.html">unsigned</a> OffsetReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a66bd77a6c30d00ee1b9c2c297a8a5933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register write.  <a href="#a66bd77a6c30d00ee1b9c2c297a8a5933">More...</a><br/></td></tr>
<tr class="separator:a66bd77a6c30d00ee1b9c2c297a8a5933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a4255052a36d9667f8db93ae079271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a35a4255052a36d9667f8db93ae079271">buildIndirectRead</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> ValueReg, <a class="el" href="classunsigned.html">unsigned</a> Address, <a class="el" href="classunsigned.html">unsigned</a> OffsetReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a35a4255052a36d9667f8db93ae079271"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register read.  <a href="#a35a4255052a36d9667f8db93ae079271">More...</a><br/></td></tr>
<tr class="separator:a35a4255052a36d9667f8db93ae079271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb29912c607d99a0dbc42453b3fdeadf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">getMaxAlusPerClause</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:abb29912c607d99a0dbc42453b3fdeadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c959d12d983263ee65720ec2004b030"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> DstReg, <a class="el" href="classunsigned.html">unsigned</a> Src0Reg, <a class="el" href="classunsigned.html">unsigned</a> Src1Reg=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a6c959d12d983263ee65720ec2004b030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9097347d4de52acbe81850951651e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">buildSlotOfVectorInstruction</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Slot, <a class="el" href="classunsigned.html">unsigned</a> DstReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a7d9097347d4de52acbe81850951651e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b65c4d557e278d52ff6e39616a6184"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg, uint64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ae4b65c4d557e278d52ff6e39616a6184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b82759fd1ec99710c0f148296c2fd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a91b82759fd1ec99710c0f148296c2fd8">buildMovInstr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a91b82759fd1ec99710c0f148296c2fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build a MOV instruction.  <a href="#a91b82759fd1ec99710c0f148296c2fd8">More...</a><br/></td></tr>
<tr class="separator:a91b82759fd1ec99710c0f148296c2fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1804b7629c6b7dfd42443e6e429dbc12"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a1804b7629c6b7dfd42443e6e429dbc12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of Op in the <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>.  <a href="#a1804b7629c6b7dfd42443e6e429dbc12">More...</a><br/></td></tr>
<tr class="separator:a1804b7629c6b7dfd42443e6e429dbc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af878de35e24d39ed75443c4e2be8aabd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af878de35e24d39ed75443c4e2be8aabd">getOperandIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:af878de35e24d39ed75443c4e2be8aabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of <code>Op</code> for the given Opcode.  <a href="#af878de35e24d39ed75443c4e2be8aabd">More...</a><br/></td></tr>
<tr class="separator:af878de35e24d39ed75443c4e2be8aabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31dcaab13280a54270c4ebb93d65383a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Op, int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a31dcaab13280a54270c4ebb93d65383a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for setting instruction flag values.  <a href="#a31dcaab13280a54270c4ebb93d65383a">More...</a><br/></td></tr>
<tr class="separator:a31dcaab13280a54270c4ebb93d65383a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ce59b75b4fc3e8d75d6ec2cfce1140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">hasFlagOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ab5ce59b75b4fc3e8d75d6ec2cfce1140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Operand, <a class="el" href="classunsigned.html">unsigned</a> Flag) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add one of the MO_FLAG* flags to the specified <code>Operand</code>.  <a href="#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">More...</a><br/></td></tr>
<tr class="separator:ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3f73606d1639b3c2c02b42af38b466"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">isFlagSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> Operand, <a class="el" href="classunsigned.html">unsigned</a> Flag) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a6b3f73606d1639b3c2c02b42af38b466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the specified <code>Flag</code> is set on this <code>Operand</code>.  <a href="#a6b3f73606d1639b3c2c02b42af38b466">More...</a><br/></td></tr>
<tr class="separator:a6b3f73606d1639b3c2c02b42af38b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4671f8263c7cec241186ad392534117e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> SrcIdx=0, <a class="el" href="classunsigned.html">unsigned</a> Flag=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a4671f8263c7cec241186ad392534117e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5609377ee9fdd461062a7f91de4c192"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Operand, <a class="el" href="classunsigned.html">unsigned</a> Flag) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ae5609377ee9fdd461062a7f91de4c192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the specified flag on the instruction.  <a href="#ae5609377ee9fdd461062a7f91de4c192">More...</a><br/></td></tr>
<tr class="separator:ae5609377ee9fdd461062a7f91de4c192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:a8e9d09d6940701c1245397a7ec28c2bc inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">AMDGPUInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr class="separator:a8e9d09d6940701c1245397a7ec28c2bc inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e4c55f861b4260efe0340e40475576 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;DstReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a06e4c55f861b4260efe0340e40475576 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f936d6577533f4e779b4c3a3d41026 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a50f936d6577533f4e779b4c3a3d41026 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c32a98a30ffc543c1400299f6c721 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">isLoadFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6e1c32a98a30ffc543c1400299f6c721 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454ba2c0d486f4e024a61ae85dc8cc92 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">hasLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a454ba2c0d486f4e024a61ae85dc8cc92 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07122fc4a7c80c85acfb78381944c48 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ad07122fc4a7c80c85acfb78381944c48 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80e25b498543ac8e3ba829b2c3f39a3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ae80e25b498543ac8e3ba829b2c3f39a3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414227bd606c05e0afbdff99c7075408 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a414227bd606c05e0afbdff99c7075408 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7786ac55ca5783c5be2120df402861c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac7786ac55ca5783c5be2120df402861c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b02ad94e9207b7ab5f4b31f97677f2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a12b02ad94e9207b7ab5f4b31f97677f2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9527d7f73ada64d93a1538f85515e7 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aba9527d7f73ada64d93a1538f85515e7 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee1c40e3baa101a2f61328998ee8306 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8ee1c40e3baa101a2f61328998ee8306 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3a2c4e0d9761fadeb987d4e723a0ea inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aeb3a2c4e0d9761fadeb987d4e723a0ea inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cbc052d92742c2b149cd5c40baf11d inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a31cbc052d92742c2b149cd5c40baf11d inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462449198eb0df562f219f841d29555e inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">canFoldMemoryOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;Ops) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a462449198eb0df562f219f841d29555e inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5f558727a6736f97d01a260bfe5071 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classbool.html">bool</a> UnfoldLoad, <a class="el" href="classbool.html">bool</a> UnfoldStore, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aec5f558727a6736f97d01a260bfe5071 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2176410e446d74db1f31213fb57989b9 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2176410e446d74db1f31213fb57989b9">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2176410e446d74db1f31213fb57989b9 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af714cbefd746aecf9d0ec8430c6551d8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">getOpcodeAfterMemoryUnfold</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> UnfoldLoad, <a class="el" href="classbool.html">bool</a> UnfoldStore, <a class="el" href="classunsigned.html">unsigned</a> *LoadRegIndex=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af714cbefd746aecf9d0ec8430c6551d8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63068a53aafda931c37ee51d51f81d41 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">enableClusterLoads</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a63068a53aafda931c37ee51d51f81d41 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64e9283a1a8c4e0bd6d4667a6d6022b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af64e9283a1a8c4e0bd6d4667a6d6022b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a2cafbf119f5f8b0cabc97854ef547 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a32a2cafbf119f5f8b0cabc97854ef547 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3344db365fa06517c4ab566b17067307 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3344db365fa06517c4ab566b17067307 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6185ff6912b2e3faa82fc0c3cdf5193f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6185ff6912b2e3faa82fc0c3cdf5193f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080afba11295993b7edf9ac0df9fdd72 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">SubsumesPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a080afba11295993b7edf9ac0df9fdd72 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1988e9e6385aa2257c9d1408f18d3190 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1988e9e6385aa2257c9d1408f18d3190 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7feb4a5ded1ea5b4f75d1a215b505906 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7feb4a5ded1ea5b4f75d1a215b505906 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b3d39274708e136795255edd05e14c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">isSafeToMoveRegClassDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad1b3d39274708e136795255edd05e14c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b692e8b0d9c8ba1c6360eac7b7498f8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5b692e8b0d9c8ba1c6360eac7b7498f8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79cd3ceb75195eaa8575901993057b2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ad79cd3ceb75195eaa8575901993057b2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6b4d11c9c327f04d503137853ae1da inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">pseudoToMCOpcode</a> (int Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a2e6b4d11c9c327f04d503137853ae1da inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a target-specific opcode if Opcode is a pseudo instruction. Return -1 if the target-specific opcode for the pseudo instruction does not exist. If Opcode is not a pseudo instruction, this is identity.  <a href="#a2e6b4d11c9c327f04d503137853ae1da">More...</a><br/></td></tr>
<tr class="separator:a2e6b4d11c9c327f04d503137853ae1da inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a> (uint16_t Opcode, <a class="el" href="classunsigned.html">unsigned</a> Channels) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels.  <a href="#a771052863e62bcef0be2aeac85173006">More...</a><br/></td></tr>
<tr class="separator:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:abe926cc13402d9340ebbb5854497e704 inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;Ops, int FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abe926cc13402d9340ebbb5854497e704 inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910dff06c386dace309ee26d05c21cab inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a910dff06c386dace309ee26d05c21cab">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a910dff06c386dace309ee26d05c21cab inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:a2f5ef31b17eb7e505fcaeb3a3cf45ac8 inherit pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a></td></tr>
<tr class="separator:a2f5ef31b17eb7e505fcaeb3a3cf45ac8 inherit pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00032">32</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"></a>ALU_VEC_012_SCL_210</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"></a>ALU_VEC_021_SCL_122</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"></a>ALU_VEC_120_SCL_212</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"></a>ALU_VEC_102_SCL_221</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"></a>ALU_VEC_201</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"></a>ALU_VEC_210</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00052">52</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a8df3e5fa9ff0bb771c8607a72cc69f5c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">R600InstrInfo::R600InstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>st</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00031">31</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="ab47bdd7d4e6c3fe1c04ad4c006f13ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::addFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add one of the MO_FLAG* flags to the specified <code>Operand</code>. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01407">1407</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01428">clearFlag()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01352">getFlagOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600Defines_8h_source.html#l00053">HAS_NATIVE_OPERANDS</a>, <a class="el" href="R600Defines_8h_source.html#l00023">MO_FLAG_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00020">MO_FLAG_MASK</a>, <a class="el" href="R600Defines_8h_source.html#l00022">MO_FLAG_NOT_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00024">NUM_MO_FLAGS</a>, and <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00786">InsertBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="a11a11f0b789f9003f403b2b530668e7d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::AnalyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00697">697</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineOperand_8h_source.html#l00586">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00691">isBranch()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00687">isJump()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00664">isPredicateSetter()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a6c959d12d983263ee65720ec2004b030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildDefaultInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src0Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src1Reg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>buildDefaultInstruction - This function returns a <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> with all the instruction modifiers initialized to their default values. You can use this function to avoid manually specifying each instruction modifier operand when building a new instruction.</p>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> with all the instruction modifiers initialized to their default values. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01185">1185</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, and <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01312">buildMovImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01322">buildMovInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01264">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00049">copyPhysReg()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a35a4255052a36d9667f8db93ae079271"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register read. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register read </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01147">1147</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a66bd77a6c30d00ee1b9c2c297a8a5933"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register write. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register write </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01115">1115</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ae4b65c4d557e278d52ff6e39616a6184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildMovImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01312">1312</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01185">buildDefaultInstruction()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01336">setImmOperand()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a91b82759fd1ec99710c0f148296c2fd8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildMovInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build a MOV instruction. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01322">1322</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01185">buildDefaultInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d9097347d4de52acbe81850951651e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildSlotOfVectorInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01264">1264</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01185">buildDefaultInstruction()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00112">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01238">getSlotedOps()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00080">Operands</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00040">llvm::AMDGPUSubtarget::R700</a>, <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01336">setImmOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>, and <a class="el" href="TargetLibraryInfo_8h_source.html#l00689">llvm::LibFunc::write</a>.</p>

</div>
</div>
<a class="anchor" id="ad3a72d91739cdb52828db3cecf906040"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::calculateIndirectAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>. </p>
<p>We model indirect addressing using a virtual address space that can be accesed with loads and stores. The "Indirect Address" is the memory address in this virtual address space that maps to the given <code>RegIndex</code> and <code>Channel</code>. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01104">1104</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>.</p>

</div>
</div>
<a class="anchor" id="a92f6df613d52302f1a53f4ff4881c64b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::canBeConsideredALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this <code>Opcode</code> represents an ALU instruction or an instruction that will be lowered in ExpandSpecialInstrs <a class="el" href="classllvm_1_1Pass.html">Pass</a>. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00163">163</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00133">isALUInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00122">isCubeOp()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00044">isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="ae5609377ee9fdd461062a7f91de4c192"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::clearFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the specified flag on the instruction. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01428">1428</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01352">getFlagOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600Defines_8h_source.html#l00053">HAS_NATIVE_OPERANDS</a>, <a class="el" href="R600Defines_8h_source.html#l00024">NUM_MO_FLAGS</a>, and <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01407">addFlag()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00832">RemoveBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="a599adc2398206c815a2c1fa0d2f458b3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00049">49</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01185">buildDefaultInstruction()</a>, <a class="el" href="Value_8cpp_source.html#l00285">contains()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00048">llvm::AMDGPURegisterInfo::getSubRegFromChannel()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, and <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::setIsKill()</a>.</p>

</div>
</div>
<a class="anchor" id="a74e6aef88dec63b3e87ab2a3fc6f9c78"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> * R600InstrInfo::CreateTargetScheduleState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00658">658</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00085">llvm::TargetSubtargetInfo::getInstrItineraryData()</a>.</p>

</div>
</div>
<a class="anchor" id="aa4ec3d27914ec6ec1495dcf58d66599e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::definesAddressRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00240">240</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01191">llvm::MachineInstr::findRegisterDefOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="a75c1bb389eb51dbe8bce7e6c97b763f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::DefinesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01000">1000</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00664">isPredicateSetter()</a>.</p>

</div>
</div>
<a class="anchor" id="ad3a34e6be8b800a187c3fd9f41a99520"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01060">1060</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00109">llvm::AMDGPUInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00057">llvm::R600RegisterInfo::getHWRegChan()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00061">llvm::R600RegisterInfo::getHWRegIndex()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

</div>
</div>
<a class="anchor" id="a0baaa57666a845a35e579bfa1c94aad9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::FindSwizzleForVectorSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SwzCandidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerate all possible Swizzle sequence to find one that can meet all read port requirements. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00515">515</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l00446">isLegalUpTo()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00496">NextPossibleSolution()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00552">fitsReadPortLimitations()</a>.</p>

</div>
</div>
<a class="anchor" id="adac9d699d7dcdfb4f5f92432cb7ac4b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::fitsConstReadLimitations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+. This function check if MI set in input meet this limitations </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00626">626</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Value_8cpp_source.html#l00285">contains()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00057">llvm::R600RegisterInfo::getHWRegChan()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00297">getSrcs()</a>, <a class="el" href="SmallSet_8h_source.html#l00069">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00133">isALUInstr()</a>, <a class="el" href="SmallSet_8h_source.html#l00048">llvm::SmallSet&lt; T, N, C &gt;::size()</a>, and <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l02053">FoldOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a725f268bb265a9d71d7303f9db46e9ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::fitsConstReadLimitations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Consts</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Same but using const index set instead of MI set. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00601">601</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9087763ca81614578fd3b20271a5f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::fitsReadPortLimitations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>PV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>BS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isLastAluTrans</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first (in lexical order) BankSwizzle affectation starting from the one already provided in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs that fits Read Port limitations in BS if available. Otherwise returns false and undefined content in BS. isLastAluTrans should be set if the last Alu of MIs will be executed on Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to apply to the last instruction. PV holds GPR to PV registers in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00552">552</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8h_source.html#l00053">ALU_VEC_012_SCL_210</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00054">ALU_VEC_021_SCL_122</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00056">ALU_VEC_102_SCL_221</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00055">ALU_VEC_120_SCL_212</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00515">FindSwizzleForVectorSlot()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00532">isConstCompatible()</a>.</p>

</div>
</div>
<a class="anchor" id="a4671f8263c7cec241186ad392534117e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; R600InstrInfo::getFlagOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcIdx</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">SrcIdx</td><td>The register source to set the flag on (e.g src0, src1, src2) </td></tr>
    <tr><td class="paramname">Flag</td><td>The flag being set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the operand containing the flags for this instruction. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01352">1352</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="R600Defines_8h_source.html#l00028">GET_FLAG_OPERAND_IDX</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, <a class="el" href="R600Defines_8h_source.html#l00053">HAS_NATIVE_OPERANDS</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="R600Defines_8h_source.html#l00019">MO_FLAG_ABS</a>, <a class="el" href="R600Defines_8h_source.html#l00017">MO_FLAG_CLAMP</a>, <a class="el" href="R600Defines_8h_source.html#l00023">MO_FLAG_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00020">MO_FLAG_MASK</a>, <a class="el" href="R600Defines_8h_source.html#l00018">MO_FLAG_NEG</a>, <a class="el" href="R600Defines_8h_source.html#l00022">MO_FLAG_NOT_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00037">R600_InstFlag::OP3</a>, and <a class="el" href="TargetLibraryInfo_8h_source.html#l00689">llvm::LibFunc::write</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01407">addFlag()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01428">clearFlag()</a>.</p>

</div>
</div>
<a class="anchor" id="ad1ea0336c94444719e319d463fe9e40d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * R600InstrInfo::getIndirectAddrRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class to be used for loading and storing values from an "Indirect Address" . </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01111">1111</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af973bb087e13f62becdffac8956ab912"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> int R600InstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01052">1052</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a3dfe6de3f804ee4777d9015e9ecf4fd6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::R600InstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00206">206</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb29912c607d99a0dbc42453b3fdeadf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::getMaxAlusPerClause </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01181">1181</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00026">llvm::R600SchedStrategy::initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a1804b7629c6b7dfd42443e6e429dbc12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the index of Op in the <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>
<dl class="section return"><dt>Returns</dt><dd>-1 if the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">1328</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01264">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00049">copyPhysReg()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00552">fitsReadPortLimitations()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l02053">FoldOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01352">getFlagOp()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00272">getSelIdx()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00260">getSrcIdx()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00297">getSrcs()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00155">isLDSNoRetInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00159">isLDSRetInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01014">PredicateInstruction()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01336">setImmOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="af878de35e24d39ed75443c4e2be8aabd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the index of <code>Op</code> for the given Opcode. </p>
<dl class="section return"><dt>Returns</dt><dd>-1 if the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01332">1332</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="a073457264b2606a30709c332e1cc0014"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> int R600InstrInfo::getPredicationCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01048">1048</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a9cb7643a62153d0049c0f9da6a5b3e2e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp; R600InstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00036">36</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00578">llvm::R600TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a1cf472c1334619a363dfcb9f377649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getSelIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The operand Index for the Sel operand given an index to one of the instruction's src operands. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00272">272</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00271">SRC_SEL_ROWS</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l02053">FoldOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a5415539cc75acfd63a95de2707ce2b55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getSrcIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The operand index for the given source number. Legal values for SrcNum are 0, 1, and 2. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00260">260</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="af6055deb7ab8c9eb563d8b3ea3220c4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt; R600InstrInfo::getSrcs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>a pair for each src of an ALU instructions. The first member of a pair is the register id. If register is ALU_CONST, second member is SEL. If register is ALU_LITERAL, second member is IMM. Otherwise, second member value is undefined. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00297">297</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00626">fitsConstReadLimitations()</a>.</p>

</div>
</div>
<a class="anchor" id="ab5ce59b75b4fc3e8d75d6ec2cfce1140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::hasFlagOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this instruction has an operand for storing target flags. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01348">1348</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00028">GET_FLAG_OPERAND_IDX</a>, and <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="ae980cc9f29a054fbb25fa7f115c007c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::hasInstrModifiers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00139">139</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00041">R600_InstFlag::OP1</a>, <a class="el" href="R600Defines_8h_source.html#l00042">R600_InstFlag::OP2</a>, and <a class="el" href="R600Defines_8h_source.html#l00037">R600_InstFlag::OP3</a>.</p>

</div>
</div>
<a class="anchor" id="a73d88db130c46f5dc88c3ec0e141fb4f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::InsertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00786">786</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01407">addFlag()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00674">findFirstPredicateSetterFrom()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00775">FindLastAluClause()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="R600Defines_8h_source.html#l00021">MO_FLAG_PUSH</a>, and <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>.</p>

</div>
</div>
<a class="anchor" id="af84cb86f767529ac5d4123e1ca51cffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isALUInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this <code>Opcode</code> represents an ALU instruction. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00133">133</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00045">R600_InstFlag::ALU_INST</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00163">canBeConsideredALU()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00626">fitsConstReadLimitations()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00244">readsLDSSrcReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a75f287b5a8a0375ca8a96ebfee2dd90c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isCubeOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00122">122</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00163">canBeConsideredALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a77846ac8ec94d5174217aa30016bf1b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isExport </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00199">199</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00048">R600_InstFlag::IS_EXPORT</a>.</p>

</div>
</div>
<a class="anchor" id="a6b3f73606d1639b3c2c02b42af38b466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::R600InstrInfo::isFlagSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if the specified <code>Flag</code> is set on this <code>Operand</code>. </p>

</div>
</div>
<a class="anchor" id="a567a6676662ac8d89a37818491f96f3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isLDSInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00147">147</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00046">R600_InstFlag::LDS_1A</a>, <a class="el" href="R600Defines_8h_source.html#l00047">R600_InstFlag::LDS_1A1D</a>, and <a class="el" href="R600Defines_8h_source.html#l00049">R600_InstFlag::LDS_1A2D</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00155">isLDSNoRetInstr()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00159">isLDSRetInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b39400c798e317e9525d46fc8221012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isLDSNoRetInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00155">155</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00147">isLDSInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="aff4929f96b07058beefbcb3097a7da7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isLDSRetInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00159">159</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00147">isLDSInstr()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a50503e8c79cfae86f42c25b30c4dee2d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isLegalToSplitMBBAt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>MBBI</code> can be moved into a new basic. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00084">84</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00078">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a5b9275f43c09965817c3a9645852c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::isLegalUpTo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Swz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group while meeting read port limitations given a Swz swizzle sequence. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00446">446</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8h_source.html#l00053">ALU_VEC_012_SCL_210</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00054">ALU_VEC_021_SCL_122</a>, <a class="el" href="R600Defines_8h_source.html#l00060">GET_REG_INDEX</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00419">getTransSwizzle()</a>, <a class="el" href="Intrinsics_8h_source.html#l01349">llvm::Intrinsic::memset</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00390">Swizzle()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00515">FindSwizzleForVectorSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b44e7526ae3bf9c756cdc388c8474cb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00095">95</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a1fc6641e5ec1428e507a60f29afb6fae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isPlaceHolderOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00110">110</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="NVPTXISelLowering_8h_source.html#l00048">llvm::NVPTXISD::RETURN</a>.</p>

</div>
</div>
<a class="anchor" id="a12ce0ba98614a925e235867c5daa8704"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00906">906</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00257">llvm::AMDGPUInstrInfo::isPredicable()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00044">isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="a5a4273e17ec0b03bb17b17bb60ec0088"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00890">890</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01220">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a93d0aac43e6315310b2779dfc6543fbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCyles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00951">951</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aab64e19bf919ca3df834bb25aa45f1f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCyles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00932">932</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="afa61e4b1f587f663e79526dc5e0cae62"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00940">940</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a508277c4ff138f71ec87b10f00063586"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00959">959</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a520bbb1242cd198cb0e5b3d157870f32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isReductionOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00118">118</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af5ecb6a9739febf2aaaaa4eb2d13f9cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isTransOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00181">181</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00120">llvm::AMDGPUSubtarget::hasCaymanISA()</a>, and <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00187">isTransOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="ac73525c8fa86113a1eaec4162167fe48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isTransOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00187">187</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00181">isTransOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="a53dddf32a33d6570134a6864e4add034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isTrig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00040">40</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600Defines_8h_source.html#l00036">R600_InstFlag::TRIG</a>.</p>

</div>
</div>
<a class="anchor" id="a74f5793375f2d6bd33bd6ebfc4ca2eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector instructions are instructions that must fill all instruction slots within an instruction group. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600Defines_8h_source.html#l00038">R600_InstFlag::VECTOR</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00163">canBeConsideredALU()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00906">isPredicable()</a>.</p>

</div>
</div>
<a class="anchor" id="a57f33975d02029c2b80eaabde0ca0651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isVectorOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00191">191</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00195">isVectorOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="a06e2e4717324b4ae879cc266a87925a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isVectorOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00191">isVectorOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="a62318be18f9fc4ffb5247c9bae6befb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::mustBeLastInClause </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00226">226</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ae2be91ea09daa93728a3e0a28802655d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01014">1014</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01220">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00460">getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="adbb7558feda98e76dc116e0bf4a26222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::readsLDSSrcReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00244">244</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Value_8cpp_source.html#l00285">contains()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00133">isALUInstr()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00303">llvm::MachineInstr::operands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00304">llvm::MachineInstr::operands_end()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa24defe09b79b2f25819db5be6195af"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::RemoveBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00832">832</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01428">clearFlag()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00674">findFirstPredicateSetterFrom()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00775">FindLastAluClause()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="R600Defines_8h_source.html#l00021">MO_FLAG_PUSH</a>.</p>

</div>
</div>
<a class="anchor" id="a60dbe072b2564dd885c0273a1ddae5c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::reserveIndirectRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>Reserved</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserve the registers that may be accesed using indirect addressing. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01083">1083</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00067">llvm::TargetSubtargetInfo::getFrameLowering()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00276">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00311">llvm::AMDGPUInstrInfo::getIndirectIndexEnd()</a>, <a class="el" href="AMDGPUFrameLowering_8cpp_source.html#l00027">llvm::AMDGPUFrameLowering::getStackWidth()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, and <a class="el" href="BitVector_8h_source.html#l00235">llvm::BitVector::set()</a>.</p>

<p>Referenced by <a class="el" href="R600RegisterInfo_8cpp_source.html#l00027">llvm::R600RegisterInfo::getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d77580c3fd8844988d1ffcb47751122"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::ReverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00966">966</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00031">OPCODE_IS_NOT_ZERO</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00029">OPCODE_IS_NOT_ZERO_INT</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00030">OPCODE_IS_ZERO</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00028">OPCODE_IS_ZERO_INT</a>, <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a31dcaab13280a54270c4ebb93d65383a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::setImmOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Helper function for setting instruction flag values. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01336">1336</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01328">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01312">buildMovImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01264">buildSlotOfVectorInstruction()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="aa3673bcdf9adf0dbcb4c213947393967"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01007">1007</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a6b2205f736365a9d76695a91376b7ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesAddressRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00236">236</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01138">llvm::MachineInstr::findRegisterUseOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="a343c9f04399965fa729dc486f772abba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesTextureCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00214">214</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00104">llvm::AMDGPUSubtarget::hasVertexCache()</a>, <a class="el" href="R600Defines_8h_source.html#l00063">IS_TEX</a>, <a class="el" href="R600Defines_8h_source.html#l00062">IS_VTX</a>, and <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00218">usesTextureCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a16f2739df0a4f591637df744371aa4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesTextureCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00218">218</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPU_8h_source.html#l00097">ShaderType::COMPUTE</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00036">llvm::AMDGPUMachineFunction::getShaderType()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00214">usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00203">usesVertexCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a46661663b36c2b24c3ade17a417714a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesVertexCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00203">203</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00104">llvm::AMDGPUSubtarget::hasVertexCache()</a>, <a class="el" href="R600Defines_8h_source.html#l00062">IS_VTX</a>, and <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00218">usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00207">usesVertexCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a0bc3ea57a381540e109688f135d2dfe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesVertexCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00207">207</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPU_8h_source.html#l00097">ShaderType::COMPUTE</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00036">llvm::AMDGPUMachineFunction::getShaderType()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00203">usesVertexCache()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a></li>
<li><a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:50 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
