# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work sumaPuntoFlotante -2002  $dsn/src/Entrada32b.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/Users/Rv_Ru/OneDrive/Documentos/UTM/7mo Semestre/Arquitectura/Practicas/sumaPuntoFlotante/src/Entrada32b.vhd
# Compile Entity "Entrada32b"
# Compile Architecture "Entrada32b" of Entity "Entrada32b"
# Top-level unit(s) detected:
# Entity => Entrada32b
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work sumaPuntoFlotante -2002  $dsn/src/Entrada32b.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/Users/Rv_Ru/OneDrive/Documentos/UTM/7mo Semestre/Arquitectura/Practicas/sumaPuntoFlotante/src/Entrada32b.vhd
# Compile Entity "Entrada32b"
# Compile Architecture "Entrada32b" of Entity "Entrada32b"
# Error: COMP96_0367: Entrada32b.vhd : (44, 13): Improper array length (23). Expected length is 24.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work sumaPuntoFlotante -2002  $dsn/src/Entrada32b.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/Users/Rv_Ru/OneDrive/Documentos/UTM/7mo Semestre/Arquitectura/Practicas/sumaPuntoFlotante/src/Entrada32b.vhd
# Compile Entity "Entrada32b"
# Compile Architecture "Entrada32b" of Entity "Entrada32b"
# Error: COMP96_0367: Entrada32b.vhd : (44, 13): Improper array length (23). Expected length is 24.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work sumaPuntoFlotante -2002  $dsn/src/Entrada32b.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/Users/Rv_Ru/OneDrive/Documentos/UTM/7mo Semestre/Arquitectura/Practicas/sumaPuntoFlotante/src/Entrada32b.vhd
# Compile Entity "Entrada32b"
# Compile Architecture "Entrada32b" of Entity "Entrada32b"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# BDE: Implementation has been created and attached to instance "U1" of fub "Fub1 (Fub1)" from library "sumaPuntoFlotante".
# BDE: Warning: Source file: "C:/Users/Rv_Ru/OneDrive/Documentos/UTM/7mo Semestre/Arquitectura/Practicas/sumaPuntoFlotante/src/Entrada32b.vhd" does not implement architecture "Entrada32". Attaching to an existing architecture "Entrada32b".
# BDE: Instance "U1" of fub "Fub1 (Fub1)" has been attached to unit "Entrada32b (Entrada32b)" from library "sumaPuntoFlotante".
# BDE: 32bits: Updating instances of symbol "Entrada32b" from library "sumaPuntoFlotante" (U1)
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
acom -O3 -e 100 -work sumaPuntoFlotante -2002  $dsn/src/SumaPuntoFlotante.bde
# DRC: Checking file "c:/Users/Rv_Ru/OneDrive/Documentos/UTM/7mo Semestre/Arquitectura/Practicas/sumaPuntoFlotante/src/SumaPuntoFlotante.bde".
# DRC: Warning: SumaPuntoFlotante.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Users\Rv_Ru\OneDrive\Documentos\UTM\7mo Semestre\Arquitectura\Practicas\sumaPuntoFlotante\compile\SumaPuntoFlotante.vhd from c:\Users\Rv_Ru\OneDrive\Documentos\UTM\7mo Semestre\Arquitectura\Practicas\sumaPuntoFlotante\src\SumaPuntoFlotante.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/SumaPuntoFlotante.vhd
# Compile Entity "SumaPuntoFlotante"
# Compile Architecture "SumaPuntoFlotante" of Entity "SumaPuntoFlotante"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
acom -O3 -e 100 -work sumaPuntoFlotante -2002  $dsn/src/Entrada32b.vhd $dsn/src/SumaPuntoFlotante.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/Users/Rv_Ru/OneDrive/Documentos/UTM/7mo Semestre/Arquitectura/Practicas/sumaPuntoFlotante/src/Entrada32b.vhd
# Compile Entity "Entrada32b"
# Compile Architecture "Entrada32b" of Entity "Entrada32b"
# File: ./../compile/SumaPuntoFlotante.vhd
# Compile Entity "SumaPuntoFlotante"
# Compile Architecture "SumaPuntoFlotante" of Entity "SumaPuntoFlotante"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
asim -O5 +access +r +m+SumaPuntoFlotante SumaPuntoFlotante SumaPuntoFlotante
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=427 elab2=4959 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\Rv_Ru\OneDrive\Documentos\UTM\7mo Semestre\Arquitectura\Practicas\sumaPuntoFlotante\src\wave.asdb
#  08:40, martes, 25 de octubre de 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/Users/Rv_Ru/OneDrive/Documentos/UTM/7mo Semestre/Arquitectura/Practicas/sumaPuntoFlotante/src/wave.asdb'.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
# Waveform file 'c:/Users/Rv_Ru/OneDrive/Documentos/UTM/7moSemestre/Arquitectura/Practicas/sumaPuntoFlotante/src/Waveform.awc' connected to 'c:/Users/Rv_Ru/OneDrive/Documentos/UTM/7moSemestre/Arquitectura/Practicas/sumaPuntoFlotante/src/Waveform.asdb'.
# Adding file c:\Users\Rv_Ru\OneDrive\Documentos\UTM\7moSemestre\Arquitectura\Practicas\sumaPuntoFlotante\src\Waveform.asdb ... Done
# Adding file c:\Users\Rv_Ru\OneDrive\Documentos\UTM\7moSemestre\Arquitectura\Practicas\sumaPuntoFlotante\src\Waveform.awc ... Done
# Breakpoint set on signal "/SumaPuntoFlotante/A".
asim -O5 +access +r +m+SumaPuntoFlotante SumaPuntoFlotante SumaPuntoFlotante
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=427 elab2=4959 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\Rv_Ru\OneDrive\Documentos\UTM\7mo Semestre\Arquitectura\Practicas\sumaPuntoFlotante\src\wave.asdb
#  08:43, martes, 25 de octubre de 2022
#  Simulation has been initialized
# Breakpoint set on signal "/SumaPuntoFlotante/A".
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Adding file c:\Users\Rv_Ru\OneDrive\Documentos\UTM\7moSemestre\Arquitectura\Practicas\sumaPuntoFlotante\src\Waveform.awc ... Done
endsim
# VSIM: Simulation has finished.
