Analysis & Synthesis report for device
Fri Sep 17 16:45:18 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize
 11. State Machine - |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_next
 12. State Machine - |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_state
 13. State Machine - |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_next
 14. State Machine - |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 22. Source assignments for qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 23. Source assignments for qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0
 24. Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 25. Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 28. Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 34. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 36. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 37. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 38. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_004
 39. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_005
 40. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_006
 41. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_007
 42. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_008
 43. Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_009
 44. Source assignments for qsys:qsys_unit|altera_reset_controller:rst_controller
 45. Source assignments for qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo
 48. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo
 49. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a
 50. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b
 52. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 54. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram
 55. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 57. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 58. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 59. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 60. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy
 61. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 62. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 63. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 64. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 65. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator
 66. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 67. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 68. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator
 69. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 70. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator
 71. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator
 72. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
 73. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
 74. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
 75. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 76. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 79. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent
 82. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
 85. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
 88. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 89. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent
 92. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 95. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent
 98. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent
101. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
104. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_003|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_005:router_005|qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_006|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_007|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_008|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_009|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_010|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_011|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
119. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
120. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
123. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
124. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
125. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
126. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter
129. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter
131. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
132. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
133. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
134. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003
135. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
136. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
137. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
138. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
139. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
140. Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
141. Parameter Settings for User Entity Instance: qsys:qsys_unit|altera_reset_controller:rst_controller
142. Parameter Settings for User Entity Instance: qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
143. Parameter Settings for User Entity Instance: qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
144. Parameter Settings for User Entity Instance: disp_7_seg:disp_7_seg_unit|divider:div
145. Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div0
146. Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod0
147. Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod1
148. Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div2
149. Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod2
150. Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div1
151. scfifo Parameter Settings by Entity Instance
152. altsyncram Parameter Settings by Entity Instance
153. Port Connectivity Checks: "qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
154. Port Connectivity Checks: "qsys:qsys_unit|altera_reset_controller:rst_controller"
155. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"
156. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
157. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"
158. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
159. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
160. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
161. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_005:router_005|qsys_mm_interconnect_0_router_005_default_decode:the_default_decode"
162. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode"
163. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
164. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
165. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode"
166. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
167. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
168. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo"
169. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent"
170. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo"
171. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent"
172. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
173. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
174. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo"
175. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent"
176. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
177. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
178. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
179. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
180. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
181. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo"
182. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent"
183. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
184. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
185. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
186. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
187. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
188. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
189. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
190. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator"
191. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator"
192. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
193. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
194. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
195. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
196. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator"
197. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
198. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
199. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
200. Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
201. Port Connectivity Checks: "qsys:qsys_unit|qsys_spi_0:spi_0"
202. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy"
203. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
204. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
205. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_pib:the_qsys_nios2_qsys_0_cpu_nios2_oci_pib"
206. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo|qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc"
207. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_dtrace|qsys_nios2_qsys_0_cpu_nios2_oci_td_mode:qsys_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode"
208. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_itrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_itrace"
209. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk"
210. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_xbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_xbrk"
211. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug"
212. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci"
213. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_test_bench:the_qsys_nios2_qsys_0_cpu_test_bench"
214. Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0"
215. Port Connectivity Checks: "qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module"
216. Port Connectivity Checks: "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic"
217. Port Connectivity Checks: "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0"
218. Port Connectivity Checks: "qsys:qsys_unit"
219. Post-Synthesis Netlist Statistics for Top Partition
220. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
221. Elapsed Time Per Partition
222. Analysis & Synthesis Messages
223. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 17 16:45:18 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; device                                      ;
; Top-level Entity Name              ; device                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,067                                       ;
;     Total combinational functions  ; 3,420                                       ;
;     Dedicated logic registers      ; 1,968                                       ;
; Total registers                    ; 1968                                        ;
; Total pins                         ; 85                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,264                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; device             ; device             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; vhdl/device.vhd                                                                                                             ; yes             ; User VHDL File                               ; /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd                                                                       ;             ;
; vhdl/7Seg/multiplexer.vhd                                                                                                   ; yes             ; User VHDL File                               ; /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/multiplexer.vhd                                                             ;             ;
; vhdl/7Seg/divider.vhd                                                                                                       ; yes             ; User VHDL File                               ; /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/divider.vhd                                                                 ;             ;
; vhdl/7Seg/disp_7_seg.vhd                                                                                                    ; yes             ; User VHDL File                               ; /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd                                                              ;             ;
; vhdl/7Seg/digit.vhd                                                                                                         ; yes             ; User VHDL File                               ; /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/digit.vhd                                                                   ;             ;
; vhdl/7Seg/bin_to_bcd.vhd                                                                                                    ; yes             ; User VHDL File                               ; /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd                                                              ;             ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v                                                                     ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v                                         ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv                                     ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv                                  ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv                             ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_master_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_master_agent.sv                                   ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_master_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_master_translator.sv                              ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv                                    ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_translator.sv                               ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv                                  ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_controller.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_controller.v                                       ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_synchronizer.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_synchronizer.v                                     ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_irq_mapper.sv                                              ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v                                              ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v                                        ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v                      ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v                  ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv                             ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv                         ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv                               ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv                           ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv                                ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv                            ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv                            ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv                            ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv                            ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv                             ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv                               ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv                           ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v                                   ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0.v                                             ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v                                         ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_sysclk.v                      ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_tck.v                         ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v                     ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_test_bench.v                              ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_0.v                                                    ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_1.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_1.v                                                    ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_2.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_2.v                                                    ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_spi_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_spi_0.v                                                    ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_sysid_qsys_0.v                                             ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_0.v                                                  ; qsys        ;
; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_1.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_1.v                                                  ; qsys        ;
; scfifo.tdf                                                                                                                  ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                ;             ;
; a_regfifo.inc                                                                                                               ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                             ;             ;
; a_dpfifo.inc                                                                                                                ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                              ;             ;
; a_i2fifo.inc                                                                                                                ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                              ;             ;
; a_fffifo.inc                                                                                                                ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                              ;             ;
; a_f2fifo.inc                                                                                                                ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                              ;             ;
; aglobal201.inc                                                                                                              ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                            ;             ;
; db/scfifo_jr21.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/scfifo_jr21.tdf                                                                    ;             ;
; db/a_dpfifo_l011.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/a_dpfifo_l011.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_do7.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/cntr_do7.tdf                                                                       ;             ;
; db/altsyncram_nio1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/altsyncram_nio1.tdf                                                                ;             ;
; db/cntr_1ob.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/cntr_1ob.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                         ;             ;
; altsyncram.tdf                                                                                                              ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;             ;
; stratix_ram_block.inc                                                                                                       ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;             ;
; lpm_mux.inc                                                                                                                 ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;             ;
; lpm_decode.inc                                                                                                              ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;             ;
; a_rdenreg.inc                                                                                                               ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;             ;
; altrom.inc                                                                                                                  ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                ;             ;
; altram.inc                                                                                                                  ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                ;             ;
; altdpram.inc                                                                                                                ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                              ;             ;
; db/altsyncram_6mc1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/altsyncram_6mc1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                                                                   ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                 ;             ;
; db/altsyncram_ac71.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/altsyncram_ac71.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                                    ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                  ;             ;
; sld_hub.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                               ; altera_sld  ;
; db/ip/sld841b482d/alt_sld_fab.v                                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                          ; yes             ; Encrypted Auto-Found VHDL File               ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                            ; yes             ; Encrypted Megafunction                       ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;             ;
; sld_rom_sr.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;             ;
; lpm_divide.tdf                                                                                                              ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                            ;             ;
; abs_divider.inc                                                                                                             ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                           ;             ;
; sign_div_unsign.inc                                                                                                         ; yes             ; Megafunction                                 ; /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                       ;             ;
; db/lpm_divide_bkm.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_bkm.tdf                                                                 ;             ;
; db/sign_div_unsign_3nh.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_3nh.tdf                                                            ;             ;
; db/alt_u_div_q9f.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_q9f.tdf                                                                  ;             ;
; db/add_sub_7pc.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/add_sub_7pc.tdf                                                                    ;             ;
; db/add_sub_8pc.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/add_sub_8pc.tdf                                                                    ;             ;
; db/lpm_divide_gcm.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_gcm.tdf                                                                 ;             ;
; db/sign_div_unsign_5nh.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_5nh.tdf                                                            ;             ;
; db/alt_u_div_u9f.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_u9f.tdf                                                                  ;             ;
; db/lpm_divide_uim.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_uim.tdf                                                                 ;             ;
; db/sign_div_unsign_mlh.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_mlh.tdf                                                            ;             ;
; db/alt_u_div_07f.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_07f.tdf                                                                  ;             ;
; db/lpm_divide_1jm.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_1jm.tdf                                                                 ;             ;
; db/sign_div_unsign_plh.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_plh.tdf                                                            ;             ;
; db/alt_u_div_67f.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_67f.tdf                                                                  ;             ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,067       ;
;                                             ;             ;
; Total combinational functions               ; 3420        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1629        ;
;     -- 3 input functions                    ; 968         ;
;     -- <=2 input functions                  ; 823         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2987        ;
;     -- arithmetic mode                      ; 433         ;
;                                             ;             ;
; Total registers                             ; 1968        ;
;     -- Dedicated logic registers            ; 1968        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 85          ;
; Total memory bits                           ; 11264       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1897        ;
; Total fan-out                               ; 19530       ;
; Average fan-out                             ; 3.43        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |device                                                                                                                                 ; 3420 (0)            ; 1968 (0)                  ; 11264       ; 0            ; 0       ; 0         ; 85   ; 0            ; |device                                                                                                                                                                                                                                                                                                                                                                                ; device                                         ; work         ;
;    |disp_7_seg:disp_7_seg_unit|                                                                                                         ; 831 (0)             ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit                                                                                                                                                                                                                                                                                                                                                     ; disp_7_seg                                     ; work         ;
;       |bin_to_bcd:bin2bcd|                                                                                                              ; 747 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd                                                                                                                                                                                                                                                                                                                                  ; bin_to_bcd                                     ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                     ; work         ;
;             |lpm_divide_bkm:auto_generated|                                                                                             ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div0|lpm_divide_bkm:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_bkm                                 ; work         ;
;                |sign_div_unsign_3nh:divider|                                                                                            ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_3nh                            ; work         ;
;                   |alt_u_div_q9f:divider|                                                                                               ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider                                                                                                                                                                                                                                  ; alt_u_div_q9f                                  ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                     ; work         ;
;             |lpm_divide_1jm:auto_generated|                                                                                             ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div1|lpm_divide_1jm:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_1jm                                 ; work         ;
;                |sign_div_unsign_plh:divider|                                                                                            ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                            ; work         ;
;                   |alt_u_div_67f:divider|                                                                                               ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                                                                                                                                                                                                                                  ; alt_u_div_67f                                  ; work         ;
;          |lpm_divide:Div2|                                                                                                              ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                     ; work         ;
;             |lpm_divide_uim:auto_generated|                                                                                             ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div2|lpm_divide_uim:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_uim                                 ; work         ;
;                |sign_div_unsign_mlh:divider|                                                                                            ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_mlh                            ; work         ;
;                   |alt_u_div_07f:divider|                                                                                               ; 116 (116)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                  ; alt_u_div_07f                                  ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                     ; work         ;
;             |lpm_divide_gcm:auto_generated|                                                                                             ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod0|lpm_divide_gcm:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_gcm                                 ; work         ;
;                |sign_div_unsign_5nh:divider|                                                                                            ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_5nh                            ; work         ;
;                   |alt_u_div_u9f:divider|                                                                                               ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                                                                                                                                                                                                  ; alt_u_div_u9f                                  ; work         ;
;          |lpm_divide:Mod1|                                                                                                              ; 165 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                     ; work         ;
;             |lpm_divide_gcm:auto_generated|                                                                                             ; 165 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod1|lpm_divide_gcm:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_gcm                                 ; work         ;
;                |sign_div_unsign_5nh:divider|                                                                                            ; 165 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod1|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_5nh                            ; work         ;
;                   |alt_u_div_u9f:divider|                                                                                               ; 165 (165)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod1|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                                                                                                                                                                                                  ; alt_u_div_u9f                                  ; work         ;
;          |lpm_divide:Mod2|                                                                                                              ; 195 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                     ; work         ;
;             |lpm_divide_gcm:auto_generated|                                                                                             ; 195 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod2|lpm_divide_gcm:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_gcm                                 ; work         ;
;                |sign_div_unsign_5nh:divider|                                                                                            ; 195 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_5nh                            ; work         ;
;                   |alt_u_div_u9f:divider|                                                                                               ; 195 (195)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                                                                                                                                                                                                  ; alt_u_div_u9f                                  ; work         ;
;       |digit:digit_1|                                                                                                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|digit:digit_1                                                                                                                                                                                                                                                                                                                                       ; digit                                          ; work         ;
;       |digit:digit_2|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|digit:digit_2                                                                                                                                                                                                                                                                                                                                       ; digit                                          ; work         ;
;       |digit:digit_3|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|digit:digit_3                                                                                                                                                                                                                                                                                                                                       ; digit                                          ; work         ;
;       |digit:digit_4|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|digit:digit_4                                                                                                                                                                                                                                                                                                                                       ; digit                                          ; work         ;
;       |divider:div|                                                                                                                     ; 24 (24)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|divider:div                                                                                                                                                                                                                                                                                                                                         ; divider                                        ; work         ;
;       |multiplexer:mult|                                                                                                                ; 29 (29)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|disp_7_seg:disp_7_seg_unit|multiplexer:mult                                                                                                                                                                                                                                                                                                                                    ; multiplexer                                    ; work         ;
;    |qsys:qsys_unit|                                                                                                                     ; 2441 (0)            ; 1856 (0)                  ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit                                                                                                                                                                                                                                                                                                                                                                 ; qsys                                           ; qsys         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; qsys         ;
;       |qsys_jtag_uart_0:jtag_uart_0|                                                                                                    ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                    ; qsys_jtag_uart_0                               ; qsys         ;
;          |alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|                                                                         ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                              ; work         ;
;          |qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|                                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                            ; qsys_jtag_uart_0_scfifo_r                      ; qsys         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                               ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                    ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                               ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                       ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                  ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                       ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                         ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                               ; cntr_1ob                                       ; work         ;
;          |qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|                                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                            ; qsys_jtag_uart_0_scfifo_w                      ; qsys         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                               ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                    ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                               ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                       ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                  ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                       ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                         ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                               ; cntr_1ob                                       ; work         ;
;       |qsys_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 646 (0)             ; 488 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                        ; qsys_mm_interconnect_0                         ; qsys         ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                             ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                               ; 67 (67)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                                ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|                                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                          ; qsys         ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                     ; qsys         ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                ; qsys         ;
;          |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                             ; altera_merlin_master_translator                ; qsys         ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                    ; 16 (8)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                      ; qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor               ; qsys         ;
;          |altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                      ; qsys         ;
;          |altera_merlin_slave_agent:pio_1_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                      ; qsys         ;
;          |altera_merlin_slave_agent:pio_2_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                      ; qsys         ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                      ; qsys         ;
;          |altera_merlin_slave_agent:timer_1_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                      ; qsys         ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                 ; qsys         ;
;          |altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; qsys         ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 5 (5)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                 ; qsys         ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                                                                           ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                 ; qsys         ;
;          |altera_merlin_slave_translator:pio_2_s1_translator|                                                                           ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                 ; qsys         ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                 ; qsys         ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                 ; qsys         ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                 ; qsys         ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                 ; qsys         ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                                      ; 43 (43)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                    ; qsys         ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                    ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                             ; qsys_mm_interconnect_0_cmd_demux               ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                     ; qsys_mm_interconnect_0_cmd_demux_001           ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                     ; qsys_mm_interconnect_0_cmd_demux_001           ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                     ; qsys_mm_interconnect_0_cmd_demux_001           ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                               ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                         ; qsys_mm_interconnect_0_cmd_mux_002             ; qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; qsys         ;
;          |qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                               ; 51 (47)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                         ; qsys_mm_interconnect_0_cmd_mux_002             ; qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; qsys         ;
;          |qsys_mm_interconnect_0_router:router|                                                                                         ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                   ; qsys_mm_interconnect_0_router                  ; qsys         ;
;          |qsys_mm_interconnect_0_router_001:router_001|                                                                                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                           ; qsys_mm_interconnect_0_router_001              ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 130 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                 ; qsys_mm_interconnect_0_rsp_mux                 ; qsys         ;
;          |qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                         ; qsys_mm_interconnect_0_rsp_mux_001             ; qsys         ;
;       |qsys_new_sdram_controller_0:new_sdram_controller_0|                                                                              ; 258 (207)           ; 236 (150)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                              ; qsys_new_sdram_controller_0                    ; qsys         ;
;          |qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module|                            ; 51 (51)             ; 86 (86)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                            ; qsys_new_sdram_controller_0_input_efifo_module ; qsys         ;
;       |qsys_nios2_qsys_0:nios2_qsys_0|                                                                                                  ; 980 (0)             ; 597 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                  ; qsys_nios2_qsys_0                              ; qsys         ;
;          |qsys_nios2_qsys_0_cpu:cpu|                                                                                                    ; 980 (680)           ; 597 (325)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu                                                                                                                                                                                                                                                                                                        ; qsys_nios2_qsys_0_cpu                          ; qsys         ;
;             |qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|                                                       ; 300 (41)            ; 272 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci                                                                                                                                                                                                                                    ; qsys_nios2_qsys_0_cpu_nios2_oci                ; qsys         ;
;                |qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|                                ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper                                                                                                                                            ; qsys_nios2_qsys_0_cpu_debug_slave_wrapper      ; qsys         ;
;                   |qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|                               ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk                                                      ; qsys_nios2_qsys_0_cpu_debug_slave_sysclk       ; qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|                                     ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck                                                            ; qsys_nios2_qsys_0_cpu_debug_slave_tck          ; qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy|                                                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                         ; work         ;
;                |qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|                                      ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg                                                                                                                                                  ; qsys_nios2_qsys_0_cpu_nios2_avalon_reg         ; qsys         ;
;                |qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break|                                        ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break                                                                                                                                                    ; qsys_nios2_qsys_0_cpu_nios2_oci_break          ; qsys         ;
;                |qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|                                        ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug                                                                                                                                                    ; qsys_nios2_qsys_0_cpu_nios2_oci_debug          ; qsys         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                        ; work         ;
;                |qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|                                              ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem                                                                                                                                                          ; qsys_nios2_qsys_0_cpu_nios2_ocimem             ; qsys         ;
;                   |qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram                                                                           ; qsys_nios2_qsys_0_cpu_ociram_sp_ram_module     ; qsys         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                ; work         ;
;             |qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a                                                                                                                                                                                                                     ; qsys_nios2_qsys_0_cpu_register_bank_a_module   ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                                ; work         ;
;             |qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b|                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b                                                                                                                                                                                                                     ; qsys_nios2_qsys_0_cpu_register_bank_b_module   ; qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                                ; work         ;
;       |qsys_pio_0:pio_0|                                                                                                                ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                ; qsys_pio_0                                     ; qsys         ;
;       |qsys_pio_1:pio_1|                                                                                                                ; 28 (28)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_pio_1:pio_1                                                                                                                                                                                                                                                                                                                                                ; qsys_pio_1                                     ; qsys         ;
;       |qsys_pio_2:pio_2|                                                                                                                ; 19 (19)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_pio_2:pio_2                                                                                                                                                                                                                                                                                                                                                ; qsys_pio_2                                     ; qsys         ;
;       |qsys_spi_0:spi_0|                                                                                                                ; 105 (105)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                ; qsys_spi_0                                     ; qsys         ;
;       |qsys_timer_0:timer_0|                                                                                                            ; 127 (127)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                            ; qsys_timer_0                                   ; qsys         ;
;       |qsys_timer_1:timer_1|                                                                                                            ; 126 (126)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|qsys:qsys_unit|qsys_timer_1:timer_1                                                                                                                                                                                                                                                                                                                                            ; qsys_timer_1                                   ; qsys         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                            ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)             ; 83 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)           ; 77 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                               ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                       ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                     ; sld_shadow_jsm                                 ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File                                 ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                 ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit                                                                                                                                                                                                                                                      ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_irq_mapper                  ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                           ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                         ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                             ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                         ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003                                                                                                                                          ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003|qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0                                                             ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                          ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                      ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                               ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                          ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                   ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                            ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                         ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                         ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                   ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                         ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                           ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                      ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                            ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                    ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                               ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                          ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                    ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                               ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                          ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                                                                    ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                                                               ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                                                          ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router                                                                                                                                                                        ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_003                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_005:router_005                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_006                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_007                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_008                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_009                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_010                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_011                                                                                                                                                                ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                          ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                          ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                      ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                              ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                      ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                 ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                            ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                             ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                        ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                             ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                        ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                  ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                             ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                        ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                   ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_nios2_gen2                  ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                       ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu                                                                                                                                                                                             ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_pio_0:pio_0                                                                                                                                                                                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_pio_1:pio_1                                                                                                                                                                                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_pio_2:pio_2                                                                                                                                                                                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|altera_reset_controller:rst_controller                                                                                                                                                                                                               ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_spi                  ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_spi_0:spi_0                                                                                                                                                                                                                                     ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                       ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_timer                ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_timer_0:timer_0                                                                                                                                                                                                                                 ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
; Altera ; altera_avalon_timer                ; 20.1    ; N/A          ; N/A          ; |device|qsys:qsys_unit|qsys_timer_1:timer_1                                                                                                                                                                                                                                 ; /home/efesxzc/projects/fpga/eFPGA_eth/qsys.qsys ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+----------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001     ;
+------------------+------------------+------------------+------------------+----------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                    ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                    ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                    ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                    ;
+------------------+------------------+------------------+------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+----------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                   ;
+------------+------------+------------+------------+----------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                            ;
+------------+------------+------------+------------+----------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000   ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1             ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1             ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1             ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1             ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1             ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,7,15..17,19..21,23,25..28,31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[8..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_pio_1:pio_1|d1_data_in[5..7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_pio_1:pio_1|d2_data_in[5..7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[5..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ipending_reg[5..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_im:the_qsys_nios2_qsys_0_cpu_nios2_oci_im|trc_wrap                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_im:the_qsys_nios2_qsys_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_xbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[5]                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[5..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|edge_capture[5..7]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                  ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                  ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                 ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                          ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                          ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,3,6,8,10,11,13,14,18,22,24,29]                                                                                                                                                  ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..4,6..10]                                                                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                                                                                                                                                   ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                     ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                           ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                          ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                             ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                               ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                 ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[4,5,9]                                                                                                                                                                            ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[12]                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                              ; Merged with qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_spi_0:spi_0|slowcount[1]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize.011 ; Merged with qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 917                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                   ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][54],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][54],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][54],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][54],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][54],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][54],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                          ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                            ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                        ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                           ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                           ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                           ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_pio_1:pio_1|edge_capture[5],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_pio_1:pio_1|edge_capture[6],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; qsys:qsys_unit|qsys_pio_1:pio_1|edge_capture[7]                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                        ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                        ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                        ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[31]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                        ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                              ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                          ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                       ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                        ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[30]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[29]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[28]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[27]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[26]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[25]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[24]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[23]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[22]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                               ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                        ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                          ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[9]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                          ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[8]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[10]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[11]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[12]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[13]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[14]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[15]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[16]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[17]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[18]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[19]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[20]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                               ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                               ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_pio_1:pio_1|readdata[21]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1968  ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 244   ;
; Number of registers using Asynchronous Clear ; 1337  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1114  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                                                                        ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                        ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[16]                                                                                                                                                                                                                                                                        ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[17]                                                                                                                                                                                                                                                                        ; 3       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|internal_counter[18]                                                                                                                                                                                                                                                                        ; 3       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|internal_counter[0]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|internal_counter[1]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|internal_counter[2]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|internal_counter[7]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|internal_counter[8]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|internal_counter[9]                                                                                                                                                                                                                                                                         ; 3       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|internal_counter[12]                                                                                                                                                                                                                                                                        ; 3       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                      ; 1       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                      ; 2       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                      ; 2       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                      ; 2       ;
; qsys:qsys_unit|qsys_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                         ; 2       ;
; qsys:qsys_unit|qsys_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                       ; 1       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                                                                                                                                                    ; 11      ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                                      ; 2       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                      ; 2       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                                      ; 2       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                                      ; 2       ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                           ; 28      ;
; disp_7_seg:disp_7_seg_unit|multiplexer:mult|count[0]                                                                                                                                                                                                                                                                            ; 10      ;
; qsys:qsys_unit|qsys_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                 ; 1       ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                  ; 6       ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                ; 2       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                       ; 1       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                                           ; 2       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                            ; 2       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                            ; 2       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                            ; 2       ;
; qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                            ; 2       ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                      ; 5       ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                       ; 11      ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                    ; 1       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                    ; 4       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                       ; 2       ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                          ; 9       ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                               ; 3       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                       ; 1       ;
; qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                                  ; 2       ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                    ; 2       ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                    ; 2       ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                    ; 2       ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                    ; 2       ;
; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                    ; 2       ;
; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                           ; 3       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 1       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_h_register[0]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|period_l_register[0]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|period_l_register[1]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_h_register[1]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|period_l_register[2]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_h_register[2]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_l_register[4]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_l_register[13]                                                                                                                                                                                                                                                                       ; 2       ;
; qsys:qsys_unit|qsys_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                       ; 2       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|period_l_register[7]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|period_l_register[8]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|period_l_register[9]                                                                                                                                                                                                                                                                        ; 2       ;
; qsys:qsys_unit|qsys_timer_1:timer_1|period_l_register[12]                                                                                                                                                                                                                                                                       ; 2       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 82                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_spi_0:spi_0|shift_reg[0]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |device|qsys:qsys_unit|qsys_spi_0:spi_0|data_to_cpu[13]                                                                                                                                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_spi_0:spi_0|data_to_cpu[4]                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |device|disp_7_seg:disp_7_seg_unit|multiplexer:mult|dig_out[7]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[19]                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[23]                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|sr[36]                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                                              ;
; 7:1                ; 41 bits   ; 164 LEs       ; 0 LEs                ; 164 LEs                ; Yes        ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|E_logic_result[24]                                                                                                                                                                                                                                                               ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_rf_wr_data[5]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |device|qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                                                                                                                                                                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|Selector32                                                                                                                                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |device|qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |device|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+---------------------------------------------+
; Assignment                  ; Value ; From ; To                                          ;
+-----------------------------+-------+------+---------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                             ;
+-----------------------------+-------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                     ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                     ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                             ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                     ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_003|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_005:router_005|qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_006|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_007|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_008|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_009|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_010|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_011|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                                                       ;
; OUT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 51    ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L ; 49    ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                            ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                            ;
; ST_CHANNEL_W   ; 10    ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 42    ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 43    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 49    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 54    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 55    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 57    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 48    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 58    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 59    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 45    ; Signed Integer                                                                                                                       ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                       ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W                  ; 10    ; Signed Integer                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 63    ; Signed Integer                                                                                                                       ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                       ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W                  ; 10    ; Signed Integer                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disp_7_seg:disp_7_seg_unit|divider:div ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; count          ; 5000  ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                              ;
; LPM_WIDTHD             ; 10             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                              ;
; LPM_WIDTHD             ; 12             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                              ;
; LPM_WIDTHD             ; 12             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                              ;
; LPM_WIDTHD             ; 12             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                ;
; Entity Instance            ; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
; Entity Instance            ; qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                           ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                           ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_005:router_005|qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_spi_0:spi_0"                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_pib:the_qsys_nios2_qsys_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo|qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_dtrace|qsys_nios2_qsys_0_cpu_nios2_oci_td_mode:qsys_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_itrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_xbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_test_bench:the_qsys_nios2_qsys_0_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; W_cpuid_reg     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0" ;
+---------------------+--------+----------+---------------------------------+
; Port                ; Type   ; Severity ; Details                         ;
+---------------------+--------+----------+---------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected          ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected          ;
+---------------------+--------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic"                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0"                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:qsys_unit"                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; d7seg_export[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; btn_export[7..5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 124                         ;
; cycloneiii_ff         ; 1885                        ;
;     CLR               ; 518                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 90                          ;
;     ENA               ; 401                         ;
;     ENA CLR           ; 548                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 79                          ;
;     ENA SLD           ; 10                          ;
;     SLD               ; 7                           ;
;     plain             ; 160                         ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 3278                        ;
;     arith             ; 425                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 168                         ;
;         3 data inputs ; 255                         ;
;     normal            ; 2853                        ;
;         0 data inputs ; 40                          ;
;         1 data inputs ; 75                          ;
;         2 data inputs ; 502                         ;
;         3 data inputs ; 678                         ;
;         4 data inputs ; 1558                        ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 52.20                       ;
; Average LUT depth     ; 10.11                       ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 21                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 148                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 140                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 71                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.11                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:23     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Sep 17 16:43:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off device -c device
Warning (125092): Tcl Script File lvds_buf.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lvds_buf.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "qsys.qsys"
Info (12250): 2021.09.17.16:43:45 Progress: Loading eFPGA_eth/qsys.qsys
Info (12250): 2021.09.17.16:43:45 Progress: Reading input file
Info (12250): 2021.09.17.16:43:46 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2021.09.17.16:43:47 Progress: Parameterizing module clk_0
Info (12250): 2021.09.17.16:43:47 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Info (12250): 2021.09.17.16:43:48 Progress: Parameterizing module jtag_uart_0
Info (12250): 2021.09.17.16:43:48 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Info (12250): 2021.09.17.16:43:48 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2021.09.17.16:43:48 Progress: Adding nios2_qsys_0 [altera_nios2_gen2 20.1]
Info (12250): 2021.09.17.16:43:49 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2021.09.17.16:43:49 Progress: Adding pio_0 [altera_avalon_pio 20.1]
Info (12250): 2021.09.17.16:43:49 Progress: Parameterizing module pio_0
Info (12250): 2021.09.17.16:43:49 Progress: Adding pio_1 [altera_avalon_pio 20.1]
Info (12250): 2021.09.17.16:43:49 Progress: Parameterizing module pio_1
Info (12250): 2021.09.17.16:43:49 Progress: Adding pio_2 [altera_avalon_pio 20.1]
Info (12250): 2021.09.17.16:43:49 Progress: Parameterizing module pio_2
Info (12250): 2021.09.17.16:43:49 Progress: Adding spi_0 [altera_avalon_spi 20.1]
Info (12250): 2021.09.17.16:43:49 Progress: Parameterizing module spi_0
Info (12250): 2021.09.17.16:43:49 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Info (12250): 2021.09.17.16:43:50 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2021.09.17.16:43:50 Progress: Adding timer_0 [altera_avalon_timer 20.1]
Info (12250): 2021.09.17.16:43:50 Progress: Parameterizing module timer_0
Info (12250): 2021.09.17.16:43:50 Progress: Adding timer_1 [altera_avalon_timer 20.1]
Info (12250): 2021.09.17.16:43:50 Progress: Parameterizing module timer_1
Info (12250): 2021.09.17.16:43:50 Progress: Building connections
Info (12250): 2021.09.17.16:43:50 Progress: Parameterizing connections
Info (12250): 2021.09.17.16:43:50 Progress: Validating
Info (12250): 2021.09.17.16:43:53 Progress: Done reading input file
Info (12250): Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): Qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info (12250): Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=/tmp/alt8887_7099055514780223634.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0002_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0'
Info (12250): Jtag_uart_0: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'qsys_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_new_sdram_controller_0 --dir=/tmp/alt8887_7099055514780223634.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0003_new_sdram_controller_0_gen//qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'qsys_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Nios2_qsys_0: "qsys" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info (12250): Pio_0: Starting RTL generation for module 'qsys_pio_0'
Info (12250): Pio_0:   Generation command is [exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=/tmp/alt8887_7099055514780223634.dir/0004_pio_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0004_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'qsys_pio_0'
Info (12250): Pio_0: "qsys" instantiated altera_avalon_pio "pio_0"
Info (12250): Pio_1: Starting RTL generation for module 'qsys_pio_1'
Info (12250): Pio_1:   Generation command is [exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_1 --dir=/tmp/alt8887_7099055514780223634.dir/0005_pio_1_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0005_pio_1_gen//qsys_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_1: Done RTL generation for module 'qsys_pio_1'
Info (12250): Pio_1: "qsys" instantiated altera_avalon_pio "pio_1"
Info (12250): Pio_2: Starting RTL generation for module 'qsys_pio_2'
Info (12250): Pio_2:   Generation command is [exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_2 --dir=/tmp/alt8887_7099055514780223634.dir/0006_pio_2_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0006_pio_2_gen//qsys_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_2: Done RTL generation for module 'qsys_pio_2'
Info (12250): Pio_2: "qsys" instantiated altera_avalon_pio "pio_2"
Info (12250): Spi_0: Starting RTL generation for module 'qsys_spi_0'
Info (12250): Spi_0:   Generation command is [exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=qsys_spi_0 --dir=/tmp/alt8887_7099055514780223634.dir/0007_spi_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0007_spi_0_gen//qsys_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Spi_0: Done RTL generation for module 'qsys_spi_0'
Info (12250): Spi_0: "qsys" instantiated altera_avalon_spi "spi_0"
Info (12250): Sysid_qsys_0: "qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Timer_0: Starting RTL generation for module 'qsys_timer_0'
Info (12250): Timer_0:   Generation command is [exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_0 --dir=/tmp/alt8887_7099055514780223634.dir/0009_timer_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0009_timer_0_gen//qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'qsys_timer_0'
Info (12250): Timer_0: "qsys" instantiated altera_avalon_timer "timer_0"
Info (12250): Timer_1: Starting RTL generation for module 'qsys_timer_1'
Info (12250): Timer_1:   Generation command is [exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_1 --dir=/tmp/alt8887_7099055514780223634.dir/0010_timer_1_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0010_timer_1_gen//qsys_timer_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_1: Done RTL generation for module 'qsys_timer_1'
Info (12250): Timer_1: "qsys" instantiated altera_avalon_timer "timer_1"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'qsys_nios2_qsys_0_cpu'
Info (12250): Cpu:   Generation command is [exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=qsys_nios2_qsys_0_cpu --dir=/tmp/alt8887_7099055514780223634.dir/0013_cpu_gen/ --quartus_bindir=/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8887_7099055514780223634.dir/0013_cpu_gen//qsys_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2021.09.17 16:44:12 (*) Starting Nios II generation
Info (12250): Cpu: # 2021.09.17 16:44:12 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2021.09.17 16:44:12 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2021.09.17 16:44:13 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2021.09.17 16:44:13 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2021.09.17 16:44:14 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'qsys_nios2_qsys_0_cpu'
Info (12250): Cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): New_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): New_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info (12250): Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info (12250): Qsys: Done "qsys" with 38 modules, 59 files
Info (12249): Finished elaborating Platform Designer system entity "qsys.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/device.vhd
    Info (12022): Found design unit 1: device-dev_bhv File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 61
    Info (12023): Found entity 1: device File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/multiplexer.vhd
    Info (12022): Found design unit 1: multiplexer-multiplexer_behav File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/multiplexer.vhd Line: 21
    Info (12023): Found entity 1: multiplexer File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/multiplexer.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/divider.vhd
    Info (12022): Found design unit 1: divider-divider_behav File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/divider.vhd Line: 21
    Info (12023): Found entity 1: divider File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/divider.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/disp_7_seg.vhd
    Info (12022): Found design unit 1: disp_7_seg-disp_7_seg_struct File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd Line: 21
    Info (12023): Found entity 1: disp_7_seg File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/digit.vhd
    Info (12022): Found design unit 1: digit-digit_behav File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/digit.vhd Line: 19
    Info (12023): Found entity 1: digit File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/digit.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/bin_to_bcd.vhd
    Info (12022): Found design unit 1: bin_to_bcd-bin_to_bcd_behav File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 20
    Info (12023): Found entity 1: bin_to_bcd File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 9
Warning (12019): Can't analyze file -- file device.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v
    Info (12023): Found entity 1: qsys File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv
    Info (12023): Found entity 1: qsys_irq_mapper File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart_0.v
    Info (12023): Found entity 1: qsys_jtag_uart_0_sim_scfifo_w File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: qsys_jtag_uart_0_scfifo_w File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: qsys_jtag_uart_0_sim_scfifo_r File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: qsys_jtag_uart_0_scfifo_r File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: qsys_jtag_uart_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: qsys_mm_interconnect_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v
    Info (12023): Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_003 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_cmd_demux File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_cmd_demux_001 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_cmd_mux File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_cmd_mux_002 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_router_default_decode File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: qsys_mm_interconnect_0_router File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_router_001_default_decode File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: qsys_mm_interconnect_0_router_001 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_router_002_default_decode File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: qsys_mm_interconnect_0_router_002 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_router_004_default_decode File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: qsys_mm_interconnect_0_router_004 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_router_005_default_decode File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: qsys_mm_interconnect_0_router_005 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_rsp_demux File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_rsp_mux File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: qsys_mm_interconnect_0_rsp_mux_001 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_new_sdram_controller_0.v
    Info (12023): Found entity 1: qsys_new_sdram_controller_0_input_efifo_module File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: qsys_new_sdram_controller_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0.v
    Info (12023): Found entity 1: qsys_nios2_qsys_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v
    Info (12023): Found entity 1: qsys_nios2_qsys_0_cpu_register_bank_a_module File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 21
    Info (12023): Found entity 2: qsys_nios2_qsys_0_cpu_register_bank_b_module File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 87
    Info (12023): Found entity 3: qsys_nios2_qsys_0_cpu_nios2_oci_debug File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 153
    Info (12023): Found entity 4: qsys_nios2_qsys_0_cpu_nios2_oci_break File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 295
    Info (12023): Found entity 5: qsys_nios2_qsys_0_cpu_nios2_oci_xbrk File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 588
    Info (12023): Found entity 6: qsys_nios2_qsys_0_cpu_nios2_oci_dbrk File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 795
    Info (12023): Found entity 7: qsys_nios2_qsys_0_cpu_nios2_oci_itrace File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 982
    Info (12023): Found entity 8: qsys_nios2_qsys_0_cpu_nios2_oci_td_mode File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1115
    Info (12023): Found entity 9: qsys_nios2_qsys_0_cpu_nios2_oci_dtrace File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1183
    Info (12023): Found entity 10: qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1265
    Info (12023): Found entity 11: qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1337
    Info (12023): Found entity 12: qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1380
    Info (12023): Found entity 13: qsys_nios2_qsys_0_cpu_nios2_oci_fifo File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1427
    Info (12023): Found entity 14: qsys_nios2_qsys_0_cpu_nios2_oci_pib File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1913
    Info (12023): Found entity 15: qsys_nios2_qsys_0_cpu_nios2_oci_im File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1936
    Info (12023): Found entity 16: qsys_nios2_qsys_0_cpu_nios2_performance_monitors File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2006
    Info (12023): Found entity 17: qsys_nios2_qsys_0_cpu_nios2_avalon_reg File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2023
    Info (12023): Found entity 18: qsys_nios2_qsys_0_cpu_ociram_sp_ram_module File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2116
    Info (12023): Found entity 19: qsys_nios2_qsys_0_cpu_nios2_ocimem File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2181
    Info (12023): Found entity 20: qsys_nios2_qsys_0_cpu_nios2_oci File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2362
    Info (12023): Found entity 21: qsys_nios2_qsys_0_cpu File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: qsys_nios2_qsys_0_cpu_debug_slave_sysclk File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: qsys_nios2_qsys_0_cpu_debug_slave_tck File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: qsys_nios2_qsys_0_cpu_debug_slave_wrapper File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_test_bench.v
    Info (12023): Found entity 1: qsys_nios2_qsys_0_cpu_test_bench File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_pio_0.v
    Info (12023): Found entity 1: qsys_pio_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_pio_1.v
    Info (12023): Found entity 1: qsys_pio_1 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_pio_2.v
    Info (12023): Found entity 1: qsys_pio_2 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_spi_0.v
    Info (12023): Found entity 1: qsys_spi_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_spi_0.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys_0.v
    Info (12023): Found entity 1: qsys_sysid_qsys_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer_0.v
    Info (12023): Found entity 1: qsys_timer_0 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer_1.v
    Info (12023): Found entity 1: qsys_timer_1 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_1.v Line: 21
Info (12127): Elaborating entity "device" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at device.vhd(29): used explicit default value for signal "buzzer" because signal was never assigned a value File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at device.vhd(31): used explicit default value for signal "uart_tx" because signal was never assigned a value File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at device.vhd(45): used explicit default value for signal "vga_hsync" because signal was never assigned a value File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 45
Warning (10540): VHDL Signal Declaration warning at device.vhd(46): used explicit default value for signal "vga_vsync" because signal was never assigned a value File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 46
Warning (10540): VHDL Signal Declaration warning at device.vhd(47): used explicit default value for signal "vga_r" because signal was never assigned a value File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 47
Warning (10540): VHDL Signal Declaration warning at device.vhd(48): used explicit default value for signal "vga_g" because signal was never assigned a value File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at device.vhd(49): used explicit default value for signal "vga_b" because signal was never assigned a value File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 49
Info (12128): Elaborating entity "qsys" for hierarchy "qsys:qsys_unit" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 117
Info (12128): Elaborating entity "qsys_jtag_uart_0" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 116
Info (12128): Elaborating entity "qsys_jtag_uart_0_scfifo_w" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/efesxzc/projects/fpga/eFPGA_eth/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/efesxzc/projects/fpga/eFPGA_eth/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "qsys_jtag_uart_0_scfifo_r" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "qsys:qsys_unit|qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "qsys_new_sdram_controller_0" for hierarchy "qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 139
Info (12128): Elaborating entity "qsys_new_sdram_controller_0_input_efifo_module" for hierarchy "qsys:qsys_unit|qsys_new_sdram_controller_0:new_sdram_controller_0|qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "qsys_nios2_qsys_0" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 168
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0.v Line: 65
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_test_bench" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_test_bench:the_qsys_nios2_qsys_0_cpu_test_bench" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 3563
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_register_bank_a_module" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 4079
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_register_bank_b_module" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 4097
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 4593
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_debug" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_break" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2561
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_xbrk" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_xbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_xbrk" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2582
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_dbrk" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2608
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_itrace" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_itrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_itrace" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2624
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_dtrace" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_dtrace" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2639
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_td_mode" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_dtrace|qsys_nios2_qsys_0_cpu_nios2_oci_td_mode:qsys_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1233
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_fifo" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2654
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo|qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1546
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo|qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1555
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo|qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 1564
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_pib" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_pib:the_qsys_nios2_qsys_0_cpu_nios2_oci_pib" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2659
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_oci_im" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_oci_im:the_qsys_nios2_qsys_0_cpu_nios2_oci_im" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2673
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_avalon_reg" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2692
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_nios2_ocimem" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2712
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_ociram_sp_ram_module" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/efesxzc/projects/fpga/eFPGA_eth/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_debug_slave_wrapper" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v Line: 2814
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_debug_slave_tck" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "qsys_nios2_qsys_0_cpu_debug_slave_sysclk" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy" File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "qsys:qsys_unit|qsys_nios2_qsys_0:nios2_qsys_0|qsys_nios2_qsys_0_cpu:cpu|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "qsys_pio_0" for hierarchy "qsys:qsys_unit|qsys_pio_0:pio_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 179
Info (12128): Elaborating entity "qsys_pio_1" for hierarchy "qsys:qsys_unit|qsys_pio_1:pio_1" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 191
Info (12128): Elaborating entity "qsys_pio_2" for hierarchy "qsys:qsys_unit|qsys_pio_2:pio_2" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 202
Info (12128): Elaborating entity "qsys_spi_0" for hierarchy "qsys:qsys_unit|qsys_spi_0:spi_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 218
Info (12128): Elaborating entity "qsys_sysid_qsys_0" for hierarchy "qsys:qsys_unit|qsys_sysid_qsys_0:sysid_qsys_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 225
Info (12128): Elaborating entity "qsys_timer_0" for hierarchy "qsys:qsys_unit|qsys_timer_0:timer_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 236
Info (12128): Elaborating entity "qsys_timer_1" for hierarchy "qsys:qsys_unit|qsys_timer_1:timer_1" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 247
Info (12128): Elaborating entity "qsys_mm_interconnect_0" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 321
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 813
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 873
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 937
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1001
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1065
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1129
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1193
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1321
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1513
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1594
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1675
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1759
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1800
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2134
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2175
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2216
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2982
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_default_decode" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router:router|qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 193
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_001" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2998
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_001:router_001|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_002" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3014
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_002:router_002|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_004" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3046
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_004_default_decode" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_004:router_004|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_005" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_005:router_005" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3062
Info (12128): Elaborating entity "qsys_mm_interconnect_0_router_005_default_decode" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_router_005:router_005|qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3208
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "qsys_mm_interconnect_0_cmd_demux" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3279
Info (12128): Elaborating entity "qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3302
Info (12128): Elaborating entity "qsys_mm_interconnect_0_cmd_mux" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3319
Info (12128): Elaborating entity "qsys_mm_interconnect_0_cmd_mux_002" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3359
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_mm_interconnect_0_rsp_demux" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3501
Info (12128): Elaborating entity "qsys_mm_interconnect_0_rsp_mux" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3737
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3760
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3826
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3892
Info (12128): Elaborating entity "qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3921
Info (12128): Elaborating entity "qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "qsys_mm_interconnect_0_avalon_st_adapter_003" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4008
Info (12128): Elaborating entity "qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" for hierarchy "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003|qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v Line: 200
Info (12128): Elaborating entity "qsys_irq_mapper" for hierarchy "qsys:qsys_unit|qsys_irq_mapper:irq_mapper" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 332
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys:qsys_unit|altera_reset_controller:rst_controller" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v Line: 395
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys:qsys_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "disp_7_seg" for hierarchy "disp_7_seg:disp_7_seg_unit" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 143
Info (12128): Elaborating entity "bin_to_bcd" for hierarchy "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd Line: 77
Info (12128): Elaborating entity "digit" for hierarchy "disp_7_seg:disp_7_seg_unit|digit:digit_1" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd Line: 86
Info (12128): Elaborating entity "multiplexer" for hierarchy "disp_7_seg:disp_7_seg_unit|multiplexer:mult" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd Line: 110
Info (12128): Elaborating entity "divider" for hierarchy "disp_7_seg:disp_7_seg_unit|divider:div" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd Line: 122
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.09.17.16:44:34 Progress: Loading sld841b482d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|Div0" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|Mod0" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|Mod1" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|Div2" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|Mod2" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|Div1" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 32
Info (12130): Elaborated megafunction instantiation "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div0" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 29
Info (12133): Instantiated megafunction "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div0" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf
    Info (12023): Found entity 1: lpm_divide_bkm File: /home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_bkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: /home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf
    Info (12023): Found entity 1: alt_u_div_q9f File: /home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_q9f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/efesxzc/projects/fpga/eFPGA_eth/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/efesxzc/projects/fpga/eFPGA_eth/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod0" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 38
Info (12133): Instantiated megafunction "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod0" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm File: /home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_gcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: /home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: /home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_u9f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod1" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 38
Info (12133): Instantiated megafunction "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod1" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div2" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 35
Info (12133): Instantiated megafunction "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div2" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: /home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_uim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: /home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: /home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_07f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod2" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 38
Info (12133): Instantiated megafunction "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Mod2" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div1" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 32
Info (12133): Instantiated megafunction "disp_7_seg:disp_7_seg_unit|bin_to_bcd:bin2bcd|lpm_divide:Div1" with the following parameter: File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: /home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_1jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: /home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: /home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_67f.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "scl" has no driver File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 34
    Warning (13040): bidirectional pin "sda" has no driver File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 35
    Warning (13040): bidirectional pin "i2c_scl" has no driver File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 37
    Warning (13040): bidirectional pin "i2c_sda" has no driver File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 38
Info (13000): Registers with preset signals will power-up high File: /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_cke" is stuck at VCC File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 15
    Warning (13410): Pin "buzzer" is stuck at GND File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 29
    Warning (13410): Pin "uart_tx" is stuck at GND File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 31
    Warning (13410): Pin "vga_hsync" is stuck at GND File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 45
    Warning (13410): Pin "vga_vsync" is stuck at GND File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 46
    Warning (13410): Pin "vga_r" is stuck at GND File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 47
    Warning (13410): Pin "vga_g" is stuck at GND File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 48
    Warning (13410): Pin "vga_b" is stuck at GND File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 49
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 332 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/efesxzc/projects/fpga/eFPGA_eth/output_files/device.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[0]" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 24
    Warning (15610): No output dependent on input pin "sw[1]" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 24
    Warning (15610): No output dependent on input pin "sw[2]" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 24
    Warning (15610): No output dependent on input pin "sw[3]" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 24
    Warning (15610): No output dependent on input pin "uart_rx" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 32
    Warning (15610): No output dependent on input pin "ps_clock" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 40
    Warning (15610): No output dependent on input pin "ps_data" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 41
    Warning (15610): No output dependent on input pin "ir" File: /home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd Line: 43
Info (21057): Implemented 4426 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 4224 logic cells
    Info (21064): Implemented 112 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Fri Sep 17 16:45:18 2021
    Info: Elapsed time: 00:02:05
    Info: Total CPU time (on all processors): 00:02:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/efesxzc/projects/fpga/eFPGA_eth/output_files/device.map.smsg.


