<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h" kind="file" language="C++">
    <compoundname>cpu.h</compoundname>
      <sectiondef kind="define">
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aa78d7bae99df2480a96055226477b726" prot="public" static="no">
        <name>SCTLR_MPU_ENABLE</name>
        <initializer>(1 &lt;&lt; 0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="17" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="17" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a7b9e6e5e6ca9a4011ff55154df4d2e6e" prot="public" static="no">
        <name>MODE_USR</name>
        <initializer>0x10</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="19" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="19" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a2d95aed11b5420eb0d67884b39e984f4" prot="public" static="no">
        <name>MODE_FIQ</name>
        <initializer>0x11</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="20" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="20" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ae3e562974dac9a93ece87414925c8c7e" prot="public" static="no">
        <name>MODE_IRQ</name>
        <initializer>0x12</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="21" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="21" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a9266f9bd89f1bccd0b3b5e8825ab654c" prot="public" static="no">
        <name>MODE_SVC</name>
        <initializer>0x13</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="22" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="22" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a75f8757e1d238418b64ef59fc09e5e94" prot="public" static="no">
        <name>MODE_ABT</name>
        <initializer>0x17</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="23" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="23" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aade1410afb684e0540924f289ba68f23" prot="public" static="no">
        <name>MODE_UND</name>
        <initializer>0x1b</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="24" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="24" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ac5fe4951d03afe9d7e282e754b655f7e" prot="public" static="no">
        <name>MODE_SYS</name>
        <initializer>0x1f</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="25" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="25" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aba2b187200eec47c5fc32655e296783d" prot="public" static="no">
        <name>MODE_MASK</name>
        <initializer>0x1f</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="26" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="26" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ae59e66b2ffaf088f18f894088f53205b" prot="public" static="no">
        <name>A_BIT</name>
        <initializer>(1 &lt;&lt; 8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="28" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="28" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aee2152981b17e0fd7752a41c038f42ad" prot="public" static="no">
        <name>I_BIT</name>
        <initializer>(1 &lt;&lt; 7)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="29" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="29" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a96123c0224b549def3a8fd4cc5530e43" prot="public" static="no">
        <name>F_BIT</name>
        <initializer>(1 &lt;&lt; 6)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="30" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="30" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ace344d543daa81e5cbfbba5fabb29d27" prot="public" static="no">
        <name>T_BIT</name>
        <initializer>(1 &lt;&lt; 5)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="31" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="31" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a5c62a691b1161751afa302c0aa64f85d" prot="public" static="no">
        <name>HIVECS</name>
        <initializer>(1 &lt;&lt; 13)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="33" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="33" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aa0976c383cc1d77799a4bea364fda464" prot="public" static="no">
        <name>CPACR_NA</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="35" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="35" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a436351855fd50865506e3e24fd161d39" prot="public" static="no">
        <name>CPACR_FA</name>
        <initializer>(3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="36" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="36" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aeeb8aaad6fa5d13fe4802c6f69308faf" prot="public" static="no">
        <name>CPACR_CP10</name>
        <param><defname>r</defname></param>
        <initializer>(<ref refid="asm-macro-64-bit-gnu_8h_1af16d2973cfd145a2ebdbf9528d5d9ae2" kindref="member">r</ref> &lt;&lt; 20)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="38" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="38" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a25e830ab98f6c2992b5b4e2dddb74ca4" prot="public" static="no">
        <name>CPACR_CP11</name>
        <param><defname>r</defname></param>
        <initializer>(<ref refid="asm-macro-64-bit-gnu_8h_1af16d2973cfd145a2ebdbf9528d5d9ae2" kindref="member">r</ref> &lt;&lt; 22)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="39" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a814e21f8d57ac2486be3c095f159215f" prot="public" static="no">
        <name>FPEXC_EN</name>
        <initializer>(1 &lt;&lt; 30)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="41" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="41" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a093fac404bee8f2ffcfab117b6348345" prot="public" static="no">
        <name>DFSR_DOMAIN_SHIFT</name>
        <initializer>(4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="43" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a8a9af346b603e05f05f7ea99c8104bdf" prot="public" static="no">
        <name>DFSR_DOMAIN_MASK</name>
        <initializer>(0xf)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="44" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a4ff165c22368a07195d60b49d52c2790" prot="public" static="no">
        <name>DFSR_FAULT_4_MASK</name>
        <initializer>(1 &lt;&lt; 10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="45" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="45" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ab82fe44d3e94935526b7400b00e06f77" prot="public" static="no">
        <name>DFSR_WRITE_MASK</name>
        <initializer>(1 &lt;&lt; 11)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="46" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aaefa716c9eed67bff548d67fd319fa63" prot="public" static="no">
        <name>DFSR_AXI_SLAVE_MASK</name>
        <initializer>(1 &lt;&lt; 12)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h" line="47" column="9" bodyfile="include/arch/arm/aarch32/cortex_a_r/cpu.h" bodystart="47" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2018<sp/>Lexmark<sp/>International,<sp/>Inc.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_CORTEX_A_R_CPU_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_CORTEX_A_R_CPU_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(CONFIG_ARM_MPU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="mpu_8h" kindref="compound">arch/arm/aarch32/cortex_a_r/mpu.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="12"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="13"><highlight class="normal"></highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>SCTLR<sp/>register<sp/>bit<sp/>assignments</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aa78d7bae99df2480a96055226477b726" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCTLR_MPU_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight></codeline>
<codeline lineno="19" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a7b9e6e5e6ca9a4011ff55154df4d2e6e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_USR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x10</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a2d95aed11b5420eb0d67884b39e984f4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_FIQ<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x11</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ae3e562974dac9a93ece87414925c8c7e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_IRQ<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x12</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a9266f9bd89f1bccd0b3b5e8825ab654c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_SVC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x13</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a75f8757e1d238418b64ef59fc09e5e94" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_ABT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x17</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aade1410afb684e0540924f289ba68f23" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_UND<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x1b</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ac5fe4951d03afe9d7e282e754b655f7e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_SYS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x1f</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aba2b187200eec47c5fc32655e296783d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x1f</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27"><highlight class="normal"></highlight></codeline>
<codeline lineno="28" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ae59e66b2ffaf088f18f894088f53205b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>A_BIT<sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aee2152981b17e0fd7752a41c038f42ad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>I_BIT<sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a96123c0224b549def3a8fd4cc5530e43" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>F_BIT<sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ace344d543daa81e5cbfbba5fabb29d27" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>T_BIT<sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>5)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32"><highlight class="normal"></highlight></codeline>
<codeline lineno="33" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a5c62a691b1161751afa302c0aa64f85d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HIVECS<sp/><sp/>(1<sp/>&lt;&lt;<sp/>13)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight></codeline>
<codeline lineno="35" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aa0976c383cc1d77799a4bea364fda464" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_NA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a436351855fd50865506e3e24fd161d39" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_FA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37"><highlight class="normal"></highlight></codeline>
<codeline lineno="38" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aeeb8aaad6fa5d13fe4802c6f69308faf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP10(r)<sp/><sp/><sp/>(r<sp/>&lt;&lt;<sp/>20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a25e830ab98f6c2992b5b4e2dddb74ca4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP11(r)<sp/><sp/><sp/>(r<sp/>&lt;&lt;<sp/>22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight></codeline>
<codeline lineno="41" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a814e21f8d57ac2486be3c095f159215f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FPEXC_EN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight></codeline>
<codeline lineno="43" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a093fac404bee8f2ffcfab117b6348345" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DFSR_DOMAIN_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(4)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a8a9af346b603e05f05f7ea99c8104bdf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DFSR_DOMAIN_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xf)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1a4ff165c22368a07195d60b49d52c2790" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DFSR_FAULT_4_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>10)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1ab82fe44d3e94935526b7400b00e06f77" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DFSR_WRITE_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>11)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47" refid="include_2arch_2arm_2aarch32_2cortex__a__r_2cpu_8h_1aaefa716c9eed67bff548d67fd319fa63" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DFSR_AXI_SLAVE_MASK<sp/><sp/><sp/><sp/><sp/>(1<sp/>&lt;&lt;<sp/>12)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_CORTEX_A_R_CPU_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="include/arch/arm/aarch32/cortex_a_r/cpu.h"/>
  </compounddef>
</doxygen>
