// Seed: 1410178649
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input wire  id_2,
    input uwire id_3,
    input tri   id_4
);
  supply1 id_6;
  assign id_6#(
      .id_4(id_2 - id_2),
      .id_2(1),
      .id_0(1),
      .id_2(1 + 1)
  ) = 1;
  assign id_6 = id_0;
  assign id_6 = id_3;
  assign id_6 = 1;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    input tri id_9,
    output tri id_10,
    output supply0 id_11,
    input wor id_12,
    output tri0 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input wire id_16,
    input wire id_17,
    input wor id_18,
    input tri1 id_19,
    input uwire id_20,
    output tri id_21,
    output tri id_22,
    output wor id_23,
    output tri0 id_24,
    input tri id_25,
    inout tri1 id_26
);
  assign id_0 = 1;
  module_0(
      id_20, id_16, id_25, id_14, id_26
  );
endmodule
