// Seed: 1642365429
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wand id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3
    , id_38,
    output logic id_4
    , id_39,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    output wand id_9,
    input supply0 id_10,
    output logic id_11,
    input wor id_12,
    input wire id_13
    , id_40,
    input wand id_14,
    input tri1 id_15
    , id_41,
    input tri0 id_16,
    input supply0 id_17,
    output tri0 id_18,
    input tri id_19,
    input supply0 id_20,
    input tri id_21,
    output wand id_22,
    input tri1 id_23,
    input tri0 id_24,
    input supply0 id_25,
    input wire id_26,
    input supply0 id_27,
    input uwire id_28,
    output supply1 id_29,
    input wire id_30,
    input uwire id_31,
    input uwire id_32,
    output logic id_33,
    input wire id_34,
    input tri1 id_35,
    output uwire id_36
);
  always @(id_32 or -1) begin : LABEL_0
    $clog2(53);
    ;
    wait (id_40);
  end
  localparam id_42 = -1 == 1 - 1;
  wire id_43;
  ;
  wire id_44;
  assign id_39 = id_0 == id_0;
  always @(posedge id_19) begin : LABEL_1
    $clog2(63);
    ;
    case (id_27)
      1: id_4 = id_27;
      id_44: begin : LABEL_2
        id_38 <= !id_31;
      end
      default: id_33 = -1;
    endcase
    if (-1 < id_42) id_41 <= "";
    id_11 <= -1;
  end
  module_0 modCall_1 (
      id_44,
      id_44,
      id_42,
      id_44,
      id_44,
      id_43,
      id_42
  );
endmodule
