Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {D:\SUTD\term4\G4_50.001_1D\ALUpart\work\project.tcl}
# set projDir "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado"
# set projName "ALUpart"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/au_top_0.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/button_conditioner_1.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/edge_detector_2.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/alucheckfsm_3.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/reset_conditioner_4.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/pressbutton_5.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/pipeline_6.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/counter_7.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/alumanualcheckfsm_8.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/aluromcheckfsm_9.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/multi_seven_seg_10.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/multi_dec_ctr_11.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/pn_gen_12.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/pos_to_led_13.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/decoder_14.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/alu_15.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/rom_16.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/counter_17.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/seven_seg_18.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/decimal_counter_19.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/adder_20.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/mul_21.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/boolean_22.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/compare_23.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/shifter_24.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/enq_25.v" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/verilog/shd_26.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "F:/Alchitry/Alchitry\ Labs/library/components/au.xdc" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/alchitry.xdc" "D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/io.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 16

[Thu Mar 24 23:04:40 2022] Launched synth_1...
Run output will be captured here: D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Mar 24 23:04:40 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13168
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter S0_s_controller bound to: 1'b0 
	Parameter S1_s_controller bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_1' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pipeline_6.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (1#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_1' (2#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (3#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'alucheckfsm_3' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alucheckfsm_3.v:7]
	Parameter S0_fsm_controller bound to: 1'b0 
	Parameter S1_fsm_controller bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_7' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/counter_7.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (4#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'alumanualcheckfsm_8' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alumanualcheckfsm_8.v:7]
	Parameter S0_manual_controller bound to: 2'b00 
	Parameter S1_manual_controller bound to: 2'b01 
	Parameter S2_manual_controller bound to: 2'b10 
	Parameter S3_manual_controller bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'alu_15' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_20' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_20' (5#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'mul_21' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/mul_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mul_21' (6#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/mul_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_22' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/boolean_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_22' (7#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/boolean_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_23' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/compare_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_23' (8#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/compare_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_24' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/shifter_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_24' (9#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/shifter_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'enq_25' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/enq_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'enq_25' (10#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/enq_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'shd_26' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/shd_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shd_26' (11#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/shd_26.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alu_15.v:138]
INFO: [Synth 8-6155] done synthesizing module 'alu_15' (12#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alumanualcheckfsm_8' (13#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alumanualcheckfsm_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'aluromcheckfsm_9' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/aluromcheckfsm_9.v:7]
	Parameter S0_y_controller bound to: 6'b000000 
	Parameter S1_y_controller bound to: 6'b000001 
	Parameter S2_y_controller bound to: 6'b000010 
	Parameter S3_y_controller bound to: 6'b000011 
	Parameter S4_y_controller bound to: 6'b000100 
	Parameter S5_y_controller bound to: 6'b000101 
	Parameter S6_y_controller bound to: 6'b000110 
	Parameter S7_y_controller bound to: 6'b000111 
	Parameter S8_y_controller bound to: 6'b001000 
	Parameter S9_y_controller bound to: 6'b001001 
	Parameter S10_y_controller bound to: 6'b001010 
	Parameter S11_y_controller bound to: 6'b001011 
	Parameter S12_y_controller bound to: 6'b001100 
	Parameter S13_y_controller bound to: 6'b001101 
	Parameter S14_y_controller bound to: 6'b001110 
	Parameter S15_y_controller bound to: 6'b001111 
	Parameter S16_y_controller bound to: 6'b010000 
	Parameter S17_y_controller bound to: 6'b010001 
	Parameter S18_y_controller bound to: 6'b010010 
	Parameter S19_y_controller bound to: 6'b010011 
	Parameter S20_y_controller bound to: 6'b010100 
	Parameter S21_y_controller bound to: 6'b010101 
	Parameter S22_y_controller bound to: 6'b010110 
	Parameter S23_y_controller bound to: 6'b010111 
	Parameter S24_y_controller bound to: 6'b011000 
	Parameter S25_y_controller bound to: 6'b011001 
	Parameter S26_y_controller bound to: 6'b011010 
	Parameter S27_y_controller bound to: 6'b011011 
	Parameter S28_y_controller bound to: 6'b011100 
	Parameter S29_y_controller bound to: 6'b011101 
	Parameter S30_y_controller bound to: 6'b011110 
	Parameter S31_y_controller bound to: 6'b011111 
	Parameter S32_y_controller bound to: 6'b100000 
	Parameter S33_y_controller bound to: 6'b100001 
	Parameter S34_y_controller bound to: 6'b100010 
	Parameter S35_y_controller bound to: 6'b100011 
	Parameter S36_y_controller bound to: 6'b100100 
	Parameter S37_y_controller bound to: 6'b100101 
	Parameter S38_y_controller bound to: 6'b100110 
	Parameter S39_y_controller bound to: 6'b100111 
	Parameter S40_y_controller bound to: 6'b101000 
	Parameter S41_y_controller bound to: 6'b101001 
	Parameter S42_y_controller bound to: 6'b101010 
	Parameter S43_y_controller bound to: 6'b101011 
	Parameter S44_y_controller bound to: 6'b101100 
	Parameter S45_y_controller bound to: 6'b101101 
	Parameter S46_y_controller bound to: 6'b101110 
	Parameter S47_y_controller bound to: 6'b101111 
	Parameter S48_y_controller bound to: 6'b110000 
	Parameter S49_y_controller bound to: 6'b110001 
	Parameter S50_y_controller bound to: 6'b110010 
	Parameter S51_y_controller bound to: 6'b110011 
	Parameter S52_y_controller bound to: 6'b110100 
INFO: [Synth 8-6157] synthesizing module 'rom_16' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/rom_16.v:7]
	Parameter A bound to: 848'b11111010111100001010111100000000111100000000000000000000000000000001001000110100111111111111111111111111111111111111000011110000111100000000111111111111111111111111111111111111111100001111000011110000000011111111111111111111111111111111111111110000111100001111000000001111000000000000000000000000000000001111111111111111000000000000000000000000000000001111111111111111000000000000000000000000000000001111111111111111000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000001111111111111110000000000011110011111111111111100000000000111101000000000000000011111111111111110000000000000010000000000000001000000000001111010000000000000000111111111111111100000000000000100000000000111101000000000000000 
	Parameter B bound to: 848'b00000000000011000000000000001111000000000000101000000000000011110000000000000100000000000000100000000000000000000000000000000100000000000000111100000000000010000000000000000000000000000000010000000000000011110000000000001000000000000000000000000000000001000000000000001111000000000000000011111111111111111111111111111111000000000000000011111111111111111111111111111111000000000000000011111111111111111111111111111111000000000000000011111111111111111111111111111111100000000000000001111111111111110000000000000000100000000000000001111111111111110000000000000000100000000000000001111111111111110000000000000000011111111111111101111111111111111111111111100010000000000000000000000000000111110000000000000001111111111111111100000000000000010111111111111111000000000001111111111111111111110000000000000001111111111111111100000000000111110000000000000001 
	Parameter ALUSGNL bound to: 212'b11111111111111111100110011001100110010111011101110111010101010101010100110011001100010001000011101110111011001100110010101010101010001000100001100110011001000100010001000100001000100010001000100000000000000000000 
	Parameter ZVN bound to: 159'b100100100100000000000000000000000000000000000000000000000000000000000000000000000000000000001100000001100000001100011010001100000010011001001001010001001000001 
	Parameter O bound to: 848'b11001111101011111111101011110000101011110000000011110000000000000000000100100011111111111111111111111111111111111111111100001111111111111111111100000000111111111111111111111111000011110000111100000000000000011111111100000000111111111111111100001111000000001000000000000000000000000000000000000000000000001111111111111111000000000000000011111111111111110000000000000000000000000000000011111111111111111111111111111111000000000000000000000000000000001111111111111111000000000000000000000000000000010000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011111110001111100000000000000000000000011101000100111111111111111100000000000000010000000000000001000000000000010111111111111111101111111111111111000000000000000100000000000000000000000001111011000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'rom_16' (14#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/rom_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/aluromcheckfsm_9.v:134]
INFO: [Synth 8-6155] done synthesizing module 'aluromcheckfsm_9' (15#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/aluromcheckfsm_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alucheckfsm_3' (16#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/alucheckfsm_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_4' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_4' (17#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'pressbutton_5' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pressbutton_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_10' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/multi_seven_seg_10.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_17' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/counter_17.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_17' (18#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/counter_17.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_18' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/seven_seg_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_18' (19#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/seven_seg_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_14' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/decoder_14.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_14' (20#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/decoder_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_10' (21#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/multi_seven_seg_10.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_11' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/multi_dec_ctr_11.v:11]
	Parameter DIGITS bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_19' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/decimal_counter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_19' (22#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/decimal_counter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_11' (23#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/multi_dec_ctr_11.v:11]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_12' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_12' (24#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
INFO: [Synth 8-6157] synthesizing module 'pos_to_led_13' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pos_to_led_13.v:7]
INFO: [Synth 8-226] default block is never used [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pos_to_led_13.v:16]
INFO: [Synth 8-6155] done synthesizing module 'pos_to_led_13' (25#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pos_to_led_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pressbutton_5' (26#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/pressbutton_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (27#1) [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1018.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [F:/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/io.xdc]
Finished Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_manual_controller_q_reg' in module 'alumanualcheckfsm_8'
INFO: [Synth 8-802] inferred FSM for state register 'M_y_controller_q_reg' in module 'aluromcheckfsm_9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    S0_manual_controller |                             0001 |                               00
    S1_manual_controller |                             0010 |                               01
    S2_manual_controller |                             0100 |                               10
    S3_manual_controller |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_manual_controller_q_reg' using encoding 'one-hot' in module 'alumanualcheckfsm_8'
WARNING: [Synth 8-327] inferring latch for variable 'num_show_reg' [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.srcs/sources_1/imports/verilog/aluromcheckfsm_9.v:138]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         S0_y_controller | 00000000000000000000000000000000000000000000000000001 |                           000000
         S1_y_controller | 00000000000000000000000000000000000000000000000000010 |                           000001
         S2_y_controller | 00000000000000000000000000000000000000000000000000100 |                           000010
         S3_y_controller | 00000000000000000000000000000000000000000000000001000 |                           000011
         S4_y_controller | 00000000000000000000000000000000000000000000000010000 |                           000100
         S5_y_controller | 00000000000000000000000000000000000000000000000100000 |                           000101
         S6_y_controller | 00000000000000000000000000000000000000000000001000000 |                           000110
         S7_y_controller | 00000000000000000000000000000000000000000000010000000 |                           000111
         S8_y_controller | 00000000000000000000000000000000000000000000100000000 |                           001000
         S9_y_controller | 00000000000000000000000000000000000000000001000000000 |                           001001
        S10_y_controller | 00000000000000000000000000000000000000000010000000000 |                           001010
        S11_y_controller | 00000000000000000000000000000000000000000100000000000 |                           001011
        S12_y_controller | 00000000000000000000000000000000000000001000000000000 |                           001100
        S13_y_controller | 00000000000000000000000000000000000000010000000000000 |                           001101
        S14_y_controller | 00000000000000000000000000000000000000100000000000000 |                           001110
        S15_y_controller | 00000000000000000000000000000000000001000000000000000 |                           001111
        S16_y_controller | 00000000000000000000000000000000000010000000000000000 |                           010000
        S17_y_controller | 00000000000000000000000000000000000100000000000000000 |                           010001
        S18_y_controller | 00000000000000000000000000000000001000000000000000000 |                           010010
        S19_y_controller | 00000000000000000000000000000000010000000000000000000 |                           010011
        S20_y_controller | 00000000000000000000000000000000100000000000000000000 |                           010100
        S21_y_controller | 00000000000000000000000000000001000000000000000000000 |                           010101
        S22_y_controller | 00000000000000000000000000000010000000000000000000000 |                           010110
        S23_y_controller | 00000000000000000000000000000100000000000000000000000 |                           010111
        S24_y_controller | 00000000000000000000000000001000000000000000000000000 |                           011000
        S25_y_controller | 00000000000000000000000000010000000000000000000000000 |                           011001
        S26_y_controller | 00000000000000000000000000100000000000000000000000000 |                           011010
        S27_y_controller | 00000000000000000000000001000000000000000000000000000 |                           011011
        S28_y_controller | 00000000000000000000000010000000000000000000000000000 |                           011100
        S29_y_controller | 00000000000000000000000100000000000000000000000000000 |                           011101
        S30_y_controller | 00000000000000000000001000000000000000000000000000000 |                           011110
        S31_y_controller | 00000000000000000000010000000000000000000000000000000 |                           011111
        S32_y_controller | 00000000000000000000100000000000000000000000000000000 |                           100000
        S33_y_controller | 00000000000000000001000000000000000000000000000000000 |                           100001
        S34_y_controller | 00000000000000000010000000000000000000000000000000000 |                           100010
        S35_y_controller | 00000000000000000100000000000000000000000000000000000 |                           100011
        S36_y_controller | 00000000000000001000000000000000000000000000000000000 |                           100100
        S37_y_controller | 00000000000000010000000000000000000000000000000000000 |                           100101
        S38_y_controller | 00000000000000100000000000000000000000000000000000000 |                           100110
        S39_y_controller | 00000000000001000000000000000000000000000000000000000 |                           100111
        S40_y_controller | 00000000000010000000000000000000000000000000000000000 |                           101000
        S41_y_controller | 00000000000100000000000000000000000000000000000000000 |                           101001
        S42_y_controller | 00000000001000000000000000000000000000000000000000000 |                           101010
        S43_y_controller | 00000000010000000000000000000000000000000000000000000 |                           101011
        S44_y_controller | 00000000100000000000000000000000000000000000000000000 |                           101100
        S45_y_controller | 00000001000000000000000000000000000000000000000000000 |                           101101
        S46_y_controller | 00000010000000000000000000000000000000000000000000000 |                           101110
        S47_y_controller | 00000100000000000000000000000000000000000000000000000 |                           101111
        S48_y_controller | 00001000000000000000000000000000000000000000000000000 |                           110000
        S49_y_controller | 00010000000000000000000000000000000000000000000000000 |                           110001
        S50_y_controller | 00100000000000000000000000000000000000000000000000000 |                           110010
        S51_y_controller | 01000000000000000000000000000000000000000000000000000 |                           110011
        S52_y_controller | 10000000000000000000000000000000000000000000000000000 |                           110100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_y_controller_q_reg' using encoding 'one-hot' in module 'aluromcheckfsm_9'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	   6 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	  53 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	  16 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 2     
	  53 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP aluromcheckfsm1/alu1/mul1/s0, operation Mode is: A*B.
DSP Report: operator aluromcheckfsm1/alu1/mul1/s0 is absorbed into DSP aluromcheckfsm1/alu1/mul1/s0.
DSP Report: Generating DSP alumanualcheckfsm1/alu1/mul1/s0, operation Mode is: A2*B2.
DSP Report: register alumanualcheckfsm1/M_register_2_q_reg is absorbed into DSP alumanualcheckfsm1/alu1/mul1/s0.
DSP Report: register alumanualcheckfsm1/M_register_1_q_reg is absorbed into DSP alumanualcheckfsm1/alu1/mul1/s0.
DSP Report: operator alumanualcheckfsm1/alu1/mul1/s0 is absorbed into DSP alumanualcheckfsm1/alu1/mul1/s0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_21        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alucheckfsm_3 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1018.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1033.426 ; gain = 15.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1105.469 ; gain = 87.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |    70|
|3     |DSP48E1 |     2|
|5     |LUT1    |    27|
|6     |LUT2    |   110|
|7     |LUT3    |    38|
|8     |LUT4    |    91|
|9     |LUT5    |   100|
|10    |LUT6    |   323|
|11    |FDRE    |   409|
|12    |FDSE    |    58|
|13    |LD      |     2|
|14    |IBUF    |    26|
|15    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.297 ; gain = 103.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1121.297 ; gain = 103.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1121.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1121.297 ; gain = 121.723
INFO: [Common 17-1381] The checkpoint 'D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 23:05:37 2022...
[Thu Mar 24 23:05:40 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1001.898 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 24 23:05:40 2022] Launched impl_1...
Run output will be captured here: D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Mar 24 23:05:40 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1019.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [F:/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/alchitry.xdc]
Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/io.xdc]
Finished Parsing XDC File [D:/SUTD/term4/G4_50.001_1D/ALUpart/work/constraint/io.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1019.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.332 ; gain = 19.477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.929 . Memory (MB): peak = 1019.332 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 161d6513e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.859 ; gain = 151.527

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 161d6513e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1375.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 161d6513e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1375.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ff7ea471

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1375.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ff7ea471

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1375.320 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ff7ea471

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1375.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ff7ea471

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1375.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1375.320 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 20371e06a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1375.320 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20371e06a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1375.320 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20371e06a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.320 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.320 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20371e06a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.320 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.320 ; gain = 355.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1375.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.406 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f8a6727

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1422.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e30ddf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.606 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 227f17fdb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.845 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 227f17fdb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 1422.406 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 227f17fdb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.854 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1849626a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b6b2b0c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 6 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 3 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.406 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 13a4bb2a1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1a4f5ca3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a4f5ca3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f39f907c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 142ce3213

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 173e27b48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 137ce2b62

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 98f7b225

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 3f55f7a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1130d97ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1130d97ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bb980f48

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.282 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 275b73df8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1422.406 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d9ab42b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1422.406 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bb980f48

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.282. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13ffa09f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13ffa09f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13ffa09f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 13ffa09f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.406 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16d15749b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 0.000
Ending Placer Task | Checksum: 112df3413

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.406 ; gain = 1.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1422.406 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1422.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1422.406 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1422.543 ; gain = 0.137
INFO: [Common 17-1381] The checkpoint 'D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 39c84a93 ConstDB: 0 ShapeSum: d916e980 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 99076f6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1527.832 ; gain = 92.215
Post Restoration Checksum: NetGraph: 59ca8f58 NumContArr: 3f3ce014 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 99076f6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1527.840 ; gain = 92.223

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 99076f6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1533.852 ; gain = 98.234

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 99076f6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1533.852 ; gain = 98.234
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1182342bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.520 ; gain = 104.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.483  | TNS=0.000  | WHS=-0.144 | THS=-5.537 |

Phase 2 Router Initialization | Checksum: edc13835

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.562 ; gain = 104.945

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00701587 %
  Global Horizontal Routing Utilization  = 0.000910984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1200
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1180
  Number of Partially Routed Nets     = 20
  Number of Node Overlaps             = 23


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: edc13835

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1544.633 ; gain = 109.016
Phase 3 Initial Routing | Checksum: 25473c9a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.058  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 152c1747c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016
Phase 4 Rip-up And Reroute | Checksum: 152c1747c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d80399a4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.065  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d80399a4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d80399a4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016
Phase 5 Delay and Skew Optimization | Checksum: 1d80399a4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d371e3f5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.065  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17f088079

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016
Phase 6 Post Hold Fix | Checksum: 17f088079

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.406601 %
  Global Horizontal Routing Utilization  = 0.384045 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b52b103c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1544.633 ; gain = 109.016

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b52b103c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.285 ; gain = 109.668

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22696f81b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.285 ; gain = 109.668

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.065  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22696f81b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.285 ; gain = 109.668
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.285 ; gain = 109.668

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1545.285 ; gain = 122.742
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1555.117 ; gain = 9.832
INFO: [Common 17-1381] The checkpoint 'D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP alucheckfsm1/aluromcheckfsm1/alu1/mul1/s0 input alucheckfsm1/aluromcheckfsm1/alu1/mul1/s0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP alucheckfsm1/aluromcheckfsm1/alu1/mul1/s0 input alucheckfsm1/aluromcheckfsm1/alu1/mul1/s0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP alucheckfsm1/alumanualcheckfsm1/alu1/mul1/s0 output alucheckfsm1/alumanualcheckfsm1/alu1/mul1/s0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP alucheckfsm1/aluromcheckfsm1/alu1/mul1/s0 output alucheckfsm1/aluromcheckfsm1/alu1/mul1/s0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP alucheckfsm1/alumanualcheckfsm1/alu1/mul1/s0 multiplier stage alucheckfsm1/alumanualcheckfsm1/alu1/mul1/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP alucheckfsm1/aluromcheckfsm1/alu1/mul1/s0 multiplier stage alucheckfsm1/aluromcheckfsm1/alu1/mul1/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13166272 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/SUTD/term4/G4_50.001_1D/ALUpart/work/vivado/ALUpart/ALUpart.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Mar 24 23:06:53 2022. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2022.781 ; gain = 434.266
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 23:06:53 2022...
[Thu Mar 24 23:06:56 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1001.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 23:06:56 2022...
Vivado exited.

Finished building project.
