/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [21:0] celloutsig_0_30z;
  wire [16:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  reg [21:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  reg [2:0] celloutsig_1_3z;
  reg [7:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_3z & celloutsig_0_1z[10]);
  assign celloutsig_1_19z = ~(in_data[108] | celloutsig_1_10z[2]);
  assign celloutsig_0_14z = ~(celloutsig_0_1z[4] | celloutsig_0_11z);
  assign celloutsig_0_3z = ~celloutsig_0_2z[5];
  assign celloutsig_1_18z = ~((celloutsig_1_3z[2] | celloutsig_1_15z[8]) & (celloutsig_1_0z | celloutsig_1_10z[2]));
  assign celloutsig_0_15z = ~((celloutsig_0_13z[5] | celloutsig_0_2z[7]) & (celloutsig_0_5z[2] | celloutsig_0_8z));
  assign celloutsig_0_29z = ~((celloutsig_0_9z | celloutsig_0_25z) & (celloutsig_0_27z | celloutsig_0_7z));
  assign celloutsig_0_35z = celloutsig_0_31z[7] | celloutsig_0_2z[8];
  assign celloutsig_1_0z = in_data[174] | in_data[153];
  assign celloutsig_0_20z = celloutsig_0_9z | celloutsig_0_3z;
  assign celloutsig_0_27z = celloutsig_0_3z | celloutsig_0_14z;
  assign celloutsig_0_6z = celloutsig_0_3z ^ celloutsig_0_2z[2];
  assign celloutsig_0_8z = celloutsig_0_7z ^ celloutsig_0_0z[1];
  assign celloutsig_0_25z = celloutsig_0_20z ^ celloutsig_0_15z;
  assign celloutsig_0_0z = in_data[94:92] & in_data[15:13];
  assign celloutsig_1_2z = celloutsig_1_1z[5:3] & in_data[180:178];
  assign celloutsig_0_31z = { celloutsig_0_30z[12:3], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_26z } & { celloutsig_0_21z[10:0], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_26z };
  assign celloutsig_1_1z = in_data[147:142] / { 1'h1, in_data[168:164] };
  assign celloutsig_1_5z = { in_data[118:117], celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[1], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[52:37] / { 1'h1, in_data[81:67] };
  assign celloutsig_0_16z = { celloutsig_0_13z[9:0], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_11z } / { 1'h1, celloutsig_0_2z[9:0], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_16z[5:1] / { 1'h1, celloutsig_0_17z[1:0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_10z[15:12], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z } >= { celloutsig_0_1z[5:2], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_12z = celloutsig_0_10z[8:3] < celloutsig_0_10z[9:4];
  assign celloutsig_0_24z = celloutsig_0_10z[7:3] < { celloutsig_0_19z[0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[14:1], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_11z } % { 1'h1, celloutsig_0_23z };
  assign celloutsig_0_21z = { celloutsig_0_1z[13:11], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_19z } % { 1'h1, celloutsig_0_1z[14:5], celloutsig_0_8z };
  assign celloutsig_1_15z = in_data[180:172] * { celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[0] ? { celloutsig_0_1z[15:10], celloutsig_0_0z[2:1], 1'h1, celloutsig_0_0z[2:1], 1'h1 } : in_data[52:41];
  assign celloutsig_1_6z = celloutsig_1_5z[4:1] | celloutsig_1_4z[6:3];
  assign celloutsig_1_10z = { celloutsig_1_6z[1:0], celloutsig_1_0z } | celloutsig_1_6z[2:0];
  assign celloutsig_0_17z = { celloutsig_0_16z[7:6], celloutsig_0_15z, celloutsig_0_11z } | celloutsig_0_2z[5:2];
  assign celloutsig_0_26z = & { celloutsig_0_19z[4], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_1z[6] & in_data[65];
  assign celloutsig_0_5z = celloutsig_0_2z[10:7] >> in_data[20:17];
  assign celloutsig_0_13z = { celloutsig_0_2z[7:1], celloutsig_0_0z, celloutsig_0_3z } - { celloutsig_0_1z[14:5], celloutsig_0_8z };
  assign celloutsig_0_30z = { in_data[67:50], celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_7z } - in_data[74:53];
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_0z } ~^ { celloutsig_0_2z[5:2], celloutsig_0_15z };
  always_latch
    if (clkin_data[32]) celloutsig_0_36z = 22'h000000;
    else if (celloutsig_1_18z) celloutsig_0_36z = { celloutsig_0_21z[6:0], celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_35z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_3z = in_data[103:101];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_4z = { celloutsig_1_2z[1], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_11z = ~((celloutsig_0_8z & celloutsig_0_8z) | (celloutsig_0_8z & celloutsig_0_3z));
  assign { out_data[128], out_data[96], out_data[53:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
