
freq_relay_proj.elf:     file format elf32-littlenios2
freq_relay_proj.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000248

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00015924 memsz 0x00015924 flags r-x
    LOAD off    0x00017000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00017000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002540 memsz 0x0007fa70 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  00017000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000228  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000156fc  00000248  00000248  00001248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000072c  08000000  08000000  00017000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001e14  0800072c  0800072c  0001772c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d7ab  08002540  08002540  00019540  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  00019540  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000e68  00000000  00000000  00019568  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00002360  00000000  00000000  0001a3d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0002ec15  00000000  00000000  0001c730  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000094fa  00000000  00000000  0004b345  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0001a59b  00000000  00000000  0005483f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002d68  00000000  00000000  0006eddc  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000029b5  00000000  00000000  00071b44  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000dc55  00000000  00000000  000744f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  00082150  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000950  00000000  00000000  000821a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00087ee9  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  00087eec  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00087ef1  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00087ef2  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00087ef3  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00087ef7  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00087efb  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  00087eff  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00087f08  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  00087f11  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000005  00000000  00000000  00087f1a  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000003c  00000000  00000000  00087f1f  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000248 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
0800072c l    d  .rwdata	00000000 .rwdata
08002540 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
0000028c l       .text	00000000 alt_after_alt_main
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002544 l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002548 l     O .bss	00000004 xCoRoutineTickCount
0800254c l     O .bss	00000004 xLastTickCount
08002550 l     O .bss	00000004 xPassedTicks
00000780 l     F .text	0000009c prvInitialiseCoRoutineLists
080025ec l     O .bss	00000028 pxReadyCoRoutineLists
08002558 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002554 l     O .bss	00000004 pxDelayedCoRoutineList
00000470 l     F .text	000000d4 prvCheckPendingReadyList
0800263c l     O .bss	00000014 xPendingReadyCoRoutineList
00000544 l     F .text	00000150 prvCheckDelayedList
08002614 l     O .bss	00000014 xDelayedCoRoutineList1
08002628 l     O .bss	00000014 xDelayedCoRoutineList2
00000000 l    df *ABS*	00000000 heap.c
080024d8 l     O .rwdata	00000002 heapSTRUCT_SIZE
080024dc l     O .rwdata	00000004 xTotalHeapSize
0800255c l     O .bss	00000004 pxEnd
080024e0 l     O .rwdata	00000004 xFreeBytesRemaining
00000aec l     F .text	000000c0 prvHeapInit
08002560 l     O .bss	00000008 xStart
00000bac l     F .text	00000138 prvInsertBlockIntoFreeList
08002650 l     O .bss	0007d000 xHeap
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
00000fac l     F .text	00000028 prvReadGp
00001110 l     F .text	00000098 prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00001fec l     F .text	00000194 prvCopyDataToQueue
000023a4 l     F .text	00000058 prvIsQueueFull
0000221c l     F .text	000000f0 prvUnlockQueue
00002180 l     F .text	0000009c prvCopyDataFromQueue
0000230c l     F .text	00000054 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0800256c l     O .bss	00000004 uxTasksDeleted
08002570 l     O .bss	00000004 uxCurrentNumberOfTasks
08002574 l     O .bss	00000004 xTickCount
08002578 l     O .bss	00000004 uxTopReadyPriority
0800257c l     O .bss	00000004 xSchedulerRunning
08002580 l     O .bss	00000004 uxPendedTicks
08002584 l     O .bss	00000004 xYieldPending
08002588 l     O .bss	00000004 xNumOfOverflows
0800258c l     O .bss	00000004 uxTaskNumber
080024e4 l     O .rwdata	00000004 xNextTaskUnblockTime
08002590 l     O .bss	00000004 uxSchedulerSuspended
000034f0 l     F .text	000000d8 prvAllocateTCBAndStack
000031f0 l     F .text	0000013c prvInitialiseTCBVariables
0000332c l     F .text	000000a8 prvInitialiseTaskLists
0807f650 l     O .bss	000000f0 pxReadyTasksLists
0807f77c l     O .bss	00000014 xTasksWaitingTermination
000036dc l     F .text	00000070 prvResetNextTaskUnblockTime
00003478 l     F .text	00000078 prvAddCurrentTaskToDelayedList
000031d4 l     F .text	0000001c prvIdleTask
0807f768 l     O .bss	00000014 xPendingReadyList
08002594 l     O .bss	00000004 pxDelayedTaskList
08002598 l     O .bss	00000004 pxOverflowDelayedTaskList
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2768
000033d4 l     F .text	000000a4 prvCheckTasksWaitingTermination
0807f740 l     O .bss	00000014 xDelayedTaskList1
0807f754 l     O .bss	00000014 xDelayedTaskList2
000036a0 l     F .text	0000003c prvDeleteTCB
000035c8 l     F .text	00000068 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0800259c l     O .bss	00000004 xTimerQueue
00004924 l     F .text	0000007c prvCheckForValidListAndQueue
00004430 l     F .text	00000034 prvTimerTask
00004384 l     F .text	000000ac prvProcessExpiredTimer
080025a4 l     O .bss	00000004 pxCurrentTimerList
000045c8 l     F .text	000000cc prvInsertTimerInActiveList
00004504 l     F .text	00000060 prvGetNextExpireTime
00004464 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004694 l     F .text	0000018c prvProcessReceivedCommands
00004564 l     F .text	00000064 prvSampleTimeNow
080025a0 l     O .bss	00000004 xLastTime.2546
00004820 l     F .text	00000104 prvSwitchTimerLists
080025a8 l     O .bss	00000004 pxOverflowTimerList
0807f790 l     O .bss	00000014 xActiveTimerList1
0807f7a4 l     O .bss	00000014 xActiveTimerList2
00000000 l    df *ABS*	00000000 freertos_test.c
080024e8 l     O .rwdata	00000008 old_freq
080025ac l     O .bss	00000004 old_count
00000000 l    df *ABS*	00000000 dp-bit.c
00004d58 l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00006504 l     F .text	00000058 __sprint_r
08000236 l     O .rodata	00000010 blanks.3452
08000226 l     O .rodata	00000010 zeroes.3453
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
00008568 l     F .text	00000218 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00009f64 l     F .text	00000058 std
0000a070 l     F .text	00000008 __fp_lock
0000a078 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0800072c l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 locale.c
080024fc l     O .rwdata	00000004 charset
0800026c l     O .rodata	00000030 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080003b4 l     O .rodata	0000000c p05.2458
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_isinfd.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0000e3c4 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 alt_close.c
0000e60c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0000e66c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0000e76c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0000e88c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
0000e9dc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0000ec08 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002524 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0000eea4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
080010e8 l     O .rwdata	000000d8 flash_controller
080011c0 l     O .rwdata	00001060 jtag_uart
08002220 l     O .rwdata	00000120 character_lcd
08002340 l     O .rwdata	000000c4 uart
08002404 l     O .rwdata	00000038 ps2
0800243c l     O .rwdata	00000048 video_character_buffer_with_dma
08002484 l     O .rwdata	00000054 video_pixel_buffer_dma
0000f2a4 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0000f378 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00010178 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0001125c l     F .text	0000022c altera_avalon_jtag_uart_irq
00011488 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002528 l     O .rwdata	00000004 colstart
00011b04 l     F .text	000000b8 lcd_write_command
00011bbc l     F .text	000000d4 lcd_write_data
00011c90 l     F .text	000000c4 lcd_clear_screen
00011d54 l     F .text	000001ec lcd_repaint_screen
00011f40 l     F .text	000000c8 lcd_scroll_up
00012008 l     F .text	000002d0 lcd_handle_escape
000127dc l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00012a3c l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00012cf0 l     F .text	000000a0 altera_avalon_uart_irq
00012d90 l     F .text	000000e0 altera_avalon_uart_rxirq
00012e70 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0001325c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00013484 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00014168 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000143f4 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00014530 l     F .text	000000dc alt_file_locked
00014794 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00014d8c l     F .text	000000bc alt_write_word_amd
00014c68 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00015040 l     F .text	0000018c alt_unlock_block_intel
000151cc l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
080005a9 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0001572c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
000158e0 l     F .text	00000040 alt_sim_halt
0000bbe8 g     F .text	00000094 _mprec_log10
0000bcd4 g     F .text	00000088 __any_on
0000d3e0 g     F .text	00000070 _isatty_r
0800038c g     O .rodata	00000028 __mprec_tinytens
0000ea3c g     F .text	0000006c alt_main
000063dc g     F .text	000000a0 _puts_r
0000fc38 g     F .text	00000048 alt_read_query_entry_32bit
00013730 g     F .text	00000058 alt_up_ps2_disable_read_interrupt
0807f7e0 g     O .bss	00000100 alt_irq
0000d450 g     F .text	00000078 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
00002e28 g     F .text	00000074 vTaskPlaceOnUnorderedEventList
00000ab0 g     F .text	00000020 xPortGetFreeHeapSize
0000f3b0 g     F .text	000002c0 alt_flash_cfi_write
00005878 g     F .text	00000088 __eqdf2
0807fa70 g       *ABS*	00000000 __alt_heap_start
000041dc g     F .text	000000b0 xTimerCreate
080025b0 g     O .bss	00000004 freq_buffer_sem
00006364 g     F .text	00000044 printf
0000ceac g     F .text	00000068 __sseek
00009fcc g     F .text	000000a4 __sinit
00013d78 g     F .text	00000114 alt_up_char_buffer_string
00013548 g     F .text	00000034 read_CE_bit
00002444 g     F .text	00000094 vQueueWaitForMessageRestricted
0000aca4 g     F .text	00000084 _setlocale_r
0000a0cc g     F .text	00000068 __sfmoreglue
0000eac8 g     F .text	00000020 __malloc_unlock
000138dc g     F .text	000000b0 alt_up_ps2_read_data_byte_timeout
00013ca8 g     F .text	000000d0 alt_up_char_buffer_draw
0000b6fc g     F .text	000000e0 memmove
0000081c g     F .text	00000080 xCoRoutineRemoveFromEventList
000039f4 g     F .text	00000054 vTaskEnterCritical
0000a0bc g     F .text	00000010 _cleanup
000019a0 g     F .text	000000e8 xQueueGenericSendFromISR
0000bd5c g     F .text	000000bc _Balloc
0000e154 g     F .text	00000088 __gtdf2
00000000  w      *UND*	00000000 __errno
0000fdc4 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001658 g     F .text	00000094 xQueueGiveMutexRecursive
08002568 g     O .bss	00000004 pxCurrentTCB
0000d36c g     F .text	00000074 _fstat_r
0000f8cc g     F .text	000002e8 alt_flash_program_block
080025d0 g     O .bss	00000004 errno
080025dc g     O .bss	00000004 alt_argv
00003d14 g     F .text	00000188 xTaskNotify
0800a4d8 g       *ABS*	00000000 _gp
00014998 g     F .text	00000030 usleep
08000f68 g     O .rwdata	00000180 alt_fd_list
000010bc g     F .text	00000038 xPortStartScheduler
0000288c g     F .text	00000044 vTaskEndScheduler
00014290 g     F .text	00000094 alt_find_dev
0000622c g     F .text	000000a0 memcpy
00002dc8 g     F .text	00000060 vTaskPlaceOnEventList
000024d8 g     F .text	000001c8 xTaskGenericCreate
00013e8c g     F .text	0000005c alt_up_char_buffer_clear
0000a0b0 g     F .text	0000000c _cleanup_r
00005900 g     F .text	000000f8 __floatsidf
000144b8 g     F .text	00000078 alt_io_redirect
0000e264 g     F .text	00000088 __ltdf2
00001e70 g     F .text	00000080 xQueuePeekFromISR
00015944 g       *ABS*	00000000 __DTOR_END__
0000647c g     F .text	00000014 puts
00000a30 g     F .text	00000080 vPortFree
00000290 g     F .text	00000140 xCoRoutineCreate
0000bb38 g     F .text	000000b0 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
000116a0 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
000063a8 g     F .text	00000034 _printf_r
0000e500 g     F .text	00000008 __udivsi3
0000e7cc g     F .text	000000c0 isatty
0800029c g     O .rodata	000000c8 __mprec_tens
00004c58 g     F .text	00000020 VGA_Task
00003630 g     F .text	00000070 uxTaskGetStackHighWaterMark
0000ac80 g     F .text	00000008 __locale_charset
00000d7c g     F .text	00000088 vListInsertEnd
080025c4 g     O .bss	00000004 __malloc_top_pad
080024f8 g     O .rwdata	00000004 __mb_cur_max
0000ac88 g     F .text	0000000c _localeconv_r
0000c454 g     F .text	0000003c __i2b
0000a664 g     F .text	0000049c __sfvwrite_r
0000ce34 g     F .text	00000070 _sbrk_r
00014e48 g     F .text	00000084 alt_program_intel
00004a1c g     F .text	0000023c freq_relay
0000d4c8 g     F .text	00000078 _read_r
00000d54 g     F .text	00000028 vListInitialiseItem
0001403c g     F .text	00000078 alt_dcache_flush
08000b2c g     O .rwdata	0000000c __lc_ctype
08002518 g     O .rwdata	00000004 alt_max_fd
0000fbb4 g     F .text	00000040 alt_read_query_entry_8bit
000011a8 g     F .text	0000004c vPortSysTickHandler
00005fb8 g     F .text	00000138 __unpack_d
0000d248 g     F .text	00000110 _fclose_r
0001357c g     F .text	00000034 read_num_bytes_available
00014ecc g     F .text	00000174 alt_erase_block_intel
00009f30 g     F .text	00000034 fflush
080025c8 g     O .bss	00000004 __malloc_max_sbrked_mem
000011f4 g     F .text	000001b0 alt_irq_register
000134e4 g     F .text	00000034 read_RI_bit
000051e8 g     F .text	00000074 __adddf3
0000ba18 g     F .text	00000120 __b2d
0000db1c g     F .text	000005b0 __umoddi3
0000e8ec g     F .text	000000f0 lseek
080024f4 g     O .rwdata	00000004 _global_impure_ptr
0000c7d0 g     F .text	000005f4 _realloc_r
0807fa70 g       *ABS*	00000000 __bss_end
0001488c g     F .text	0000010c alt_tick
0000d540 g     F .text	000005dc __udivdi3
08000364 g     O .rodata	00000028 __mprec_bigtens
0000c6b0 g     F .text	00000120 __s2b
000059f8 g     F .text	00000194 __floatunsidf
0000b938 g     F .text	00000060 __mcmp
0000089c g     F .text	00000194 pvPortMalloc
00012c30 g     F .text	000000c0 altera_avalon_uart_init
000135e4 g     F .text	0000002c read_data_byte
0800253c g     O .rwdata	00000004 __ctype_ptr
0000a098 g     F .text	00000018 __fp_lock_all
00001fb4 g     F .text	00000038 vQueueDelete
000010f4 g     F .text	0000001c vPortEndScheduler
00000ce4 g     F .text	00000070 vListInitialise
000147f4 g     F .text	00000098 alt_alarm_stop
00013518 g     F .text	00000030 read_RE_bit
080025d4 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000cc alt_irq_handler
08000f40 g     O .rwdata	00000028 alt_dev_null
00002a48 g     F .text	00000028 xTaskGetTickCount
000017f0 g     F .text	000001b0 xQueueGenericSend
000100cc g     F .text	000000ac alt_set_flash_algorithm_func
00013788 g     F .text	00000078 alt_up_ps2_write_data_byte
0000b804 g     F .text	00000070 __hi0bits
0000e2ec g     F .text	000000d8 __fixdfsi
000038f8 g     F .text	000000fc xTaskPriorityDisinherit
0000fc80 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002510 g     O .rwdata	00000008 alt_dev_list
0000ed84 g     F .text	00000120 write
00002efc g     F .text	000000e8 xTaskRemoveFromEventList
0000e698 g     F .text	000000d4 fstat
00010f80 g     F .text	000000dc alt_check_primary_table
0000c590 g     F .text	00000120 __pow5mult
080025b8 g     O .bss	00000004 __nlocale_changed
0000e508 g     F .text	00000008 __umodsi3
0000f700 g     F .text	00000068 alt_flash_cfi_read
0000fe54 g     F .text	00000034 alt_write_native_8bit
0807fa70 g       *ABS*	00000000 end
00013afc g     F .text	000000a8 alt_up_ps2_write_fd
0000fcbc g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
000122d8 g     F .text	00000504 altera_avalon_lcd_16207_write
000026a0 g     F .text	000000d8 vTaskDelete
00013be4 g     F .text	00000084 alt_up_char_buffer_init
000132bc g     F .text	000001c8 altera_avalon_uart_write
000101f4 g     F .text	000005e0 alt_read_cfi_table
000111a4 g     F .text	000000b8 altera_avalon_jtag_uart_init
00003af4 g     F .text	0000003c pvTaskIncrementMutexHeldCount
00015940 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00012ab0 g     F .text	00000088 alt_avalon_timer_sc_init
00012b90 g     F .text	00000058 altera_avalon_uart_write_fd
00005c24 g     F .text	00000080 __clzsi2
00012be8 g     F .text	00000048 altera_avalon_uart_close_fd
000118c4 g     F .text	00000240 altera_avalon_jtag_uart_write
0000f2dc g     F .text	0000009c alt_flash_cfi_init
00009fbc g     F .text	00000004 __sfp_lock_acquire
0000b618 g     F .text	000000e4 memchr
0000655c g     F .text	00001eac ___vfprintf_internal_r
000030ec g     F .text	000000c4 xTaskCheckForTimeOut
00000694 g     F .text	000000ec vCoRoutineSchedule
0000a350 g     F .text	00000314 _free_r
08002540 g     O .bss	00000004 pxCurrentCoRoutine
00015730 g     F .text	000001b0 __call_exitprocs
080025bc g     O .bss	00000004 __mlocale_changed
00003b30 g     F .text	000000d8 ulTaskNotifyTake
08002504 g     O .rwdata	00000004 __malloc_sbrk_base
00000248 g     F .text	00000048 _start
080025e4 g     O .bss	00000004 _alt_tick_rate
000028d0 g     F .text	00000028 vTaskSuspendAll
00002a70 g     F .text	0000002c xTaskGetTickCountFromISR
0000c120 g     F .text	0000014c __lshift
080025e8 g     O .bss	00000004 _alt_nticks
0000eae8 g     F .text	00000120 read
0000ef38 g     F .text	0000036c alt_sys_init
00000ed8 g     F .text	00000098 uxListRemove
000155f8 g     F .text	00000134 __register_exitproc
00013a08 g     F .text	00000058 alt_up_ps2_clear_fifo
0000fbf4 g     F .text	00000044 alt_read_query_entry_16bit
0000c26c g     F .text	000001e8 __multiply
00011538 g     F .text	00000074 altera_avalon_jtag_uart_close
000037c8 g     F .text	00000130 vTaskPriorityInherit
0807f7b8 g     O .bss	00000028 __malloc_current_mallinfo
0000feec g     F .text	000001e0 alt_set_flash_width_func
0000be18 g     F .text	0000017c __d2b
00002c98 g     F .text	00000130 vTaskSwitchContext
00003e9c g     F .text	000001c0 xTaskNotifyFromISR
0001105c g     F .text	00000058 altera_avalon_jtag_uart_read_fd
000154f4 g     F .text	000000b8 alt_get_fd
00002e9c g     F .text	00000060 vTaskPlaceOnEventListRestricted
000152a8 g     F .text	0000012c alt_busy_sleep
000060f0 g     F .text	000000c8 __fpcmp_parts_d
0000d1d8 g     F .text	00000070 _close_r
00003c08 g     F .text	0000010c xTaskNotifyWait
00014a50 g     F .text	00000218 alt_erase_block_amd
000061b8 g     F .text	00000074 memcmp
0001110c g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0807fa70 g       *ABS*	00000000 __alt_stack_base
00011154 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
0000428c g     F .text	000000c8 xTimerGenericCommand
0000842c g     F .text	0000013c __swsetup_r
000107d4 g     F .text	000007ac alt_read_cfi_width
00000f70 g     F .text	0000003c vApplicationStackOverflowHook
00005620 g     F .text	00000258 __divdf3
0000a134 g     F .text	000000f0 __sfp
0000bc7c g     F .text	00000058 __copybits
00002a9c g     F .text	00000020 uxTaskGetNumberOfTasks
00000000         *UND*	00000000 save_context
08000b38 g     O .rwdata	00000408 __malloc_av_
00009fc8 g     F .text	00000004 __sinit_lock_release
0000525c g     F .text	000003c4 __muldf3
0000cf90 g     F .text	00000060 __sread
000153d4 g     F .text	00000120 alt_find_file
000140b4 g     F .text	000000b4 alt_dev_llist_insert
0000eaa8 g     F .text	00000020 __malloc_lock
0000ecc8 g     F .text	000000bc sbrk
000016ec g     F .text	000000a8 xQueueTakeMutexRecursive
00009d34 g     F .text	000001fc _fflush_r
0000d124 g     F .text	000000b4 _calloc_r
0800252c g     O .rwdata	00000008 alt_flash_dev_list
0000fd80 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
08002540 g       *ABS*	00000000 __bss_start
000062cc g     F .text	00000098 memset
00004cc0 g     F .text	00000040 main
080025e0 g     O .bss	00000004 alt_envp
080025cc g     O .bss	00000004 __malloc_max_total_mem
00013c68 g     F .text	00000040 alt_up_char_buffer_open_dev
000110b4 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00004d00 g     F .text	00000058 initCreateTasks
00000e04 g     F .text	000000d4 vListInsert
000128a8 g     F .text	0000013c altera_avalon_lcd_16207_init
0000cea4 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0000d358 g     F .text	00000014 fclose
0000416c g     F .text	00000070 xTimerCreateTimerTask
0001398c g     F .text	0000007c alt_up_ps2_read_data_byte
0807f8e0 g     O .bss	00000190 _atexit0
00008780 g     F .text	000015b4 _dtoa_r
0000aed8 g     F .text	00000740 _malloc_r
00004354 g     F .text	00000030 pcTimerGetTimerName
0800251c g     O .rwdata	00000004 alt_errno
0000fe0c g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
0000abc8 g     F .text	000000b8 _fwalk
00001d8c g     F .text	000000e4 xQueueReceiveFromISR
0000f768 g     F .text	00000164 alt_write_value_to_flash
0000374c g     F .text	00000028 xTaskGetCurrentTaskHandle
00013ba4 g     F .text	00000040 alt_up_ps2_open_dev
0000fe88 g     F .text	00000034 alt_write_native_16bit
0000e440 g     F .text	00000060 __divsi3
080000b0 g     O .rodata	00000014 __thenan_df
000014b8 g     F .text	000000dc xQueueGenericCreate
0000a224 g     F .text	0000012c _malloc_trim_r
000136dc g     F .text	00000054 alt_up_ps2_enable_read_interrupt
00015944 g       *ABS*	00000000 __CTOR_END__
0000cff0 g     F .text	000000bc strcmp
00001794 g     F .text	0000005c xQueueCreateCountingSemaphore
00015944 g       *ABS*	00000000 __DTOR_LIST__
0000e0cc g     F .text	00000088 __nedf2
0000ef04 g     F .text	00000034 alt_irq_init
00002fe4 g     F .text	000000d0 xTaskRemoveFromUnorderedEventList
0000ec68 g     F .text	00000060 alt_release_fd
000028f8 g     F .text	00000150 xTaskResumeAll
00001f30 g     F .text	00000054 uxQueueSpacesAvailable
000135b0 g     F .text	00000034 read_data_valid
080000c4 g     O .rodata	00000100 __clz_tab
000027f0 g     F .text	0000009c vTaskStartScheduler
080025b4 g     O .bss	00000004 HW_dataQ
080025c0 g     O .bss	00000004 _PathLocale
00013870 g     F .text	0000006c alt_up_ps2_write_data_byte_with_ack
000155ac g     F .text	00000014 atexit
0000d0ac g     F .text	00000078 _write_r
0000ad28 g     F .text	0000001c setlocale
000023fc g     F .text	00000048 xQueueIsQueueFullFromISR
000049ec g     F .text	00000030 pvTimerGetTimerID
000003d0 g     F .text	000000a0 vCoRoutineAddToDelayedList
080024f0 g     O .rwdata	00000004 _impure_ptr
080025d8 g     O .bss	00000004 alt_argc
0001422c g     F .text	00000064 _do_dtors
0000b998 g     F .text	00000080 __ulp
0000cdc4 g     F .text	00000040 __isinfd
0000a080 g     F .text	00000018 __fp_unlock_all
000031b0 g     F .text	00000024 vTaskMissedYield
000129e4 g     F .text	00000058 altera_avalon_lcd_16207_write_fd
08002508 g     O .rwdata	00000008 alt_fs_list
0000fd38 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00001ef0 g     F .text	00000040 uxQueueMessagesWaiting
00001b60 g     F .text	0000022c xQueueGenericReceive
00002abc g     F .text	000001dc xTaskIncrementTick
0000ac94 g     F .text	00000010 localeconv
000013a4 g     F .text	00000114 xQueueGenericReset
08002540 g       *ABS*	00000000 _edata
00012b38 g     F .text	00000058 altera_avalon_uart_read_fd
0807fa70 g       *ABS*	00000000 _end
00014324 g     F .text	0000007c alt_flash_open_dev
000115ac g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
00000ad0 g     F .text	0000001c vPortInitialiseBlocks
000049a0 g     F .text	0000004c xTimerIsTimerActive
0000cf14 g     F .text	0000007c __swrite
08002500 g     O .rwdata	00000004 __malloc_trim_threshold
000149c8 g     F .text	00000020 altera_nios2_qsys_irq_init
000155c0 g     F .text	00000038 exit
0000ab00 g     F .text	000000c8 _fwalk_reent
00013610 g     F .text	000000cc alt_up_ps2_init
0000bf94 g     F .text	0000018c __mdiff
000143a0 g     F .text	00000054 alt_flash_close_dev
0000e4a0 g     F .text	00000060 __modsi3
00002778 g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
00009fc0 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003774 g     F .text	00000054 xTaskGetSchedulerState
080004a8 g     O .rodata	00000101 _ctype_
00012fcc g     F .text	00000060 altera_avalon_uart_close
00015920 g     F .text	00000020 _exit
0000ce04 g     F .text	00000030 __isnand
00013ee8 g     F .text	00000154 alt_alarm_start
00005b8c g     F .text	00000098 __muldi3
0000ad44 g     F .text	00000194 __smakebuf_r
0000febc g     F .text	00000030 alt_write_native_32bit
00013800 g     F .text	00000070 alt_up_ps2_wait_for_ack
00003a48 g     F .text	00000068 vTaskExitCritical
00006490 g     F .text	00000074 strlen
00000fd4 g     F .text	000000e8 pxPortInitialiseStack
0001460c g     F .text	00000188 open
0000e1dc g     F .text	00000088 __gedf2
0000f670 g     F .text	00000090 alt_flash_cfi_get_info
000030b4 g     F .text	00000038 vTaskSetTimeOutState
08002520 g     O .rwdata	00000004 alt_priority_mask
00008408 g     F .text	00000024 __vfprintf_internal
0001302c g     F .text	00000230 altera_avalon_uart_read
00001f84 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002360 g     F .text	00000044 xQueueIsQueueEmptyFromISR
00013a60 g     F .text	0000009c alt_up_ps2_read_fd
00005168 g     F .text	00000080 __subdf3
00004c78 g     F .text	00000048 initOSDataStructs
0000b874 g     F .text	000000c4 __lo0bits
08002534 g     O .rwdata	00000008 alt_alarm_list
000141c8 g     F .text	00000064 _do_ctors
00003ab0 g     F .text	00000044 uxTaskResetEventItemValue
00001594 g     F .text	000000c4 xQueueCreateMutex
0000e510 g     F .text	000000fc close
000149e8 g     F .text	00000068 alt_program_amd
0000405c g     F .text	00000110 vTaskNotifyGiveFromISR
00005ca4 g     F .text	00000314 __pack_d
00001a88 g     F .text	000000d8 xQueueGiveFromISR
00000000  w      *UND*	00000000 free
00009fc4 g     F .text	00000004 __sinit_lock_acquire
0000c490 g     F .text	00000100 __multadd
0000b7dc g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6095a04 	addi	et,et,9576
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6095a04 	addi	et,et,9576
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <restore_context>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	0002c980 	call	2c98 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <restore_sp_from_pxCurrentTCB>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 18c:	0005313a 	rdctl	r2,ipending
 190:	e0bffc15 	stw	r2,-16(fp)

  return active;
 194:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 198:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 19c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a0:	00800044 	movi	r2,1
 1a4:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1a8:	e0ffff17 	ldw	r3,-4(fp)
 1ac:	e0bffe17 	ldw	r2,-8(fp)
 1b0:	1884703a 	and	r2,r3,r2
 1b4:	1005003a 	cmpeq	r2,r2,zero
 1b8:	1000171e 	bne	r2,zero,218 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	e0bffd17 	ldw	r2,-12(fp)
 1c0:	00c20234 	movhi	r3,2056
 1c4:	18fdf804 	addi	r3,r3,-2080
 1c8:	100490fa 	slli	r2,r2,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	11800017 	ldw	r6,0(r2)
 1d4:	e0bffd17 	ldw	r2,-12(fp)
 1d8:	00c20234 	movhi	r3,2056
 1dc:	18fdf804 	addi	r3,r3,-2080
 1e0:	100490fa 	slli	r2,r2,3
 1e4:	10c5883a 	add	r2,r2,r3
 1e8:	10800104 	addi	r2,r2,4
 1ec:	11000017 	ldw	r4,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	303ee83a 	callr	r6
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 1f8:	0005313a 	rdctl	r2,ipending
 1fc:	e0bffb15 	stw	r2,-20(fp)

  return active;
 200:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 204:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	1004c03a 	cmpne	r2,r2,zero
 210:	103fe21e 	bne	r2,zero,19c <alt_irq_handler+0x20>
 214:	00000706 	br	234 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 218:	e0bffe17 	ldw	r2,-8(fp)
 21c:	1085883a 	add	r2,r2,r2
 220:	e0bffe15 	stw	r2,-8(fp)
      i++;
 224:	e0bffd17 	ldw	r2,-12(fp)
 228:	10800044 	addi	r2,r2,1
 22c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 230:	003fdd06 	br	1a8 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 234:	e037883a 	mov	sp,fp
 238:	dfc00117 	ldw	ra,4(sp)
 23c:	df000017 	ldw	fp,0(sp)
 240:	dec00204 	addi	sp,sp,8
 244:	f800283a 	ret

Disassembly of section .text:

00000248 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     248:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     24c:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     250:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
     254:	00bffd16 	blt	zero,r2,24c <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     258:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     25c:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     260:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     264:	d6a93614 	ori	gp,gp,42200
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     268:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     26c:	10895014 	ori	r2,r2,9536

    movhi r3, %hi(__bss_end)
     270:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     274:	18fe9c14 	ori	r3,r3,64112

    beq r2, r3, 1f
     278:	10c00326 	beq	r2,r3,288 <_start+0x40>

0:
    stw zero, (r2)
     27c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     280:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     284:	10fffd36 	bltu	r2,r3,27c <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     288:	000ea3c0 	call	ea3c <alt_main>

0000028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     28c:	003fff06 	br	28c <alt_after_alt_main>

00000290 <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     290:	defff904 	addi	sp,sp,-28
     294:	dfc00615 	stw	ra,24(sp)
     298:	df000515 	stw	fp,20(sp)
     29c:	df000504 	addi	fp,sp,20
     2a0:	e13ffd15 	stw	r4,-12(fp)
     2a4:	e17ffe15 	stw	r5,-8(fp)
     2a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2ac:	01000e04 	movi	r4,56
     2b0:	000089c0 	call	89c <pvPortMalloc>
     2b4:	e0bffb15 	stw	r2,-20(fp)
	if( pxCoRoutine )
     2b8:	e0bffb17 	ldw	r2,-20(fp)
     2bc:	1005003a 	cmpeq	r2,r2,zero
     2c0:	10003b1e 	bne	r2,zero,3b0 <xCoRoutineCreate+0x120>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2c4:	d0a01a17 	ldw	r2,-32664(gp)
     2c8:	1004c03a 	cmpne	r2,r2,zero
     2cc:	1000031e 	bne	r2,zero,2dc <xCoRoutineCreate+0x4c>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d0:	e0bffb17 	ldw	r2,-20(fp)
     2d4:	d0a01a15 	stw	r2,-32664(gp)
			prvInitialiseCoRoutineLists();
     2d8:	00007800 	call	780 <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2dc:	e0bffe17 	ldw	r2,-8(fp)
     2e0:	108000b0 	cmpltui	r2,r2,2
     2e4:	1000021e 	bne	r2,zero,2f0 <xCoRoutineCreate+0x60>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2e8:	00800044 	movi	r2,1
     2ec:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f0:	e0bffb17 	ldw	r2,-20(fp)
     2f4:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2f8:	e0fffb17 	ldw	r3,-20(fp)
     2fc:	e0bffe17 	ldw	r2,-8(fp)
     300:	18800b15 	stw	r2,44(r3)
		pxCoRoutine->uxIndex = uxIndex;
     304:	e0fffb17 	ldw	r3,-20(fp)
     308:	e0bfff17 	ldw	r2,-4(fp)
     30c:	18800c15 	stw	r2,48(r3)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     310:	e0fffb17 	ldw	r3,-20(fp)
     314:	e0bffd17 	ldw	r2,-12(fp)
     318:	18800015 	stw	r2,0(r3)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     31c:	e0bffb17 	ldw	r2,-20(fp)
     320:	11000104 	addi	r4,r2,4
     324:	0000d540 	call	d54 <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     328:	e0bffb17 	ldw	r2,-20(fp)
     32c:	11000604 	addi	r4,r2,24
     330:	0000d540 	call	d54 <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     334:	e0fffb17 	ldw	r3,-20(fp)
     338:	e0bffb17 	ldw	r2,-20(fp)
     33c:	18800415 	stw	r2,16(r3)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     340:	e0fffb17 	ldw	r3,-20(fp)
     344:	e0bffb17 	ldw	r2,-20(fp)
     348:	18800915 	stw	r2,36(r3)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     34c:	00c00084 	movi	r3,2
     350:	e0bffe17 	ldw	r2,-8(fp)
     354:	1887c83a 	sub	r3,r3,r2
     358:	e0bffb17 	ldw	r2,-20(fp)
     35c:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     360:	e0bffb17 	ldw	r2,-20(fp)
     364:	10c00b17 	ldw	r3,44(r2)
     368:	d0a01b17 	ldw	r2,-32660(gp)
     36c:	10c0032e 	bgeu	r2,r3,37c <xCoRoutineCreate+0xec>
     370:	e0bffb17 	ldw	r2,-20(fp)
     374:	10800b17 	ldw	r2,44(r2)
     378:	d0a01b15 	stw	r2,-32660(gp)
     37c:	e0bffb17 	ldw	r2,-20(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	10800524 	muli	r2,r2,20
     388:	1007883a 	mov	r3,r2
     38c:	00820034 	movhi	r2,2048
     390:	10897b04 	addi	r2,r2,9708
     394:	1889883a 	add	r4,r3,r2
     398:	e0bffb17 	ldw	r2,-20(fp)
     39c:	11400104 	addi	r5,r2,4
     3a0:	0000d7c0 	call	d7c <vListInsertEnd>

		xReturn = pdPASS;
     3a4:	00800044 	movi	r2,1
     3a8:	e0bffc15 	stw	r2,-16(fp)
     3ac:	00000206 	br	3b8 <xCoRoutineCreate+0x128>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3b0:	00bfffc4 	movi	r2,-1
     3b4:	e0bffc15 	stw	r2,-16(fp)
	}

	return xReturn;
     3b8:	e0bffc17 	ldw	r2,-16(fp)
}
     3bc:	e037883a 	mov	sp,fp
     3c0:	dfc00117 	ldw	ra,4(sp)
     3c4:	df000017 	ldw	fp,0(sp)
     3c8:	dec00204 	addi	sp,sp,8
     3cc:	f800283a 	ret

000003d0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3d0:	defffb04 	addi	sp,sp,-20
     3d4:	dfc00415 	stw	ra,16(sp)
     3d8:	df000315 	stw	fp,12(sp)
     3dc:	df000304 	addi	fp,sp,12
     3e0:	e13ffe15 	stw	r4,-8(fp)
     3e4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3e8:	d0e01c17 	ldw	r3,-32656(gp)
     3ec:	e0bffe17 	ldw	r2,-8(fp)
     3f0:	1885883a 	add	r2,r3,r2
     3f4:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     3f8:	d0a01a17 	ldw	r2,-32664(gp)
     3fc:	11000104 	addi	r4,r2,4
     400:	0000ed80 	call	ed8 <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     404:	d0e01a17 	ldw	r3,-32664(gp)
     408:	e0bffd17 	ldw	r2,-12(fp)
     40c:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xCoRoutineTickCount )
     410:	d0e01c17 	ldw	r3,-32656(gp)
     414:	e0bffd17 	ldw	r2,-12(fp)
     418:	10c0052e 	bgeu	r2,r3,430 <vCoRoutineAddToDelayedList+0x60>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     41c:	d1202017 	ldw	r4,-32640(gp)
     420:	d0a01a17 	ldw	r2,-32664(gp)
     424:	11400104 	addi	r5,r2,4
     428:	0000e040 	call	e04 <vListInsert>
     42c:	00000406 	br	440 <vCoRoutineAddToDelayedList+0x70>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d1201f17 	ldw	r4,-32644(gp)
     434:	d0a01a17 	ldw	r2,-32664(gp)
     438:	11400104 	addi	r5,r2,4
     43c:	0000e040 	call	e04 <vListInsert>
	}

	if( pxEventList )
     440:	e0bfff17 	ldw	r2,-4(fp)
     444:	1005003a 	cmpeq	r2,r2,zero
     448:	1000041e 	bne	r2,zero,45c <vCoRoutineAddToDelayedList+0x8c>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     44c:	d0a01a17 	ldw	r2,-32664(gp)
     450:	11400604 	addi	r5,r2,24
     454:	e13fff17 	ldw	r4,-4(fp)
     458:	0000e040 	call	e04 <vListInsert>
	}
}
     45c:	e037883a 	mov	sp,fp
     460:	dfc00117 	ldw	ra,4(sp)
     464:	df000017 	ldw	fp,0(sp)
     468:	dec00204 	addi	sp,sp,8
     46c:	f800283a 	ret

00000470 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     470:	defffb04 	addi	sp,sp,-20
     474:	dfc00415 	stw	ra,16(sp)
     478:	df000315 	stw	fp,12(sp)
     47c:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     480:	00002606 	br	51c <prvCheckPendingReadyList+0xac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     484:	0005303a 	rdctl	r2,status
     488:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     48c:	e0fffe17 	ldw	r3,-8(fp)
     490:	00bfff84 	movi	r2,-2
     494:	1884703a 	and	r2,r3,r2
     498:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     49c:	00820034 	movhi	r2,2048
     4a0:	10898f04 	addi	r2,r2,9788
     4a4:	10800317 	ldw	r2,12(r2)
     4a8:	10800317 	ldw	r2,12(r2)
     4ac:	e0bfff15 	stw	r2,-4(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4b0:	e0bfff17 	ldw	r2,-4(fp)
     4b4:	11000604 	addi	r4,r2,24
     4b8:	0000ed80 	call	ed8 <uxListRemove>
     4bc:	00800044 	movi	r2,1
     4c0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4c4:	e0bffd17 	ldw	r2,-12(fp)
     4c8:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4cc:	e0bfff17 	ldw	r2,-4(fp)
     4d0:	11000104 	addi	r4,r2,4
     4d4:	0000ed80 	call	ed8 <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     4d8:	e0bfff17 	ldw	r2,-4(fp)
     4dc:	10c00b17 	ldw	r3,44(r2)
     4e0:	d0a01b17 	ldw	r2,-32660(gp)
     4e4:	10c0032e 	bgeu	r2,r3,4f4 <prvCheckPendingReadyList+0x84>
     4e8:	e0bfff17 	ldw	r2,-4(fp)
     4ec:	10800b17 	ldw	r2,44(r2)
     4f0:	d0a01b15 	stw	r2,-32660(gp)
     4f4:	e0bfff17 	ldw	r2,-4(fp)
     4f8:	10800b17 	ldw	r2,44(r2)
     4fc:	10800524 	muli	r2,r2,20
     500:	1007883a 	mov	r3,r2
     504:	00820034 	movhi	r2,2048
     508:	10897b04 	addi	r2,r2,9708
     50c:	1889883a 	add	r4,r3,r2
     510:	e0bfff17 	ldw	r2,-4(fp)
     514:	11400104 	addi	r5,r2,4
     518:	0000d7c0 	call	d7c <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     51c:	00820034 	movhi	r2,2048
     520:	10898f04 	addi	r2,r2,9788
     524:	10800017 	ldw	r2,0(r2)
     528:	1004c03a 	cmpne	r2,r2,zero
     52c:	103fd51e 	bne	r2,zero,484 <prvCheckPendingReadyList+0x14>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     530:	e037883a 	mov	sp,fp
     534:	dfc00117 	ldw	ra,4(sp)
     538:	df000017 	ldw	fp,0(sp)
     53c:	dec00204 	addi	sp,sp,8
     540:	f800283a 	ret

00000544 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     544:	defffa04 	addi	sp,sp,-24
     548:	dfc00515 	stw	ra,20(sp)
     54c:	df000415 	stw	fp,16(sp)
     550:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     554:	0002a480 	call	2a48 <xTaskGetTickCount>
     558:	d0e01d17 	ldw	r3,-32652(gp)
     55c:	10c5c83a 	sub	r2,r2,r3
     560:	d0a01e15 	stw	r2,-32648(gp)
	while( xPassedTicks )
     564:	00004106 	br	66c <prvCheckDelayedList+0x128>
	{
		xCoRoutineTickCount++;
     568:	d0a01c17 	ldw	r2,-32656(gp)
     56c:	10800044 	addi	r2,r2,1
     570:	d0a01c15 	stw	r2,-32656(gp)
		xPassedTicks--;
     574:	d0a01e17 	ldw	r2,-32648(gp)
     578:	10bfffc4 	addi	r2,r2,-1
     57c:	d0a01e15 	stw	r2,-32648(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     580:	d0a01c17 	ldw	r2,-32656(gp)
     584:	1004c03a 	cmpne	r2,r2,zero
     588:	1000341e 	bne	r2,zero,65c <prvCheckDelayedList+0x118>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     58c:	d0a01f17 	ldw	r2,-32644(gp)
     590:	e0bffe15 	stw	r2,-8(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     594:	d0a02017 	ldw	r2,-32640(gp)
     598:	d0a01f15 	stw	r2,-32644(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     59c:	e0bffe17 	ldw	r2,-8(fp)
     5a0:	d0a02015 	stw	r2,-32640(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5a4:	00002d06 	br	65c <prvCheckDelayedList+0x118>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5a8:	d0a01f17 	ldw	r2,-32644(gp)
     5ac:	10800317 	ldw	r2,12(r2)
     5b0:	10800317 	ldw	r2,12(r2)
     5b4:	e0bfff15 	stw	r2,-4(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5b8:	e0bfff17 	ldw	r2,-4(fp)
     5bc:	10c00117 	ldw	r3,4(r2)
     5c0:	d0a01c17 	ldw	r2,-32656(gp)
     5c4:	10c02936 	bltu	r2,r3,66c <prvCheckDelayedList+0x128>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     5c8:	0005303a 	rdctl	r2,status
     5cc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     5d0:	e0fffd17 	ldw	r3,-12(fp)
     5d4:	00bfff84 	movi	r2,-2
     5d8:	1884703a 	and	r2,r3,r2
     5dc:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     5e0:	e0bfff17 	ldw	r2,-4(fp)
     5e4:	11000104 	addi	r4,r2,4
     5e8:	0000ed80 	call	ed8 <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     5ec:	e0bfff17 	ldw	r2,-4(fp)
     5f0:	10800a17 	ldw	r2,40(r2)
     5f4:	1005003a 	cmpeq	r2,r2,zero
     5f8:	1000031e 	bne	r2,zero,608 <prvCheckDelayedList+0xc4>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     5fc:	e0bfff17 	ldw	r2,-4(fp)
     600:	11000604 	addi	r4,r2,24
     604:	0000ed80 	call	ed8 <uxListRemove>
     608:	00800044 	movi	r2,1
     60c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     610:	e0bffc17 	ldw	r2,-16(fp)
     614:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     618:	e0bfff17 	ldw	r2,-4(fp)
     61c:	10c00b17 	ldw	r3,44(r2)
     620:	d0a01b17 	ldw	r2,-32660(gp)
     624:	10c0032e 	bgeu	r2,r3,634 <prvCheckDelayedList+0xf0>
     628:	e0bfff17 	ldw	r2,-4(fp)
     62c:	10800b17 	ldw	r2,44(r2)
     630:	d0a01b15 	stw	r2,-32660(gp)
     634:	e0bfff17 	ldw	r2,-4(fp)
     638:	10800b17 	ldw	r2,44(r2)
     63c:	10800524 	muli	r2,r2,20
     640:	1007883a 	mov	r3,r2
     644:	00820034 	movhi	r2,2048
     648:	10897b04 	addi	r2,r2,9708
     64c:	1889883a 	add	r4,r3,r2
     650:	e0bfff17 	ldw	r2,-4(fp)
     654:	11400104 	addi	r5,r2,4
     658:	0000d7c0 	call	d7c <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     65c:	d0a01f17 	ldw	r2,-32644(gp)
     660:	10800017 	ldw	r2,0(r2)
     664:	1004c03a 	cmpne	r2,r2,zero
     668:	103fcf1e 	bne	r2,zero,5a8 <prvCheckDelayedList+0x64>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     66c:	d0a01e17 	ldw	r2,-32648(gp)
     670:	1004c03a 	cmpne	r2,r2,zero
     674:	103fbc1e 	bne	r2,zero,568 <prvCheckDelayedList+0x24>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     678:	d0a01c17 	ldw	r2,-32656(gp)
     67c:	d0a01d15 	stw	r2,-32652(gp)
}
     680:	e037883a 	mov	sp,fp
     684:	dfc00117 	ldw	ra,4(sp)
     688:	df000017 	ldw	fp,0(sp)
     68c:	dec00204 	addi	sp,sp,8
     690:	f800283a 	ret

00000694 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     694:	defffd04 	addi	sp,sp,-12
     698:	dfc00215 	stw	ra,8(sp)
     69c:	df000115 	stw	fp,4(sp)
     6a0:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6a4:	00004700 	call	470 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6a8:	00005440 	call	544 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6ac:	00000606 	br	6c8 <vCoRoutineSchedule+0x34>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6b0:	d0a01b17 	ldw	r2,-32660(gp)
     6b4:	1005003a 	cmpeq	r2,r2,zero
     6b8:	10002c1e 	bne	r2,zero,76c <vCoRoutineSchedule+0xd8>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6bc:	d0a01b17 	ldw	r2,-32660(gp)
     6c0:	10bfffc4 	addi	r2,r2,-1
     6c4:	d0a01b15 	stw	r2,-32660(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6c8:	d0a01b17 	ldw	r2,-32660(gp)
     6cc:	10800524 	muli	r2,r2,20
     6d0:	1007883a 	mov	r3,r2
     6d4:	00820034 	movhi	r2,2048
     6d8:	10897b04 	addi	r2,r2,9708
     6dc:	1885883a 	add	r2,r3,r2
     6e0:	10800017 	ldw	r2,0(r2)
     6e4:	1005003a 	cmpeq	r2,r2,zero
     6e8:	103ff11e 	bne	r2,zero,6b0 <vCoRoutineSchedule+0x1c>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     6ec:	d0a01b17 	ldw	r2,-32660(gp)
     6f0:	10800524 	muli	r2,r2,20
     6f4:	1007883a 	mov	r3,r2
     6f8:	00820034 	movhi	r2,2048
     6fc:	10897b04 	addi	r2,r2,9708
     700:	1885883a 	add	r2,r3,r2
     704:	e0bfff15 	stw	r2,-4(fp)
     708:	e0bfff17 	ldw	r2,-4(fp)
     70c:	10800117 	ldw	r2,4(r2)
     710:	10c00117 	ldw	r3,4(r2)
     714:	e0bfff17 	ldw	r2,-4(fp)
     718:	10c00115 	stw	r3,4(r2)
     71c:	e0bfff17 	ldw	r2,-4(fp)
     720:	10c00117 	ldw	r3,4(r2)
     724:	e0bfff17 	ldw	r2,-4(fp)
     728:	10800204 	addi	r2,r2,8
     72c:	1880051e 	bne	r3,r2,744 <vCoRoutineSchedule+0xb0>
     730:	e0bfff17 	ldw	r2,-4(fp)
     734:	10800117 	ldw	r2,4(r2)
     738:	10c00117 	ldw	r3,4(r2)
     73c:	e0bfff17 	ldw	r2,-4(fp)
     740:	10c00115 	stw	r3,4(r2)
     744:	e0bfff17 	ldw	r2,-4(fp)
     748:	10800117 	ldw	r2,4(r2)
     74c:	10800317 	ldw	r2,12(r2)
     750:	d0a01a15 	stw	r2,-32664(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     754:	d0a01a17 	ldw	r2,-32664(gp)
     758:	10c00017 	ldw	r3,0(r2)
     75c:	d1201a17 	ldw	r4,-32664(gp)
     760:	d0a01a17 	ldw	r2,-32664(gp)
     764:	11400c17 	ldw	r5,48(r2)
     768:	183ee83a 	callr	r3

	return;
}
     76c:	e037883a 	mov	sp,fp
     770:	dfc00117 	ldw	ra,4(sp)
     774:	df000017 	ldw	fp,0(sp)
     778:	dec00204 	addi	sp,sp,8
     77c:	f800283a 	ret

00000780 <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     780:	defffd04 	addi	sp,sp,-12
     784:	dfc00215 	stw	ra,8(sp)
     788:	df000115 	stw	fp,4(sp)
     78c:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     790:	e03fff15 	stw	zero,-4(fp)
     794:	00000a06 	br	7c0 <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     798:	e0bfff17 	ldw	r2,-4(fp)
     79c:	10800524 	muli	r2,r2,20
     7a0:	1007883a 	mov	r3,r2
     7a4:	00820034 	movhi	r2,2048
     7a8:	10897b04 	addi	r2,r2,9708
     7ac:	1889883a 	add	r4,r3,r2
     7b0:	0000ce40 	call	ce4 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7b4:	e0bfff17 	ldw	r2,-4(fp)
     7b8:	10800044 	addi	r2,r2,1
     7bc:	e0bfff15 	stw	r2,-4(fp)
     7c0:	e0bfff17 	ldw	r2,-4(fp)
     7c4:	108000b0 	cmpltui	r2,r2,2
     7c8:	103ff31e 	bne	r2,zero,798 <prvInitialiseCoRoutineLists+0x18>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     7cc:	01020034 	movhi	r4,2048
     7d0:	21098504 	addi	r4,r4,9748
     7d4:	0000ce40 	call	ce4 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     7d8:	01020034 	movhi	r4,2048
     7dc:	21098a04 	addi	r4,r4,9768
     7e0:	0000ce40 	call	ce4 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     7e4:	01020034 	movhi	r4,2048
     7e8:	21098f04 	addi	r4,r4,9788
     7ec:	0000ce40 	call	ce4 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     7f0:	00820034 	movhi	r2,2048
     7f4:	10898504 	addi	r2,r2,9748
     7f8:	d0a01f15 	stw	r2,-32644(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     7fc:	00820034 	movhi	r2,2048
     800:	10898a04 	addi	r2,r2,9768
     804:	d0a02015 	stw	r2,-32640(gp)
}
     808:	e037883a 	mov	sp,fp
     80c:	dfc00117 	ldw	ra,4(sp)
     810:	df000017 	ldw	fp,0(sp)
     814:	dec00204 	addi	sp,sp,8
     818:	f800283a 	ret

0000081c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     81c:	defffb04 	addi	sp,sp,-20
     820:	dfc00415 	stw	ra,16(sp)
     824:	df000315 	stw	fp,12(sp)
     828:	df000304 	addi	fp,sp,12
     82c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     830:	e0bfff17 	ldw	r2,-4(fp)
     834:	10800317 	ldw	r2,12(r2)
     838:	10800317 	ldw	r2,12(r2)
     83c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     840:	e0bffe17 	ldw	r2,-8(fp)
     844:	11000604 	addi	r4,r2,24
     848:	0000ed80 	call	ed8 <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     84c:	e0bffe17 	ldw	r2,-8(fp)
     850:	11400604 	addi	r5,r2,24
     854:	01020034 	movhi	r4,2048
     858:	21098f04 	addi	r4,r4,9788
     85c:	0000d7c0 	call	d7c <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     860:	e0bffe17 	ldw	r2,-8(fp)
     864:	10c00b17 	ldw	r3,44(r2)
     868:	d0a01a17 	ldw	r2,-32664(gp)
     86c:	10800b17 	ldw	r2,44(r2)
     870:	18800336 	bltu	r3,r2,880 <xCoRoutineRemoveFromEventList+0x64>
	{
		xReturn = pdTRUE;
     874:	00800044 	movi	r2,1
     878:	e0bffd15 	stw	r2,-12(fp)
     87c:	00000106 	br	884 <xCoRoutineRemoveFromEventList+0x68>
	}
	else
	{
		xReturn = pdFALSE;
     880:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     884:	e0bffd17 	ldw	r2,-12(fp)
}
     888:	e037883a 	mov	sp,fp
     88c:	dfc00117 	ldw	ra,4(sp)
     890:	df000017 	ldw	fp,0(sp)
     894:	dec00204 	addi	sp,sp,8
     898:	f800283a 	ret

0000089c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     89c:	defff904 	addi	sp,sp,-28
     8a0:	dfc00615 	stw	ra,24(sp)
     8a4:	df000515 	stw	fp,20(sp)
     8a8:	df000504 	addi	fp,sp,20
     8ac:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     8b0:	e03ffb15 	stw	zero,-20(fp)

        vTaskSuspendAll();
     8b4:	00028d00 	call	28d0 <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     8b8:	d0a02117 	ldw	r2,-32636(gp)
     8bc:	1004c03a 	cmpne	r2,r2,zero
     8c0:	1000011e 	bne	r2,zero,8c8 <pvPortMalloc+0x2c>
                {
                        prvHeapInit();
     8c4:	0000aec0 	call	aec <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     8c8:	e0bfff17 	ldw	r2,-4(fp)
     8cc:	1005003a 	cmpeq	r2,r2,zero
     8d0:	10000e1e 	bne	r2,zero,90c <pvPortMalloc+0x70>
                {
                        xWantedSize += heapSTRUCT_SIZE;
     8d4:	d0a0000b 	ldhu	r2,-32768(gp)
     8d8:	10ffffcc 	andi	r3,r2,65535
     8dc:	e0bfff17 	ldw	r2,-4(fp)
     8e0:	10c5883a 	add	r2,r2,r3
     8e4:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
     8e8:	e0bfff17 	ldw	r2,-4(fp)
     8ec:	108000cc 	andi	r2,r2,3
     8f0:	1005003a 	cmpeq	r2,r2,zero
     8f4:	1000051e 	bne	r2,zero,90c <pvPortMalloc+0x70>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
     8f8:	e0ffff17 	ldw	r3,-4(fp)
     8fc:	00bfff04 	movi	r2,-4
     900:	1884703a 	and	r2,r3,r2
     904:	10800104 	addi	r2,r2,4
     908:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
     90c:	e0bfff17 	ldw	r2,-4(fp)
     910:	1005003a 	cmpeq	r2,r2,zero
     914:	10003f1e 	bne	r2,zero,a14 <pvPortMalloc+0x178>
     918:	d0e00117 	ldw	r3,-32764(gp)
     91c:	e0bfff17 	ldw	r2,-4(fp)
     920:	10c03c2e 	bgeu	r2,r3,a14 <pvPortMalloc+0x178>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
     924:	d0a02204 	addi	r2,gp,-32632
     928:	e0bffd15 	stw	r2,-12(fp)
                        pxBlock = xStart.pxNextFreeBlock;
     92c:	d0a02217 	ldw	r2,-32632(gp)
     930:	e0bffe15 	stw	r2,-8(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
     934:	00000506 	br	94c <pvPortMalloc+0xb0>
                        {
                                pxPreviousBlock = pxBlock;
     938:	e0bffe17 	ldw	r2,-8(fp)
     93c:	e0bffd15 	stw	r2,-12(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
     940:	e0bffe17 	ldw	r2,-8(fp)
     944:	10800017 	ldw	r2,0(r2)
     948:	e0bffe15 	stw	r2,-8(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
     94c:	e0bffe17 	ldw	r2,-8(fp)
     950:	10c00117 	ldw	r3,4(r2)
     954:	e0bfff17 	ldw	r2,-4(fp)
     958:	1880042e 	bgeu	r3,r2,96c <pvPortMalloc+0xd0>
     95c:	e0bffe17 	ldw	r2,-8(fp)
     960:	10800017 	ldw	r2,0(r2)
     964:	1004c03a 	cmpne	r2,r2,zero
     968:	103ff31e 	bne	r2,zero,938 <pvPortMalloc+0x9c>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
     96c:	d0e02117 	ldw	r3,-32636(gp)
     970:	e0bffe17 	ldw	r2,-8(fp)
     974:	10c02726 	beq	r2,r3,a14 <pvPortMalloc+0x178>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
     978:	e0bffd17 	ldw	r2,-12(fp)
     97c:	10800017 	ldw	r2,0(r2)
     980:	1007883a 	mov	r3,r2
     984:	d0a0000b 	ldhu	r2,-32768(gp)
     988:	10bfffcc 	andi	r2,r2,65535
     98c:	1885883a 	add	r2,r3,r2
     990:	e0bffb15 	stw	r2,-20(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	10c00017 	ldw	r3,0(r2)
     99c:	e0bffd17 	ldw	r2,-12(fp)
     9a0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
     9a4:	e0bffe17 	ldw	r2,-8(fp)
     9a8:	10c00117 	ldw	r3,4(r2)
     9ac:	e0bfff17 	ldw	r2,-4(fp)
     9b0:	1887c83a 	sub	r3,r3,r2
     9b4:	d0a0000b 	ldhu	r2,-32768(gp)
     9b8:	10bfffcc 	andi	r2,r2,65535
     9bc:	1085883a 	add	r2,r2,r2
     9c0:	10c00f2e 	bgeu	r2,r3,a00 <pvPortMalloc+0x164>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
     9c4:	e0fffe17 	ldw	r3,-8(fp)
     9c8:	e0bfff17 	ldw	r2,-4(fp)
     9cc:	1885883a 	add	r2,r3,r2
     9d0:	e0bffc15 	stw	r2,-16(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
     9d4:	e0bffe17 	ldw	r2,-8(fp)
     9d8:	10c00117 	ldw	r3,4(r2)
     9dc:	e0bfff17 	ldw	r2,-4(fp)
     9e0:	1887c83a 	sub	r3,r3,r2
     9e4:	e0bffc17 	ldw	r2,-16(fp)
     9e8:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
     9ec:	e0fffe17 	ldw	r3,-8(fp)
     9f0:	e0bfff17 	ldw	r2,-4(fp)
     9f4:	18800115 	stw	r2,4(r3)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
     9f8:	e13ffc17 	ldw	r4,-16(fp)
     9fc:	0000bac0 	call	bac <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
     a00:	d0e00217 	ldw	r3,-32760(gp)
     a04:	e0bffe17 	ldw	r2,-8(fp)
     a08:	10800117 	ldw	r2,4(r2)
     a0c:	1885c83a 	sub	r2,r3,r2
     a10:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
     a14:	00028f80 	call	28f8 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
     a18:	e0bffb17 	ldw	r2,-20(fp)
}
     a1c:	e037883a 	mov	sp,fp
     a20:	dfc00117 	ldw	ra,4(sp)
     a24:	df000017 	ldw	fp,0(sp)
     a28:	dec00204 	addi	sp,sp,8
     a2c:	f800283a 	ret

00000a30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
     a30:	defffb04 	addi	sp,sp,-20
     a34:	dfc00415 	stw	ra,16(sp)
     a38:	df000315 	stw	fp,12(sp)
     a3c:	df000304 	addi	fp,sp,12
     a40:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
     a44:	e0bfff17 	ldw	r2,-4(fp)
     a48:	e0bffe15 	stw	r2,-8(fp)
xBlockLink *pxLink;

        if( pv != NULL )
     a4c:	e0bfff17 	ldw	r2,-4(fp)
     a50:	1005003a 	cmpeq	r2,r2,zero
     a54:	1000111e 	bne	r2,zero,a9c <vPortFree+0x6c>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
     a58:	d0a0000b 	ldhu	r2,-32768(gp)
     a5c:	10bfffcc 	andi	r2,r2,65535
     a60:	1007883a 	mov	r3,r2
     a64:	e0bffe17 	ldw	r2,-8(fp)
     a68:	10c5c83a 	sub	r2,r2,r3
     a6c:	e0bffe15 	stw	r2,-8(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
     a70:	e0bffe17 	ldw	r2,-8(fp)
     a74:	e0bffd15 	stw	r2,-12(fp)

                vTaskSuspendAll();
     a78:	00028d00 	call	28d0 <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
     a7c:	e0bffd17 	ldw	r2,-12(fp)
     a80:	10c00117 	ldw	r3,4(r2)
     a84:	d0a00217 	ldw	r2,-32760(gp)
     a88:	1885883a 	add	r2,r3,r2
     a8c:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
     a90:	e13ffd17 	ldw	r4,-12(fp)
     a94:	0000bac0 	call	bac <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
     a98:	00028f80 	call	28f8 <xTaskResumeAll>
        }
}
     a9c:	e037883a 	mov	sp,fp
     aa0:	dfc00117 	ldw	ra,4(sp)
     aa4:	df000017 	ldw	fp,0(sp)
     aa8:	dec00204 	addi	sp,sp,8
     aac:	f800283a 	ret

00000ab0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
     ab0:	deffff04 	addi	sp,sp,-4
     ab4:	df000015 	stw	fp,0(sp)
     ab8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
     abc:	d0a00217 	ldw	r2,-32760(gp)
}
     ac0:	e037883a 	mov	sp,fp
     ac4:	df000017 	ldw	fp,0(sp)
     ac8:	dec00104 	addi	sp,sp,4
     acc:	f800283a 	ret

00000ad0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
     ad0:	deffff04 	addi	sp,sp,-4
     ad4:	df000015 	stw	fp,0(sp)
     ad8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
     adc:	e037883a 	mov	sp,fp
     ae0:	df000017 	ldw	fp,0(sp)
     ae4:	dec00104 	addi	sp,sp,4
     ae8:	f800283a 	ret

00000aec <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
     aec:	defffd04 	addi	sp,sp,-12
     af0:	df000215 	stw	fp,8(sp)
     af4:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
     af8:	00820034 	movhi	r2,2048
     afc:	10899404 	addi	r2,r2,9808
     b00:	d0a02215 	stw	r2,-32632(gp)
        xStart.xBlockSize = ( size_t ) 0;
     b04:	00820034 	movhi	r2,2048
     b08:	10895904 	addi	r2,r2,9572
     b0c:	10000015 	stw	zero,0(r2)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
     b10:	d0a00117 	ldw	r2,-32764(gp)
     b14:	1007883a 	mov	r3,r2
     b18:	00820034 	movhi	r2,2048
     b1c:	10899404 	addi	r2,r2,9808
     b20:	1885883a 	add	r2,r3,r2
     b24:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
     b28:	d0a0000b 	ldhu	r2,-32768(gp)
     b2c:	10bfffcc 	andi	r2,r2,65535
     b30:	1007883a 	mov	r3,r2
     b34:	e0bffe17 	ldw	r2,-8(fp)
     b38:	10c5c83a 	sub	r2,r2,r3
     b3c:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
     b40:	e0bffe17 	ldw	r2,-8(fp)
     b44:	d0a02115 	stw	r2,-32636(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
     b48:	d0a02117 	ldw	r2,-32636(gp)
     b4c:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
     b50:	d0a02117 	ldw	r2,-32636(gp)
     b54:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
     b58:	00820034 	movhi	r2,2048
     b5c:	10899404 	addi	r2,r2,9808
     b60:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
     b64:	d0e00117 	ldw	r3,-32764(gp)
     b68:	d0a0000b 	ldhu	r2,-32768(gp)
     b6c:	10bfffcc 	andi	r2,r2,65535
     b70:	1887c83a 	sub	r3,r3,r2
     b74:	e0bfff17 	ldw	r2,-4(fp)
     b78:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
     b7c:	d0e02117 	ldw	r3,-32636(gp)
     b80:	e0bfff17 	ldw	r2,-4(fp)
     b84:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
     b88:	d0e00217 	ldw	r3,-32760(gp)
     b8c:	d0a0000b 	ldhu	r2,-32768(gp)
     b90:	10bfffcc 	andi	r2,r2,65535
     b94:	1885c83a 	sub	r2,r3,r2
     b98:	d0a00215 	stw	r2,-32760(gp)
}
     b9c:	e037883a 	mov	sp,fp
     ba0:	df000017 	ldw	fp,0(sp)
     ba4:	dec00104 	addi	sp,sp,4
     ba8:	f800283a 	ret

00000bac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
     bac:	defffc04 	addi	sp,sp,-16
     bb0:	df000315 	stw	fp,12(sp)
     bb4:	df000304 	addi	fp,sp,12
     bb8:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
     bbc:	d0a02204 	addi	r2,gp,-32632
     bc0:	e0bffe15 	stw	r2,-8(fp)
     bc4:	00000306 	br	bd4 <prvInsertBlockIntoFreeList+0x28>
     bc8:	e0bffe17 	ldw	r2,-8(fp)
     bcc:	10800017 	ldw	r2,0(r2)
     bd0:	e0bffe15 	stw	r2,-8(fp)
     bd4:	e0bffe17 	ldw	r2,-8(fp)
     bd8:	10c00017 	ldw	r3,0(r2)
     bdc:	e0bfff17 	ldw	r2,-4(fp)
     be0:	18bff936 	bltu	r3,r2,bc8 <prvInsertBlockIntoFreeList+0x1c>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
     be4:	e0bffe17 	ldw	r2,-8(fp)
     be8:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
     bec:	e0bffe17 	ldw	r2,-8(fp)
     bf0:	10800117 	ldw	r2,4(r2)
     bf4:	1007883a 	mov	r3,r2
     bf8:	e0bffd17 	ldw	r2,-12(fp)
     bfc:	1887883a 	add	r3,r3,r2
     c00:	e0bfff17 	ldw	r2,-4(fp)
     c04:	1880091e 	bne	r3,r2,c2c <prvInsertBlockIntoFreeList+0x80>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
     c08:	e0bffe17 	ldw	r2,-8(fp)
     c0c:	10c00117 	ldw	r3,4(r2)
     c10:	e0bfff17 	ldw	r2,-4(fp)
     c14:	10800117 	ldw	r2,4(r2)
     c18:	1887883a 	add	r3,r3,r2
     c1c:	e0bffe17 	ldw	r2,-8(fp)
     c20:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
     c24:	e0bffe17 	ldw	r2,-8(fp)
     c28:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
     c2c:	e0bfff17 	ldw	r2,-4(fp)
     c30:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
     c34:	e0bfff17 	ldw	r2,-4(fp)
     c38:	10800117 	ldw	r2,4(r2)
     c3c:	1007883a 	mov	r3,r2
     c40:	e0bffd17 	ldw	r2,-12(fp)
     c44:	1887883a 	add	r3,r3,r2
     c48:	e0bffe17 	ldw	r2,-8(fp)
     c4c:	10800017 	ldw	r2,0(r2)
     c50:	1880161e 	bne	r3,r2,cac <prvInsertBlockIntoFreeList+0x100>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
     c54:	e0bffe17 	ldw	r2,-8(fp)
     c58:	10c00017 	ldw	r3,0(r2)
     c5c:	d0a02117 	ldw	r2,-32636(gp)
     c60:	18800e26 	beq	r3,r2,c9c <prvInsertBlockIntoFreeList+0xf0>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
     c64:	e0bfff17 	ldw	r2,-4(fp)
     c68:	10c00117 	ldw	r3,4(r2)
     c6c:	e0bffe17 	ldw	r2,-8(fp)
     c70:	10800017 	ldw	r2,0(r2)
     c74:	10800117 	ldw	r2,4(r2)
     c78:	1887883a 	add	r3,r3,r2
     c7c:	e0bfff17 	ldw	r2,-4(fp)
     c80:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
     c84:	e0bffe17 	ldw	r2,-8(fp)
     c88:	10800017 	ldw	r2,0(r2)
     c8c:	10c00017 	ldw	r3,0(r2)
     c90:	e0bfff17 	ldw	r2,-4(fp)
     c94:	10c00015 	stw	r3,0(r2)
     c98:	00000806 	br	cbc <prvInsertBlockIntoFreeList+0x110>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
     c9c:	d0e02117 	ldw	r3,-32636(gp)
     ca0:	e0bfff17 	ldw	r2,-4(fp)
     ca4:	10c00015 	stw	r3,0(r2)
     ca8:	00000406 	br	cbc <prvInsertBlockIntoFreeList+0x110>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
     cac:	e0bffe17 	ldw	r2,-8(fp)
     cb0:	10c00017 	ldw	r3,0(r2)
     cb4:	e0bfff17 	ldw	r2,-4(fp)
     cb8:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
     cbc:	e0fffe17 	ldw	r3,-8(fp)
     cc0:	e0bfff17 	ldw	r2,-4(fp)
     cc4:	18800326 	beq	r3,r2,cd4 <prvInsertBlockIntoFreeList+0x128>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
     cc8:	e0fffe17 	ldw	r3,-8(fp)
     ccc:	e0bfff17 	ldw	r2,-4(fp)
     cd0:	18800015 	stw	r2,0(r3)
        }
}
     cd4:	e037883a 	mov	sp,fp
     cd8:	df000017 	ldw	fp,0(sp)
     cdc:	dec00104 	addi	sp,sp,4
     ce0:	f800283a 	ret

00000ce4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
     ce4:	defffe04 	addi	sp,sp,-8
     ce8:	df000115 	stw	fp,4(sp)
     cec:	df000104 	addi	fp,sp,4
     cf0:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     cf4:	e0bfff17 	ldw	r2,-4(fp)
     cf8:	10800204 	addi	r2,r2,8
     cfc:	1007883a 	mov	r3,r2
     d00:	e0bfff17 	ldw	r2,-4(fp)
     d04:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
     d08:	e0ffff17 	ldw	r3,-4(fp)
     d0c:	00bfffc4 	movi	r2,-1
     d10:	18800215 	stw	r2,8(r3)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d14:	e0bfff17 	ldw	r2,-4(fp)
     d18:	10800204 	addi	r2,r2,8
     d1c:	1007883a 	mov	r3,r2
     d20:	e0bfff17 	ldw	r2,-4(fp)
     d24:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bfff17 	ldw	r2,-4(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	1007883a 	mov	r3,r2
     d34:	e0bfff17 	ldw	r2,-4(fp)
     d38:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
     d3c:	e0bfff17 	ldw	r2,-4(fp)
     d40:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
     d44:	e037883a 	mov	sp,fp
     d48:	df000017 	ldw	fp,0(sp)
     d4c:	dec00104 	addi	sp,sp,4
     d50:	f800283a 	ret

00000d54 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
     d54:	defffe04 	addi	sp,sp,-8
     d58:	df000115 	stw	fp,4(sp)
     d5c:	df000104 	addi	fp,sp,4
     d60:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
     d64:	e0bfff17 	ldw	r2,-4(fp)
     d68:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
     d6c:	e037883a 	mov	sp,fp
     d70:	df000017 	ldw	fp,0(sp)
     d74:	dec00104 	addi	sp,sp,4
     d78:	f800283a 	ret

00000d7c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
     d7c:	defffc04 	addi	sp,sp,-16
     d80:	df000315 	stw	fp,12(sp)
     d84:	df000304 	addi	fp,sp,12
     d88:	e13ffe15 	stw	r4,-8(fp)
     d8c:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
     d90:	e0bffe17 	ldw	r2,-8(fp)
     d94:	10800117 	ldw	r2,4(r2)
     d98:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
     d9c:	e0ffff17 	ldw	r3,-4(fp)
     da0:	e0bffd17 	ldw	r2,-12(fp)
     da4:	18800115 	stw	r2,4(r3)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
     da8:	e0bffd17 	ldw	r2,-12(fp)
     dac:	10c00217 	ldw	r3,8(r2)
     db0:	e0bfff17 	ldw	r2,-4(fp)
     db4:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
     db8:	e0bffd17 	ldw	r2,-12(fp)
     dbc:	10c00217 	ldw	r3,8(r2)
     dc0:	e0bfff17 	ldw	r2,-4(fp)
     dc4:	18800115 	stw	r2,4(r3)
	pxIndex->pxPrevious = pxNewListItem;
     dc8:	e0fffd17 	ldw	r3,-12(fp)
     dcc:	e0bfff17 	ldw	r2,-4(fp)
     dd0:	18800215 	stw	r2,8(r3)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
     dd4:	e0ffff17 	ldw	r3,-4(fp)
     dd8:	e0bffe17 	ldw	r2,-8(fp)
     ddc:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
     de0:	e0bffe17 	ldw	r2,-8(fp)
     de4:	10800017 	ldw	r2,0(r2)
     de8:	10c00044 	addi	r3,r2,1
     dec:	e0bffe17 	ldw	r2,-8(fp)
     df0:	10c00015 	stw	r3,0(r2)
}
     df4:	e037883a 	mov	sp,fp
     df8:	df000017 	ldw	fp,0(sp)
     dfc:	dec00104 	addi	sp,sp,4
     e00:	f800283a 	ret

00000e04 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
     e04:	defffb04 	addi	sp,sp,-20
     e08:	df000415 	stw	fp,16(sp)
     e0c:	df000404 	addi	fp,sp,16
     e10:	e13ffe15 	stw	r4,-8(fp)
     e14:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
     e18:	e0bfff17 	ldw	r2,-4(fp)
     e1c:	10800017 	ldw	r2,0(r2)
     e20:	e0bffc15 	stw	r2,-16(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
     e24:	e0bffc17 	ldw	r2,-16(fp)
     e28:	10bfffd8 	cmpnei	r2,r2,-1
     e2c:	1000041e 	bne	r2,zero,e40 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
     e30:	e0bffe17 	ldw	r2,-8(fp)
     e34:	10800417 	ldw	r2,16(r2)
     e38:	e0bffd15 	stw	r2,-12(fp)
     e3c:	00000c06 	br	e70 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     e40:	e0bffe17 	ldw	r2,-8(fp)
     e44:	10800204 	addi	r2,r2,8
     e48:	e0bffd15 	stw	r2,-12(fp)
     e4c:	00000306 	br	e5c <vListInsert+0x58>
     e50:	e0bffd17 	ldw	r2,-12(fp)
     e54:	10800117 	ldw	r2,4(r2)
     e58:	e0bffd15 	stw	r2,-12(fp)
     e5c:	e0bffd17 	ldw	r2,-12(fp)
     e60:	10800117 	ldw	r2,4(r2)
     e64:	10c00017 	ldw	r3,0(r2)
     e68:	e0bffc17 	ldw	r2,-16(fp)
     e6c:	10fff82e 	bgeu	r2,r3,e50 <vListInsert+0x4c>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
     e70:	e0bffd17 	ldw	r2,-12(fp)
     e74:	10c00117 	ldw	r3,4(r2)
     e78:	e0bfff17 	ldw	r2,-4(fp)
     e7c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
     e80:	e0bfff17 	ldw	r2,-4(fp)
     e84:	10c00117 	ldw	r3,4(r2)
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	18800215 	stw	r2,8(r3)
	pxNewListItem->pxPrevious = pxIterator;
     e90:	e0ffff17 	ldw	r3,-4(fp)
     e94:	e0bffd17 	ldw	r2,-12(fp)
     e98:	18800215 	stw	r2,8(r3)
	pxIterator->pxNext = pxNewListItem;
     e9c:	e0fffd17 	ldw	r3,-12(fp)
     ea0:	e0bfff17 	ldw	r2,-4(fp)
     ea4:	18800115 	stw	r2,4(r3)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
     ea8:	e0ffff17 	ldw	r3,-4(fp)
     eac:	e0bffe17 	ldw	r2,-8(fp)
     eb0:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
     eb4:	e0bffe17 	ldw	r2,-8(fp)
     eb8:	10800017 	ldw	r2,0(r2)
     ebc:	10c00044 	addi	r3,r2,1
     ec0:	e0bffe17 	ldw	r2,-8(fp)
     ec4:	10c00015 	stw	r3,0(r2)
}
     ec8:	e037883a 	mov	sp,fp
     ecc:	df000017 	ldw	fp,0(sp)
     ed0:	dec00104 	addi	sp,sp,4
     ed4:	f800283a 	ret

00000ed8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
     ed8:	defffd04 	addi	sp,sp,-12
     edc:	df000215 	stw	fp,8(sp)
     ee0:	df000204 	addi	fp,sp,8
     ee4:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
     ee8:	e0bfff17 	ldw	r2,-4(fp)
     eec:	10800417 	ldw	r2,16(r2)
     ef0:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
     ef4:	e0bfff17 	ldw	r2,-4(fp)
     ef8:	10c00117 	ldw	r3,4(r2)
     efc:	e0bfff17 	ldw	r2,-4(fp)
     f00:	10800217 	ldw	r2,8(r2)
     f04:	18800215 	stw	r2,8(r3)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
     f08:	e0bfff17 	ldw	r2,-4(fp)
     f0c:	10c00217 	ldw	r3,8(r2)
     f10:	e0bfff17 	ldw	r2,-4(fp)
     f14:	10800117 	ldw	r2,4(r2)
     f18:	18800115 	stw	r2,4(r3)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
     f1c:	e0bffe17 	ldw	r2,-8(fp)
     f20:	10c00117 	ldw	r3,4(r2)
     f24:	e0bfff17 	ldw	r2,-4(fp)
     f28:	1880041e 	bne	r3,r2,f3c <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
     f2c:	e0bfff17 	ldw	r2,-4(fp)
     f30:	10c00217 	ldw	r3,8(r2)
     f34:	e0bffe17 	ldw	r2,-8(fp)
     f38:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
     f3c:	e0bfff17 	ldw	r2,-4(fp)
     f40:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
     f44:	e0bffe17 	ldw	r2,-8(fp)
     f48:	10800017 	ldw	r2,0(r2)
     f4c:	10ffffc4 	addi	r3,r2,-1
     f50:	e0bffe17 	ldw	r2,-8(fp)
     f54:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
     f58:	e0bffe17 	ldw	r2,-8(fp)
     f5c:	10800017 	ldw	r2,0(r2)
}
     f60:	e037883a 	mov	sp,fp
     f64:	df000017 	ldw	fp,0(sp)
     f68:	dec00104 	addi	sp,sp,4
     f6c:	f800283a 	ret

00000f70 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
     f70:	defffc04 	addi	sp,sp,-16
     f74:	dfc00315 	stw	ra,12(sp)
     f78:	df000215 	stw	fp,8(sp)
     f7c:	df000204 	addi	fp,sp,8
     f80:	e13ffe15 	stw	r4,-8(fp)
     f84:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
     f88:	01020034 	movhi	r4,2048
     f8c:	21000004 	addi	r4,r4,0
     f90:	e17fff17 	ldw	r5,-4(fp)
     f94:	00063640 	call	6364 <printf>
}
     f98:	e037883a 	mov	sp,fp
     f9c:	dfc00117 	ldw	ra,4(sp)
     fa0:	df000017 	ldw	fp,0(sp)
     fa4:	dec00204 	addi	sp,sp,8
     fa8:	f800283a 	ret

00000fac <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
     fac:	defffe04 	addi	sp,sp,-8
     fb0:	df000115 	stw	fp,4(sp)
     fb4:	df000104 	addi	fp,sp,4
     fb8:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
     fbc:	e0bfff17 	ldw	r2,-4(fp)
     fc0:	16800015 	stw	gp,0(r2)
}
     fc4:	e037883a 	mov	sp,fp
     fc8:	df000017 	ldw	fp,0(sp)
     fcc:	dec00104 	addi	sp,sp,4
     fd0:	f800283a 	ret

00000fd4 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
     fd4:	defff904 	addi	sp,sp,-28
     fd8:	dfc00615 	stw	ra,24(sp)
     fdc:	df000515 	stw	fp,20(sp)
     fe0:	df000504 	addi	fp,sp,20
     fe4:	e13ffd15 	stw	r4,-12(fp)
     fe8:	e17ffe15 	stw	r5,-8(fp)
     fec:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
     ff0:	e0bffd17 	ldw	r2,-12(fp)
     ff4:	10bfff04 	addi	r2,r2,-4
     ff8:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
     ffc:	e13ffc04 	addi	r4,fp,-16
    1000:	0000fac0 	call	fac <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1004:	e0fffd17 	ldw	r3,-12(fp)
    1008:	00b7abb4 	movhi	r2,57006
    100c:	10afbbc4 	addi	r2,r2,-16657
    1010:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1014:	e0bffd17 	ldw	r2,-12(fp)
    1018:	10bfff04 	addi	r2,r2,-4
    101c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1020:	e0bffb17 	ldw	r2,-20(fp)
    1024:	1007883a 	mov	r3,r2
    1028:	e0bffd17 	ldw	r2,-12(fp)
    102c:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1030:	e0bffd17 	ldw	r2,-12(fp)
    1034:	10bfff04 	addi	r2,r2,-4
    1038:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    103c:	e0fffc17 	ldw	r3,-16(fp)
    1040:	e0bffd17 	ldw	r2,-12(fp)
    1044:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1048:	e0bffd17 	ldw	r2,-12(fp)
    104c:	10bff704 	addi	r2,r2,-36
    1050:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1054:	e0bffe17 	ldw	r2,-8(fp)
    1058:	1007883a 	mov	r3,r2
    105c:	e0bffd17 	ldw	r2,-12(fp)
    1060:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1064:	e0bffd17 	ldw	r2,-12(fp)
    1068:	10bfff04 	addi	r2,r2,-4
    106c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1070:	e0fffd17 	ldw	r3,-12(fp)
    1074:	00800044 	movi	r2,1
    1078:	18800015 	stw	r2,0(r3)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    107c:	e0bffd17 	ldw	r2,-12(fp)
    1080:	10bff404 	addi	r2,r2,-48
    1084:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    1088:	e0bfff17 	ldw	r2,-4(fp)
    108c:	1007883a 	mov	r3,r2
    1090:	e0bffd17 	ldw	r2,-12(fp)
    1094:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    1098:	e0bffd17 	ldw	r2,-12(fp)
    109c:	10bffb04 	addi	r2,r2,-20
    10a0:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    10a4:	e0bffd17 	ldw	r2,-12(fp)
}
    10a8:	e037883a 	mov	sp,fp
    10ac:	dfc00117 	ldw	ra,4(sp)
    10b0:	df000017 	ldw	fp,0(sp)
    10b4:	dec00204 	addi	sp,sp,8
    10b8:	f800283a 	ret

000010bc <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    10bc:	defffe04 	addi	sp,sp,-8
    10c0:	dfc00115 	stw	ra,4(sp)
    10c4:	df000015 	stw	fp,0(sp)
    10c8:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    10cc:	00011100 	call	1110 <prvSetupTimerInterrupt>
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    10d0:	00800034 	movhi	r2,0
    10d4:	10803104 	addi	r2,r2,196
    10d8:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    10dc:	0005883a 	mov	r2,zero
}
    10e0:	e037883a 	mov	sp,fp
    10e4:	dfc00117 	ldw	ra,4(sp)
    10e8:	df000017 	ldw	fp,0(sp)
    10ec:	dec00204 	addi	sp,sp,8
    10f0:	f800283a 	ret

000010f4 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    10f4:	deffff04 	addi	sp,sp,-4
    10f8:	df000015 	stw	fp,0(sp)
    10fc:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1100:	e037883a 	mov	sp,fp
    1104:	df000017 	ldw	fp,0(sp)
    1108:	dec00104 	addi	sp,sp,4
    110c:	f800283a 	ret

00001110 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1110:	defffe04 	addi	sp,sp,-8
    1114:	dfc00115 	stw	ra,4(sp)
    1118:	df000015 	stw	fp,0(sp)
    111c:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1120:	0009883a 	mov	r4,zero
    1124:	000b883a 	mov	r5,zero
    1128:	01800034 	movhi	r6,0
    112c:	31846a04 	addi	r6,r6,4520
    1130:	00011f40 	call	11f4 <alt_irq_register>
    1134:	10bffa98 	cmpnei	r2,r2,-22
    1138:	1000021e 	bne	r2,zero,1144 <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    113c:	003da03a 	break	0
    1140:	00001006 	br	1184 <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    1144:	00c00134 	movhi	r3,4
    1148:	18cc1104 	addi	r3,r3,12356
    114c:	00800204 	movi	r2,8
    1150:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    1154:	00c00134 	movhi	r3,4
    1158:	18cc1204 	addi	r3,r3,12360
    115c:	00a1a814 	movui	r2,34464
    1160:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    1164:	00c00134 	movhi	r3,4
    1168:	18cc1304 	addi	r3,r3,12364
    116c:	00800044 	movi	r2,1
    1170:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    1174:	00c00134 	movhi	r3,4
    1178:	18cc1104 	addi	r3,r3,12356
    117c:	008001c4 	movi	r2,7
    1180:	18800035 	stwio	r2,0(r3)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    1184:	00c00134 	movhi	r3,4
    1188:	18cc1004 	addi	r3,r3,12352
    118c:	00bfff84 	movi	r2,-2
    1190:	18800035 	stwio	r2,0(r3)
}
    1194:	e037883a 	mov	sp,fp
    1198:	dfc00117 	ldw	ra,4(sp)
    119c:	df000017 	ldw	fp,0(sp)
    11a0:	dec00204 	addi	sp,sp,8
    11a4:	f800283a 	ret

000011a8 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    11a8:	defffc04 	addi	sp,sp,-16
    11ac:	dfc00315 	stw	ra,12(sp)
    11b0:	df000215 	stw	fp,8(sp)
    11b4:	df000204 	addi	fp,sp,8
    11b8:	e13ffe15 	stw	r4,-8(fp)
    11bc:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    11c0:	0002abc0 	call	2abc <xTaskIncrementTick>
    11c4:	1005003a 	cmpeq	r2,r2,zero
    11c8:	1000011e 	bne	r2,zero,11d0 <vPortSysTickHandler+0x28>
	{
        vTaskSwitchContext();
    11cc:	0002c980 	call	2c98 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    11d0:	00c00134 	movhi	r3,4
    11d4:	18cc1004 	addi	r3,r3,12352
    11d8:	00bfff84 	movi	r2,-2
    11dc:	18800035 	stwio	r2,0(r3)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	dfc00117 	ldw	ra,4(sp)
    11e8:	df000017 	ldw	fp,0(sp)
    11ec:	dec00204 	addi	sp,sp,8
    11f0:	f800283a 	ret

000011f4 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    11f4:	defff004 	addi	sp,sp,-64
    11f8:	df000f15 	stw	fp,60(sp)
    11fc:	df000f04 	addi	fp,sp,60
    1200:	e13ffc15 	stw	r4,-16(fp)
    1204:	e17ffd15 	stw	r5,-12(fp)
    1208:	e1bffe15 	stw	r6,-8(fp)
	int rc = -EINVAL;  
    120c:	00bffa84 	movi	r2,-22
    1210:	e0bffb15 	stw	r2,-20(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1214:	e0bffc17 	ldw	r2,-16(fp)
    1218:	10800828 	cmpgeui	r2,r2,32
    121c:	10005c1e 	bne	r2,zero,1390 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1220:	0005303a 	rdctl	r2,status
    1224:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1228:	e0fff917 	ldw	r3,-28(fp)
    122c:	00bfff84 	movi	r2,-2
    1230:	1884703a 	and	r2,r3,r2
    1234:	1001703a 	wrctl	status,r2
  
  return context;
    1238:	e0bff917 	ldw	r2,-28(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    123c:	e0bffa15 	stw	r2,-24(fp)
	
		alt_irq[id].handler = handler;
    1240:	e0bffc17 	ldw	r2,-16(fp)
    1244:	00c20234 	movhi	r3,2056
    1248:	18fdf804 	addi	r3,r3,-2080
    124c:	100490fa 	slli	r2,r2,3
    1250:	10c7883a 	add	r3,r2,r3
    1254:	e0bffe17 	ldw	r2,-8(fp)
    1258:	18800015 	stw	r2,0(r3)
		alt_irq[id].context = context;
    125c:	e0bffc17 	ldw	r2,-16(fp)
    1260:	00c20234 	movhi	r3,2056
    1264:	18fdf804 	addi	r3,r3,-2080
    1268:	100490fa 	slli	r2,r2,3
    126c:	10c5883a 	add	r2,r2,r3
    1270:	10c00104 	addi	r3,r2,4
    1274:	e0bffd17 	ldw	r2,-12(fp)
    1278:	18800015 	stw	r2,0(r3)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    127c:	e0bffe17 	ldw	r2,-8(fp)
    1280:	1005003a 	cmpeq	r2,r2,zero
    1284:	1000201e 	bne	r2,zero,1308 <alt_irq_register+0x114>
    1288:	e0bffc17 	ldw	r2,-16(fp)
    128c:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1290:	0005303a 	rdctl	r2,status
    1294:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1298:	e0fff617 	ldw	r3,-40(fp)
    129c:	00bfff84 	movi	r2,-2
    12a0:	1884703a 	and	r2,r3,r2
    12a4:	1001703a 	wrctl	status,r2
  
  return context;
    12a8:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    12ac:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    12b0:	e0fff717 	ldw	r3,-36(fp)
    12b4:	00800044 	movi	r2,1
    12b8:	10c4983a 	sll	r2,r2,r3
    12bc:	1007883a 	mov	r3,r2
    12c0:	00820034 	movhi	r2,2048
    12c4:	10897504 	addi	r2,r2,9684
    12c8:	10800017 	ldw	r2,0(r2)
    12cc:	1886b03a 	or	r3,r3,r2
    12d0:	00820034 	movhi	r2,2048
    12d4:	10897504 	addi	r2,r2,9684
    12d8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    12dc:	00820034 	movhi	r2,2048
    12e0:	10897504 	addi	r2,r2,9684
    12e4:	10800017 	ldw	r2,0(r2)
    12e8:	100170fa 	wrctl	ienable,r2
    12ec:	e0bff817 	ldw	r2,-32(fp)
    12f0:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    12f4:	e0bff517 	ldw	r2,-44(fp)
    12f8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    12fc:	0005883a 	mov	r2,zero
    1300:	e0bfff15 	stw	r2,-4(fp)
    1304:	00002006 	br	1388 <alt_irq_register+0x194>
    1308:	e0bffc17 	ldw	r2,-16(fp)
    130c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1310:	0005303a 	rdctl	r2,status
    1314:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1318:	e0fff217 	ldw	r3,-56(fp)
    131c:	00bfff84 	movi	r2,-2
    1320:	1884703a 	and	r2,r3,r2
    1324:	1001703a 	wrctl	status,r2
  
  return context;
    1328:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    132c:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
    1330:	e0fff317 	ldw	r3,-52(fp)
    1334:	00800044 	movi	r2,1
    1338:	10c4983a 	sll	r2,r2,r3
    133c:	0084303a 	nor	r2,zero,r2
    1340:	1007883a 	mov	r3,r2
    1344:	00820034 	movhi	r2,2048
    1348:	10897504 	addi	r2,r2,9684
    134c:	10800017 	ldw	r2,0(r2)
    1350:	1886703a 	and	r3,r3,r2
    1354:	00820034 	movhi	r2,2048
    1358:	10897504 	addi	r2,r2,9684
    135c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1360:	00820034 	movhi	r2,2048
    1364:	10897504 	addi	r2,r2,9684
    1368:	10800017 	ldw	r2,0(r2)
    136c:	100170fa 	wrctl	ienable,r2
    1370:	e0bff417 	ldw	r2,-48(fp)
    1374:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1378:	e0bff117 	ldw	r2,-60(fp)
    137c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1380:	0005883a 	mov	r2,zero
    1384:	e0bfff15 	stw	r2,-4(fp)
    1388:	e0bfff17 	ldw	r2,-4(fp)
    138c:	e0bffb15 	stw	r2,-20(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1390:	e0bffb17 	ldw	r2,-20(fp)
}
    1394:	e037883a 	mov	sp,fp
    1398:	df000017 	ldw	fp,0(sp)
    139c:	dec00104 	addi	sp,sp,4
    13a0:	f800283a 	ret

000013a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    13a4:	defffb04 	addi	sp,sp,-20
    13a8:	dfc00415 	stw	ra,16(sp)
    13ac:	df000315 	stw	fp,12(sp)
    13b0:	df000304 	addi	fp,sp,12
    13b4:	e13ffe15 	stw	r4,-8(fp)
    13b8:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    13bc:	e0bffe17 	ldw	r2,-8(fp)
    13c0:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    13c4:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	11000017 	ldw	r4,0(r2)
    13d0:	e0bffd17 	ldw	r2,-12(fp)
    13d4:	10c00f17 	ldw	r3,60(r2)
    13d8:	e0bffd17 	ldw	r2,-12(fp)
    13dc:	10801017 	ldw	r2,64(r2)
    13e0:	1885383a 	mul	r2,r3,r2
    13e4:	2087883a 	add	r3,r4,r2
    13e8:	e0bffd17 	ldw	r2,-12(fp)
    13ec:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    13f0:	e0bffd17 	ldw	r2,-12(fp)
    13f4:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    13f8:	e0bffd17 	ldw	r2,-12(fp)
    13fc:	10c00017 	ldw	r3,0(r2)
    1400:	e0bffd17 	ldw	r2,-12(fp)
    1404:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1408:	e0bffd17 	ldw	r2,-12(fp)
    140c:	11000017 	ldw	r4,0(r2)
    1410:	e0bffd17 	ldw	r2,-12(fp)
    1414:	10800f17 	ldw	r2,60(r2)
    1418:	10ffffc4 	addi	r3,r2,-1
    141c:	e0bffd17 	ldw	r2,-12(fp)
    1420:	10801017 	ldw	r2,64(r2)
    1424:	1885383a 	mul	r2,r3,r2
    1428:	2087883a 	add	r3,r4,r2
    142c:	e0bffd17 	ldw	r2,-12(fp)
    1430:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1434:	e0fffd17 	ldw	r3,-12(fp)
    1438:	00bfffc4 	movi	r2,-1
    143c:	18801115 	stw	r2,68(r3)
		pxQueue->xTxLock = queueUNLOCKED;
    1440:	e0fffd17 	ldw	r3,-12(fp)
    1444:	00bfffc4 	movi	r2,-1
    1448:	18801215 	stw	r2,72(r3)

		if( xNewQueue == pdFALSE )
    144c:	e0bfff17 	ldw	r2,-4(fp)
    1450:	1004c03a 	cmpne	r2,r2,zero
    1454:	10000b1e 	bne	r2,zero,1484 <xQueueGenericReset+0xe0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1458:	e0bffd17 	ldw	r2,-12(fp)
    145c:	10800417 	ldw	r2,16(r2)
    1460:	1005003a 	cmpeq	r2,r2,zero
    1464:	10000d1e 	bne	r2,zero,149c <xQueueGenericReset+0xf8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1468:	e0bffd17 	ldw	r2,-12(fp)
    146c:	11000404 	addi	r4,r2,16
    1470:	0002efc0 	call	2efc <xTaskRemoveFromEventList>
    1474:	10800058 	cmpnei	r2,r2,1
    1478:	1000081e 	bne	r2,zero,149c <xQueueGenericReset+0xf8>
				{
					queueYIELD_IF_USING_PREEMPTION();
    147c:	003b683a 	trap	0
    1480:	00000606 	br	149c <xQueueGenericReset+0xf8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1484:	e0bffd17 	ldw	r2,-12(fp)
    1488:	11000404 	addi	r4,r2,16
    148c:	0000ce40 	call	ce4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1490:	e0bffd17 	ldw	r2,-12(fp)
    1494:	11000904 	addi	r4,r2,36
    1498:	0000ce40 	call	ce4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    149c:	0003a480 	call	3a48 <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    14a0:	00800044 	movi	r2,1
}
    14a4:	e037883a 	mov	sp,fp
    14a8:	dfc00117 	ldw	ra,4(sp)
    14ac:	df000017 	ldw	fp,0(sp)
    14b0:	dec00204 	addi	sp,sp,8
    14b4:	f800283a 	ret

000014b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    14b8:	defff704 	addi	sp,sp,-36
    14bc:	dfc00815 	stw	ra,32(sp)
    14c0:	df000715 	stw	fp,28(sp)
    14c4:	df000704 	addi	fp,sp,28
    14c8:	e13ffd15 	stw	r4,-12(fp)
    14cc:	e17ffe15 	stw	r5,-8(fp)
    14d0:	e1bfff05 	stb	r6,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    14d4:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    14d8:	e0bffe17 	ldw	r2,-8(fp)
    14dc:	1004c03a 	cmpne	r2,r2,zero
    14e0:	1000021e 	bne	r2,zero,14ec <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    14e4:	e03ffb15 	stw	zero,-20(fp)
    14e8:	00000506 	br	1500 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    14ec:	e0fffd17 	ldw	r3,-12(fp)
    14f0:	e0bffe17 	ldw	r2,-8(fp)
    14f4:	1885383a 	mul	r2,r3,r2
    14f8:	10800044 	addi	r2,r2,1
    14fc:	e0bffb15 	stw	r2,-20(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1500:	e0bffb17 	ldw	r2,-20(fp)
    1504:	11001304 	addi	r4,r2,76
    1508:	000089c0 	call	89c <pvPortMalloc>
    150c:	e0bff915 	stw	r2,-28(fp)

	if( pcAllocatedBuffer != NULL )
    1510:	e0bff917 	ldw	r2,-28(fp)
    1514:	1005003a 	cmpeq	r2,r2,zero
    1518:	1000181e 	bne	r2,zero,157c <xQueueGenericCreate+0xc4>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    151c:	e0bff917 	ldw	r2,-28(fp)
    1520:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1524:	e0bffe17 	ldw	r2,-8(fp)
    1528:	1004c03a 	cmpne	r2,r2,zero
    152c:	1000041e 	bne	r2,zero,1540 <xQueueGenericCreate+0x88>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1530:	e0fffc17 	ldw	r3,-16(fp)
    1534:	e0bffc17 	ldw	r2,-16(fp)
    1538:	10c00015 	stw	r3,0(r2)
    153c:	00000406 	br	1550 <xQueueGenericCreate+0x98>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1540:	e0bff917 	ldw	r2,-28(fp)
    1544:	10c01304 	addi	r3,r2,76
    1548:	e0bffc17 	ldw	r2,-16(fp)
    154c:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1550:	e0fffc17 	ldw	r3,-16(fp)
    1554:	e0bffd17 	ldw	r2,-12(fp)
    1558:	18800f15 	stw	r2,60(r3)
		pxNewQueue->uxItemSize = uxItemSize;
    155c:	e0fffc17 	ldw	r3,-16(fp)
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	18801015 	stw	r2,64(r3)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1568:	e13ffc17 	ldw	r4,-16(fp)
    156c:	01400044 	movi	r5,1
    1570:	00013a40 	call	13a4 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1574:	e0bffc17 	ldw	r2,-16(fp)
    1578:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    157c:	e0bffa17 	ldw	r2,-24(fp)
}
    1580:	e037883a 	mov	sp,fp
    1584:	dfc00117 	ldw	ra,4(sp)
    1588:	df000017 	ldw	fp,0(sp)
    158c:	dec00204 	addi	sp,sp,8
    1590:	f800283a 	ret

00001594 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1594:	defffc04 	addi	sp,sp,-16
    1598:	dfc00315 	stw	ra,12(sp)
    159c:	df000215 	stw	fp,8(sp)
    15a0:	df000204 	addi	fp,sp,8
    15a4:	e13fff05 	stb	r4,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    15a8:	01001304 	movi	r4,76
    15ac:	000089c0 	call	89c <pvPortMalloc>
    15b0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    15b4:	e0bffe17 	ldw	r2,-8(fp)
    15b8:	1005003a 	cmpeq	r2,r2,zero
    15bc:	1000201e 	bne	r2,zero,1640 <xQueueCreateMutex+0xac>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    15c0:	e0bffe17 	ldw	r2,-8(fp)
    15c4:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    15c8:	e0bffe17 	ldw	r2,-8(fp)
    15cc:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    15d0:	e0bffe17 	ldw	r2,-8(fp)
    15d4:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    15d8:	e0bffe17 	ldw	r2,-8(fp)
    15dc:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    15e8:	e0fffe17 	ldw	r3,-8(fp)
    15ec:	00800044 	movi	r2,1
    15f0:	18800f15 	stw	r2,60(r3)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    15f4:	e0bffe17 	ldw	r2,-8(fp)
    15f8:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    15fc:	e0fffe17 	ldw	r3,-8(fp)
    1600:	00bfffc4 	movi	r2,-1
    1604:	18801115 	stw	r2,68(r3)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1608:	e0fffe17 	ldw	r3,-8(fp)
    160c:	00bfffc4 	movi	r2,-1
    1610:	18801215 	stw	r2,72(r3)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1614:	e0bffe17 	ldw	r2,-8(fp)
    1618:	11000404 	addi	r4,r2,16
    161c:	0000ce40 	call	ce4 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1620:	e0bffe17 	ldw	r2,-8(fp)
    1624:	11000904 	addi	r4,r2,36
    1628:	0000ce40 	call	ce4 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    162c:	e13ffe17 	ldw	r4,-8(fp)
    1630:	000b883a 	mov	r5,zero
    1634:	000d883a 	mov	r6,zero
    1638:	000f883a 	mov	r7,zero
    163c:	00017f00 	call	17f0 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1640:	e0bffe17 	ldw	r2,-8(fp)
	}
    1644:	e037883a 	mov	sp,fp
    1648:	dfc00117 	ldw	ra,4(sp)
    164c:	df000017 	ldw	fp,0(sp)
    1650:	dec00204 	addi	sp,sp,8
    1654:	f800283a 	ret

00001658 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1658:	defffa04 	addi	sp,sp,-24
    165c:	dfc00515 	stw	ra,20(sp)
    1660:	df000415 	stw	fp,16(sp)
    1664:	dc000315 	stw	r16,12(sp)
    1668:	df000304 	addi	fp,sp,12
    166c:	e13fff15 	stw	r4,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1670:	e0bfff17 	ldw	r2,-4(fp)
    1674:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1678:	e0bffd17 	ldw	r2,-12(fp)
    167c:	14000117 	ldw	r16,4(r2)
    1680:	000374c0 	call	374c <xTaskGetCurrentTaskHandle>
    1684:	8080111e 	bne	r16,r2,16cc <xQueueGiveMutexRecursive+0x74>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1688:	e0bffd17 	ldw	r2,-12(fp)
    168c:	10800317 	ldw	r2,12(r2)
    1690:	10ffffc4 	addi	r3,r2,-1
    1694:	e0bffd17 	ldw	r2,-12(fp)
    1698:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    169c:	e0bffd17 	ldw	r2,-12(fp)
    16a0:	10800317 	ldw	r2,12(r2)
    16a4:	1004c03a 	cmpne	r2,r2,zero
    16a8:	1000051e 	bne	r2,zero,16c0 <xQueueGiveMutexRecursive+0x68>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    16ac:	e13ffd17 	ldw	r4,-12(fp)
    16b0:	000b883a 	mov	r5,zero
    16b4:	000d883a 	mov	r6,zero
    16b8:	000f883a 	mov	r7,zero
    16bc:	00017f00 	call	17f0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    16c0:	00800044 	movi	r2,1
    16c4:	e0bffe15 	stw	r2,-8(fp)
    16c8:	00000106 	br	16d0 <xQueueGiveMutexRecursive+0x78>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    16cc:	e03ffe15 	stw	zero,-8(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    16d0:	e0bffe17 	ldw	r2,-8(fp)
	}
    16d4:	e037883a 	mov	sp,fp
    16d8:	dfc00217 	ldw	ra,8(sp)
    16dc:	df000117 	ldw	fp,4(sp)
    16e0:	dc000017 	ldw	r16,0(sp)
    16e4:	dec00304 	addi	sp,sp,12
    16e8:	f800283a 	ret

000016ec <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    16ec:	defff904 	addi	sp,sp,-28
    16f0:	dfc00615 	stw	ra,24(sp)
    16f4:	df000515 	stw	fp,20(sp)
    16f8:	dc000415 	stw	r16,16(sp)
    16fc:	df000404 	addi	fp,sp,16
    1700:	e13ffe15 	stw	r4,-8(fp)
    1704:	e17fff15 	stw	r5,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1708:	e0bffe17 	ldw	r2,-8(fp)
    170c:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1710:	e0bffc17 	ldw	r2,-16(fp)
    1714:	14000117 	ldw	r16,4(r2)
    1718:	000374c0 	call	374c <xTaskGetCurrentTaskHandle>
    171c:	8080081e 	bne	r16,r2,1740 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1720:	e0bffc17 	ldw	r2,-16(fp)
    1724:	10800317 	ldw	r2,12(r2)
    1728:	10c00044 	addi	r3,r2,1
    172c:	e0bffc17 	ldw	r2,-16(fp)
    1730:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1734:	00800044 	movi	r2,1
    1738:	e0bffd15 	stw	r2,-12(fp)
    173c:	00000e06 	br	1778 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1740:	e13ffc17 	ldw	r4,-16(fp)
    1744:	000b883a 	mov	r5,zero
    1748:	e1bfff17 	ldw	r6,-4(fp)
    174c:	000f883a 	mov	r7,zero
    1750:	0001b600 	call	1b60 <xQueueGenericReceive>
    1754:	e0bffd15 	stw	r2,-12(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1758:	e0bffd17 	ldw	r2,-12(fp)
    175c:	10800058 	cmpnei	r2,r2,1
    1760:	1000051e 	bne	r2,zero,1778 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1764:	e0bffc17 	ldw	r2,-16(fp)
    1768:	10800317 	ldw	r2,12(r2)
    176c:	10c00044 	addi	r3,r2,1
    1770:	e0bffc17 	ldw	r2,-16(fp)
    1774:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1778:	e0bffd17 	ldw	r2,-12(fp)
	}
    177c:	e037883a 	mov	sp,fp
    1780:	dfc00217 	ldw	ra,8(sp)
    1784:	df000117 	ldw	fp,4(sp)
    1788:	dc000017 	ldw	r16,0(sp)
    178c:	dec00304 	addi	sp,sp,12
    1790:	f800283a 	ret

00001794 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1794:	defffb04 	addi	sp,sp,-20
    1798:	dfc00415 	stw	ra,16(sp)
    179c:	df000315 	stw	fp,12(sp)
    17a0:	df000304 	addi	fp,sp,12
    17a4:	e13ffe15 	stw	r4,-8(fp)
    17a8:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    17ac:	e13ffe17 	ldw	r4,-8(fp)
    17b0:	000b883a 	mov	r5,zero
    17b4:	01800084 	movi	r6,2
    17b8:	00014b80 	call	14b8 <xQueueGenericCreate>
    17bc:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    17c0:	e0bffd17 	ldw	r2,-12(fp)
    17c4:	1005003a 	cmpeq	r2,r2,zero
    17c8:	1000031e 	bne	r2,zero,17d8 <xQueueCreateCountingSemaphore+0x44>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    17cc:	e0fffd17 	ldw	r3,-12(fp)
    17d0:	e0bfff17 	ldw	r2,-4(fp)
    17d4:	18800e15 	stw	r2,56(r3)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    17d8:	e0bffd17 	ldw	r2,-12(fp)
	}
    17dc:	e037883a 	mov	sp,fp
    17e0:	dfc00117 	ldw	ra,4(sp)
    17e4:	df000017 	ldw	fp,0(sp)
    17e8:	dec00204 	addi	sp,sp,8
    17ec:	f800283a 	ret

000017f0 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    17f0:	defff404 	addi	sp,sp,-48
    17f4:	dfc00b15 	stw	ra,44(sp)
    17f8:	df000a15 	stw	fp,40(sp)
    17fc:	df000a04 	addi	fp,sp,40
    1800:	e13ffb15 	stw	r4,-20(fp)
    1804:	e17ffc15 	stw	r5,-16(fp)
    1808:	e1bffd15 	stw	r6,-12(fp)
    180c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1810:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1814:	e0bffb17 	ldw	r2,-20(fp)
    1818:	e0bff615 	stw	r2,-40(fp)
    181c:	00000006 	br	1820 <xQueueGenericSend+0x30>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1820:	00039f40 	call	39f4 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1824:	e0bff617 	ldw	r2,-40(fp)
    1828:	10c00e17 	ldw	r3,56(r2)
    182c:	e0bff617 	ldw	r2,-40(fp)
    1830:	10800f17 	ldw	r2,60(r2)
    1834:	18800336 	bltu	r3,r2,1844 <xQueueGenericSend+0x54>
    1838:	e0bffe17 	ldw	r2,-8(fp)
    183c:	10800098 	cmpnei	r2,r2,2
    1840:	1000181e 	bne	r2,zero,18a4 <xQueueGenericSend+0xb4>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1844:	e13ff617 	ldw	r4,-40(fp)
    1848:	e17ffc17 	ldw	r5,-16(fp)
    184c:	e1bffe17 	ldw	r6,-8(fp)
    1850:	0001fec0 	call	1fec <prvCopyDataToQueue>
    1854:	e0bff715 	stw	r2,-36(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1858:	e0bff617 	ldw	r2,-40(fp)
    185c:	10800917 	ldw	r2,36(r2)
    1860:	1005003a 	cmpeq	r2,r2,zero
    1864:	1000071e 	bne	r2,zero,1884 <xQueueGenericSend+0x94>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1868:	e0bff617 	ldw	r2,-40(fp)
    186c:	11000904 	addi	r4,r2,36
    1870:	0002efc0 	call	2efc <xTaskRemoveFromEventList>
    1874:	10800058 	cmpnei	r2,r2,1
    1878:	1000061e 	bne	r2,zero,1894 <xQueueGenericSend+0xa4>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    187c:	003b683a 	trap	0
    1880:	00000406 	br	1894 <xQueueGenericSend+0xa4>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1884:	e0bff717 	ldw	r2,-36(fp)
    1888:	1005003a 	cmpeq	r2,r2,zero
    188c:	1000011e 	bne	r2,zero,1894 <xQueueGenericSend+0xa4>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1890:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1894:	0003a480 	call	3a48 <vTaskExitCritical>
				return pdPASS;
    1898:	00800044 	movi	r2,1
    189c:	e0bfff15 	stw	r2,-4(fp)
    18a0:	00003906 	br	1988 <xQueueGenericSend+0x198>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    18a4:	e0bffd17 	ldw	r2,-12(fp)
    18a8:	1004c03a 	cmpne	r2,r2,zero
    18ac:	1000031e 	bne	r2,zero,18bc <xQueueGenericSend+0xcc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    18b0:	0003a480 	call	3a48 <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    18b4:	e03fff15 	stw	zero,-4(fp)
    18b8:	00003306 	br	1988 <xQueueGenericSend+0x198>
				}
				else if( xEntryTimeSet == pdFALSE )
    18bc:	e0bff817 	ldw	r2,-32(fp)
    18c0:	1004c03a 	cmpne	r2,r2,zero
    18c4:	1000041e 	bne	r2,zero,18d8 <xQueueGenericSend+0xe8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    18c8:	e13ff904 	addi	r4,fp,-28
    18cc:	00030b40 	call	30b4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    18d0:	00800044 	movi	r2,1
    18d4:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    18d8:	0003a480 	call	3a48 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    18dc:	00028d00 	call	28d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    18e0:	00039f40 	call	39f4 <vTaskEnterCritical>
    18e4:	e0bff617 	ldw	r2,-40(fp)
    18e8:	10801117 	ldw	r2,68(r2)
    18ec:	10bfffd8 	cmpnei	r2,r2,-1
    18f0:	1000021e 	bne	r2,zero,18fc <xQueueGenericSend+0x10c>
    18f4:	e0bff617 	ldw	r2,-40(fp)
    18f8:	10001115 	stw	zero,68(r2)
    18fc:	e0bff617 	ldw	r2,-40(fp)
    1900:	10801217 	ldw	r2,72(r2)
    1904:	10bfffd8 	cmpnei	r2,r2,-1
    1908:	1000021e 	bne	r2,zero,1914 <xQueueGenericSend+0x124>
    190c:	e0bff617 	ldw	r2,-40(fp)
    1910:	10001215 	stw	zero,72(r2)
    1914:	0003a480 	call	3a48 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1918:	e13ff904 	addi	r4,fp,-28
    191c:	e17ffd04 	addi	r5,fp,-12
    1920:	00030ec0 	call	30ec <xTaskCheckForTimeOut>
    1924:	1004c03a 	cmpne	r2,r2,zero
    1928:	1000131e 	bne	r2,zero,1978 <xQueueGenericSend+0x188>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    192c:	e13ff617 	ldw	r4,-40(fp)
    1930:	00023a40 	call	23a4 <prvIsQueueFull>
    1934:	1005003a 	cmpeq	r2,r2,zero
    1938:	10000b1e 	bne	r2,zero,1968 <xQueueGenericSend+0x178>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    193c:	e0bff617 	ldw	r2,-40(fp)
    1940:	11000404 	addi	r4,r2,16
    1944:	e17ffd17 	ldw	r5,-12(fp)
    1948:	0002dc80 	call	2dc8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    194c:	e13ff617 	ldw	r4,-40(fp)
    1950:	000221c0 	call	221c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    1954:	00028f80 	call	28f8 <xTaskResumeAll>
    1958:	1004c03a 	cmpne	r2,r2,zero
    195c:	103fb01e 	bne	r2,zero,1820 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
    1960:	003b683a 	trap	0
    1964:	003fae06 	br	1820 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    1968:	e13ff617 	ldw	r4,-40(fp)
    196c:	000221c0 	call	221c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    1970:	00028f80 	call	28f8 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
    1974:	003faa06 	br	1820 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    1978:	e13ff617 	ldw	r4,-40(fp)
    197c:	000221c0 	call	221c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    1980:	00028f80 	call	28f8 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    1984:	e03fff15 	stw	zero,-4(fp)
    1988:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    198c:	e037883a 	mov	sp,fp
    1990:	dfc00117 	ldw	ra,4(sp)
    1994:	df000017 	ldw	fp,0(sp)
    1998:	dec00204 	addi	sp,sp,8
    199c:	f800283a 	ret

000019a0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    19a0:	defff704 	addi	sp,sp,-36
    19a4:	dfc00815 	stw	ra,32(sp)
    19a8:	df000715 	stw	fp,28(sp)
    19ac:	df000704 	addi	fp,sp,28
    19b0:	e13ffc15 	stw	r4,-16(fp)
    19b4:	e17ffd15 	stw	r5,-12(fp)
    19b8:	e1bffe15 	stw	r6,-8(fp)
    19bc:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    19c0:	e0bffc17 	ldw	r2,-16(fp)
    19c4:	e0bff915 	stw	r2,-28(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    19c8:	e03ffa15 	stw	zero,-24(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    19cc:	e0bff917 	ldw	r2,-28(fp)
    19d0:	10c00e17 	ldw	r3,56(r2)
    19d4:	e0bff917 	ldw	r2,-28(fp)
    19d8:	10800f17 	ldw	r2,60(r2)
    19dc:	18800336 	bltu	r3,r2,19ec <xQueueGenericSendFromISR+0x4c>
    19e0:	e0bfff17 	ldw	r2,-4(fp)
    19e4:	10800098 	cmpnei	r2,r2,2
    19e8:	1000201e 	bne	r2,zero,1a6c <xQueueGenericSendFromISR+0xcc>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    19ec:	e13ff917 	ldw	r4,-28(fp)
    19f0:	e17ffd17 	ldw	r5,-12(fp)
    19f4:	e1bfff17 	ldw	r6,-4(fp)
    19f8:	0001fec0 	call	1fec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    19fc:	e0bff917 	ldw	r2,-28(fp)
    1a00:	10801217 	ldw	r2,72(r2)
    1a04:	10bfffd8 	cmpnei	r2,r2,-1
    1a08:	1000101e 	bne	r2,zero,1a4c <xQueueGenericSendFromISR+0xac>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1a0c:	e0bff917 	ldw	r2,-28(fp)
    1a10:	10800917 	ldw	r2,36(r2)
    1a14:	1005003a 	cmpeq	r2,r2,zero
    1a18:	1000111e 	bne	r2,zero,1a60 <xQueueGenericSendFromISR+0xc0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    1a1c:	e0bff917 	ldw	r2,-28(fp)
    1a20:	11000904 	addi	r4,r2,36
    1a24:	0002efc0 	call	2efc <xTaskRemoveFromEventList>
    1a28:	1005003a 	cmpeq	r2,r2,zero
    1a2c:	10000c1e 	bne	r2,zero,1a60 <xQueueGenericSendFromISR+0xc0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    1a30:	e0bffe17 	ldw	r2,-8(fp)
    1a34:	1005003a 	cmpeq	r2,r2,zero
    1a38:	1000091e 	bne	r2,zero,1a60 <xQueueGenericSendFromISR+0xc0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    1a3c:	e0fffe17 	ldw	r3,-8(fp)
    1a40:	00800044 	movi	r2,1
    1a44:	18800015 	stw	r2,0(r3)
    1a48:	00000506 	br	1a60 <xQueueGenericSendFromISR+0xc0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    1a4c:	e0bff917 	ldw	r2,-28(fp)
    1a50:	10801217 	ldw	r2,72(r2)
    1a54:	10c00044 	addi	r3,r2,1
    1a58:	e0bff917 	ldw	r2,-28(fp)
    1a5c:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    1a60:	00800044 	movi	r2,1
    1a64:	e0bffb15 	stw	r2,-20(fp)
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1a68:	00000106 	br	1a70 <xQueueGenericSendFromISR+0xd0>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    1a6c:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    1a70:	e0bffb17 	ldw	r2,-20(fp)
}
    1a74:	e037883a 	mov	sp,fp
    1a78:	dfc00117 	ldw	ra,4(sp)
    1a7c:	df000017 	ldw	fp,0(sp)
    1a80:	dec00204 	addi	sp,sp,8
    1a84:	f800283a 	ret

00001a88 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    1a88:	defff904 	addi	sp,sp,-28
    1a8c:	dfc00615 	stw	ra,24(sp)
    1a90:	df000515 	stw	fp,20(sp)
    1a94:	df000504 	addi	fp,sp,20
    1a98:	e13ffe15 	stw	r4,-8(fp)
    1a9c:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa0:	e0bffe17 	ldw	r2,-8(fp)
    1aa4:	e0bffb15 	stw	r2,-20(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    1aa8:	e03ffc15 	stw	zero,-16(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    1aac:	e0bffb17 	ldw	r2,-20(fp)
    1ab0:	10c00e17 	ldw	r3,56(r2)
    1ab4:	e0bffb17 	ldw	r2,-20(fp)
    1ab8:	10800f17 	ldw	r2,60(r2)
    1abc:	1880212e 	bgeu	r3,r2,1b44 <xQueueGiveFromISR+0xbc>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    1ac0:	e0bffb17 	ldw	r2,-20(fp)
    1ac4:	10800e17 	ldw	r2,56(r2)
    1ac8:	10c00044 	addi	r3,r2,1
    1acc:	e0bffb17 	ldw	r2,-20(fp)
    1ad0:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    1ad4:	e0bffb17 	ldw	r2,-20(fp)
    1ad8:	10801217 	ldw	r2,72(r2)
    1adc:	10bfffd8 	cmpnei	r2,r2,-1
    1ae0:	1000101e 	bne	r2,zero,1b24 <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1ae4:	e0bffb17 	ldw	r2,-20(fp)
    1ae8:	10800917 	ldw	r2,36(r2)
    1aec:	1005003a 	cmpeq	r2,r2,zero
    1af0:	1000111e 	bne	r2,zero,1b38 <xQueueGiveFromISR+0xb0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    1af4:	e0bffb17 	ldw	r2,-20(fp)
    1af8:	11000904 	addi	r4,r2,36
    1afc:	0002efc0 	call	2efc <xTaskRemoveFromEventList>
    1b00:	1005003a 	cmpeq	r2,r2,zero
    1b04:	10000c1e 	bne	r2,zero,1b38 <xQueueGiveFromISR+0xb0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    1b08:	e0bfff17 	ldw	r2,-4(fp)
    1b0c:	1005003a 	cmpeq	r2,r2,zero
    1b10:	1000091e 	bne	r2,zero,1b38 <xQueueGiveFromISR+0xb0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    1b14:	e0ffff17 	ldw	r3,-4(fp)
    1b18:	00800044 	movi	r2,1
    1b1c:	18800015 	stw	r2,0(r3)
    1b20:	00000506 	br	1b38 <xQueueGiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    1b24:	e0bffb17 	ldw	r2,-20(fp)
    1b28:	10801217 	ldw	r2,72(r2)
    1b2c:	10c00044 	addi	r3,r2,1
    1b30:	e0bffb17 	ldw	r2,-20(fp)
    1b34:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    1b38:	00800044 	movi	r2,1
    1b3c:	e0bffd15 	stw	r2,-12(fp)
    1b40:	00000106 	br	1b48 <xQueueGiveFromISR+0xc0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    1b44:	e03ffd15 	stw	zero,-12(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    1b48:	e0bffd17 	ldw	r2,-12(fp)
}
    1b4c:	e037883a 	mov	sp,fp
    1b50:	dfc00117 	ldw	ra,4(sp)
    1b54:	df000017 	ldw	fp,0(sp)
    1b58:	dec00204 	addi	sp,sp,8
    1b5c:	f800283a 	ret

00001b60 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    1b60:	defff404 	addi	sp,sp,-48
    1b64:	dfc00b15 	stw	ra,44(sp)
    1b68:	df000a15 	stw	fp,40(sp)
    1b6c:	df000a04 	addi	fp,sp,40
    1b70:	e13ffb15 	stw	r4,-20(fp)
    1b74:	e17ffc15 	stw	r5,-16(fp)
    1b78:	e1bffd15 	stw	r6,-12(fp)
    1b7c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    1b80:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1b84:	e0bffb17 	ldw	r2,-20(fp)
    1b88:	e0bff615 	stw	r2,-40(fp)
    1b8c:	00000006 	br	1b90 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    1b90:	00039f40 	call	39f4 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    1b94:	e0bff617 	ldw	r2,-40(fp)
    1b98:	10800e17 	ldw	r2,56(r2)
    1b9c:	1005003a 	cmpeq	r2,r2,zero
    1ba0:	1000321e 	bne	r2,zero,1c6c <xQueueGenericReceive+0x10c>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    1ba4:	e0bff617 	ldw	r2,-40(fp)
    1ba8:	10800317 	ldw	r2,12(r2)
    1bac:	e0bff715 	stw	r2,-36(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    1bb0:	e13ff617 	ldw	r4,-40(fp)
    1bb4:	e17ffc17 	ldw	r5,-16(fp)
    1bb8:	00021800 	call	2180 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    1bbc:	e0bffe17 	ldw	r2,-8(fp)
    1bc0:	1004c03a 	cmpne	r2,r2,zero
    1bc4:	1000181e 	bne	r2,zero,1c28 <xQueueGenericReceive+0xc8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    1bc8:	e0bff617 	ldw	r2,-40(fp)
    1bcc:	10800e17 	ldw	r2,56(r2)
    1bd0:	10ffffc4 	addi	r3,r2,-1
    1bd4:	e0bff617 	ldw	r2,-40(fp)
    1bd8:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    1bdc:	e0bff617 	ldw	r2,-40(fp)
    1be0:	10800017 	ldw	r2,0(r2)
    1be4:	1004c03a 	cmpne	r2,r2,zero
    1be8:	1000041e 	bne	r2,zero,1bfc <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1bec:	0003af40 	call	3af4 <pvTaskIncrementMutexHeldCount>
    1bf0:	1007883a 	mov	r3,r2
    1bf4:	e0bff617 	ldw	r2,-40(fp)
    1bf8:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1bfc:	e0bff617 	ldw	r2,-40(fp)
    1c00:	10800417 	ldw	r2,16(r2)
    1c04:	1005003a 	cmpeq	r2,r2,zero
    1c08:	1000141e 	bne	r2,zero,1c5c <xQueueGenericReceive+0xfc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1c0c:	e0bff617 	ldw	r2,-40(fp)
    1c10:	11000404 	addi	r4,r2,16
    1c14:	0002efc0 	call	2efc <xTaskRemoveFromEventList>
    1c18:	10800058 	cmpnei	r2,r2,1
    1c1c:	10000f1e 	bne	r2,zero,1c5c <xQueueGenericReceive+0xfc>
						{
							queueYIELD_IF_USING_PREEMPTION();
    1c20:	003b683a 	trap	0
    1c24:	00000d06 	br	1c5c <xQueueGenericReceive+0xfc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    1c28:	e0fff617 	ldw	r3,-40(fp)
    1c2c:	e0bff717 	ldw	r2,-36(fp)
    1c30:	18800315 	stw	r2,12(r3)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1c34:	e0bff617 	ldw	r2,-40(fp)
    1c38:	10800917 	ldw	r2,36(r2)
    1c3c:	1005003a 	cmpeq	r2,r2,zero
    1c40:	1000061e 	bne	r2,zero,1c5c <xQueueGenericReceive+0xfc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    1c44:	e0bff617 	ldw	r2,-40(fp)
    1c48:	11000904 	addi	r4,r2,36
    1c4c:	0002efc0 	call	2efc <xTaskRemoveFromEventList>
    1c50:	1005003a 	cmpeq	r2,r2,zero
    1c54:	1000011e 	bne	r2,zero,1c5c <xQueueGenericReceive+0xfc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    1c58:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    1c5c:	0003a480 	call	3a48 <vTaskExitCritical>
				return pdPASS;
    1c60:	00800044 	movi	r2,1
    1c64:	e0bfff15 	stw	r2,-4(fp)
    1c68:	00004206 	br	1d74 <xQueueGenericReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1c6c:	e0bffd17 	ldw	r2,-12(fp)
    1c70:	1004c03a 	cmpne	r2,r2,zero
    1c74:	1000031e 	bne	r2,zero,1c84 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1c78:	0003a480 	call	3a48 <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    1c7c:	e03fff15 	stw	zero,-4(fp)
    1c80:	00003c06 	br	1d74 <xQueueGenericReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
    1c84:	e0bff817 	ldw	r2,-32(fp)
    1c88:	1004c03a 	cmpne	r2,r2,zero
    1c8c:	1000041e 	bne	r2,zero,1ca0 <xQueueGenericReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1c90:	e13ff904 	addi	r4,fp,-28
    1c94:	00030b40 	call	30b4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1c98:	00800044 	movi	r2,1
    1c9c:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1ca0:	0003a480 	call	3a48 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1ca4:	00028d00 	call	28d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1ca8:	00039f40 	call	39f4 <vTaskEnterCritical>
    1cac:	e0bff617 	ldw	r2,-40(fp)
    1cb0:	10801117 	ldw	r2,68(r2)
    1cb4:	10bfffd8 	cmpnei	r2,r2,-1
    1cb8:	1000021e 	bne	r2,zero,1cc4 <xQueueGenericReceive+0x164>
    1cbc:	e0bff617 	ldw	r2,-40(fp)
    1cc0:	10001115 	stw	zero,68(r2)
    1cc4:	e0bff617 	ldw	r2,-40(fp)
    1cc8:	10801217 	ldw	r2,72(r2)
    1ccc:	10bfffd8 	cmpnei	r2,r2,-1
    1cd0:	1000021e 	bne	r2,zero,1cdc <xQueueGenericReceive+0x17c>
    1cd4:	e0bff617 	ldw	r2,-40(fp)
    1cd8:	10001215 	stw	zero,72(r2)
    1cdc:	0003a480 	call	3a48 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ce0:	e13ff904 	addi	r4,fp,-28
    1ce4:	e17ffd04 	addi	r5,fp,-12
    1ce8:	00030ec0 	call	30ec <xTaskCheckForTimeOut>
    1cec:	1004c03a 	cmpne	r2,r2,zero
    1cf0:	10001c1e 	bne	r2,zero,1d64 <xQueueGenericReceive+0x204>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    1cf4:	e13ff617 	ldw	r4,-40(fp)
    1cf8:	000230c0 	call	230c <prvIsQueueEmpty>
    1cfc:	1005003a 	cmpeq	r2,r2,zero
    1d00:	1000141e 	bne	r2,zero,1d54 <xQueueGenericReceive+0x1f4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    1d04:	e0bff617 	ldw	r2,-40(fp)
    1d08:	10800017 	ldw	r2,0(r2)
    1d0c:	1004c03a 	cmpne	r2,r2,zero
    1d10:	1000051e 	bne	r2,zero,1d28 <xQueueGenericReceive+0x1c8>
					{
						taskENTER_CRITICAL();
    1d14:	00039f40 	call	39f4 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    1d18:	e0bff617 	ldw	r2,-40(fp)
    1d1c:	11000117 	ldw	r4,4(r2)
    1d20:	00037c80 	call	37c8 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    1d24:	0003a480 	call	3a48 <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    1d28:	e0bff617 	ldw	r2,-40(fp)
    1d2c:	11000904 	addi	r4,r2,36
    1d30:	e17ffd17 	ldw	r5,-12(fp)
    1d34:	0002dc80 	call	2dc8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    1d38:	e13ff617 	ldw	r4,-40(fp)
    1d3c:	000221c0 	call	221c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    1d40:	00028f80 	call	28f8 <xTaskResumeAll>
    1d44:	1004c03a 	cmpne	r2,r2,zero
    1d48:	103f911e 	bne	r2,zero,1b90 <xQueueGenericReceive+0x30>
				{
					portYIELD_WITHIN_API();
    1d4c:	003b683a 	trap	0
    1d50:	003f8f06 	br	1b90 <xQueueGenericReceive+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    1d54:	e13ff617 	ldw	r4,-40(fp)
    1d58:	000221c0 	call	221c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    1d5c:	00028f80 	call	28f8 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
    1d60:	003f8b06 	br	1b90 <xQueueGenericReceive+0x30>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    1d64:	e13ff617 	ldw	r4,-40(fp)
    1d68:	000221c0 	call	221c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    1d6c:	00028f80 	call	28f8 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    1d70:	e03fff15 	stw	zero,-4(fp)
    1d74:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    1d78:	e037883a 	mov	sp,fp
    1d7c:	dfc00117 	ldw	ra,4(sp)
    1d80:	df000017 	ldw	fp,0(sp)
    1d84:	dec00204 	addi	sp,sp,8
    1d88:	f800283a 	ret

00001d8c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    1d8c:	defff804 	addi	sp,sp,-32
    1d90:	dfc00715 	stw	ra,28(sp)
    1d94:	df000615 	stw	fp,24(sp)
    1d98:	df000604 	addi	fp,sp,24
    1d9c:	e13ffd15 	stw	r4,-12(fp)
    1da0:	e17ffe15 	stw	r5,-8(fp)
    1da4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1da8:	e0bffd17 	ldw	r2,-12(fp)
    1dac:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    1db0:	e03ffb15 	stw	zero,-20(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    1db4:	e0bffa17 	ldw	r2,-24(fp)
    1db8:	10800e17 	ldw	r2,56(r2)
    1dbc:	1005003a 	cmpeq	r2,r2,zero
    1dc0:	1000241e 	bne	r2,zero,1e54 <xQueueReceiveFromISR+0xc8>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    1dc4:	e13ffa17 	ldw	r4,-24(fp)
    1dc8:	e17ffe17 	ldw	r5,-8(fp)
    1dcc:	00021800 	call	2180 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    1dd0:	e0bffa17 	ldw	r2,-24(fp)
    1dd4:	10800e17 	ldw	r2,56(r2)
    1dd8:	10ffffc4 	addi	r3,r2,-1
    1ddc:	e0bffa17 	ldw	r2,-24(fp)
    1de0:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    1de4:	e0bffa17 	ldw	r2,-24(fp)
    1de8:	10801117 	ldw	r2,68(r2)
    1dec:	10bfffd8 	cmpnei	r2,r2,-1
    1df0:	1000101e 	bne	r2,zero,1e34 <xQueueReceiveFromISR+0xa8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1df4:	e0bffa17 	ldw	r2,-24(fp)
    1df8:	10800417 	ldw	r2,16(r2)
    1dfc:	1005003a 	cmpeq	r2,r2,zero
    1e00:	1000111e 	bne	r2,zero,1e48 <xQueueReceiveFromISR+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    1e04:	e0bffa17 	ldw	r2,-24(fp)
    1e08:	11000404 	addi	r4,r2,16
    1e0c:	0002efc0 	call	2efc <xTaskRemoveFromEventList>
    1e10:	1005003a 	cmpeq	r2,r2,zero
    1e14:	10000c1e 	bne	r2,zero,1e48 <xQueueReceiveFromISR+0xbc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    1e18:	e0bfff17 	ldw	r2,-4(fp)
    1e1c:	1005003a 	cmpeq	r2,r2,zero
    1e20:	1000091e 	bne	r2,zero,1e48 <xQueueReceiveFromISR+0xbc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    1e24:	e0ffff17 	ldw	r3,-4(fp)
    1e28:	00800044 	movi	r2,1
    1e2c:	18800015 	stw	r2,0(r3)
    1e30:	00000506 	br	1e48 <xQueueReceiveFromISR+0xbc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    1e34:	e0bffa17 	ldw	r2,-24(fp)
    1e38:	10801117 	ldw	r2,68(r2)
    1e3c:	10c00044 	addi	r3,r2,1
    1e40:	e0bffa17 	ldw	r2,-24(fp)
    1e44:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    1e48:	00800044 	movi	r2,1
    1e4c:	e0bffc15 	stw	r2,-16(fp)
    1e50:	00000106 	br	1e58 <xQueueReceiveFromISR+0xcc>
		}
		else
		{
			xReturn = pdFAIL;
    1e54:	e03ffc15 	stw	zero,-16(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    1e58:	e0bffc17 	ldw	r2,-16(fp)
}
    1e5c:	e037883a 	mov	sp,fp
    1e60:	dfc00117 	ldw	ra,4(sp)
    1e64:	df000017 	ldw	fp,0(sp)
    1e68:	dec00204 	addi	sp,sp,8
    1e6c:	f800283a 	ret

00001e70 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    1e70:	defff804 	addi	sp,sp,-32
    1e74:	dfc00715 	stw	ra,28(sp)
    1e78:	df000615 	stw	fp,24(sp)
    1e7c:	df000604 	addi	fp,sp,24
    1e80:	e13ffe15 	stw	r4,-8(fp)
    1e84:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1e88:	e0bffe17 	ldw	r2,-8(fp)
    1e8c:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    1e90:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    1e94:	e0bffa17 	ldw	r2,-24(fp)
    1e98:	10800e17 	ldw	r2,56(r2)
    1e9c:	1005003a 	cmpeq	r2,r2,zero
    1ea0:	10000c1e 	bne	r2,zero,1ed4 <xQueuePeekFromISR+0x64>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    1ea4:	e0bffa17 	ldw	r2,-24(fp)
    1ea8:	10800317 	ldw	r2,12(r2)
    1eac:	e0bffb15 	stw	r2,-20(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    1eb0:	e13ffa17 	ldw	r4,-24(fp)
    1eb4:	e17fff17 	ldw	r5,-4(fp)
    1eb8:	00021800 	call	2180 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    1ebc:	e0fffa17 	ldw	r3,-24(fp)
    1ec0:	e0bffb17 	ldw	r2,-20(fp)
    1ec4:	18800315 	stw	r2,12(r3)

			xReturn = pdPASS;
    1ec8:	00800044 	movi	r2,1
    1ecc:	e0bffd15 	stw	r2,-12(fp)
    1ed0:	00000106 	br	1ed8 <xQueuePeekFromISR+0x68>
		}
		else
		{
			xReturn = pdFAIL;
    1ed4:	e03ffd15 	stw	zero,-12(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    1ed8:	e0bffd17 	ldw	r2,-12(fp)
}
    1edc:	e037883a 	mov	sp,fp
    1ee0:	dfc00117 	ldw	ra,4(sp)
    1ee4:	df000017 	ldw	fp,0(sp)
    1ee8:	dec00204 	addi	sp,sp,8
    1eec:	f800283a 	ret

00001ef0 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    1ef0:	defffc04 	addi	sp,sp,-16
    1ef4:	dfc00315 	stw	ra,12(sp)
    1ef8:	df000215 	stw	fp,8(sp)
    1efc:	df000204 	addi	fp,sp,8
    1f00:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    1f04:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    1f08:	e0bfff17 	ldw	r2,-4(fp)
    1f0c:	10800e17 	ldw	r2,56(r2)
    1f10:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    1f14:	0003a480 	call	3a48 <vTaskExitCritical>

	return uxReturn;
    1f18:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    1f1c:	e037883a 	mov	sp,fp
    1f20:	dfc00117 	ldw	ra,4(sp)
    1f24:	df000017 	ldw	fp,0(sp)
    1f28:	dec00204 	addi	sp,sp,8
    1f2c:	f800283a 	ret

00001f30 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    1f30:	defffb04 	addi	sp,sp,-20
    1f34:	dfc00415 	stw	ra,16(sp)
    1f38:	df000315 	stw	fp,12(sp)
    1f3c:	df000304 	addi	fp,sp,12
    1f40:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    1f44:	e0bfff17 	ldw	r2,-4(fp)
    1f48:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1f4c:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    1f50:	e0bffd17 	ldw	r2,-12(fp)
    1f54:	10c00f17 	ldw	r3,60(r2)
    1f58:	e0bffd17 	ldw	r2,-12(fp)
    1f5c:	10800e17 	ldw	r2,56(r2)
    1f60:	1885c83a 	sub	r2,r3,r2
    1f64:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    1f68:	0003a480 	call	3a48 <vTaskExitCritical>

	return uxReturn;
    1f6c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    1f70:	e037883a 	mov	sp,fp
    1f74:	dfc00117 	ldw	ra,4(sp)
    1f78:	df000017 	ldw	fp,0(sp)
    1f7c:	dec00204 	addi	sp,sp,8
    1f80:	f800283a 	ret

00001f84 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    1f84:	defffd04 	addi	sp,sp,-12
    1f88:	df000215 	stw	fp,8(sp)
    1f8c:	df000204 	addi	fp,sp,8
    1f90:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    1f94:	e0bfff17 	ldw	r2,-4(fp)
    1f98:	10800e17 	ldw	r2,56(r2)
    1f9c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    1fa0:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    1fa4:	e037883a 	mov	sp,fp
    1fa8:	df000017 	ldw	fp,0(sp)
    1fac:	dec00104 	addi	sp,sp,4
    1fb0:	f800283a 	ret

00001fb4 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    1fb4:	defffc04 	addi	sp,sp,-16
    1fb8:	dfc00315 	stw	ra,12(sp)
    1fbc:	df000215 	stw	fp,8(sp)
    1fc0:	df000204 	addi	fp,sp,8
    1fc4:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1fc8:	e0bfff17 	ldw	r2,-4(fp)
    1fcc:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    1fd0:	e13ffe17 	ldw	r4,-8(fp)
    1fd4:	0000a300 	call	a30 <vPortFree>
}
    1fd8:	e037883a 	mov	sp,fp
    1fdc:	dfc00117 	ldw	ra,4(sp)
    1fe0:	df000017 	ldw	fp,0(sp)
    1fe4:	dec00204 	addi	sp,sp,8
    1fe8:	f800283a 	ret

00001fec <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    1fec:	defffa04 	addi	sp,sp,-24
    1ff0:	dfc00515 	stw	ra,20(sp)
    1ff4:	df000415 	stw	fp,16(sp)
    1ff8:	df000404 	addi	fp,sp,16
    1ffc:	e13ffd15 	stw	r4,-12(fp)
    2000:	e17ffe15 	stw	r5,-8(fp)
    2004:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    2008:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    200c:	e0bffd17 	ldw	r2,-12(fp)
    2010:	10801017 	ldw	r2,64(r2)
    2014:	1004c03a 	cmpne	r2,r2,zero
    2018:	10000b1e 	bne	r2,zero,2048 <prvCopyDataToQueue+0x5c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    201c:	e0bffd17 	ldw	r2,-12(fp)
    2020:	10800017 	ldw	r2,0(r2)
    2024:	1004c03a 	cmpne	r2,r2,zero
    2028:	10004a1e 	bne	r2,zero,2154 <prvCopyDataToQueue+0x168>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    202c:	e0bffd17 	ldw	r2,-12(fp)
    2030:	11000117 	ldw	r4,4(r2)
    2034:	00038f80 	call	38f8 <xTaskPriorityDisinherit>
    2038:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    203c:	e0bffd17 	ldw	r2,-12(fp)
    2040:	10000115 	stw	zero,4(r2)
    2044:	00004306 	br	2154 <prvCopyDataToQueue+0x168>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    2048:	e0bfff17 	ldw	r2,-4(fp)
    204c:	1004c03a 	cmpne	r2,r2,zero
    2050:	1000191e 	bne	r2,zero,20b8 <prvCopyDataToQueue+0xcc>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    2054:	e0bffd17 	ldw	r2,-12(fp)
    2058:	10c00217 	ldw	r3,8(r2)
    205c:	e0bffd17 	ldw	r2,-12(fp)
    2060:	11801017 	ldw	r6,64(r2)
    2064:	e0bffe17 	ldw	r2,-8(fp)
    2068:	1809883a 	mov	r4,r3
    206c:	100b883a 	mov	r5,r2
    2070:	000622c0 	call	622c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2074:	e0bffd17 	ldw	r2,-12(fp)
    2078:	10c00217 	ldw	r3,8(r2)
    207c:	e0bffd17 	ldw	r2,-12(fp)
    2080:	10801017 	ldw	r2,64(r2)
    2084:	1887883a 	add	r3,r3,r2
    2088:	e0bffd17 	ldw	r2,-12(fp)
    208c:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2090:	e0bffd17 	ldw	r2,-12(fp)
    2094:	10c00217 	ldw	r3,8(r2)
    2098:	e0bffd17 	ldw	r2,-12(fp)
    209c:	10800117 	ldw	r2,4(r2)
    20a0:	18802c36 	bltu	r3,r2,2154 <prvCopyDataToQueue+0x168>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    20a4:	e0bffd17 	ldw	r2,-12(fp)
    20a8:	10c00017 	ldw	r3,0(r2)
    20ac:	e0bffd17 	ldw	r2,-12(fp)
    20b0:	10c00215 	stw	r3,8(r2)
    20b4:	00002706 	br	2154 <prvCopyDataToQueue+0x168>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    20b8:	e0bffd17 	ldw	r2,-12(fp)
    20bc:	10c00317 	ldw	r3,12(r2)
    20c0:	e0bffd17 	ldw	r2,-12(fp)
    20c4:	11801017 	ldw	r6,64(r2)
    20c8:	e0bffe17 	ldw	r2,-8(fp)
    20cc:	1809883a 	mov	r4,r3
    20d0:	100b883a 	mov	r5,r2
    20d4:	000622c0 	call	622c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    20d8:	e0bffd17 	ldw	r2,-12(fp)
    20dc:	10c00317 	ldw	r3,12(r2)
    20e0:	e0bffd17 	ldw	r2,-12(fp)
    20e4:	10801017 	ldw	r2,64(r2)
    20e8:	1887c83a 	sub	r3,r3,r2
    20ec:	e0bffd17 	ldw	r2,-12(fp)
    20f0:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    20f4:	e0bffd17 	ldw	r2,-12(fp)
    20f8:	10c00317 	ldw	r3,12(r2)
    20fc:	e0bffd17 	ldw	r2,-12(fp)
    2100:	10800017 	ldw	r2,0(r2)
    2104:	1880072e 	bgeu	r3,r2,2124 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    2108:	e0bffd17 	ldw	r2,-12(fp)
    210c:	10c00117 	ldw	r3,4(r2)
    2110:	e0bffd17 	ldw	r2,-12(fp)
    2114:	10801017 	ldw	r2,64(r2)
    2118:	1887c83a 	sub	r3,r3,r2
    211c:	e0bffd17 	ldw	r2,-12(fp)
    2120:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    2124:	e0bfff17 	ldw	r2,-4(fp)
    2128:	10800098 	cmpnei	r2,r2,2
    212c:	1000091e 	bne	r2,zero,2154 <prvCopyDataToQueue+0x168>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2130:	e0bffd17 	ldw	r2,-12(fp)
    2134:	10800e17 	ldw	r2,56(r2)
    2138:	1005003a 	cmpeq	r2,r2,zero
    213c:	1000051e 	bne	r2,zero,2154 <prvCopyDataToQueue+0x168>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    2140:	e0bffd17 	ldw	r2,-12(fp)
    2144:	10800e17 	ldw	r2,56(r2)
    2148:	10ffffc4 	addi	r3,r2,-1
    214c:	e0bffd17 	ldw	r2,-12(fp)
    2150:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    2154:	e0bffd17 	ldw	r2,-12(fp)
    2158:	10800e17 	ldw	r2,56(r2)
    215c:	10c00044 	addi	r3,r2,1
    2160:	e0bffd17 	ldw	r2,-12(fp)
    2164:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2168:	e0bffc17 	ldw	r2,-16(fp)
}
    216c:	e037883a 	mov	sp,fp
    2170:	dfc00117 	ldw	ra,4(sp)
    2174:	df000017 	ldw	fp,0(sp)
    2178:	dec00204 	addi	sp,sp,8
    217c:	f800283a 	ret

00002180 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2180:	defffc04 	addi	sp,sp,-16
    2184:	dfc00315 	stw	ra,12(sp)
    2188:	df000215 	stw	fp,8(sp)
    218c:	df000204 	addi	fp,sp,8
    2190:	e13ffe15 	stw	r4,-8(fp)
    2194:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2198:	e0bffe17 	ldw	r2,-8(fp)
    219c:	10801017 	ldw	r2,64(r2)
    21a0:	1005003a 	cmpeq	r2,r2,zero
    21a4:	1000181e 	bne	r2,zero,2208 <prvCopyDataFromQueue+0x88>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    21a8:	e0bffe17 	ldw	r2,-8(fp)
    21ac:	10c00317 	ldw	r3,12(r2)
    21b0:	e0bffe17 	ldw	r2,-8(fp)
    21b4:	10801017 	ldw	r2,64(r2)
    21b8:	1887883a 	add	r3,r3,r2
    21bc:	e0bffe17 	ldw	r2,-8(fp)
    21c0:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    21c4:	e0bffe17 	ldw	r2,-8(fp)
    21c8:	10c00317 	ldw	r3,12(r2)
    21cc:	e0bffe17 	ldw	r2,-8(fp)
    21d0:	10800117 	ldw	r2,4(r2)
    21d4:	18800436 	bltu	r3,r2,21e8 <prvCopyDataFromQueue+0x68>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    21d8:	e0bffe17 	ldw	r2,-8(fp)
    21dc:	10c00017 	ldw	r3,0(r2)
    21e0:	e0bffe17 	ldw	r2,-8(fp)
    21e4:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    21e8:	e0bffe17 	ldw	r2,-8(fp)
    21ec:	10c00317 	ldw	r3,12(r2)
    21f0:	e0bffe17 	ldw	r2,-8(fp)
    21f4:	11801017 	ldw	r6,64(r2)
    21f8:	e0bfff17 	ldw	r2,-4(fp)
    21fc:	1009883a 	mov	r4,r2
    2200:	180b883a 	mov	r5,r3
    2204:	000622c0 	call	622c <memcpy>
	}
}
    2208:	e037883a 	mov	sp,fp
    220c:	dfc00117 	ldw	ra,4(sp)
    2210:	df000017 	ldw	fp,0(sp)
    2214:	dec00204 	addi	sp,sp,8
    2218:	f800283a 	ret

0000221c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    221c:	defffd04 	addi	sp,sp,-12
    2220:	dfc00215 	stw	ra,8(sp)
    2224:	df000115 	stw	fp,4(sp)
    2228:	df000104 	addi	fp,sp,4
    222c:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    2230:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2234:	00000f06 	br	2274 <prvUnlockQueue+0x58>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2238:	e0bfff17 	ldw	r2,-4(fp)
    223c:	10800917 	ldw	r2,36(r2)
    2240:	1005003a 	cmpeq	r2,r2,zero
    2244:	10000f1e 	bne	r2,zero,2284 <prvUnlockQueue+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2248:	e0bfff17 	ldw	r2,-4(fp)
    224c:	11000904 	addi	r4,r2,36
    2250:	0002efc0 	call	2efc <xTaskRemoveFromEventList>
    2254:	1005003a 	cmpeq	r2,r2,zero
    2258:	1000011e 	bne	r2,zero,2260 <prvUnlockQueue+0x44>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    225c:	00031b00 	call	31b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    2260:	e0bfff17 	ldw	r2,-4(fp)
    2264:	10801217 	ldw	r2,72(r2)
    2268:	10ffffc4 	addi	r3,r2,-1
    226c:	e0bfff17 	ldw	r2,-4(fp)
    2270:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2274:	e0bfff17 	ldw	r2,-4(fp)
    2278:	10801217 	ldw	r2,72(r2)
    227c:	10800048 	cmpgei	r2,r2,1
    2280:	103fed1e 	bne	r2,zero,2238 <prvUnlockQueue+0x1c>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2284:	e0ffff17 	ldw	r3,-4(fp)
    2288:	00bfffc4 	movi	r2,-1
    228c:	18801215 	stw	r2,72(r3)
	}
	taskEXIT_CRITICAL();
    2290:	0003a480 	call	3a48 <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2294:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2298:	00000f06 	br	22d8 <prvUnlockQueue+0xbc>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    229c:	e0bfff17 	ldw	r2,-4(fp)
    22a0:	10800417 	ldw	r2,16(r2)
    22a4:	1005003a 	cmpeq	r2,r2,zero
    22a8:	10000f1e 	bne	r2,zero,22e8 <prvUnlockQueue+0xcc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    22ac:	e0bfff17 	ldw	r2,-4(fp)
    22b0:	11000404 	addi	r4,r2,16
    22b4:	0002efc0 	call	2efc <xTaskRemoveFromEventList>
    22b8:	1005003a 	cmpeq	r2,r2,zero
    22bc:	1000011e 	bne	r2,zero,22c4 <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    22c0:	00031b00 	call	31b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    22c4:	e0bfff17 	ldw	r2,-4(fp)
    22c8:	10801117 	ldw	r2,68(r2)
    22cc:	10ffffc4 	addi	r3,r2,-1
    22d0:	e0bfff17 	ldw	r2,-4(fp)
    22d4:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    22d8:	e0bfff17 	ldw	r2,-4(fp)
    22dc:	10801117 	ldw	r2,68(r2)
    22e0:	10800048 	cmpgei	r2,r2,1
    22e4:	103fed1e 	bne	r2,zero,229c <prvUnlockQueue+0x80>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    22e8:	e0ffff17 	ldw	r3,-4(fp)
    22ec:	00bfffc4 	movi	r2,-1
    22f0:	18801115 	stw	r2,68(r3)
	}
	taskEXIT_CRITICAL();
    22f4:	0003a480 	call	3a48 <vTaskExitCritical>
}
    22f8:	e037883a 	mov	sp,fp
    22fc:	dfc00117 	ldw	ra,4(sp)
    2300:	df000017 	ldw	fp,0(sp)
    2304:	dec00204 	addi	sp,sp,8
    2308:	f800283a 	ret

0000230c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    230c:	defffc04 	addi	sp,sp,-16
    2310:	dfc00315 	stw	ra,12(sp)
    2314:	df000215 	stw	fp,8(sp)
    2318:	df000204 	addi	fp,sp,8
    231c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2320:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    2324:	e0bfff17 	ldw	r2,-4(fp)
    2328:	10800e17 	ldw	r2,56(r2)
    232c:	1004c03a 	cmpne	r2,r2,zero
    2330:	1000031e 	bne	r2,zero,2340 <prvIsQueueEmpty+0x34>
		{
			xReturn = pdTRUE;
    2334:	00800044 	movi	r2,1
    2338:	e0bffe15 	stw	r2,-8(fp)
    233c:	00000106 	br	2344 <prvIsQueueEmpty+0x38>
		}
		else
		{
			xReturn = pdFALSE;
    2340:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2344:	0003a480 	call	3a48 <vTaskExitCritical>

	return xReturn;
    2348:	e0bffe17 	ldw	r2,-8(fp)
}
    234c:	e037883a 	mov	sp,fp
    2350:	dfc00117 	ldw	ra,4(sp)
    2354:	df000017 	ldw	fp,0(sp)
    2358:	dec00204 	addi	sp,sp,8
    235c:	f800283a 	ret

00002360 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2360:	defffd04 	addi	sp,sp,-12
    2364:	df000215 	stw	fp,8(sp)
    2368:	df000204 	addi	fp,sp,8
    236c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2370:	e0bfff17 	ldw	r2,-4(fp)
    2374:	10800e17 	ldw	r2,56(r2)
    2378:	1004c03a 	cmpne	r2,r2,zero
    237c:	1000031e 	bne	r2,zero,238c <xQueueIsQueueEmptyFromISR+0x2c>
	{
		xReturn = pdTRUE;
    2380:	00800044 	movi	r2,1
    2384:	e0bffe15 	stw	r2,-8(fp)
    2388:	00000106 	br	2390 <xQueueIsQueueEmptyFromISR+0x30>
	}
	else
	{
		xReturn = pdFALSE;
    238c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2390:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2394:	e037883a 	mov	sp,fp
    2398:	df000017 	ldw	fp,0(sp)
    239c:	dec00104 	addi	sp,sp,4
    23a0:	f800283a 	ret

000023a4 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    23a4:	defffc04 	addi	sp,sp,-16
    23a8:	dfc00315 	stw	ra,12(sp)
    23ac:	df000215 	stw	fp,8(sp)
    23b0:	df000204 	addi	fp,sp,8
    23b4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    23b8:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    23bc:	e0bfff17 	ldw	r2,-4(fp)
    23c0:	10c00e17 	ldw	r3,56(r2)
    23c4:	e0bfff17 	ldw	r2,-4(fp)
    23c8:	10800f17 	ldw	r2,60(r2)
    23cc:	1880031e 	bne	r3,r2,23dc <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    23d0:	00800044 	movi	r2,1
    23d4:	e0bffe15 	stw	r2,-8(fp)
    23d8:	00000106 	br	23e0 <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    23dc:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    23e0:	0003a480 	call	3a48 <vTaskExitCritical>

	return xReturn;
    23e4:	e0bffe17 	ldw	r2,-8(fp)
}
    23e8:	e037883a 	mov	sp,fp
    23ec:	dfc00117 	ldw	ra,4(sp)
    23f0:	df000017 	ldw	fp,0(sp)
    23f4:	dec00204 	addi	sp,sp,8
    23f8:	f800283a 	ret

000023fc <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    23fc:	defffd04 	addi	sp,sp,-12
    2400:	df000215 	stw	fp,8(sp)
    2404:	df000204 	addi	fp,sp,8
    2408:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    240c:	e0bfff17 	ldw	r2,-4(fp)
    2410:	10c00e17 	ldw	r3,56(r2)
    2414:	e0bfff17 	ldw	r2,-4(fp)
    2418:	10800f17 	ldw	r2,60(r2)
    241c:	1880031e 	bne	r3,r2,242c <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2420:	00800044 	movi	r2,1
    2424:	e0bffe15 	stw	r2,-8(fp)
    2428:	00000106 	br	2430 <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    242c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2430:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2434:	e037883a 	mov	sp,fp
    2438:	df000017 	ldw	fp,0(sp)
    243c:	dec00104 	addi	sp,sp,4
    2440:	f800283a 	ret

00002444 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2444:	defffb04 	addi	sp,sp,-20
    2448:	dfc00415 	stw	ra,16(sp)
    244c:	df000315 	stw	fp,12(sp)
    2450:	df000304 	addi	fp,sp,12
    2454:	e13ffe15 	stw	r4,-8(fp)
    2458:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    245c:	e0bffe17 	ldw	r2,-8(fp)
    2460:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2464:	00039f40 	call	39f4 <vTaskEnterCritical>
    2468:	e0bffd17 	ldw	r2,-12(fp)
    246c:	10801117 	ldw	r2,68(r2)
    2470:	10bfffd8 	cmpnei	r2,r2,-1
    2474:	1000021e 	bne	r2,zero,2480 <vQueueWaitForMessageRestricted+0x3c>
    2478:	e0bffd17 	ldw	r2,-12(fp)
    247c:	10001115 	stw	zero,68(r2)
    2480:	e0bffd17 	ldw	r2,-12(fp)
    2484:	10801217 	ldw	r2,72(r2)
    2488:	10bfffd8 	cmpnei	r2,r2,-1
    248c:	1000021e 	bne	r2,zero,2498 <vQueueWaitForMessageRestricted+0x54>
    2490:	e0bffd17 	ldw	r2,-12(fp)
    2494:	10001215 	stw	zero,72(r2)
    2498:	0003a480 	call	3a48 <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    249c:	e0bffd17 	ldw	r2,-12(fp)
    24a0:	10800e17 	ldw	r2,56(r2)
    24a4:	1004c03a 	cmpne	r2,r2,zero
    24a8:	1000041e 	bne	r2,zero,24bc <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    24ac:	e0bffd17 	ldw	r2,-12(fp)
    24b0:	11000904 	addi	r4,r2,36
    24b4:	e17fff17 	ldw	r5,-4(fp)
    24b8:	0002e9c0 	call	2e9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    24bc:	e13ffd17 	ldw	r4,-12(fp)
    24c0:	000221c0 	call	221c <prvUnlockQueue>
	}
    24c4:	e037883a 	mov	sp,fp
    24c8:	dfc00117 	ldw	ra,4(sp)
    24cc:	df000017 	ldw	fp,0(sp)
    24d0:	dec00204 	addi	sp,sp,8
    24d4:	f800283a 	ret

000024d8 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    24d8:	defff604 	addi	sp,sp,-40
    24dc:	dfc00915 	stw	ra,36(sp)
    24e0:	df000815 	stw	fp,32(sp)
    24e4:	df000804 	addi	fp,sp,32
    24e8:	e13ffc15 	stw	r4,-16(fp)
    24ec:	e17ffd15 	stw	r5,-12(fp)
    24f0:	e1ffff15 	stw	r7,-4(fp)
    24f4:	e1bffe0d 	sth	r6,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    24f8:	e13ffe0b 	ldhu	r4,-8(fp)
    24fc:	e1400417 	ldw	r5,16(fp)
    2500:	00034f00 	call	34f0 <prvAllocateTCBAndStack>
    2504:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2508:	e0bffa17 	ldw	r2,-24(fp)
    250c:	1005003a 	cmpeq	r2,r2,zero
    2510:	1000501e 	bne	r2,zero,2654 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2514:	e0bffa17 	ldw	r2,-24(fp)
    2518:	10c00c17 	ldw	r3,48(r2)
    251c:	e0bffe0b 	ldhu	r2,-8(fp)
    2520:	1085883a 	add	r2,r2,r2
    2524:	1085883a 	add	r2,r2,r2
    2528:	1885883a 	add	r2,r3,r2
    252c:	10bfff04 	addi	r2,r2,-4
    2530:	e0bff915 	stw	r2,-28(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2534:	e0bff917 	ldw	r2,-28(fp)
    2538:	1007883a 	mov	r3,r2
    253c:	00bfff04 	movi	r2,-4
    2540:	1884703a 	and	r2,r3,r2
    2544:	e0bff915 	stw	r2,-28(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2548:	e0bffe0b 	ldhu	r2,-8(fp)
    254c:	d8800015 	stw	r2,0(sp)
    2550:	e13ffa17 	ldw	r4,-24(fp)
    2554:	e17ffd17 	ldw	r5,-12(fp)
    2558:	e1800217 	ldw	r6,8(fp)
    255c:	e1c00517 	ldw	r7,20(fp)
    2560:	00031f00 	call	31f0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2564:	e13ff917 	ldw	r4,-28(fp)
    2568:	e17ffc17 	ldw	r5,-16(fp)
    256c:	e1bfff17 	ldw	r6,-4(fp)
    2570:	0000fd40 	call	fd4 <pxPortInitialiseStack>
    2574:	1007883a 	mov	r3,r2
    2578:	e0bffa17 	ldw	r2,-24(fp)
    257c:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2580:	e0800317 	ldw	r2,12(fp)
    2584:	1005003a 	cmpeq	r2,r2,zero
    2588:	1000031e 	bne	r2,zero,2598 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    258c:	e0c00317 	ldw	r3,12(fp)
    2590:	e0bffa17 	ldw	r2,-24(fp)
    2594:	18800015 	stw	r2,0(r3)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2598:	00039f40 	call	39f4 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    259c:	d0a02617 	ldw	r2,-32616(gp)
    25a0:	10800044 	addi	r2,r2,1
    25a4:	d0a02615 	stw	r2,-32616(gp)
			if( pxCurrentTCB == NULL )
    25a8:	d0a02417 	ldw	r2,-32624(gp)
    25ac:	1004c03a 	cmpne	r2,r2,zero
    25b0:	1000071e 	bne	r2,zero,25d0 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    25b4:	e0bffa17 	ldw	r2,-24(fp)
    25b8:	d0a02415 	stw	r2,-32624(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    25bc:	d0a02617 	ldw	r2,-32616(gp)
    25c0:	10800058 	cmpnei	r2,r2,1
    25c4:	10000b1e 	bne	r2,zero,25f4 <xTaskGenericCreate+0x11c>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    25c8:	000332c0 	call	332c <prvInitialiseTaskLists>
    25cc:	00000906 	br	25f4 <xTaskGenericCreate+0x11c>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    25d0:	d0a02917 	ldw	r2,-32604(gp)
    25d4:	1004c03a 	cmpne	r2,r2,zero
    25d8:	1000061e 	bne	r2,zero,25f4 <xTaskGenericCreate+0x11c>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    25dc:	d0a02417 	ldw	r2,-32624(gp)
    25e0:	10c00b17 	ldw	r3,44(r2)
    25e4:	e0800217 	ldw	r2,8(fp)
    25e8:	10c00236 	bltu	r2,r3,25f4 <xTaskGenericCreate+0x11c>
					{
						pxCurrentTCB = pxNewTCB;
    25ec:	e0bffa17 	ldw	r2,-24(fp)
    25f0:	d0a02415 	stw	r2,-32624(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    25f4:	d0a02d17 	ldw	r2,-32588(gp)
    25f8:	10800044 	addi	r2,r2,1
    25fc:	d0a02d15 	stw	r2,-32588(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2600:	e0bffa17 	ldw	r2,-24(fp)
    2604:	10c00b17 	ldw	r3,44(r2)
    2608:	d0a02817 	ldw	r2,-32608(gp)
    260c:	10c0032e 	bgeu	r2,r3,261c <xTaskGenericCreate+0x144>
    2610:	e0bffa17 	ldw	r2,-24(fp)
    2614:	10800b17 	ldw	r2,44(r2)
    2618:	d0a02815 	stw	r2,-32608(gp)
    261c:	e0bffa17 	ldw	r2,-24(fp)
    2620:	10800b17 	ldw	r2,44(r2)
    2624:	10800524 	muli	r2,r2,20
    2628:	1007883a 	mov	r3,r2
    262c:	00820234 	movhi	r2,2056
    2630:	10bd9404 	addi	r2,r2,-2480
    2634:	1889883a 	add	r4,r3,r2
    2638:	e0bffa17 	ldw	r2,-24(fp)
    263c:	11400104 	addi	r5,r2,4
    2640:	0000d7c0 	call	d7c <vListInsertEnd>

			xReturn = pdPASS;
    2644:	00800044 	movi	r2,1
    2648:	e0bffb15 	stw	r2,-20(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    264c:	0003a480 	call	3a48 <vTaskExitCritical>
    2650:	00000206 	br	265c <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2654:	00bfffc4 	movi	r2,-1
    2658:	e0bffb15 	stw	r2,-20(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    265c:	e0bffb17 	ldw	r2,-20(fp)
    2660:	10800058 	cmpnei	r2,r2,1
    2664:	1000081e 	bne	r2,zero,2688 <xTaskGenericCreate+0x1b0>
	{
		if( xSchedulerRunning != pdFALSE )
    2668:	d0a02917 	ldw	r2,-32604(gp)
    266c:	1005003a 	cmpeq	r2,r2,zero
    2670:	1000051e 	bne	r2,zero,2688 <xTaskGenericCreate+0x1b0>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2674:	d0a02417 	ldw	r2,-32624(gp)
    2678:	10c00b17 	ldw	r3,44(r2)
    267c:	e0800217 	ldw	r2,8(fp)
    2680:	1880012e 	bgeu	r3,r2,2688 <xTaskGenericCreate+0x1b0>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2684:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2688:	e0bffb17 	ldw	r2,-20(fp)
}
    268c:	e037883a 	mov	sp,fp
    2690:	dfc00117 	ldw	ra,4(sp)
    2694:	df000017 	ldw	fp,0(sp)
    2698:	dec00204 	addi	sp,sp,8
    269c:	f800283a 	ret

000026a0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    26a0:	defffb04 	addi	sp,sp,-20
    26a4:	dfc00415 	stw	ra,16(sp)
    26a8:	df000315 	stw	fp,12(sp)
    26ac:	df000304 	addi	fp,sp,12
    26b0:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    26b4:	00039f40 	call	39f4 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    26b8:	e0bffe17 	ldw	r2,-8(fp)
    26bc:	1004c03a 	cmpne	r2,r2,zero
    26c0:	1000031e 	bne	r2,zero,26d0 <vTaskDelete+0x30>
    26c4:	d0a02417 	ldw	r2,-32624(gp)
    26c8:	e0bfff15 	stw	r2,-4(fp)
    26cc:	00000206 	br	26d8 <vTaskDelete+0x38>
    26d0:	e0bffe17 	ldw	r2,-8(fp)
    26d4:	e0bfff15 	stw	r2,-4(fp)
    26d8:	e0bfff17 	ldw	r2,-4(fp)
    26dc:	e0bffd15 	stw	r2,-12(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    26e0:	e0bffd17 	ldw	r2,-12(fp)
    26e4:	11000104 	addi	r4,r2,4
    26e8:	0000ed80 	call	ed8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    26ec:	e0bffd17 	ldw	r2,-12(fp)
    26f0:	10800a17 	ldw	r2,40(r2)
    26f4:	1005003a 	cmpeq	r2,r2,zero
    26f8:	1000031e 	bne	r2,zero,2708 <vTaskDelete+0x68>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    26fc:	e0bffd17 	ldw	r2,-12(fp)
    2700:	11000604 	addi	r4,r2,24
    2704:	0000ed80 	call	ed8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2708:	e0bffd17 	ldw	r2,-12(fp)
    270c:	11400104 	addi	r5,r2,4
    2710:	01020234 	movhi	r4,2056
    2714:	213ddf04 	addi	r4,r4,-2180
    2718:	0000d7c0 	call	d7c <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    271c:	d0a02517 	ldw	r2,-32620(gp)
    2720:	10800044 	addi	r2,r2,1
    2724:	d0a02515 	stw	r2,-32620(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2728:	d0a02d17 	ldw	r2,-32588(gp)
    272c:	10800044 	addi	r2,r2,1
    2730:	d0a02d15 	stw	r2,-32588(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2734:	0003a480 	call	3a48 <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2738:	d0a02917 	ldw	r2,-32604(gp)
    273c:	1005003a 	cmpeq	r2,r2,zero
    2740:	1000081e 	bne	r2,zero,2764 <vTaskDelete+0xc4>
		{
			if( pxTCB == pxCurrentTCB )
    2744:	d0e02417 	ldw	r3,-32624(gp)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c0021e 	bne	r2,r3,2758 <vTaskDelete+0xb8>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2750:	003b683a 	trap	0
    2754:	00000306 	br	2764 <vTaskDelete+0xc4>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2758:	00039f40 	call	39f4 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    275c:	00036dc0 	call	36dc <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2760:	0003a480 	call	3a48 <vTaskExitCritical>
			}
		}
	}
    2764:	e037883a 	mov	sp,fp
    2768:	dfc00117 	ldw	ra,4(sp)
    276c:	df000017 	ldw	fp,0(sp)
    2770:	dec00204 	addi	sp,sp,8
    2774:	f800283a 	ret

00002778 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2778:	defffb04 	addi	sp,sp,-20
    277c:	dfc00415 	stw	ra,16(sp)
    2780:	df000315 	stw	fp,12(sp)
    2784:	df000304 	addi	fp,sp,12
    2788:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    278c:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2790:	e0bfff17 	ldw	r2,-4(fp)
    2794:	1005003a 	cmpeq	r2,r2,zero
    2798:	10000c1e 	bne	r2,zero,27cc <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    279c:	00028d00 	call	28d0 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    27a0:	d0e02717 	ldw	r3,-32612(gp)
    27a4:	e0bfff17 	ldw	r2,-4(fp)
    27a8:	1885883a 	add	r2,r3,r2
    27ac:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    27b0:	d0a02417 	ldw	r2,-32624(gp)
    27b4:	11000104 	addi	r4,r2,4
    27b8:	0000ed80 	call	ed8 <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    27bc:	e13ffe17 	ldw	r4,-8(fp)
    27c0:	00034780 	call	3478 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    27c4:	00028f80 	call	28f8 <xTaskResumeAll>
    27c8:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    27cc:	e0bffd17 	ldw	r2,-12(fp)
    27d0:	1004c03a 	cmpne	r2,r2,zero
    27d4:	1000011e 	bne	r2,zero,27dc <vTaskDelay+0x64>
		{
			portYIELD_WITHIN_API();
    27d8:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    27dc:	e037883a 	mov	sp,fp
    27e0:	dfc00117 	ldw	ra,4(sp)
    27e4:	df000017 	ldw	fp,0(sp)
    27e8:	dec00204 	addi	sp,sp,8
    27ec:	f800283a 	ret

000027f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    27f0:	defff804 	addi	sp,sp,-32
    27f4:	dfc00715 	stw	ra,28(sp)
    27f8:	df000615 	stw	fp,24(sp)
    27fc:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2800:	d8000015 	stw	zero,0(sp)
    2804:	d8000115 	stw	zero,4(sp)
    2808:	d8000215 	stw	zero,8(sp)
    280c:	d8000315 	stw	zero,12(sp)
    2810:	01000034 	movhi	r4,0
    2814:	210c7504 	addi	r4,r4,12756
    2818:	01420034 	movhi	r5,2048
    281c:	29400d04 	addi	r5,r5,52
    2820:	01840004 	movi	r6,4096
    2824:	000f883a 	mov	r7,zero
    2828:	00024d80 	call	24d8 <xTaskGenericCreate>
    282c:	e0bfff15 	stw	r2,-4(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2830:	e0bfff17 	ldw	r2,-4(fp)
    2834:	10800058 	cmpnei	r2,r2,1
    2838:	1000021e 	bne	r2,zero,2844 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    283c:	000416c0 	call	416c <xTimerCreateTimerTask>
    2840:	e0bfff15 	stw	r2,-4(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2844:	e0bfff17 	ldw	r2,-4(fp)
    2848:	10800058 	cmpnei	r2,r2,1
    284c:	10000a1e 	bne	r2,zero,2878 <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2850:	0005303a 	rdctl	r2,status
    2854:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2858:	e0fffe17 	ldw	r3,-8(fp)
    285c:	00bfff84 	movi	r2,-2
    2860:	1884703a 	and	r2,r3,r2
    2864:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2868:	00800044 	movi	r2,1
    286c:	d0a02915 	stw	r2,-32604(gp)
		xTickCount = ( TickType_t ) 0U;
    2870:	d0202715 	stw	zero,-32612(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2874:	00010bc0 	call	10bc <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2878:	e037883a 	mov	sp,fp
    287c:	dfc00117 	ldw	ra,4(sp)
    2880:	df000017 	ldw	fp,0(sp)
    2884:	dec00204 	addi	sp,sp,8
    2888:	f800283a 	ret

0000288c <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    288c:	defffd04 	addi	sp,sp,-12
    2890:	dfc00215 	stw	ra,8(sp)
    2894:	df000115 	stw	fp,4(sp)
    2898:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    289c:	0005303a 	rdctl	r2,status
    28a0:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    28a4:	e0ffff17 	ldw	r3,-4(fp)
    28a8:	00bfff84 	movi	r2,-2
    28ac:	1884703a 	and	r2,r3,r2
    28b0:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    28b4:	d0202915 	stw	zero,-32604(gp)
	vPortEndScheduler();
    28b8:	00010f40 	call	10f4 <vPortEndScheduler>
}
    28bc:	e037883a 	mov	sp,fp
    28c0:	dfc00117 	ldw	ra,4(sp)
    28c4:	df000017 	ldw	fp,0(sp)
    28c8:	dec00204 	addi	sp,sp,8
    28cc:	f800283a 	ret

000028d0 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    28d0:	deffff04 	addi	sp,sp,-4
    28d4:	df000015 	stw	fp,0(sp)
    28d8:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    28dc:	d0a02e17 	ldw	r2,-32584(gp)
    28e0:	10800044 	addi	r2,r2,1
    28e4:	d0a02e15 	stw	r2,-32584(gp)
}
    28e8:	e037883a 	mov	sp,fp
    28ec:	df000017 	ldw	fp,0(sp)
    28f0:	dec00104 	addi	sp,sp,4
    28f4:	f800283a 	ret

000028f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    28f8:	defffc04 	addi	sp,sp,-16
    28fc:	dfc00315 	stw	ra,12(sp)
    2900:	df000215 	stw	fp,8(sp)
    2904:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2908:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    290c:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2910:	d0a02e17 	ldw	r2,-32584(gp)
    2914:	10bfffc4 	addi	r2,r2,-1
    2918:	d0a02e15 	stw	r2,-32584(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    291c:	d0a02e17 	ldw	r2,-32584(gp)
    2920:	1004c03a 	cmpne	r2,r2,zero
    2924:	1000411e 	bne	r2,zero,2a2c <xTaskResumeAll+0x134>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2928:	d0a02617 	ldw	r2,-32616(gp)
    292c:	1005003a 	cmpeq	r2,r2,zero
    2930:	10003e1e 	bne	r2,zero,2a2c <xTaskResumeAll+0x134>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2934:	00002306 	br	29c4 <xTaskResumeAll+0xcc>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2938:	00820234 	movhi	r2,2056
    293c:	10bdda04 	addi	r2,r2,-2200
    2940:	10800317 	ldw	r2,12(r2)
    2944:	10800317 	ldw	r2,12(r2)
    2948:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    294c:	e0bfff17 	ldw	r2,-4(fp)
    2950:	11000604 	addi	r4,r2,24
    2954:	0000ed80 	call	ed8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2958:	e0bfff17 	ldw	r2,-4(fp)
    295c:	11000104 	addi	r4,r2,4
    2960:	0000ed80 	call	ed8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    2964:	e0bfff17 	ldw	r2,-4(fp)
    2968:	10c00b17 	ldw	r3,44(r2)
    296c:	d0a02817 	ldw	r2,-32608(gp)
    2970:	10c0032e 	bgeu	r2,r3,2980 <xTaskResumeAll+0x88>
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10800b17 	ldw	r2,44(r2)
    297c:	d0a02815 	stw	r2,-32608(gp)
    2980:	e0bfff17 	ldw	r2,-4(fp)
    2984:	10800b17 	ldw	r2,44(r2)
    2988:	10800524 	muli	r2,r2,20
    298c:	1007883a 	mov	r3,r2
    2990:	00820234 	movhi	r2,2056
    2994:	10bd9404 	addi	r2,r2,-2480
    2998:	1889883a 	add	r4,r3,r2
    299c:	e0bfff17 	ldw	r2,-4(fp)
    29a0:	11400104 	addi	r5,r2,4
    29a4:	0000d7c0 	call	d7c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    29a8:	e0bfff17 	ldw	r2,-4(fp)
    29ac:	10c00b17 	ldw	r3,44(r2)
    29b0:	d0a02417 	ldw	r2,-32624(gp)
    29b4:	10800b17 	ldw	r2,44(r2)
    29b8:	18800236 	bltu	r3,r2,29c4 <xTaskResumeAll+0xcc>
					{
						xYieldPending = pdTRUE;
    29bc:	00800044 	movi	r2,1
    29c0:	d0a02b15 	stw	r2,-32596(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    29c4:	00820234 	movhi	r2,2056
    29c8:	10bdda04 	addi	r2,r2,-2200
    29cc:	10800017 	ldw	r2,0(r2)
    29d0:	1004c03a 	cmpne	r2,r2,zero
    29d4:	103fd81e 	bne	r2,zero,2938 <xTaskResumeAll+0x40>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    29d8:	d0a02a17 	ldw	r2,-32600(gp)
    29dc:	1005003a 	cmpeq	r2,r2,zero
    29e0:	10000c1e 	bne	r2,zero,2a14 <xTaskResumeAll+0x11c>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    29e4:	00000806 	br	2a08 <xTaskResumeAll+0x110>
					{
						if( xTaskIncrementTick() != pdFALSE )
    29e8:	0002abc0 	call	2abc <xTaskIncrementTick>
    29ec:	1005003a 	cmpeq	r2,r2,zero
    29f0:	1000021e 	bne	r2,zero,29fc <xTaskResumeAll+0x104>
						{
							xYieldPending = pdTRUE;
    29f4:	00800044 	movi	r2,1
    29f8:	d0a02b15 	stw	r2,-32596(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    29fc:	d0a02a17 	ldw	r2,-32600(gp)
    2a00:	10bfffc4 	addi	r2,r2,-1
    2a04:	d0a02a15 	stw	r2,-32600(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    2a08:	d0a02a17 	ldw	r2,-32600(gp)
    2a0c:	1004c03a 	cmpne	r2,r2,zero
    2a10:	103ff51e 	bne	r2,zero,29e8 <xTaskResumeAll+0xf0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    2a14:	d0a02b17 	ldw	r2,-32596(gp)
    2a18:	10800058 	cmpnei	r2,r2,1
    2a1c:	1000031e 	bne	r2,zero,2a2c <xTaskResumeAll+0x134>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    2a20:	00800044 	movi	r2,1
    2a24:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    2a28:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    2a2c:	0003a480 	call	3a48 <vTaskExitCritical>

	return xAlreadyYielded;
    2a30:	e0bffe17 	ldw	r2,-8(fp)
}
    2a34:	e037883a 	mov	sp,fp
    2a38:	dfc00117 	ldw	ra,4(sp)
    2a3c:	df000017 	ldw	fp,0(sp)
    2a40:	dec00204 	addi	sp,sp,8
    2a44:	f800283a 	ret

00002a48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    2a48:	defffe04 	addi	sp,sp,-8
    2a4c:	df000115 	stw	fp,4(sp)
    2a50:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    2a54:	d0a02717 	ldw	r2,-32612(gp)
    2a58:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    2a5c:	e0bfff17 	ldw	r2,-4(fp)
}
    2a60:	e037883a 	mov	sp,fp
    2a64:	df000017 	ldw	fp,0(sp)
    2a68:	dec00104 	addi	sp,sp,4
    2a6c:	f800283a 	ret

00002a70 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    2a70:	defffd04 	addi	sp,sp,-12
    2a74:	df000215 	stw	fp,8(sp)
    2a78:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    2a7c:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    2a80:	d0a02717 	ldw	r2,-32612(gp)
    2a84:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2a88:	e0bfff17 	ldw	r2,-4(fp)
}
    2a8c:	e037883a 	mov	sp,fp
    2a90:	df000017 	ldw	fp,0(sp)
    2a94:	dec00104 	addi	sp,sp,4
    2a98:	f800283a 	ret

00002a9c <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    2a9c:	deffff04 	addi	sp,sp,-4
    2aa0:	df000015 	stw	fp,0(sp)
    2aa4:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    2aa8:	d0a02617 	ldw	r2,-32616(gp)
}
    2aac:	e037883a 	mov	sp,fp
    2ab0:	df000017 	ldw	fp,0(sp)
    2ab4:	dec00104 	addi	sp,sp,4
    2ab8:	f800283a 	ret

00002abc <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    2abc:	defff804 	addi	sp,sp,-32
    2ac0:	dfc00715 	stw	ra,28(sp)
    2ac4:	df000615 	stw	fp,24(sp)
    2ac8:	df000604 	addi	fp,sp,24
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    2acc:	e03ffc15 	stw	zero,-16(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2ad0:	d0a02e17 	ldw	r2,-32584(gp)
    2ad4:	1004c03a 	cmpne	r2,r2,zero
    2ad8:	1000611e 	bne	r2,zero,2c60 <xTaskIncrementTick+0x1a4>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    2adc:	d0a02717 	ldw	r2,-32612(gp)
    2ae0:	10800044 	addi	r2,r2,1
    2ae4:	d0a02715 	stw	r2,-32612(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    2ae8:	d0a02717 	ldw	r2,-32612(gp)
    2aec:	e0bffb15 	stw	r2,-20(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    2af0:	e0bffb17 	ldw	r2,-20(fp)
    2af4:	1004c03a 	cmpne	r2,r2,zero
    2af8:	10000a1e 	bne	r2,zero,2b24 <xTaskIncrementTick+0x68>
			{
				taskSWITCH_DELAYED_LISTS();
    2afc:	d0a02f17 	ldw	r2,-32580(gp)
    2b00:	e0bffa15 	stw	r2,-24(fp)
    2b04:	d0a03017 	ldw	r2,-32576(gp)
    2b08:	d0a02f15 	stw	r2,-32580(gp)
    2b0c:	e0bffa17 	ldw	r2,-24(fp)
    2b10:	d0a03015 	stw	r2,-32576(gp)
    2b14:	d0a02c17 	ldw	r2,-32592(gp)
    2b18:	10800044 	addi	r2,r2,1
    2b1c:	d0a02c15 	stw	r2,-32592(gp)
    2b20:	00036dc0 	call	36dc <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    2b24:	d0e00317 	ldw	r3,-32756(gp)
    2b28:	e0bffb17 	ldw	r2,-20(fp)
    2b2c:	10c03f36 	bltu	r2,r3,2c2c <xTaskIncrementTick+0x170>
    2b30:	00000006 	br	2b34 <xTaskIncrementTick+0x78>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    2b34:	d0a02f17 	ldw	r2,-32580(gp)
    2b38:	10800017 	ldw	r2,0(r2)
    2b3c:	1004c03a 	cmpne	r2,r2,zero
    2b40:	1000031e 	bne	r2,zero,2b50 <xTaskIncrementTick+0x94>
    2b44:	00800044 	movi	r2,1
    2b48:	e0bfff05 	stb	r2,-4(fp)
    2b4c:	00000106 	br	2b54 <xTaskIncrementTick+0x98>
    2b50:	e03fff05 	stb	zero,-4(fp)
    2b54:	e0bfff03 	ldbu	r2,-4(fp)
    2b58:	1005003a 	cmpeq	r2,r2,zero
    2b5c:	1000031e 	bne	r2,zero,2b6c <xTaskIncrementTick+0xb0>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    2b60:	00bfffc4 	movi	r2,-1
    2b64:	d0a00315 	stw	r2,-32756(gp)
						break;
    2b68:	00003006 	br	2c2c <xTaskIncrementTick+0x170>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    2b6c:	d0a02f17 	ldw	r2,-32580(gp)
    2b70:	10800317 	ldw	r2,12(r2)
    2b74:	10800317 	ldw	r2,12(r2)
    2b78:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    2b7c:	e0bffe17 	ldw	r2,-8(fp)
    2b80:	10800117 	ldw	r2,4(r2)
    2b84:	e0bffd15 	stw	r2,-12(fp)

						if( xConstTickCount < xItemValue )
    2b88:	e0fffb17 	ldw	r3,-20(fp)
    2b8c:	e0bffd17 	ldw	r2,-12(fp)
    2b90:	1880032e 	bgeu	r3,r2,2ba0 <xTaskIncrementTick+0xe4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    2b94:	e0bffd17 	ldw	r2,-12(fp)
    2b98:	d0a00315 	stw	r2,-32756(gp)
							break;
    2b9c:	00002306 	br	2c2c <xTaskIncrementTick+0x170>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ba0:	e0bffe17 	ldw	r2,-8(fp)
    2ba4:	11000104 	addi	r4,r2,4
    2ba8:	0000ed80 	call	ed8 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2bac:	e0bffe17 	ldw	r2,-8(fp)
    2bb0:	10800a17 	ldw	r2,40(r2)
    2bb4:	1005003a 	cmpeq	r2,r2,zero
    2bb8:	1000031e 	bne	r2,zero,2bc8 <xTaskIncrementTick+0x10c>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2bbc:	e0bffe17 	ldw	r2,-8(fp)
    2bc0:	11000604 	addi	r4,r2,24
    2bc4:	0000ed80 	call	ed8 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    2bc8:	e0bffe17 	ldw	r2,-8(fp)
    2bcc:	10c00b17 	ldw	r3,44(r2)
    2bd0:	d0a02817 	ldw	r2,-32608(gp)
    2bd4:	10c0032e 	bgeu	r2,r3,2be4 <xTaskIncrementTick+0x128>
    2bd8:	e0bffe17 	ldw	r2,-8(fp)
    2bdc:	10800b17 	ldw	r2,44(r2)
    2be0:	d0a02815 	stw	r2,-32608(gp)
    2be4:	e0bffe17 	ldw	r2,-8(fp)
    2be8:	10800b17 	ldw	r2,44(r2)
    2bec:	10800524 	muli	r2,r2,20
    2bf0:	1007883a 	mov	r3,r2
    2bf4:	00820234 	movhi	r2,2056
    2bf8:	10bd9404 	addi	r2,r2,-2480
    2bfc:	1889883a 	add	r4,r3,r2
    2c00:	e0bffe17 	ldw	r2,-8(fp)
    2c04:	11400104 	addi	r5,r2,4
    2c08:	0000d7c0 	call	d7c <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    2c0c:	e0bffe17 	ldw	r2,-8(fp)
    2c10:	10c00b17 	ldw	r3,44(r2)
    2c14:	d0a02417 	ldw	r2,-32624(gp)
    2c18:	10800b17 	ldw	r2,44(r2)
    2c1c:	18bfc536 	bltu	r3,r2,2b34 <xTaskIncrementTick+0x78>
							{
								xSwitchRequired = pdTRUE;
    2c20:	00800044 	movi	r2,1
    2c24:	e0bffc15 	stw	r2,-16(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    2c28:	003fc206 	br	2b34 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    2c2c:	d0a02417 	ldw	r2,-32624(gp)
    2c30:	10800b17 	ldw	r2,44(r2)
    2c34:	10800524 	muli	r2,r2,20
    2c38:	1007883a 	mov	r3,r2
    2c3c:	00820234 	movhi	r2,2056
    2c40:	10bd9404 	addi	r2,r2,-2480
    2c44:	1885883a 	add	r2,r3,r2
    2c48:	10800017 	ldw	r2,0(r2)
    2c4c:	108000b0 	cmpltui	r2,r2,2
    2c50:	1000061e 	bne	r2,zero,2c6c <xTaskIncrementTick+0x1b0>
			{
				xSwitchRequired = pdTRUE;
    2c54:	00800044 	movi	r2,1
    2c58:	e0bffc15 	stw	r2,-16(fp)
    2c5c:	00000306 	br	2c6c <xTaskIncrementTick+0x1b0>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    2c60:	d0a02a17 	ldw	r2,-32600(gp)
    2c64:	10800044 	addi	r2,r2,1
    2c68:	d0a02a15 	stw	r2,-32600(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    2c6c:	d0a02b17 	ldw	r2,-32596(gp)
    2c70:	1005003a 	cmpeq	r2,r2,zero
    2c74:	1000021e 	bne	r2,zero,2c80 <xTaskIncrementTick+0x1c4>
		{
			xSwitchRequired = pdTRUE;
    2c78:	00800044 	movi	r2,1
    2c7c:	e0bffc15 	stw	r2,-16(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    2c80:	e0bffc17 	ldw	r2,-16(fp)
}
    2c84:	e037883a 	mov	sp,fp
    2c88:	dfc00117 	ldw	ra,4(sp)
    2c8c:	df000017 	ldw	fp,0(sp)
    2c90:	dec00204 	addi	sp,sp,8
    2c94:	f800283a 	ret

00002c98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    2c98:	defffd04 	addi	sp,sp,-12
    2c9c:	dfc00215 	stw	ra,8(sp)
    2ca0:	df000115 	stw	fp,4(sp)
    2ca4:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    2ca8:	d0a02e17 	ldw	r2,-32584(gp)
    2cac:	1005003a 	cmpeq	r2,r2,zero
    2cb0:	1000031e 	bne	r2,zero,2cc0 <vTaskSwitchContext+0x28>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    2cb4:	00800044 	movi	r2,1
    2cb8:	d0a02b15 	stw	r2,-32596(gp)
    2cbc:	00003d06 	br	2db4 <vTaskSwitchContext+0x11c>
	}
	else
	{
		xYieldPending = pdFALSE;
    2cc0:	d0202b15 	stw	zero,-32596(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    2cc4:	d0a02417 	ldw	r2,-32624(gp)
    2cc8:	10c00017 	ldw	r3,0(r2)
    2ccc:	d0a02417 	ldw	r2,-32624(gp)
    2cd0:	10800c17 	ldw	r2,48(r2)
    2cd4:	10c00436 	bltu	r2,r3,2ce8 <vTaskSwitchContext+0x50>
    2cd8:	d1202417 	ldw	r4,-32624(gp)
    2cdc:	d0a02417 	ldw	r2,-32624(gp)
    2ce0:	11400d04 	addi	r5,r2,52
    2ce4:	0000f700 	call	f70 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    2ce8:	d0a02417 	ldw	r2,-32624(gp)
    2cec:	11000c17 	ldw	r4,48(r2)
    2cf0:	01420034 	movhi	r5,2048
    2cf4:	29400e44 	addi	r5,r5,57
    2cf8:	01800504 	movi	r6,20
    2cfc:	00061b80 	call	61b8 <memcmp>
    2d00:	1005003a 	cmpeq	r2,r2,zero
    2d04:	1000081e 	bne	r2,zero,2d28 <vTaskSwitchContext+0x90>
    2d08:	d1202417 	ldw	r4,-32624(gp)
    2d0c:	d0a02417 	ldw	r2,-32624(gp)
    2d10:	11400d04 	addi	r5,r2,52
    2d14:	0000f700 	call	f70 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    2d18:	00000306 	br	2d28 <vTaskSwitchContext+0x90>
    2d1c:	d0a02817 	ldw	r2,-32608(gp)
    2d20:	10bfffc4 	addi	r2,r2,-1
    2d24:	d0a02815 	stw	r2,-32608(gp)
    2d28:	d0a02817 	ldw	r2,-32608(gp)
    2d2c:	10800524 	muli	r2,r2,20
    2d30:	1007883a 	mov	r3,r2
    2d34:	00820234 	movhi	r2,2056
    2d38:	10bd9404 	addi	r2,r2,-2480
    2d3c:	1885883a 	add	r2,r3,r2
    2d40:	10800017 	ldw	r2,0(r2)
    2d44:	1005003a 	cmpeq	r2,r2,zero
    2d48:	103ff41e 	bne	r2,zero,2d1c <vTaskSwitchContext+0x84>
    2d4c:	d0a02817 	ldw	r2,-32608(gp)
    2d50:	10800524 	muli	r2,r2,20
    2d54:	1007883a 	mov	r3,r2
    2d58:	00820234 	movhi	r2,2056
    2d5c:	10bd9404 	addi	r2,r2,-2480
    2d60:	1885883a 	add	r2,r3,r2
    2d64:	e0bfff15 	stw	r2,-4(fp)
    2d68:	e0bfff17 	ldw	r2,-4(fp)
    2d6c:	10800117 	ldw	r2,4(r2)
    2d70:	10c00117 	ldw	r3,4(r2)
    2d74:	e0bfff17 	ldw	r2,-4(fp)
    2d78:	10c00115 	stw	r3,4(r2)
    2d7c:	e0bfff17 	ldw	r2,-4(fp)
    2d80:	10c00117 	ldw	r3,4(r2)
    2d84:	e0bfff17 	ldw	r2,-4(fp)
    2d88:	10800204 	addi	r2,r2,8
    2d8c:	1880051e 	bne	r3,r2,2da4 <vTaskSwitchContext+0x10c>
    2d90:	e0bfff17 	ldw	r2,-4(fp)
    2d94:	10800117 	ldw	r2,4(r2)
    2d98:	10c00117 	ldw	r3,4(r2)
    2d9c:	e0bfff17 	ldw	r2,-4(fp)
    2da0:	10c00115 	stw	r3,4(r2)
    2da4:	e0bfff17 	ldw	r2,-4(fp)
    2da8:	10800117 	ldw	r2,4(r2)
    2dac:	10800317 	ldw	r2,12(r2)
    2db0:	d0a02415 	stw	r2,-32624(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    2db4:	e037883a 	mov	sp,fp
    2db8:	dfc00117 	ldw	ra,4(sp)
    2dbc:	df000017 	ldw	fp,0(sp)
    2dc0:	dec00204 	addi	sp,sp,8
    2dc4:	f800283a 	ret

00002dc8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    2dc8:	defffb04 	addi	sp,sp,-20
    2dcc:	dfc00415 	stw	ra,16(sp)
    2dd0:	df000315 	stw	fp,12(sp)
    2dd4:	df000304 	addi	fp,sp,12
    2dd8:	e13ffe15 	stw	r4,-8(fp)
    2ddc:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    2de0:	d0a02417 	ldw	r2,-32624(gp)
    2de4:	11400604 	addi	r5,r2,24
    2de8:	e13ffe17 	ldw	r4,-8(fp)
    2dec:	0000e040 	call	e04 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2df0:	d0a02417 	ldw	r2,-32624(gp)
    2df4:	11000104 	addi	r4,r2,4
    2df8:	0000ed80 	call	ed8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    2dfc:	d0e02717 	ldw	r3,-32612(gp)
    2e00:	e0bfff17 	ldw	r2,-4(fp)
    2e04:	1885883a 	add	r2,r3,r2
    2e08:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e0c:	e13ffd17 	ldw	r4,-12(fp)
    2e10:	00034780 	call	3478 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    2e14:	e037883a 	mov	sp,fp
    2e18:	dfc00117 	ldw	ra,4(sp)
    2e1c:	df000017 	ldw	fp,0(sp)
    2e20:	dec00204 	addi	sp,sp,8
    2e24:	f800283a 	ret

00002e28 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    2e28:	defffa04 	addi	sp,sp,-24
    2e2c:	dfc00515 	stw	ra,20(sp)
    2e30:	df000415 	stw	fp,16(sp)
    2e34:	df000404 	addi	fp,sp,16
    2e38:	e13ffd15 	stw	r4,-12(fp)
    2e3c:	e17ffe15 	stw	r5,-8(fp)
    2e40:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    2e44:	d0e02417 	ldw	r3,-32624(gp)
    2e48:	e0bffe17 	ldw	r2,-8(fp)
    2e4c:	10a00034 	orhi	r2,r2,32768
    2e50:	18800615 	stw	r2,24(r3)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    2e54:	d0a02417 	ldw	r2,-32624(gp)
    2e58:	11400604 	addi	r5,r2,24
    2e5c:	e13ffd17 	ldw	r4,-12(fp)
    2e60:	0000d7c0 	call	d7c <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e64:	d0a02417 	ldw	r2,-32624(gp)
    2e68:	11000104 	addi	r4,r2,4
    2e6c:	0000ed80 	call	ed8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    2e70:	d0e02717 	ldw	r3,-32612(gp)
    2e74:	e0bfff17 	ldw	r2,-4(fp)
    2e78:	1885883a 	add	r2,r3,r2
    2e7c:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e80:	e13ffc17 	ldw	r4,-16(fp)
    2e84:	00034780 	call	3478 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    2e88:	e037883a 	mov	sp,fp
    2e8c:	dfc00117 	ldw	ra,4(sp)
    2e90:	df000017 	ldw	fp,0(sp)
    2e94:	dec00204 	addi	sp,sp,8
    2e98:	f800283a 	ret

00002e9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    2e9c:	defffb04 	addi	sp,sp,-20
    2ea0:	dfc00415 	stw	ra,16(sp)
    2ea4:	df000315 	stw	fp,12(sp)
    2ea8:	df000304 	addi	fp,sp,12
    2eac:	e13ffe15 	stw	r4,-8(fp)
    2eb0:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    2eb4:	d0a02417 	ldw	r2,-32624(gp)
    2eb8:	11400604 	addi	r5,r2,24
    2ebc:	e13ffe17 	ldw	r4,-8(fp)
    2ec0:	0000d7c0 	call	d7c <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2ec4:	d0a02417 	ldw	r2,-32624(gp)
    2ec8:	11000104 	addi	r4,r2,4
    2ecc:	0000ed80 	call	ed8 <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    2ed0:	d0e02717 	ldw	r3,-32612(gp)
    2ed4:	e0bfff17 	ldw	r2,-4(fp)
    2ed8:	1885883a 	add	r2,r3,r2
    2edc:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    2ee0:	e13ffd17 	ldw	r4,-12(fp)
    2ee4:	00034780 	call	3478 <prvAddCurrentTaskToDelayedList>
	}
    2ee8:	e037883a 	mov	sp,fp
    2eec:	dfc00117 	ldw	ra,4(sp)
    2ef0:	df000017 	ldw	fp,0(sp)
    2ef4:	dec00204 	addi	sp,sp,8
    2ef8:	f800283a 	ret

00002efc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    2efc:	defffb04 	addi	sp,sp,-20
    2f00:	dfc00415 	stw	ra,16(sp)
    2f04:	df000315 	stw	fp,12(sp)
    2f08:	df000304 	addi	fp,sp,12
    2f0c:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    2f10:	e0bfff17 	ldw	r2,-4(fp)
    2f14:	10800317 	ldw	r2,12(r2)
    2f18:	10800317 	ldw	r2,12(r2)
    2f1c:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    2f20:	e0bffe17 	ldw	r2,-8(fp)
    2f24:	11000604 	addi	r4,r2,24
    2f28:	0000ed80 	call	ed8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2f2c:	d0a02e17 	ldw	r2,-32584(gp)
    2f30:	1004c03a 	cmpne	r2,r2,zero
    2f34:	1000151e 	bne	r2,zero,2f8c <xTaskRemoveFromEventList+0x90>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    2f38:	e0bffe17 	ldw	r2,-8(fp)
    2f3c:	11000104 	addi	r4,r2,4
    2f40:	0000ed80 	call	ed8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    2f44:	e0bffe17 	ldw	r2,-8(fp)
    2f48:	10c00b17 	ldw	r3,44(r2)
    2f4c:	d0a02817 	ldw	r2,-32608(gp)
    2f50:	10c0032e 	bgeu	r2,r3,2f60 <xTaskRemoveFromEventList+0x64>
    2f54:	e0bffe17 	ldw	r2,-8(fp)
    2f58:	10800b17 	ldw	r2,44(r2)
    2f5c:	d0a02815 	stw	r2,-32608(gp)
    2f60:	e0bffe17 	ldw	r2,-8(fp)
    2f64:	10800b17 	ldw	r2,44(r2)
    2f68:	10800524 	muli	r2,r2,20
    2f6c:	1007883a 	mov	r3,r2
    2f70:	00820234 	movhi	r2,2056
    2f74:	10bd9404 	addi	r2,r2,-2480
    2f78:	1889883a 	add	r4,r3,r2
    2f7c:	e0bffe17 	ldw	r2,-8(fp)
    2f80:	11400104 	addi	r5,r2,4
    2f84:	0000d7c0 	call	d7c <vListInsertEnd>
    2f88:	00000506 	br	2fa0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    2f8c:	e0bffe17 	ldw	r2,-8(fp)
    2f90:	11400604 	addi	r5,r2,24
    2f94:	01020234 	movhi	r4,2056
    2f98:	213dda04 	addi	r4,r4,-2200
    2f9c:	0000d7c0 	call	d7c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    2fa0:	e0bffe17 	ldw	r2,-8(fp)
    2fa4:	10c00b17 	ldw	r3,44(r2)
    2fa8:	d0a02417 	ldw	r2,-32624(gp)
    2fac:	10800b17 	ldw	r2,44(r2)
    2fb0:	10c0052e 	bgeu	r2,r3,2fc8 <xTaskRemoveFromEventList+0xcc>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    2fb4:	00800044 	movi	r2,1
    2fb8:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    2fbc:	00800044 	movi	r2,1
    2fc0:	d0a02b15 	stw	r2,-32596(gp)
    2fc4:	00000106 	br	2fcc <xTaskRemoveFromEventList+0xd0>
	}
	else
	{
		xReturn = pdFALSE;
    2fc8:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    2fcc:	e0bffd17 	ldw	r2,-12(fp)
}
    2fd0:	e037883a 	mov	sp,fp
    2fd4:	dfc00117 	ldw	ra,4(sp)
    2fd8:	df000017 	ldw	fp,0(sp)
    2fdc:	dec00204 	addi	sp,sp,8
    2fe0:	f800283a 	ret

00002fe4 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    2fe4:	defffa04 	addi	sp,sp,-24
    2fe8:	dfc00515 	stw	ra,20(sp)
    2fec:	df000415 	stw	fp,16(sp)
    2ff0:	df000404 	addi	fp,sp,16
    2ff4:	e13ffe15 	stw	r4,-8(fp)
    2ff8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    2ffc:	e0bfff17 	ldw	r2,-4(fp)
    3000:	10e00034 	orhi	r3,r2,32768
    3004:	e0bffe17 	ldw	r2,-8(fp)
    3008:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    300c:	e0bffe17 	ldw	r2,-8(fp)
    3010:	10800317 	ldw	r2,12(r2)
    3014:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    3018:	e13ffe17 	ldw	r4,-8(fp)
    301c:	0000ed80 	call	ed8 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3020:	e0bffd17 	ldw	r2,-12(fp)
    3024:	11000104 	addi	r4,r2,4
    3028:	0000ed80 	call	ed8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    302c:	e0bffd17 	ldw	r2,-12(fp)
    3030:	10c00b17 	ldw	r3,44(r2)
    3034:	d0a02817 	ldw	r2,-32608(gp)
    3038:	10c0032e 	bgeu	r2,r3,3048 <xTaskRemoveFromUnorderedEventList+0x64>
    303c:	e0bffd17 	ldw	r2,-12(fp)
    3040:	10800b17 	ldw	r2,44(r2)
    3044:	d0a02815 	stw	r2,-32608(gp)
    3048:	e0bffd17 	ldw	r2,-12(fp)
    304c:	10800b17 	ldw	r2,44(r2)
    3050:	10800524 	muli	r2,r2,20
    3054:	1007883a 	mov	r3,r2
    3058:	00820234 	movhi	r2,2056
    305c:	10bd9404 	addi	r2,r2,-2480
    3060:	1889883a 	add	r4,r3,r2
    3064:	e0bffd17 	ldw	r2,-12(fp)
    3068:	11400104 	addi	r5,r2,4
    306c:	0000d7c0 	call	d7c <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3070:	e0bffd17 	ldw	r2,-12(fp)
    3074:	10c00b17 	ldw	r3,44(r2)
    3078:	d0a02417 	ldw	r2,-32624(gp)
    307c:	10800b17 	ldw	r2,44(r2)
    3080:	10c0052e 	bgeu	r2,r3,3098 <xTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    3084:	00800044 	movi	r2,1
    3088:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02b15 	stw	r2,-32596(gp)
    3094:	00000106 	br	309c <xTaskRemoveFromUnorderedEventList+0xb8>
	}
	else
	{
		xReturn = pdFALSE;
    3098:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    309c:	e0bffc17 	ldw	r2,-16(fp)
}
    30a0:	e037883a 	mov	sp,fp
    30a4:	dfc00117 	ldw	ra,4(sp)
    30a8:	df000017 	ldw	fp,0(sp)
    30ac:	dec00204 	addi	sp,sp,8
    30b0:	f800283a 	ret

000030b4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    30b4:	defffe04 	addi	sp,sp,-8
    30b8:	df000115 	stw	fp,4(sp)
    30bc:	df000104 	addi	fp,sp,4
    30c0:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    30c4:	d0e02c17 	ldw	r3,-32592(gp)
    30c8:	e0bfff17 	ldw	r2,-4(fp)
    30cc:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    30d0:	d0e02717 	ldw	r3,-32612(gp)
    30d4:	e0bfff17 	ldw	r2,-4(fp)
    30d8:	10c00115 	stw	r3,4(r2)
}
    30dc:	e037883a 	mov	sp,fp
    30e0:	df000017 	ldw	fp,0(sp)
    30e4:	dec00104 	addi	sp,sp,4
    30e8:	f800283a 	ret

000030ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    30ec:	defffa04 	addi	sp,sp,-24
    30f0:	dfc00515 	stw	ra,20(sp)
    30f4:	df000415 	stw	fp,16(sp)
    30f8:	df000404 	addi	fp,sp,16
    30fc:	e13ffe15 	stw	r4,-8(fp)
    3100:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    3104:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    3108:	d0a02717 	ldw	r2,-32612(gp)
    310c:	e0bffc15 	stw	r2,-16(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3110:	e0bffe17 	ldw	r2,-8(fp)
    3114:	10c00017 	ldw	r3,0(r2)
    3118:	d0a02c17 	ldw	r2,-32592(gp)
    311c:	18800726 	beq	r3,r2,313c <xTaskCheckForTimeOut+0x50>
    3120:	e0bffe17 	ldw	r2,-8(fp)
    3124:	10c00117 	ldw	r3,4(r2)
    3128:	e0bffc17 	ldw	r2,-16(fp)
    312c:	10c00336 	bltu	r2,r3,313c <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    3130:	00800044 	movi	r2,1
    3134:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3138:	00001606 	br	3194 <xTaskCheckForTimeOut+0xa8>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    313c:	e0bffe17 	ldw	r2,-8(fp)
    3140:	10c00117 	ldw	r3,4(r2)
    3144:	e0bffc17 	ldw	r2,-16(fp)
    3148:	10c7c83a 	sub	r3,r2,r3
    314c:	e0bfff17 	ldw	r2,-4(fp)
    3150:	10800017 	ldw	r2,0(r2)
    3154:	18800d2e 	bgeu	r3,r2,318c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3158:	e0bfff17 	ldw	r2,-4(fp)
    315c:	11000017 	ldw	r4,0(r2)
    3160:	e0bffe17 	ldw	r2,-8(fp)
    3164:	10c00117 	ldw	r3,4(r2)
    3168:	e0bffc17 	ldw	r2,-16(fp)
    316c:	10c5c83a 	sub	r2,r2,r3
    3170:	2087c83a 	sub	r3,r4,r2
    3174:	e0bfff17 	ldw	r2,-4(fp)
    3178:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    317c:	e13ffe17 	ldw	r4,-8(fp)
    3180:	00030b40 	call	30b4 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3184:	e03ffd15 	stw	zero,-12(fp)
    3188:	00000206 	br	3194 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    318c:	00800044 	movi	r2,1
    3190:	e0bffd15 	stw	r2,-12(fp)
		}
	}
	taskEXIT_CRITICAL();
    3194:	0003a480 	call	3a48 <vTaskExitCritical>

	return xReturn;
    3198:	e0bffd17 	ldw	r2,-12(fp)
}
    319c:	e037883a 	mov	sp,fp
    31a0:	dfc00117 	ldw	ra,4(sp)
    31a4:	df000017 	ldw	fp,0(sp)
    31a8:	dec00204 	addi	sp,sp,8
    31ac:	f800283a 	ret

000031b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    31b0:	deffff04 	addi	sp,sp,-4
    31b4:	df000015 	stw	fp,0(sp)
    31b8:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    31bc:	00800044 	movi	r2,1
    31c0:	d0a02b15 	stw	r2,-32596(gp)
}
    31c4:	e037883a 	mov	sp,fp
    31c8:	df000017 	ldw	fp,0(sp)
    31cc:	dec00104 	addi	sp,sp,4
    31d0:	f800283a 	ret

000031d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    31d4:	defffd04 	addi	sp,sp,-12
    31d8:	dfc00215 	stw	ra,8(sp)
    31dc:	df000115 	stw	fp,4(sp)
    31e0:	df000104 	addi	fp,sp,4
    31e4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    31e8:	00033d40 	call	33d4 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    31ec:	003ffe06 	br	31e8 <prvIdleTask+0x14>

000031f0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    31f0:	defff804 	addi	sp,sp,-32
    31f4:	dfc00715 	stw	ra,28(sp)
    31f8:	df000615 	stw	fp,24(sp)
    31fc:	df000604 	addi	fp,sp,24
    3200:	e13ffb15 	stw	r4,-20(fp)
    3204:	e17ffc15 	stw	r5,-16(fp)
    3208:	e1bffd15 	stw	r6,-12(fp)
    320c:	e1fffe15 	stw	r7,-8(fp)
    3210:	e0800217 	ldw	r2,8(fp)
    3214:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3218:	e03ffa15 	stw	zero,-24(fp)
    321c:	00001506 	br	3274 <prvInitialiseTCBVariables+0x84>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    3220:	e13ffa17 	ldw	r4,-24(fp)
    3224:	e0fffa17 	ldw	r3,-24(fp)
    3228:	e0bffc17 	ldw	r2,-16(fp)
    322c:	1885883a 	add	r2,r3,r2
    3230:	10c00003 	ldbu	r3,0(r2)
    3234:	e0bffb17 	ldw	r2,-20(fp)
    3238:	2085883a 	add	r2,r4,r2
    323c:	10800d04 	addi	r2,r2,52
    3240:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3244:	e0fffa17 	ldw	r3,-24(fp)
    3248:	e0bffc17 	ldw	r2,-16(fp)
    324c:	1885883a 	add	r2,r3,r2
    3250:	10800003 	ldbu	r2,0(r2)
    3254:	10803fcc 	andi	r2,r2,255
    3258:	1080201c 	xori	r2,r2,128
    325c:	10bfe004 	addi	r2,r2,-128
    3260:	1005003a 	cmpeq	r2,r2,zero
    3264:	1000061e 	bne	r2,zero,3280 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3268:	e0bffa17 	ldw	r2,-24(fp)
    326c:	10800044 	addi	r2,r2,1
    3270:	e0bffa15 	stw	r2,-24(fp)
    3274:	e0bffa17 	ldw	r2,-24(fp)
    3278:	10800230 	cmpltui	r2,r2,8
    327c:	103fe81e 	bne	r2,zero,3220 <prvInitialiseTCBVariables+0x30>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3280:	e0bffb17 	ldw	r2,-20(fp)
    3284:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    3288:	e0bffd17 	ldw	r2,-12(fp)
    328c:	10800330 	cmpltui	r2,r2,12
    3290:	1000021e 	bne	r2,zero,329c <prvInitialiseTCBVariables+0xac>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3294:	008002c4 	movi	r2,11
    3298:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    329c:	e0fffb17 	ldw	r3,-20(fp)
    32a0:	e0bffd17 	ldw	r2,-12(fp)
    32a4:	18800b15 	stw	r2,44(r3)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    32a8:	e0fffb17 	ldw	r3,-20(fp)
    32ac:	e0bffd17 	ldw	r2,-12(fp)
    32b0:	18801015 	stw	r2,64(r3)
		pxTCB->uxMutexesHeld = 0;
    32b4:	e0bffb17 	ldw	r2,-20(fp)
    32b8:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    32bc:	e0bffb17 	ldw	r2,-20(fp)
    32c0:	11000104 	addi	r4,r2,4
    32c4:	0000d540 	call	d54 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    32c8:	e0bffb17 	ldw	r2,-20(fp)
    32cc:	11000604 	addi	r4,r2,24
    32d0:	0000d540 	call	d54 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    32d4:	e0fffb17 	ldw	r3,-20(fp)
    32d8:	e0bffb17 	ldw	r2,-20(fp)
    32dc:	18800415 	stw	r2,16(r3)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    32e0:	00c00304 	movi	r3,12
    32e4:	e0bffd17 	ldw	r2,-12(fp)
    32e8:	1887c83a 	sub	r3,r3,r2
    32ec:	e0bffb17 	ldw	r2,-20(fp)
    32f0:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    32f4:	e0fffb17 	ldw	r3,-20(fp)
    32f8:	e0bffb17 	ldw	r2,-20(fp)
    32fc:	18800915 	stw	r2,36(r3)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    3300:	e0bffb17 	ldw	r2,-20(fp)
    3304:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    3308:	e0bffb17 	ldw	r2,-20(fp)
    330c:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    3310:	e0bffb17 	ldw	r2,-20(fp)
    3314:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    3318:	e037883a 	mov	sp,fp
    331c:	dfc00117 	ldw	ra,4(sp)
    3320:	df000017 	ldw	fp,0(sp)
    3324:	dec00204 	addi	sp,sp,8
    3328:	f800283a 	ret

0000332c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    332c:	defffd04 	addi	sp,sp,-12
    3330:	dfc00215 	stw	ra,8(sp)
    3334:	df000115 	stw	fp,4(sp)
    3338:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    333c:	e03fff15 	stw	zero,-4(fp)
    3340:	00000a06 	br	336c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3344:	e0bfff17 	ldw	r2,-4(fp)
    3348:	10800524 	muli	r2,r2,20
    334c:	1007883a 	mov	r3,r2
    3350:	00820234 	movhi	r2,2056
    3354:	10bd9404 	addi	r2,r2,-2480
    3358:	1889883a 	add	r4,r3,r2
    335c:	0000ce40 	call	ce4 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3360:	e0bfff17 	ldw	r2,-4(fp)
    3364:	10800044 	addi	r2,r2,1
    3368:	e0bfff15 	stw	r2,-4(fp)
    336c:	e0bfff17 	ldw	r2,-4(fp)
    3370:	10800330 	cmpltui	r2,r2,12
    3374:	103ff31e 	bne	r2,zero,3344 <prvInitialiseTaskLists+0x18>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3378:	01020234 	movhi	r4,2056
    337c:	213dd004 	addi	r4,r4,-2240
    3380:	0000ce40 	call	ce4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3384:	01020234 	movhi	r4,2056
    3388:	213dd504 	addi	r4,r4,-2220
    338c:	0000ce40 	call	ce4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3390:	01020234 	movhi	r4,2056
    3394:	213dda04 	addi	r4,r4,-2200
    3398:	0000ce40 	call	ce4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    339c:	01020234 	movhi	r4,2056
    33a0:	213ddf04 	addi	r4,r4,-2180
    33a4:	0000ce40 	call	ce4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    33a8:	00820234 	movhi	r2,2056
    33ac:	10bdd004 	addi	r2,r2,-2240
    33b0:	d0a02f15 	stw	r2,-32580(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bdd504 	addi	r2,r2,-2220
    33bc:	d0a03015 	stw	r2,-32576(gp)
}
    33c0:	e037883a 	mov	sp,fp
    33c4:	dfc00117 	ldw	ra,4(sp)
    33c8:	df000017 	ldw	fp,0(sp)
    33cc:	dec00204 	addi	sp,sp,8
    33d0:	f800283a 	ret

000033d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    33d4:	defffc04 	addi	sp,sp,-16
    33d8:	dfc00315 	stw	ra,12(sp)
    33dc:	df000215 	stw	fp,8(sp)
    33e0:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    33e4:	00001c06 	br	3458 <prvCheckTasksWaitingTermination+0x84>
		{
			vTaskSuspendAll();
    33e8:	00028d00 	call	28d0 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    33ec:	00820234 	movhi	r2,2056
    33f0:	10bddf04 	addi	r2,r2,-2180
    33f4:	10800017 	ldw	r2,0(r2)
    33f8:	1005003a 	cmpeq	r2,r2,zero
    33fc:	e0bfff15 	stw	r2,-4(fp)
			}
			( void ) xTaskResumeAll();
    3400:	00028f80 	call	28f8 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3404:	e0bfff17 	ldw	r2,-4(fp)
    3408:	1004c03a 	cmpne	r2,r2,zero
    340c:	1000121e 	bne	r2,zero,3458 <prvCheckTasksWaitingTermination+0x84>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3410:	00039f40 	call	39f4 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3414:	00820234 	movhi	r2,2056
    3418:	10bddf04 	addi	r2,r2,-2180
    341c:	10800317 	ldw	r2,12(r2)
    3420:	10800317 	ldw	r2,12(r2)
    3424:	e0bffe15 	stw	r2,-8(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3428:	e0bffe17 	ldw	r2,-8(fp)
    342c:	11000104 	addi	r4,r2,4
    3430:	0000ed80 	call	ed8 <uxListRemove>
					--uxCurrentNumberOfTasks;
    3434:	d0a02617 	ldw	r2,-32616(gp)
    3438:	10bfffc4 	addi	r2,r2,-1
    343c:	d0a02615 	stw	r2,-32616(gp)
					--uxTasksDeleted;
    3440:	d0a02517 	ldw	r2,-32620(gp)
    3444:	10bfffc4 	addi	r2,r2,-1
    3448:	d0a02515 	stw	r2,-32620(gp)
				}
				taskEXIT_CRITICAL();
    344c:	0003a480 	call	3a48 <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3450:	e13ffe17 	ldw	r4,-8(fp)
    3454:	00036a00 	call	36a0 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3458:	d0a02517 	ldw	r2,-32620(gp)
    345c:	1004c03a 	cmpne	r2,r2,zero
    3460:	103fe11e 	bne	r2,zero,33e8 <prvCheckTasksWaitingTermination+0x14>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3464:	e037883a 	mov	sp,fp
    3468:	dfc00117 	ldw	ra,4(sp)
    346c:	df000017 	ldw	fp,0(sp)
    3470:	dec00204 	addi	sp,sp,8
    3474:	f800283a 	ret

00003478 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3478:	defffd04 	addi	sp,sp,-12
    347c:	dfc00215 	stw	ra,8(sp)
    3480:	df000115 	stw	fp,4(sp)
    3484:	df000104 	addi	fp,sp,4
    3488:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    348c:	d0e02417 	ldw	r3,-32624(gp)
    3490:	e0bfff17 	ldw	r2,-4(fp)
    3494:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xTickCount )
    3498:	d0e02717 	ldw	r3,-32612(gp)
    349c:	e0bfff17 	ldw	r2,-4(fp)
    34a0:	10c0052e 	bgeu	r2,r3,34b8 <prvAddCurrentTaskToDelayedList+0x40>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    34a4:	d1203017 	ldw	r4,-32576(gp)
    34a8:	d0a02417 	ldw	r2,-32624(gp)
    34ac:	11400104 	addi	r5,r2,4
    34b0:	0000e040 	call	e04 <vListInsert>
    34b4:	00000906 	br	34dc <prvAddCurrentTaskToDelayedList+0x64>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    34b8:	d1202f17 	ldw	r4,-32580(gp)
    34bc:	d0a02417 	ldw	r2,-32624(gp)
    34c0:	11400104 	addi	r5,r2,4
    34c4:	0000e040 	call	e04 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    34c8:	d0e00317 	ldw	r3,-32756(gp)
    34cc:	e0bfff17 	ldw	r2,-4(fp)
    34d0:	10c0022e 	bgeu	r2,r3,34dc <prvAddCurrentTaskToDelayedList+0x64>
		{
			xNextTaskUnblockTime = xTimeToWake;
    34d4:	e0bfff17 	ldw	r2,-4(fp)
    34d8:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    34dc:	e037883a 	mov	sp,fp
    34e0:	dfc00117 	ldw	ra,4(sp)
    34e4:	df000017 	ldw	fp,0(sp)
    34e8:	dec00204 	addi	sp,sp,8
    34ec:	f800283a 	ret

000034f0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    34f0:	defff904 	addi	sp,sp,-28
    34f4:	dfc00615 	stw	ra,24(sp)
    34f8:	df000515 	stw	fp,20(sp)
    34fc:	df000504 	addi	fp,sp,20
    3500:	e17ffe15 	stw	r5,-8(fp)
    3504:	e13ffd0d 	sth	r4,-12(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3508:	e0bffe17 	ldw	r2,-8(fp)
    350c:	1004c03a 	cmpne	r2,r2,zero
    3510:	1000071e 	bne	r2,zero,3530 <prvAllocateTCBAndStack+0x40>
    3514:	e0bffd0b 	ldhu	r2,-12(fp)
    3518:	1085883a 	add	r2,r2,r2
    351c:	1085883a 	add	r2,r2,r2
    3520:	1009883a 	mov	r4,r2
    3524:	000089c0 	call	89c <pvPortMalloc>
    3528:	e0bfff15 	stw	r2,-4(fp)
    352c:	00000206 	br	3538 <prvAllocateTCBAndStack+0x48>
    3530:	e0bffe17 	ldw	r2,-8(fp)
    3534:	e0bfff15 	stw	r2,-4(fp)
    3538:	e0bfff17 	ldw	r2,-4(fp)
    353c:	e0bffb15 	stw	r2,-20(fp)

		if( pxStack != NULL )
    3540:	e0bffb17 	ldw	r2,-20(fp)
    3544:	1005003a 	cmpeq	r2,r2,zero
    3548:	10000d1e 	bne	r2,zero,3580 <prvAllocateTCBAndStack+0x90>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    354c:	01001404 	movi	r4,80
    3550:	000089c0 	call	89c <pvPortMalloc>
    3554:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3558:	e0bffc17 	ldw	r2,-16(fp)
    355c:	1005003a 	cmpeq	r2,r2,zero
    3560:	1000041e 	bne	r2,zero,3574 <prvAllocateTCBAndStack+0x84>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3564:	e0fffc17 	ldw	r3,-16(fp)
    3568:	e0bffb17 	ldw	r2,-20(fp)
    356c:	18800c15 	stw	r2,48(r3)
    3570:	00000406 	br	3584 <prvAllocateTCBAndStack+0x94>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3574:	e13ffb17 	ldw	r4,-20(fp)
    3578:	0000a300 	call	a30 <vPortFree>
    357c:	00000106 	br	3584 <prvAllocateTCBAndStack+0x94>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3580:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3584:	e0bffc17 	ldw	r2,-16(fp)
    3588:	1005003a 	cmpeq	r2,r2,zero
    358c:	1000081e 	bne	r2,zero,35b0 <prvAllocateTCBAndStack+0xc0>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3590:	e0bffc17 	ldw	r2,-16(fp)
    3594:	11000c17 	ldw	r4,48(r2)
    3598:	e0bffd0b 	ldhu	r2,-12(fp)
    359c:	1085883a 	add	r2,r2,r2
    35a0:	1085883a 	add	r2,r2,r2
    35a4:	100d883a 	mov	r6,r2
    35a8:	01402944 	movi	r5,165
    35ac:	00062cc0 	call	62cc <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    35b0:	e0bffc17 	ldw	r2,-16(fp)
}
    35b4:	e037883a 	mov	sp,fp
    35b8:	dfc00117 	ldw	ra,4(sp)
    35bc:	df000017 	ldw	fp,0(sp)
    35c0:	dec00204 	addi	sp,sp,8
    35c4:	f800283a 	ret

000035c8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    35c8:	defffd04 	addi	sp,sp,-12
    35cc:	df000215 	stw	fp,8(sp)
    35d0:	df000204 	addi	fp,sp,8
    35d4:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    35d8:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    35dc:	00000606 	br	35f8 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    35e0:	e0bfff17 	ldw	r2,-4(fp)
    35e4:	10800044 	addi	r2,r2,1
    35e8:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800044 	addi	r2,r2,1
    35f4:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    35f8:	e0bfff17 	ldw	r2,-4(fp)
    35fc:	10800003 	ldbu	r2,0(r2)
    3600:	10803fcc 	andi	r2,r2,255
    3604:	10802960 	cmpeqi	r2,r2,165
    3608:	103ff51e 	bne	r2,zero,35e0 <prvTaskCheckFreeStackSpace+0x18>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    360c:	e0bffe17 	ldw	r2,-8(fp)
    3610:	1004d0ba 	srli	r2,r2,2
    3614:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3618:	e0bffe17 	ldw	r2,-8(fp)
    361c:	10bfffcc 	andi	r2,r2,65535
	}
    3620:	e037883a 	mov	sp,fp
    3624:	df000017 	ldw	fp,0(sp)
    3628:	dec00104 	addi	sp,sp,4
    362c:	f800283a 	ret

00003630 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3630:	defff904 	addi	sp,sp,-28
    3634:	dfc00615 	stw	ra,24(sp)
    3638:	df000515 	stw	fp,20(sp)
    363c:	df000504 	addi	fp,sp,20
    3640:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3644:	e0bffe17 	ldw	r2,-8(fp)
    3648:	1004c03a 	cmpne	r2,r2,zero
    364c:	1000031e 	bne	r2,zero,365c <uxTaskGetStackHighWaterMark+0x2c>
    3650:	d0a02417 	ldw	r2,-32624(gp)
    3654:	e0bfff15 	stw	r2,-4(fp)
    3658:	00000206 	br	3664 <uxTaskGetStackHighWaterMark+0x34>
    365c:	e0bffe17 	ldw	r2,-8(fp)
    3660:	e0bfff15 	stw	r2,-4(fp)
    3664:	e0bfff17 	ldw	r2,-4(fp)
    3668:	e0bffd15 	stw	r2,-12(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    366c:	e0bffd17 	ldw	r2,-12(fp)
    3670:	10800c17 	ldw	r2,48(r2)
    3674:	e0bffc15 	stw	r2,-16(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3678:	e13ffc17 	ldw	r4,-16(fp)
    367c:	00035c80 	call	35c8 <prvTaskCheckFreeStackSpace>
    3680:	10bfffcc 	andi	r2,r2,65535
    3684:	e0bffb15 	stw	r2,-20(fp)

		return uxReturn;
    3688:	e0bffb17 	ldw	r2,-20(fp)
	}
    368c:	e037883a 	mov	sp,fp
    3690:	dfc00117 	ldw	ra,4(sp)
    3694:	df000017 	ldw	fp,0(sp)
    3698:	dec00204 	addi	sp,sp,8
    369c:	f800283a 	ret

000036a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    36a0:	defffd04 	addi	sp,sp,-12
    36a4:	dfc00215 	stw	ra,8(sp)
    36a8:	df000115 	stw	fp,4(sp)
    36ac:	df000104 	addi	fp,sp,4
    36b0:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    36b4:	e0bfff17 	ldw	r2,-4(fp)
    36b8:	11000c17 	ldw	r4,48(r2)
    36bc:	0000a300 	call	a30 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    36c0:	e13fff17 	ldw	r4,-4(fp)
    36c4:	0000a300 	call	a30 <vPortFree>
	}
    36c8:	e037883a 	mov	sp,fp
    36cc:	dfc00117 	ldw	ra,4(sp)
    36d0:	df000017 	ldw	fp,0(sp)
    36d4:	dec00204 	addi	sp,sp,8
    36d8:	f800283a 	ret

000036dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    36dc:	defffd04 	addi	sp,sp,-12
    36e0:	df000215 	stw	fp,8(sp)
    36e4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    36e8:	d0a02f17 	ldw	r2,-32580(gp)
    36ec:	10800017 	ldw	r2,0(r2)
    36f0:	1004c03a 	cmpne	r2,r2,zero
    36f4:	1000031e 	bne	r2,zero,3704 <prvResetNextTaskUnblockTime+0x28>
    36f8:	00800044 	movi	r2,1
    36fc:	e0bfff05 	stb	r2,-4(fp)
    3700:	00000106 	br	3708 <prvResetNextTaskUnblockTime+0x2c>
    3704:	e03fff05 	stb	zero,-4(fp)
    3708:	e0bfff03 	ldbu	r2,-4(fp)
    370c:	1005003a 	cmpeq	r2,r2,zero
    3710:	1000031e 	bne	r2,zero,3720 <prvResetNextTaskUnblockTime+0x44>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3714:	00bfffc4 	movi	r2,-1
    3718:	d0a00315 	stw	r2,-32756(gp)
    371c:	00000706 	br	373c <prvResetNextTaskUnblockTime+0x60>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3720:	d0a02f17 	ldw	r2,-32580(gp)
    3724:	10800317 	ldw	r2,12(r2)
    3728:	10800317 	ldw	r2,12(r2)
    372c:	e0bffe15 	stw	r2,-8(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3730:	e0bffe17 	ldw	r2,-8(fp)
    3734:	10800117 	ldw	r2,4(r2)
    3738:	d0a00315 	stw	r2,-32756(gp)
	}
}
    373c:	e037883a 	mov	sp,fp
    3740:	df000017 	ldw	fp,0(sp)
    3744:	dec00104 	addi	sp,sp,4
    3748:	f800283a 	ret

0000374c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    374c:	defffe04 	addi	sp,sp,-8
    3750:	df000115 	stw	fp,4(sp)
    3754:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3758:	d0a02417 	ldw	r2,-32624(gp)
    375c:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3760:	e0bfff17 	ldw	r2,-4(fp)
	}
    3764:	e037883a 	mov	sp,fp
    3768:	df000017 	ldw	fp,0(sp)
    376c:	dec00104 	addi	sp,sp,4
    3770:	f800283a 	ret

00003774 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3774:	defffe04 	addi	sp,sp,-8
    3778:	df000115 	stw	fp,4(sp)
    377c:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3780:	d0a02917 	ldw	r2,-32604(gp)
    3784:	1004c03a 	cmpne	r2,r2,zero
    3788:	1000031e 	bne	r2,zero,3798 <xTaskGetSchedulerState+0x24>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    378c:	00800044 	movi	r2,1
    3790:	e0bfff15 	stw	r2,-4(fp)
    3794:	00000706 	br	37b4 <xTaskGetSchedulerState+0x40>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3798:	d0a02e17 	ldw	r2,-32584(gp)
    379c:	1004c03a 	cmpne	r2,r2,zero
    37a0:	1000031e 	bne	r2,zero,37b0 <xTaskGetSchedulerState+0x3c>
			{
				xReturn = taskSCHEDULER_RUNNING;
    37a4:	00800084 	movi	r2,2
    37a8:	e0bfff15 	stw	r2,-4(fp)
    37ac:	00000106 	br	37b4 <xTaskGetSchedulerState+0x40>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    37b0:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    37b4:	e0bfff17 	ldw	r2,-4(fp)
	}
    37b8:	e037883a 	mov	sp,fp
    37bc:	df000017 	ldw	fp,0(sp)
    37c0:	dec00104 	addi	sp,sp,4
    37c4:	f800283a 	ret

000037c8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    37c8:	defffb04 	addi	sp,sp,-20
    37cc:	dfc00415 	stw	ra,16(sp)
    37d0:	df000315 	stw	fp,12(sp)
    37d4:	df000304 	addi	fp,sp,12
    37d8:	e13ffe15 	stw	r4,-8(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	e0bffd15 	stw	r2,-12(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    37e4:	e0bffe17 	ldw	r2,-8(fp)
    37e8:	1005003a 	cmpeq	r2,r2,zero
    37ec:	10003d1e 	bne	r2,zero,38e4 <vTaskPriorityInherit+0x11c>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    37f0:	e0bffd17 	ldw	r2,-12(fp)
    37f4:	10c00b17 	ldw	r3,44(r2)
    37f8:	d0a02417 	ldw	r2,-32624(gp)
    37fc:	10800b17 	ldw	r2,44(r2)
    3800:	1880382e 	bgeu	r3,r2,38e4 <vTaskPriorityInherit+0x11c>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3804:	e0bffd17 	ldw	r2,-12(fp)
    3808:	10800617 	ldw	r2,24(r2)
    380c:	1004803a 	cmplt	r2,r2,zero
    3810:	1000061e 	bne	r2,zero,382c <vTaskPriorityInherit+0x64>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3814:	d0a02417 	ldw	r2,-32624(gp)
    3818:	10c00b17 	ldw	r3,44(r2)
    381c:	00800304 	movi	r2,12
    3820:	10c7c83a 	sub	r3,r2,r3
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    382c:	e0bffd17 	ldw	r2,-12(fp)
    3830:	11000517 	ldw	r4,20(r2)
    3834:	e0bffd17 	ldw	r2,-12(fp)
    3838:	10800b17 	ldw	r2,44(r2)
    383c:	10800524 	muli	r2,r2,20
    3840:	1007883a 	mov	r3,r2
    3844:	00820234 	movhi	r2,2056
    3848:	10bd9404 	addi	r2,r2,-2480
    384c:	1885883a 	add	r2,r3,r2
    3850:	2080031e 	bne	r4,r2,3860 <vTaskPriorityInherit+0x98>
    3854:	00800044 	movi	r2,1
    3858:	e0bfff05 	stb	r2,-4(fp)
    385c:	00000106 	br	3864 <vTaskPriorityInherit+0x9c>
    3860:	e03fff05 	stb	zero,-4(fp)
    3864:	e0bfff03 	ldbu	r2,-4(fp)
    3868:	1005003a 	cmpeq	r2,r2,zero
    386c:	1000191e 	bne	r2,zero,38d4 <vTaskPriorityInherit+0x10c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3870:	e0bffd17 	ldw	r2,-12(fp)
    3874:	11000104 	addi	r4,r2,4
    3878:	0000ed80 	call	ed8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    387c:	d0a02417 	ldw	r2,-32624(gp)
    3880:	10c00b17 	ldw	r3,44(r2)
    3884:	e0bffd17 	ldw	r2,-12(fp)
    3888:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    388c:	e0bffd17 	ldw	r2,-12(fp)
    3890:	10c00b17 	ldw	r3,44(r2)
    3894:	d0a02817 	ldw	r2,-32608(gp)
    3898:	10c0032e 	bgeu	r2,r3,38a8 <vTaskPriorityInherit+0xe0>
    389c:	e0bffd17 	ldw	r2,-12(fp)
    38a0:	10800b17 	ldw	r2,44(r2)
    38a4:	d0a02815 	stw	r2,-32608(gp)
    38a8:	e0bffd17 	ldw	r2,-12(fp)
    38ac:	10800b17 	ldw	r2,44(r2)
    38b0:	10800524 	muli	r2,r2,20
    38b4:	1007883a 	mov	r3,r2
    38b8:	00820234 	movhi	r2,2056
    38bc:	10bd9404 	addi	r2,r2,-2480
    38c0:	1889883a 	add	r4,r3,r2
    38c4:	e0bffd17 	ldw	r2,-12(fp)
    38c8:	11400104 	addi	r5,r2,4
    38cc:	0000d7c0 	call	d7c <vListInsertEnd>
    38d0:	00000406 	br	38e4 <vTaskPriorityInherit+0x11c>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    38d4:	d0a02417 	ldw	r2,-32624(gp)
    38d8:	10c00b17 	ldw	r3,44(r2)
    38dc:	e0bffd17 	ldw	r2,-12(fp)
    38e0:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    38e4:	e037883a 	mov	sp,fp
    38e8:	dfc00117 	ldw	ra,4(sp)
    38ec:	df000017 	ldw	fp,0(sp)
    38f0:	dec00204 	addi	sp,sp,8
    38f4:	f800283a 	ret

000038f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    38f8:	defffb04 	addi	sp,sp,-20
    38fc:	dfc00415 	stw	ra,16(sp)
    3900:	df000315 	stw	fp,12(sp)
    3904:	df000304 	addi	fp,sp,12
    3908:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    390c:	e0bfff17 	ldw	r2,-4(fp)
    3910:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3914:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3918:	e0bfff17 	ldw	r2,-4(fp)
    391c:	1005003a 	cmpeq	r2,r2,zero
    3920:	10002e1e 	bne	r2,zero,39dc <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3924:	e0bffe17 	ldw	r2,-8(fp)
    3928:	10801117 	ldw	r2,68(r2)
    392c:	10ffffc4 	addi	r3,r2,-1
    3930:	e0bffe17 	ldw	r2,-8(fp)
    3934:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3938:	e0bffe17 	ldw	r2,-8(fp)
    393c:	10c00b17 	ldw	r3,44(r2)
    3940:	e0bffe17 	ldw	r2,-8(fp)
    3944:	10801017 	ldw	r2,64(r2)
    3948:	18802426 	beq	r3,r2,39dc <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    394c:	e0bffe17 	ldw	r2,-8(fp)
    3950:	10801117 	ldw	r2,68(r2)
    3954:	1004c03a 	cmpne	r2,r2,zero
    3958:	1000201e 	bne	r2,zero,39dc <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    395c:	e0bffe17 	ldw	r2,-8(fp)
    3960:	11000104 	addi	r4,r2,4
    3964:	0000ed80 	call	ed8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    3968:	e0bffe17 	ldw	r2,-8(fp)
    396c:	10c01017 	ldw	r3,64(r2)
    3970:	e0bffe17 	ldw	r2,-8(fp)
    3974:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3978:	e0bffe17 	ldw	r2,-8(fp)
    397c:	10c00b17 	ldw	r3,44(r2)
    3980:	00800304 	movi	r2,12
    3984:	10c7c83a 	sub	r3,r2,r3
    3988:	e0bffe17 	ldw	r2,-8(fp)
    398c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    3990:	e0bffe17 	ldw	r2,-8(fp)
    3994:	10c00b17 	ldw	r3,44(r2)
    3998:	d0a02817 	ldw	r2,-32608(gp)
    399c:	10c0032e 	bgeu	r2,r3,39ac <xTaskPriorityDisinherit+0xb4>
    39a0:	e0bffe17 	ldw	r2,-8(fp)
    39a4:	10800b17 	ldw	r2,44(r2)
    39a8:	d0a02815 	stw	r2,-32608(gp)
    39ac:	e0bffe17 	ldw	r2,-8(fp)
    39b0:	10800b17 	ldw	r2,44(r2)
    39b4:	10800524 	muli	r2,r2,20
    39b8:	1007883a 	mov	r3,r2
    39bc:	00820234 	movhi	r2,2056
    39c0:	10bd9404 	addi	r2,r2,-2480
    39c4:	1889883a 	add	r4,r3,r2
    39c8:	e0bffe17 	ldw	r2,-8(fp)
    39cc:	11400104 	addi	r5,r2,4
    39d0:	0000d7c0 	call	d7c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    39d4:	00800044 	movi	r2,1
    39d8:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    39dc:	e0bffd17 	ldw	r2,-12(fp)
	}
    39e0:	e037883a 	mov	sp,fp
    39e4:	dfc00117 	ldw	ra,4(sp)
    39e8:	df000017 	ldw	fp,0(sp)
    39ec:	dec00204 	addi	sp,sp,8
    39f0:	f800283a 	ret

000039f4 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    39f4:	defffe04 	addi	sp,sp,-8
    39f8:	df000115 	stw	fp,4(sp)
    39fc:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3a00:	0005303a 	rdctl	r2,status
    3a04:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3a08:	e0ffff17 	ldw	r3,-4(fp)
    3a0c:	00bfff84 	movi	r2,-2
    3a10:	1884703a 	and	r2,r3,r2
    3a14:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    3a18:	d0a02917 	ldw	r2,-32604(gp)
    3a1c:	1005003a 	cmpeq	r2,r2,zero
    3a20:	1000051e 	bne	r2,zero,3a38 <vTaskEnterCritical+0x44>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    3a24:	d0e02417 	ldw	r3,-32624(gp)
    3a28:	18800f17 	ldw	r2,60(r3)
    3a2c:	10800044 	addi	r2,r2,1
    3a30:	18800f15 	stw	r2,60(r3)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    3a34:	d0a02417 	ldw	r2,-32624(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3a38:	e037883a 	mov	sp,fp
    3a3c:	df000017 	ldw	fp,0(sp)
    3a40:	dec00104 	addi	sp,sp,4
    3a44:	f800283a 	ret

00003a48 <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    3a48:	defffe04 	addi	sp,sp,-8
    3a4c:	df000115 	stw	fp,4(sp)
    3a50:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    3a54:	d0a02917 	ldw	r2,-32604(gp)
    3a58:	1005003a 	cmpeq	r2,r2,zero
    3a5c:	1000101e 	bne	r2,zero,3aa0 <vTaskExitCritical+0x58>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    3a60:	d0a02417 	ldw	r2,-32624(gp)
    3a64:	10800f17 	ldw	r2,60(r2)
    3a68:	1005003a 	cmpeq	r2,r2,zero
    3a6c:	10000c1e 	bne	r2,zero,3aa0 <vTaskExitCritical+0x58>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    3a70:	d0e02417 	ldw	r3,-32624(gp)
    3a74:	18800f17 	ldw	r2,60(r3)
    3a78:	10bfffc4 	addi	r2,r2,-1
    3a7c:	18800f15 	stw	r2,60(r3)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    3a80:	d0a02417 	ldw	r2,-32624(gp)
    3a84:	10800f17 	ldw	r2,60(r2)
    3a88:	1004c03a 	cmpne	r2,r2,zero
    3a8c:	1000041e 	bne	r2,zero,3aa0 <vTaskExitCritical+0x58>
    3a90:	00800044 	movi	r2,1
    3a94:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3a98:	e0bfff17 	ldw	r2,-4(fp)
    3a9c:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3aa0:	e037883a 	mov	sp,fp
    3aa4:	df000017 	ldw	fp,0(sp)
    3aa8:	dec00104 	addi	sp,sp,4
    3aac:	f800283a 	ret

00003ab0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    3ab0:	defffe04 	addi	sp,sp,-8
    3ab4:	df000115 	stw	fp,4(sp)
    3ab8:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    3abc:	d0a02417 	ldw	r2,-32624(gp)
    3ac0:	10800617 	ldw	r2,24(r2)
    3ac4:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ac8:	d1202417 	ldw	r4,-32624(gp)
    3acc:	d0a02417 	ldw	r2,-32624(gp)
    3ad0:	10c00b17 	ldw	r3,44(r2)
    3ad4:	00800304 	movi	r2,12
    3ad8:	10c5c83a 	sub	r2,r2,r3
    3adc:	20800615 	stw	r2,24(r4)

	return uxReturn;
    3ae0:	e0bfff17 	ldw	r2,-4(fp)
}
    3ae4:	e037883a 	mov	sp,fp
    3ae8:	df000017 	ldw	fp,0(sp)
    3aec:	dec00104 	addi	sp,sp,4
    3af0:	f800283a 	ret

00003af4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    3af4:	deffff04 	addi	sp,sp,-4
    3af8:	df000015 	stw	fp,0(sp)
    3afc:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    3b00:	d0a02417 	ldw	r2,-32624(gp)
    3b04:	1005003a 	cmpeq	r2,r2,zero
    3b08:	1000041e 	bne	r2,zero,3b1c <pvTaskIncrementMutexHeldCount+0x28>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    3b0c:	d0a02417 	ldw	r2,-32624(gp)
    3b10:	10c01117 	ldw	r3,68(r2)
    3b14:	18c00044 	addi	r3,r3,1
    3b18:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    3b1c:	d0a02417 	ldw	r2,-32624(gp)
	}
    3b20:	e037883a 	mov	sp,fp
    3b24:	df000017 	ldw	fp,0(sp)
    3b28:	dec00104 	addi	sp,sp,4
    3b2c:	f800283a 	ret

00003b30 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    3b30:	defffa04 	addi	sp,sp,-24
    3b34:	dfc00515 	stw	ra,20(sp)
    3b38:	df000415 	stw	fp,16(sp)
    3b3c:	df000404 	addi	fp,sp,16
    3b40:	e13ffe15 	stw	r4,-8(fp)
    3b44:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    3b48:	00039f40 	call	39f4 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    3b4c:	d0a02417 	ldw	r2,-32624(gp)
    3b50:	10801217 	ldw	r2,72(r2)
    3b54:	1004c03a 	cmpne	r2,r2,zero
    3b58:	1000101e 	bne	r2,zero,3b9c <ulTaskNotifyTake+0x6c>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    3b5c:	d0e02417 	ldw	r3,-32624(gp)
    3b60:	00800044 	movi	r2,1
    3b64:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    3b68:	e0bfff17 	ldw	r2,-4(fp)
    3b6c:	1005003a 	cmpeq	r2,r2,zero
    3b70:	10000a1e 	bne	r2,zero,3b9c <ulTaskNotifyTake+0x6c>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3b74:	d0a02417 	ldw	r2,-32624(gp)
    3b78:	11000104 	addi	r4,r2,4
    3b7c:	0000ed80 	call	ed8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    3b80:	d0e02717 	ldw	r3,-32612(gp)
    3b84:	e0bfff17 	ldw	r2,-4(fp)
    3b88:	1885883a 	add	r2,r3,r2
    3b8c:	e0bffd15 	stw	r2,-12(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    3b90:	e13ffd17 	ldw	r4,-12(fp)
    3b94:	00034780 	call	3478 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    3b98:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    3b9c:	0003a480 	call	3a48 <vTaskExitCritical>

		taskENTER_CRITICAL();
    3ba0:	00039f40 	call	39f4 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    3ba4:	d0a02417 	ldw	r2,-32624(gp)
    3ba8:	10801217 	ldw	r2,72(r2)
    3bac:	e0bffc15 	stw	r2,-16(fp)

			if( ulReturn != 0UL )
    3bb0:	e0bffc17 	ldw	r2,-16(fp)
    3bb4:	1005003a 	cmpeq	r2,r2,zero
    3bb8:	10000a1e 	bne	r2,zero,3be4 <ulTaskNotifyTake+0xb4>
			{
				if( xClearCountOnExit != pdFALSE )
    3bbc:	e0bffe17 	ldw	r2,-8(fp)
    3bc0:	1005003a 	cmpeq	r2,r2,zero
    3bc4:	1000031e 	bne	r2,zero,3bd4 <ulTaskNotifyTake+0xa4>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    3bc8:	d0a02417 	ldw	r2,-32624(gp)
    3bcc:	10001215 	stw	zero,72(r2)
    3bd0:	00000406 	br	3be4 <ulTaskNotifyTake+0xb4>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    3bd4:	d0a02417 	ldw	r2,-32624(gp)
    3bd8:	10c01217 	ldw	r3,72(r2)
    3bdc:	18ffffc4 	addi	r3,r3,-1
    3be0:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    3be4:	d0a02417 	ldw	r2,-32624(gp)
    3be8:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    3bec:	0003a480 	call	3a48 <vTaskExitCritical>

		return ulReturn;
    3bf0:	e0bffc17 	ldw	r2,-16(fp)
	}
    3bf4:	e037883a 	mov	sp,fp
    3bf8:	dfc00117 	ldw	ra,4(sp)
    3bfc:	df000017 	ldw	fp,0(sp)
    3c00:	dec00204 	addi	sp,sp,8
    3c04:	f800283a 	ret

00003c08 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    3c08:	defff804 	addi	sp,sp,-32
    3c0c:	dfc00715 	stw	ra,28(sp)
    3c10:	df000615 	stw	fp,24(sp)
    3c14:	df000604 	addi	fp,sp,24
    3c18:	e13ffc15 	stw	r4,-16(fp)
    3c1c:	e17ffd15 	stw	r5,-12(fp)
    3c20:	e1bffe15 	stw	r6,-8(fp)
    3c24:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    3c28:	00039f40 	call	39f4 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    3c2c:	d0a02417 	ldw	r2,-32624(gp)
    3c30:	10801317 	ldw	r2,76(r2)
    3c34:	108000a0 	cmpeqi	r2,r2,2
    3c38:	1000161e 	bne	r2,zero,3c94 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    3c3c:	d0e02417 	ldw	r3,-32624(gp)
    3c40:	19001217 	ldw	r4,72(r3)
    3c44:	e0bffc17 	ldw	r2,-16(fp)
    3c48:	0084303a 	nor	r2,zero,r2
    3c4c:	2084703a 	and	r2,r4,r2
    3c50:	18801215 	stw	r2,72(r3)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    3c54:	d0e02417 	ldw	r3,-32624(gp)
    3c58:	00800044 	movi	r2,1
    3c5c:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    3c60:	e0bfff17 	ldw	r2,-4(fp)
    3c64:	1005003a 	cmpeq	r2,r2,zero
    3c68:	10000a1e 	bne	r2,zero,3c94 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3c6c:	d0a02417 	ldw	r2,-32624(gp)
    3c70:	11000104 	addi	r4,r2,4
    3c74:	0000ed80 	call	ed8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    3c78:	d0e02717 	ldw	r3,-32612(gp)
    3c7c:	e0bfff17 	ldw	r2,-4(fp)
    3c80:	1885883a 	add	r2,r3,r2
    3c84:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    3c88:	e13ffb17 	ldw	r4,-20(fp)
    3c8c:	00034780 	call	3478 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    3c90:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    3c94:	0003a480 	call	3a48 <vTaskExitCritical>

		taskENTER_CRITICAL();
    3c98:	00039f40 	call	39f4 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    3c9c:	e0bffe17 	ldw	r2,-8(fp)
    3ca0:	1005003a 	cmpeq	r2,r2,zero
    3ca4:	1000041e 	bne	r2,zero,3cb8 <xTaskNotifyWait+0xb0>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    3ca8:	d0a02417 	ldw	r2,-32624(gp)
    3cac:	10c01217 	ldw	r3,72(r2)
    3cb0:	e0bffe17 	ldw	r2,-8(fp)
    3cb4:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    3cb8:	d0a02417 	ldw	r2,-32624(gp)
    3cbc:	10801317 	ldw	r2,76(r2)
    3cc0:	10800058 	cmpnei	r2,r2,1
    3cc4:	1000021e 	bne	r2,zero,3cd0 <xTaskNotifyWait+0xc8>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    3cc8:	e03ffa15 	stw	zero,-24(fp)
    3ccc:	00000806 	br	3cf0 <xTaskNotifyWait+0xe8>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    3cd0:	d0e02417 	ldw	r3,-32624(gp)
    3cd4:	19001217 	ldw	r4,72(r3)
    3cd8:	e0bffd17 	ldw	r2,-12(fp)
    3cdc:	0084303a 	nor	r2,zero,r2
    3ce0:	2084703a 	and	r2,r4,r2
    3ce4:	18801215 	stw	r2,72(r3)
				xReturn = pdTRUE;
    3ce8:	00800044 	movi	r2,1
    3cec:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    3cf0:	d0a02417 	ldw	r2,-32624(gp)
    3cf4:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    3cf8:	0003a480 	call	3a48 <vTaskExitCritical>

		return xReturn;
    3cfc:	e0bffa17 	ldw	r2,-24(fp)
	}
    3d00:	e037883a 	mov	sp,fp
    3d04:	dfc00117 	ldw	ra,4(sp)
    3d08:	df000017 	ldw	fp,0(sp)
    3d0c:	dec00204 	addi	sp,sp,8
    3d10:	f800283a 	ret

00003d14 <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    3d14:	defff704 	addi	sp,sp,-36
    3d18:	dfc00815 	stw	ra,32(sp)
    3d1c:	df000715 	stw	fp,28(sp)
    3d20:	df000704 	addi	fp,sp,28
    3d24:	e13ffc15 	stw	r4,-16(fp)
    3d28:	e17ffd15 	stw	r5,-12(fp)
    3d2c:	e1bffe15 	stw	r6,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    3d30:	00800044 	movi	r2,1
    3d34:	e0bff915 	stw	r2,-28(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    3d38:	e0bffc17 	ldw	r2,-16(fp)
    3d3c:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    3d40:	00039f40 	call	39f4 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    3d44:	e0bffb17 	ldw	r2,-20(fp)
    3d48:	10801317 	ldw	r2,76(r2)
    3d4c:	e0bffa15 	stw	r2,-24(fp)

			pxTCB->eNotifyState = eNotified;
    3d50:	e0fffb17 	ldw	r3,-20(fp)
    3d54:	00800084 	movi	r2,2
    3d58:	18801315 	stw	r2,76(r3)

			switch( eAction )
    3d5c:	e0bffe17 	ldw	r2,-8(fp)
    3d60:	e0bfff15 	stw	r2,-4(fp)
    3d64:	e0ffff17 	ldw	r3,-4(fp)
    3d68:	188000a0 	cmpeqi	r2,r3,2
    3d6c:	1000151e 	bne	r2,zero,3dc4 <xTaskNotify+0xb0>
    3d70:	e0ffff17 	ldw	r3,-4(fp)
    3d74:	188000e8 	cmpgeui	r2,r3,3
    3d78:	1000041e 	bne	r2,zero,3d8c <xTaskNotify+0x78>
    3d7c:	e0ffff17 	ldw	r3,-4(fp)
    3d80:	18800060 	cmpeqi	r2,r3,1
    3d84:	1000081e 	bne	r2,zero,3da8 <xTaskNotify+0x94>
    3d88:	00002006 	br	3e0c <xTaskNotify+0xf8>
    3d8c:	e0ffff17 	ldw	r3,-4(fp)
    3d90:	188000e0 	cmpeqi	r2,r3,3
    3d94:	1000111e 	bne	r2,zero,3ddc <xTaskNotify+0xc8>
    3d98:	e0ffff17 	ldw	r3,-4(fp)
    3d9c:	18800120 	cmpeqi	r2,r3,4
    3da0:	1000121e 	bne	r2,zero,3dec <xTaskNotify+0xd8>
    3da4:	00001906 	br	3e0c <xTaskNotify+0xf8>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    3da8:	e0bffb17 	ldw	r2,-20(fp)
    3dac:	10c01217 	ldw	r3,72(r2)
    3db0:	e0bffd17 	ldw	r2,-12(fp)
    3db4:	1886b03a 	or	r3,r3,r2
    3db8:	e0bffb17 	ldw	r2,-20(fp)
    3dbc:	10c01215 	stw	r3,72(r2)
					break;
    3dc0:	00001206 	br	3e0c <xTaskNotify+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    3dc4:	e0bffb17 	ldw	r2,-20(fp)
    3dc8:	10801217 	ldw	r2,72(r2)
    3dcc:	10c00044 	addi	r3,r2,1
    3dd0:	e0bffb17 	ldw	r2,-20(fp)
    3dd4:	10c01215 	stw	r3,72(r2)
					break;
    3dd8:	00000c06 	br	3e0c <xTaskNotify+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    3ddc:	e0fffb17 	ldw	r3,-20(fp)
    3de0:	e0bffd17 	ldw	r2,-12(fp)
    3de4:	18801215 	stw	r2,72(r3)
					break;
    3de8:	00000806 	br	3e0c <xTaskNotify+0xf8>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    3dec:	e0bffa17 	ldw	r2,-24(fp)
    3df0:	108000a0 	cmpeqi	r2,r2,2
    3df4:	1000041e 	bne	r2,zero,3e08 <xTaskNotify+0xf4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    3df8:	e0fffb17 	ldw	r3,-20(fp)
    3dfc:	e0bffd17 	ldw	r2,-12(fp)
    3e00:	18801215 	stw	r2,72(r3)
    3e04:	00000106 	br	3e0c <xTaskNotify+0xf8>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    3e08:	e03ff915 	stw	zero,-28(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    3e0c:	e0bffa17 	ldw	r2,-24(fp)
    3e10:	10800058 	cmpnei	r2,r2,1
    3e14:	10001a1e 	bne	r2,zero,3e80 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3e18:	e0bffb17 	ldw	r2,-20(fp)
    3e1c:	11000104 	addi	r4,r2,4
    3e20:	0000ed80 	call	ed8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    3e24:	e0bffb17 	ldw	r2,-20(fp)
    3e28:	10c00b17 	ldw	r3,44(r2)
    3e2c:	d0a02817 	ldw	r2,-32608(gp)
    3e30:	10c0032e 	bgeu	r2,r3,3e40 <xTaskNotify+0x12c>
    3e34:	e0bffb17 	ldw	r2,-20(fp)
    3e38:	10800b17 	ldw	r2,44(r2)
    3e3c:	d0a02815 	stw	r2,-32608(gp)
    3e40:	e0bffb17 	ldw	r2,-20(fp)
    3e44:	10800b17 	ldw	r2,44(r2)
    3e48:	10800524 	muli	r2,r2,20
    3e4c:	1007883a 	mov	r3,r2
    3e50:	00820234 	movhi	r2,2056
    3e54:	10bd9404 	addi	r2,r2,-2480
    3e58:	1889883a 	add	r4,r3,r2
    3e5c:	e0bffb17 	ldw	r2,-20(fp)
    3e60:	11400104 	addi	r5,r2,4
    3e64:	0000d7c0 	call	d7c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    3e68:	e0bffb17 	ldw	r2,-20(fp)
    3e6c:	10c00b17 	ldw	r3,44(r2)
    3e70:	d0a02417 	ldw	r2,-32624(gp)
    3e74:	10800b17 	ldw	r2,44(r2)
    3e78:	10c0012e 	bgeu	r2,r3,3e80 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    3e7c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    3e80:	0003a480 	call	3a48 <vTaskExitCritical>

		return xReturn;
    3e84:	e0bff917 	ldw	r2,-28(fp)
	}
    3e88:	e037883a 	mov	sp,fp
    3e8c:	dfc00117 	ldw	ra,4(sp)
    3e90:	df000017 	ldw	fp,0(sp)
    3e94:	dec00204 	addi	sp,sp,8
    3e98:	f800283a 	ret

00003e9c <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    3e9c:	defff504 	addi	sp,sp,-44
    3ea0:	dfc00a15 	stw	ra,40(sp)
    3ea4:	df000915 	stw	fp,36(sp)
    3ea8:	df000904 	addi	fp,sp,36
    3eac:	e13ffb15 	stw	r4,-20(fp)
    3eb0:	e17ffc15 	stw	r5,-16(fp)
    3eb4:	e1bffd15 	stw	r6,-12(fp)
    3eb8:	e1fffe15 	stw	r7,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    3ebc:	00800044 	movi	r2,1
    3ec0:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    3ec4:	e0bffb17 	ldw	r2,-20(fp)
    3ec8:	e0bffa15 	stw	r2,-24(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    3ecc:	e03ff715 	stw	zero,-36(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    3ed0:	e0bffa17 	ldw	r2,-24(fp)
    3ed4:	10801317 	ldw	r2,76(r2)
    3ed8:	e0bff915 	stw	r2,-28(fp)

			pxTCB->eNotifyState = eNotified;
    3edc:	e0fffa17 	ldw	r3,-24(fp)
    3ee0:	00800084 	movi	r2,2
    3ee4:	18801315 	stw	r2,76(r3)

			switch( eAction )
    3ee8:	e0bffd17 	ldw	r2,-12(fp)
    3eec:	e0bfff15 	stw	r2,-4(fp)
    3ef0:	e0ffff17 	ldw	r3,-4(fp)
    3ef4:	188000a0 	cmpeqi	r2,r3,2
    3ef8:	1000151e 	bne	r2,zero,3f50 <xTaskNotifyFromISR+0xb4>
    3efc:	e0ffff17 	ldw	r3,-4(fp)
    3f00:	188000e8 	cmpgeui	r2,r3,3
    3f04:	1000041e 	bne	r2,zero,3f18 <xTaskNotifyFromISR+0x7c>
    3f08:	e0ffff17 	ldw	r3,-4(fp)
    3f0c:	18800060 	cmpeqi	r2,r3,1
    3f10:	1000081e 	bne	r2,zero,3f34 <xTaskNotifyFromISR+0x98>
    3f14:	00002006 	br	3f98 <xTaskNotifyFromISR+0xfc>
    3f18:	e0ffff17 	ldw	r3,-4(fp)
    3f1c:	188000e0 	cmpeqi	r2,r3,3
    3f20:	1000111e 	bne	r2,zero,3f68 <xTaskNotifyFromISR+0xcc>
    3f24:	e0ffff17 	ldw	r3,-4(fp)
    3f28:	18800120 	cmpeqi	r2,r3,4
    3f2c:	1000121e 	bne	r2,zero,3f78 <xTaskNotifyFromISR+0xdc>
    3f30:	00001906 	br	3f98 <xTaskNotifyFromISR+0xfc>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    3f34:	e0bffa17 	ldw	r2,-24(fp)
    3f38:	10c01217 	ldw	r3,72(r2)
    3f3c:	e0bffc17 	ldw	r2,-16(fp)
    3f40:	1886b03a 	or	r3,r3,r2
    3f44:	e0bffa17 	ldw	r2,-24(fp)
    3f48:	10c01215 	stw	r3,72(r2)
					break;
    3f4c:	00001206 	br	3f98 <xTaskNotifyFromISR+0xfc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    3f50:	e0bffa17 	ldw	r2,-24(fp)
    3f54:	10801217 	ldw	r2,72(r2)
    3f58:	10c00044 	addi	r3,r2,1
    3f5c:	e0bffa17 	ldw	r2,-24(fp)
    3f60:	10c01215 	stw	r3,72(r2)
					break;
    3f64:	00000c06 	br	3f98 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    3f68:	e0fffa17 	ldw	r3,-24(fp)
    3f6c:	e0bffc17 	ldw	r2,-16(fp)
    3f70:	18801215 	stw	r2,72(r3)
					break;
    3f74:	00000806 	br	3f98 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    3f78:	e0bff917 	ldw	r2,-28(fp)
    3f7c:	108000a0 	cmpeqi	r2,r2,2
    3f80:	1000041e 	bne	r2,zero,3f94 <xTaskNotifyFromISR+0xf8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    3f84:	e0fffa17 	ldw	r3,-24(fp)
    3f88:	e0bffc17 	ldw	r2,-16(fp)
    3f8c:	18801215 	stw	r2,72(r3)
    3f90:	00000106 	br	3f98 <xTaskNotifyFromISR+0xfc>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    3f94:	e03ff815 	stw	zero,-32(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    3f98:	e0bff917 	ldw	r2,-28(fp)
    3f9c:	10800058 	cmpnei	r2,r2,1
    3fa0:	1000281e 	bne	r2,zero,4044 <xTaskNotifyFromISR+0x1a8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3fa4:	d0a02e17 	ldw	r2,-32584(gp)
    3fa8:	1004c03a 	cmpne	r2,r2,zero
    3fac:	1000151e 	bne	r2,zero,4004 <xTaskNotifyFromISR+0x168>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3fb0:	e0bffa17 	ldw	r2,-24(fp)
    3fb4:	11000104 	addi	r4,r2,4
    3fb8:	0000ed80 	call	ed8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3fbc:	e0bffa17 	ldw	r2,-24(fp)
    3fc0:	10c00b17 	ldw	r3,44(r2)
    3fc4:	d0a02817 	ldw	r2,-32608(gp)
    3fc8:	10c0032e 	bgeu	r2,r3,3fd8 <xTaskNotifyFromISR+0x13c>
    3fcc:	e0bffa17 	ldw	r2,-24(fp)
    3fd0:	10800b17 	ldw	r2,44(r2)
    3fd4:	d0a02815 	stw	r2,-32608(gp)
    3fd8:	e0bffa17 	ldw	r2,-24(fp)
    3fdc:	10800b17 	ldw	r2,44(r2)
    3fe0:	10800524 	muli	r2,r2,20
    3fe4:	1007883a 	mov	r3,r2
    3fe8:	00820234 	movhi	r2,2056
    3fec:	10bd9404 	addi	r2,r2,-2480
    3ff0:	1889883a 	add	r4,r3,r2
    3ff4:	e0bffa17 	ldw	r2,-24(fp)
    3ff8:	11400104 	addi	r5,r2,4
    3ffc:	0000d7c0 	call	d7c <vListInsertEnd>
    4000:	00000506 	br	4018 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4004:	e0bffa17 	ldw	r2,-24(fp)
    4008:	11400604 	addi	r5,r2,24
    400c:	01020234 	movhi	r4,2056
    4010:	213dda04 	addi	r4,r4,-2200
    4014:	0000d7c0 	call	d7c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4018:	e0bffa17 	ldw	r2,-24(fp)
    401c:	10c00b17 	ldw	r3,44(r2)
    4020:	d0a02417 	ldw	r2,-32624(gp)
    4024:	10800b17 	ldw	r2,44(r2)
    4028:	10c0062e 	bgeu	r2,r3,4044 <xTaskNotifyFromISR+0x1a8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    402c:	e0bffe17 	ldw	r2,-8(fp)
    4030:	1005003a 	cmpeq	r2,r2,zero
    4034:	1000031e 	bne	r2,zero,4044 <xTaskNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    4038:	e0fffe17 	ldw	r3,-8(fp)
    403c:	00800044 	movi	r2,1
    4040:	18800015 	stw	r2,0(r3)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    4044:	e0bff817 	ldw	r2,-32(fp)
	}
    4048:	e037883a 	mov	sp,fp
    404c:	dfc00117 	ldw	ra,4(sp)
    4050:	df000017 	ldw	fp,0(sp)
    4054:	dec00204 	addi	sp,sp,8
    4058:	f800283a 	ret

0000405c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    405c:	defff904 	addi	sp,sp,-28
    4060:	dfc00615 	stw	ra,24(sp)
    4064:	df000515 	stw	fp,20(sp)
    4068:	df000504 	addi	fp,sp,20
    406c:	e13ffe15 	stw	r4,-8(fp)
    4070:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	e0bffd15 	stw	r2,-12(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    407c:	e03ffb15 	stw	zero,-20(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4080:	e0bffd17 	ldw	r2,-12(fp)
    4084:	10801317 	ldw	r2,76(r2)
    4088:	e0bffc15 	stw	r2,-16(fp)
			pxTCB->eNotifyState = eNotified;
    408c:	e0fffd17 	ldw	r3,-12(fp)
    4090:	00800084 	movi	r2,2
    4094:	18801315 	stw	r2,76(r3)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    4098:	e0bffd17 	ldw	r2,-12(fp)
    409c:	10801217 	ldw	r2,72(r2)
    40a0:	10c00044 	addi	r3,r2,1
    40a4:	e0bffd17 	ldw	r2,-12(fp)
    40a8:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    40ac:	e0bffc17 	ldw	r2,-16(fp)
    40b0:	10800058 	cmpnei	r2,r2,1
    40b4:	1000281e 	bne	r2,zero,4158 <vTaskNotifyGiveFromISR+0xfc>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    40b8:	d0a02e17 	ldw	r2,-32584(gp)
    40bc:	1004c03a 	cmpne	r2,r2,zero
    40c0:	1000151e 	bne	r2,zero,4118 <vTaskNotifyGiveFromISR+0xbc>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    40c4:	e0bffd17 	ldw	r2,-12(fp)
    40c8:	11000104 	addi	r4,r2,4
    40cc:	0000ed80 	call	ed8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    40d0:	e0bffd17 	ldw	r2,-12(fp)
    40d4:	10c00b17 	ldw	r3,44(r2)
    40d8:	d0a02817 	ldw	r2,-32608(gp)
    40dc:	10c0032e 	bgeu	r2,r3,40ec <vTaskNotifyGiveFromISR+0x90>
    40e0:	e0bffd17 	ldw	r2,-12(fp)
    40e4:	10800b17 	ldw	r2,44(r2)
    40e8:	d0a02815 	stw	r2,-32608(gp)
    40ec:	e0bffd17 	ldw	r2,-12(fp)
    40f0:	10800b17 	ldw	r2,44(r2)
    40f4:	10800524 	muli	r2,r2,20
    40f8:	1007883a 	mov	r3,r2
    40fc:	00820234 	movhi	r2,2056
    4100:	10bd9404 	addi	r2,r2,-2480
    4104:	1889883a 	add	r4,r3,r2
    4108:	e0bffd17 	ldw	r2,-12(fp)
    410c:	11400104 	addi	r5,r2,4
    4110:	0000d7c0 	call	d7c <vListInsertEnd>
    4114:	00000506 	br	412c <vTaskNotifyGiveFromISR+0xd0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4118:	e0bffd17 	ldw	r2,-12(fp)
    411c:	11400604 	addi	r5,r2,24
    4120:	01020234 	movhi	r4,2056
    4124:	213dda04 	addi	r4,r4,-2200
    4128:	0000d7c0 	call	d7c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    412c:	e0bffd17 	ldw	r2,-12(fp)
    4130:	10c00b17 	ldw	r3,44(r2)
    4134:	d0a02417 	ldw	r2,-32624(gp)
    4138:	10800b17 	ldw	r2,44(r2)
    413c:	10c0062e 	bgeu	r2,r3,4158 <vTaskNotifyGiveFromISR+0xfc>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1005003a 	cmpeq	r2,r2,zero
    4148:	1000031e 	bne	r2,zero,4158 <vTaskNotifyGiveFromISR+0xfc>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    414c:	e0ffff17 	ldw	r3,-4(fp)
    4150:	00800044 	movi	r2,1
    4154:	18800015 	stw	r2,0(r3)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    4158:	e037883a 	mov	sp,fp
    415c:	dfc00117 	ldw	ra,4(sp)
    4160:	df000017 	ldw	fp,0(sp)
    4164:	dec00204 	addi	sp,sp,8
    4168:	f800283a 	ret

0000416c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    416c:	defff904 	addi	sp,sp,-28
    4170:	dfc00615 	stw	ra,24(sp)
    4174:	df000515 	stw	fp,20(sp)
    4178:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    417c:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    4180:	00049240 	call	4924 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4184:	d0a03117 	ldw	r2,-32572(gp)
    4188:	1005003a 	cmpeq	r2,r2,zero
    418c:	10000d1e 	bne	r2,zero,41c4 <xTimerCreateTimerTask+0x58>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4190:	008000c4 	movi	r2,3
    4194:	d8800015 	stw	r2,0(sp)
    4198:	d8000115 	stw	zero,4(sp)
    419c:	d8000215 	stw	zero,8(sp)
    41a0:	d8000315 	stw	zero,12(sp)
    41a4:	01000034 	movhi	r4,0
    41a8:	21110c04 	addi	r4,r4,17456
    41ac:	01420034 	movhi	r5,2048
    41b0:	29401404 	addi	r5,r5,80
    41b4:	01820004 	movi	r6,2048
    41b8:	000f883a 	mov	r7,zero
    41bc:	00024d80 	call	24d8 <xTaskGenericCreate>
    41c0:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    41c4:	e0bfff17 	ldw	r2,-4(fp)
}
    41c8:	e037883a 	mov	sp,fp
    41cc:	dfc00117 	ldw	ra,4(sp)
    41d0:	df000017 	ldw	fp,0(sp)
    41d4:	dec00204 	addi	sp,sp,8
    41d8:	f800283a 	ret

000041dc <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    41dc:	defff904 	addi	sp,sp,-28
    41e0:	dfc00615 	stw	ra,24(sp)
    41e4:	df000515 	stw	fp,20(sp)
    41e8:	df000504 	addi	fp,sp,20
    41ec:	e13ffc15 	stw	r4,-16(fp)
    41f0:	e17ffd15 	stw	r5,-12(fp)
    41f4:	e1bffe15 	stw	r6,-8(fp)
    41f8:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    41fc:	e0bffd17 	ldw	r2,-12(fp)
    4200:	1004c03a 	cmpne	r2,r2,zero
    4204:	1000021e 	bne	r2,zero,4210 <xTimerCreate+0x34>
	{
		pxNewTimer = NULL;
    4208:	e03ffb15 	stw	zero,-20(fp)
    420c:	00001906 	br	4274 <xTimerCreate+0x98>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    4210:	01000a04 	movi	r4,40
    4214:	000089c0 	call	89c <pvPortMalloc>
    4218:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    421c:	e0bffb17 	ldw	r2,-20(fp)
    4220:	1005003a 	cmpeq	r2,r2,zero
    4224:	1000131e 	bne	r2,zero,4274 <xTimerCreate+0x98>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    4228:	00049240 	call	4924 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    422c:	e0fffb17 	ldw	r3,-20(fp)
    4230:	e0bffc17 	ldw	r2,-16(fp)
    4234:	18800015 	stw	r2,0(r3)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    4238:	e0fffb17 	ldw	r3,-20(fp)
    423c:	e0bffd17 	ldw	r2,-12(fp)
    4240:	18800615 	stw	r2,24(r3)
			pxNewTimer->uxAutoReload = uxAutoReload;
    4244:	e0fffb17 	ldw	r3,-20(fp)
    4248:	e0bffe17 	ldw	r2,-8(fp)
    424c:	18800715 	stw	r2,28(r3)
			pxNewTimer->pvTimerID = pvTimerID;
    4250:	e0fffb17 	ldw	r3,-20(fp)
    4254:	e0bfff17 	ldw	r2,-4(fp)
    4258:	18800815 	stw	r2,32(r3)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    425c:	e0fffb17 	ldw	r3,-20(fp)
    4260:	e0800217 	ldw	r2,8(fp)
    4264:	18800915 	stw	r2,36(r3)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    4268:	e0bffb17 	ldw	r2,-20(fp)
    426c:	11000104 	addi	r4,r2,4
    4270:	0000d540 	call	d54 <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4274:	e0bffb17 	ldw	r2,-20(fp)
}
    4278:	e037883a 	mov	sp,fp
    427c:	dfc00117 	ldw	ra,4(sp)
    4280:	df000017 	ldw	fp,0(sp)
    4284:	dec00204 	addi	sp,sp,8
    4288:	f800283a 	ret

0000428c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    428c:	defff604 	addi	sp,sp,-40
    4290:	dfc00915 	stw	ra,36(sp)
    4294:	df000815 	stw	fp,32(sp)
    4298:	df000804 	addi	fp,sp,32
    429c:	e13ffc15 	stw	r4,-16(fp)
    42a0:	e17ffd15 	stw	r5,-12(fp)
    42a4:	e1bffe15 	stw	r6,-8(fp)
    42a8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    42ac:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    42b0:	d0a03117 	ldw	r2,-32572(gp)
    42b4:	1005003a 	cmpeq	r2,r2,zero
    42b8:	1000201e 	bne	r2,zero,433c <xTimerGenericCommand+0xb0>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    42bc:	e0bffd17 	ldw	r2,-12(fp)
    42c0:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    42c4:	e0bffe17 	ldw	r2,-8(fp)
    42c8:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    42cc:	e0bffc17 	ldw	r2,-16(fp)
    42d0:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    42d4:	e0bffd17 	ldw	r2,-12(fp)
    42d8:	10800188 	cmpgei	r2,r2,6
    42dc:	1000111e 	bne	r2,zero,4324 <xTimerGenericCommand+0x98>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    42e0:	00037740 	call	3774 <xTaskGetSchedulerState>
    42e4:	10800098 	cmpnei	r2,r2,2
    42e8:	1000071e 	bne	r2,zero,4308 <xTimerGenericCommand+0x7c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    42ec:	d1203117 	ldw	r4,-32572(gp)
    42f0:	e17ff904 	addi	r5,fp,-28
    42f4:	e1800217 	ldw	r6,8(fp)
    42f8:	000f883a 	mov	r7,zero
    42fc:	00017f00 	call	17f0 <xQueueGenericSend>
    4300:	e0bff815 	stw	r2,-32(fp)
    4304:	00000d06 	br	433c <xTimerGenericCommand+0xb0>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    4308:	d1203117 	ldw	r4,-32572(gp)
    430c:	e17ff904 	addi	r5,fp,-28
    4310:	000d883a 	mov	r6,zero
    4314:	000f883a 	mov	r7,zero
    4318:	00017f00 	call	17f0 <xQueueGenericSend>
    431c:	e0bff815 	stw	r2,-32(fp)
    4320:	00000606 	br	433c <xTimerGenericCommand+0xb0>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    4324:	d1203117 	ldw	r4,-32572(gp)
    4328:	e17ff904 	addi	r5,fp,-28
    432c:	e1bfff17 	ldw	r6,-4(fp)
    4330:	000f883a 	mov	r7,zero
    4334:	00019a00 	call	19a0 <xQueueGenericSendFromISR>
    4338:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    433c:	e0bff817 	ldw	r2,-32(fp)
}
    4340:	e037883a 	mov	sp,fp
    4344:	dfc00117 	ldw	ra,4(sp)
    4348:	df000017 	ldw	fp,0(sp)
    434c:	dec00204 	addi	sp,sp,8
    4350:	f800283a 	ret

00004354 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    4354:	defffd04 	addi	sp,sp,-12
    4358:	df000215 	stw	fp,8(sp)
    435c:	df000204 	addi	fp,sp,8
    4360:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4364:	e0bfff17 	ldw	r2,-4(fp)
    4368:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    436c:	e0bffe17 	ldw	r2,-8(fp)
    4370:	10800017 	ldw	r2,0(r2)
}
    4374:	e037883a 	mov	sp,fp
    4378:	df000017 	ldw	fp,0(sp)
    437c:	dec00104 	addi	sp,sp,4
    4380:	f800283a 	ret

00004384 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4384:	defff904 	addi	sp,sp,-28
    4388:	dfc00615 	stw	ra,24(sp)
    438c:	df000515 	stw	fp,20(sp)
    4390:	df000504 	addi	fp,sp,20
    4394:	e13ffe15 	stw	r4,-8(fp)
    4398:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    439c:	d0a03317 	ldw	r2,-32564(gp)
    43a0:	10800317 	ldw	r2,12(r2)
    43a4:	10800317 	ldw	r2,12(r2)
    43a8:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    43ac:	e0bffc17 	ldw	r2,-16(fp)
    43b0:	11000104 	addi	r4,r2,4
    43b4:	0000ed80 	call	ed8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    43b8:	e0bffc17 	ldw	r2,-16(fp)
    43bc:	10800717 	ldw	r2,28(r2)
    43c0:	10800058 	cmpnei	r2,r2,1
    43c4:	1000111e 	bne	r2,zero,440c <prvProcessExpiredTimer+0x88>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    43c8:	e0bffc17 	ldw	r2,-16(fp)
    43cc:	10c00617 	ldw	r3,24(r2)
    43d0:	e0bffe17 	ldw	r2,-8(fp)
    43d4:	188b883a 	add	r5,r3,r2
    43d8:	e13ffc17 	ldw	r4,-16(fp)
    43dc:	e1bfff17 	ldw	r6,-4(fp)
    43e0:	e1fffe17 	ldw	r7,-8(fp)
    43e4:	00045c80 	call	45c8 <prvInsertTimerInActiveList>
    43e8:	10800058 	cmpnei	r2,r2,1
    43ec:	1000071e 	bne	r2,zero,440c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    43f0:	d8000015 	stw	zero,0(sp)
    43f4:	e13ffc17 	ldw	r4,-16(fp)
    43f8:	000b883a 	mov	r5,zero
    43fc:	e1bffe17 	ldw	r6,-8(fp)
    4400:	000f883a 	mov	r7,zero
    4404:	000428c0 	call	428c <xTimerGenericCommand>
    4408:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    440c:	e0bffc17 	ldw	r2,-16(fp)
    4410:	10800917 	ldw	r2,36(r2)
    4414:	e13ffc17 	ldw	r4,-16(fp)
    4418:	103ee83a 	callr	r2
}
    441c:	e037883a 	mov	sp,fp
    4420:	dfc00117 	ldw	ra,4(sp)
    4424:	df000017 	ldw	fp,0(sp)
    4428:	dec00204 	addi	sp,sp,8
    442c:	f800283a 	ret

00004430 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4430:	defffb04 	addi	sp,sp,-20
    4434:	dfc00415 	stw	ra,16(sp)
    4438:	df000315 	stw	fp,12(sp)
    443c:	df000304 	addi	fp,sp,12
    4440:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4444:	e13ffe04 	addi	r4,fp,-8
    4448:	00045040 	call	4504 <prvGetNextExpireTime>
    444c:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4450:	e17ffe17 	ldw	r5,-8(fp)
    4454:	e13ffd17 	ldw	r4,-12(fp)
    4458:	00044640 	call	4464 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    445c:	00046940 	call	4694 <prvProcessReceivedCommands>
	}
    4460:	003ff806 	br	4444 <prvTimerTask+0x14>

00004464 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4464:	defffa04 	addi	sp,sp,-24
    4468:	dfc00515 	stw	ra,20(sp)
    446c:	df000415 	stw	fp,16(sp)
    4470:	df000404 	addi	fp,sp,16
    4474:	e13ffe15 	stw	r4,-8(fp)
    4478:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    447c:	00028d00 	call	28d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4480:	e13ffd04 	addi	r4,fp,-12
    4484:	00045640 	call	4564 <prvSampleTimeNow>
    4488:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    448c:	e0bffd17 	ldw	r2,-12(fp)
    4490:	1004c03a 	cmpne	r2,r2,zero
    4494:	1000151e 	bne	r2,zero,44ec <prvProcessTimerOrBlockTask+0x88>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4498:	e0bfff17 	ldw	r2,-4(fp)
    449c:	1004c03a 	cmpne	r2,r2,zero
    44a0:	1000081e 	bne	r2,zero,44c4 <prvProcessTimerOrBlockTask+0x60>
    44a4:	e0fffe17 	ldw	r3,-8(fp)
    44a8:	e0bffc17 	ldw	r2,-16(fp)
    44ac:	10c00536 	bltu	r2,r3,44c4 <prvProcessTimerOrBlockTask+0x60>
			{
				( void ) xTaskResumeAll();
    44b0:	00028f80 	call	28f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    44b4:	e13ffe17 	ldw	r4,-8(fp)
    44b8:	e17ffc17 	ldw	r5,-16(fp)
    44bc:	00043840 	call	4384 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    44c0:	00000b06 	br	44f0 <prvProcessTimerOrBlockTask+0x8c>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    44c4:	d1203117 	ldw	r4,-32572(gp)
    44c8:	e0fffe17 	ldw	r3,-8(fp)
    44cc:	e0bffc17 	ldw	r2,-16(fp)
    44d0:	188bc83a 	sub	r5,r3,r2
    44d4:	00024440 	call	2444 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    44d8:	00028f80 	call	28f8 <xTaskResumeAll>
    44dc:	1004c03a 	cmpne	r2,r2,zero
    44e0:	1000031e 	bne	r2,zero,44f0 <prvProcessTimerOrBlockTask+0x8c>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    44e4:	003b683a 	trap	0
    44e8:	00000106 	br	44f0 <prvProcessTimerOrBlockTask+0x8c>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    44ec:	00028f80 	call	28f8 <xTaskResumeAll>
		}
	}
}
    44f0:	e037883a 	mov	sp,fp
    44f4:	dfc00117 	ldw	ra,4(sp)
    44f8:	df000017 	ldw	fp,0(sp)
    44fc:	dec00204 	addi	sp,sp,8
    4500:	f800283a 	ret

00004504 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4504:	defffd04 	addi	sp,sp,-12
    4508:	df000215 	stw	fp,8(sp)
    450c:	df000204 	addi	fp,sp,8
    4510:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4514:	d0a03317 	ldw	r2,-32564(gp)
    4518:	10800017 	ldw	r2,0(r2)
    451c:	1007003a 	cmpeq	r3,r2,zero
    4520:	e0bfff17 	ldw	r2,-4(fp)
    4524:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4528:	e0bfff17 	ldw	r2,-4(fp)
    452c:	10800017 	ldw	r2,0(r2)
    4530:	1004c03a 	cmpne	r2,r2,zero
    4534:	1000051e 	bne	r2,zero,454c <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4538:	d0a03317 	ldw	r2,-32564(gp)
    453c:	10800317 	ldw	r2,12(r2)
    4540:	10800017 	ldw	r2,0(r2)
    4544:	e0bffe15 	stw	r2,-8(fp)
    4548:	00000106 	br	4550 <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    454c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4550:	e0bffe17 	ldw	r2,-8(fp)
}
    4554:	e037883a 	mov	sp,fp
    4558:	df000017 	ldw	fp,0(sp)
    455c:	dec00104 	addi	sp,sp,4
    4560:	f800283a 	ret

00004564 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4564:	defffc04 	addi	sp,sp,-16
    4568:	dfc00315 	stw	ra,12(sp)
    456c:	df000215 	stw	fp,8(sp)
    4570:	df000204 	addi	fp,sp,8
    4574:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4578:	0002a480 	call	2a48 <xTaskGetTickCount>
    457c:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4580:	d0e03217 	ldw	r3,-32568(gp)
    4584:	e0bffe17 	ldw	r2,-8(fp)
    4588:	10c0052e 	bgeu	r2,r3,45a0 <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    458c:	00048200 	call	4820 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4590:	e0ffff17 	ldw	r3,-4(fp)
    4594:	00800044 	movi	r2,1
    4598:	18800015 	stw	r2,0(r3)
    459c:	00000206 	br	45a8 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    45a0:	e0bfff17 	ldw	r2,-4(fp)
    45a4:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    45a8:	e0bffe17 	ldw	r2,-8(fp)
    45ac:	d0a03215 	stw	r2,-32568(gp)

	return xTimeNow;
    45b0:	e0bffe17 	ldw	r2,-8(fp)
}
    45b4:	e037883a 	mov	sp,fp
    45b8:	dfc00117 	ldw	ra,4(sp)
    45bc:	df000017 	ldw	fp,0(sp)
    45c0:	dec00204 	addi	sp,sp,8
    45c4:	f800283a 	ret

000045c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    45c8:	defff904 	addi	sp,sp,-28
    45cc:	dfc00615 	stw	ra,24(sp)
    45d0:	df000515 	stw	fp,20(sp)
    45d4:	df000504 	addi	fp,sp,20
    45d8:	e13ffc15 	stw	r4,-16(fp)
    45dc:	e17ffd15 	stw	r5,-12(fp)
    45e0:	e1bffe15 	stw	r6,-8(fp)
    45e4:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    45e8:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    45ec:	e0fffc17 	ldw	r3,-16(fp)
    45f0:	e0bffd17 	ldw	r2,-12(fp)
    45f4:	18800115 	stw	r2,4(r3)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    45f8:	e0fffc17 	ldw	r3,-16(fp)
    45fc:	e0bffc17 	ldw	r2,-16(fp)
    4600:	18800415 	stw	r2,16(r3)

	if( xNextExpiryTime <= xTimeNow )
    4604:	e0fffd17 	ldw	r3,-12(fp)
    4608:	e0bffe17 	ldw	r2,-8(fp)
    460c:	10c00e36 	bltu	r2,r3,4648 <prvInsertTimerInActiveList+0x80>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4610:	e0fffe17 	ldw	r3,-8(fp)
    4614:	e0bfff17 	ldw	r2,-4(fp)
    4618:	1887c83a 	sub	r3,r3,r2
    461c:	e0bffc17 	ldw	r2,-16(fp)
    4620:	10800617 	ldw	r2,24(r2)
    4624:	18800336 	bltu	r3,r2,4634 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4628:	00800044 	movi	r2,1
    462c:	e0bffb15 	stw	r2,-20(fp)
    4630:	00001206 	br	467c <prvInsertTimerInActiveList+0xb4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4634:	d1203417 	ldw	r4,-32560(gp)
    4638:	e0bffc17 	ldw	r2,-16(fp)
    463c:	11400104 	addi	r5,r2,4
    4640:	0000e040 	call	e04 <vListInsert>
    4644:	00000d06 	br	467c <prvInsertTimerInActiveList+0xb4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4648:	e0fffe17 	ldw	r3,-8(fp)
    464c:	e0bfff17 	ldw	r2,-4(fp)
    4650:	1880062e 	bgeu	r3,r2,466c <prvInsertTimerInActiveList+0xa4>
    4654:	e0fffd17 	ldw	r3,-12(fp)
    4658:	e0bfff17 	ldw	r2,-4(fp)
    465c:	18800336 	bltu	r3,r2,466c <prvInsertTimerInActiveList+0xa4>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4660:	00800044 	movi	r2,1
    4664:	e0bffb15 	stw	r2,-20(fp)
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4668:	00000406 	br	467c <prvInsertTimerInActiveList+0xb4>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    466c:	d1203317 	ldw	r4,-32564(gp)
    4670:	e0bffc17 	ldw	r2,-16(fp)
    4674:	11400104 	addi	r5,r2,4
    4678:	0000e040 	call	e04 <vListInsert>
		}
	}

	return xProcessTimerNow;
    467c:	e0bffb17 	ldw	r2,-20(fp)
}
    4680:	e037883a 	mov	sp,fp
    4684:	dfc00117 	ldw	ra,4(sp)
    4688:	df000017 	ldw	fp,0(sp)
    468c:	dec00204 	addi	sp,sp,8
    4690:	f800283a 	ret

00004694 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4694:	defff504 	addi	sp,sp,-44
    4698:	dfc00a15 	stw	ra,40(sp)
    469c:	df000915 	stw	fp,36(sp)
    46a0:	df000904 	addi	fp,sp,36
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    46a4:	00005206 	br	47f0 <prvProcessReceivedCommands+0x15c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    46a8:	e0bffb17 	ldw	r2,-20(fp)
    46ac:	1004803a 	cmplt	r2,r2,zero
    46b0:	10004f1e 	bne	r2,zero,47f0 <prvProcessReceivedCommands+0x15c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    46b4:	e0bffd17 	ldw	r2,-12(fp)
    46b8:	e0bffa15 	stw	r2,-24(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    46bc:	e0bffa17 	ldw	r2,-24(fp)
    46c0:	10800517 	ldw	r2,20(r2)
    46c4:	1005003a 	cmpeq	r2,r2,zero
    46c8:	1000031e 	bne	r2,zero,46d8 <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    46cc:	e0bffa17 	ldw	r2,-24(fp)
    46d0:	11000104 	addi	r4,r2,4
    46d4:	0000ed80 	call	ed8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    46d8:	e13ffe04 	addi	r4,fp,-8
    46dc:	00045640 	call	4564 <prvSampleTimeNow>
    46e0:	e0bff815 	stw	r2,-32(fp)

			switch( xMessage.xMessageID )
    46e4:	e0bffb17 	ldw	r2,-20(fp)
    46e8:	e0bfff15 	stw	r2,-4(fp)
    46ec:	e0ffff17 	ldw	r3,-4(fp)
    46f0:	188002a8 	cmpgeui	r2,r3,10
    46f4:	10003e1e 	bne	r2,zero,47f0 <prvProcessReceivedCommands+0x15c>
    46f8:	e13fff17 	ldw	r4,-4(fp)
    46fc:	e13fff17 	ldw	r4,-4(fp)
    4700:	2105883a 	add	r2,r4,r4
    4704:	1087883a 	add	r3,r2,r2
    4708:	00800034 	movhi	r2,0
    470c:	1091c704 	addi	r2,r2,18204
    4710:	1885883a 	add	r2,r3,r2
    4714:	10800017 	ldw	r2,0(r2)
    4718:	1000683a 	jmp	r2
    471c:	00004744 	movi	zero,285
    4720:	00004744 	movi	zero,285
    4724:	00004744 	movi	zero,285
    4728:	000047f0 	cmpltui	zero,zero,287
    472c:	000047b8 	rdprs	zero,zero,286
    4730:	000047e8 	cmpgeui	zero,zero,287
    4734:	00004744 	movi	zero,285
    4738:	00004744 	movi	zero,285
    473c:	000047f0 	cmpltui	zero,zero,287
    4740:	000047b8 	rdprs	zero,zero,286
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4744:	e0fffc17 	ldw	r3,-16(fp)
    4748:	e0bffa17 	ldw	r2,-24(fp)
    474c:	10800617 	ldw	r2,24(r2)
    4750:	188b883a 	add	r5,r3,r2
    4754:	e1fffc17 	ldw	r7,-16(fp)
    4758:	e13ffa17 	ldw	r4,-24(fp)
    475c:	e1bff817 	ldw	r6,-32(fp)
    4760:	00045c80 	call	45c8 <prvInsertTimerInActiveList>
    4764:	10800058 	cmpnei	r2,r2,1
    4768:	1000211e 	bne	r2,zero,47f0 <prvProcessReceivedCommands+0x15c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    476c:	e0bffa17 	ldw	r2,-24(fp)
    4770:	10800917 	ldw	r2,36(r2)
    4774:	e13ffa17 	ldw	r4,-24(fp)
    4778:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    477c:	e0bffa17 	ldw	r2,-24(fp)
    4780:	10800717 	ldw	r2,28(r2)
    4784:	10800058 	cmpnei	r2,r2,1
    4788:	1000191e 	bne	r2,zero,47f0 <prvProcessReceivedCommands+0x15c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    478c:	e0fffc17 	ldw	r3,-16(fp)
    4790:	e0bffa17 	ldw	r2,-24(fp)
    4794:	10800617 	ldw	r2,24(r2)
    4798:	188d883a 	add	r6,r3,r2
    479c:	d8000015 	stw	zero,0(sp)
    47a0:	e13ffa17 	ldw	r4,-24(fp)
    47a4:	000b883a 	mov	r5,zero
    47a8:	000f883a 	mov	r7,zero
    47ac:	000428c0 	call	428c <xTimerGenericCommand>
    47b0:	e0bff915 	stw	r2,-28(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    47b4:	00000e06 	br	47f0 <prvProcessReceivedCommands+0x15c>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    47b8:	e0fffc17 	ldw	r3,-16(fp)
    47bc:	e0bffa17 	ldw	r2,-24(fp)
    47c0:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    47c4:	e0bffa17 	ldw	r2,-24(fp)
    47c8:	10c00617 	ldw	r3,24(r2)
    47cc:	e0bff817 	ldw	r2,-32(fp)
    47d0:	188b883a 	add	r5,r3,r2
    47d4:	e13ffa17 	ldw	r4,-24(fp)
    47d8:	e1bff817 	ldw	r6,-32(fp)
    47dc:	e1fff817 	ldw	r7,-32(fp)
    47e0:	00045c80 	call	45c8 <prvInsertTimerInActiveList>
					break;
    47e4:	00000206 	br	47f0 <prvProcessReceivedCommands+0x15c>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    47e8:	e13ffa17 	ldw	r4,-24(fp)
    47ec:	0000a300 	call	a30 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    47f0:	d1203117 	ldw	r4,-32572(gp)
    47f4:	e17ffb04 	addi	r5,fp,-20
    47f8:	000d883a 	mov	r6,zero
    47fc:	000f883a 	mov	r7,zero
    4800:	0001b600 	call	1b60 <xQueueGenericReceive>
    4804:	1004c03a 	cmpne	r2,r2,zero
    4808:	103fa71e 	bne	r2,zero,46a8 <prvProcessReceivedCommands+0x14>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    480c:	e037883a 	mov	sp,fp
    4810:	dfc00117 	ldw	ra,4(sp)
    4814:	df000017 	ldw	fp,0(sp)
    4818:	dec00204 	addi	sp,sp,8
    481c:	f800283a 	ret

00004820 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4820:	defff804 	addi	sp,sp,-32
    4824:	dfc00715 	stw	ra,28(sp)
    4828:	df000615 	stw	fp,24(sp)
    482c:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4830:	00002d06 	br	48e8 <prvSwitchTimerLists+0xc8>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4834:	d0a03317 	ldw	r2,-32564(gp)
    4838:	10800317 	ldw	r2,12(r2)
    483c:	10800017 	ldw	r2,0(r2)
    4840:	e0bfff15 	stw	r2,-4(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4844:	d0a03317 	ldw	r2,-32564(gp)
    4848:	10800317 	ldw	r2,12(r2)
    484c:	10800317 	ldw	r2,12(r2)
    4850:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4854:	e0bffc17 	ldw	r2,-16(fp)
    4858:	11000104 	addi	r4,r2,4
    485c:	0000ed80 	call	ed8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4860:	e0bffc17 	ldw	r2,-16(fp)
    4864:	10800917 	ldw	r2,36(r2)
    4868:	e13ffc17 	ldw	r4,-16(fp)
    486c:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4870:	e0bffc17 	ldw	r2,-16(fp)
    4874:	10800717 	ldw	r2,28(r2)
    4878:	10800058 	cmpnei	r2,r2,1
    487c:	10001a1e 	bne	r2,zero,48e8 <prvSwitchTimerLists+0xc8>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4880:	e0bffc17 	ldw	r2,-16(fp)
    4884:	10c00617 	ldw	r3,24(r2)
    4888:	e0bfff17 	ldw	r2,-4(fp)
    488c:	1885883a 	add	r2,r3,r2
    4890:	e0bffe15 	stw	r2,-8(fp)
			if( xReloadTime > xNextExpireTime )
    4894:	e0fffe17 	ldw	r3,-8(fp)
    4898:	e0bfff17 	ldw	r2,-4(fp)
    489c:	10c00b2e 	bgeu	r2,r3,48cc <prvSwitchTimerLists+0xac>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    48a0:	e0fffc17 	ldw	r3,-16(fp)
    48a4:	e0bffe17 	ldw	r2,-8(fp)
    48a8:	18800115 	stw	r2,4(r3)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    48ac:	e0fffc17 	ldw	r3,-16(fp)
    48b0:	e0bffc17 	ldw	r2,-16(fp)
    48b4:	18800415 	stw	r2,16(r3)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    48b8:	d1203317 	ldw	r4,-32564(gp)
    48bc:	e0bffc17 	ldw	r2,-16(fp)
    48c0:	11400104 	addi	r5,r2,4
    48c4:	0000e040 	call	e04 <vListInsert>
    48c8:	00000706 	br	48e8 <prvSwitchTimerLists+0xc8>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    48cc:	d8000015 	stw	zero,0(sp)
    48d0:	e13ffc17 	ldw	r4,-16(fp)
    48d4:	000b883a 	mov	r5,zero
    48d8:	e1bfff17 	ldw	r6,-4(fp)
    48dc:	000f883a 	mov	r7,zero
    48e0:	000428c0 	call	428c <xTimerGenericCommand>
    48e4:	e0bffb15 	stw	r2,-20(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    48e8:	d0a03317 	ldw	r2,-32564(gp)
    48ec:	10800017 	ldw	r2,0(r2)
    48f0:	1004c03a 	cmpne	r2,r2,zero
    48f4:	103fcf1e 	bne	r2,zero,4834 <prvSwitchTimerLists+0x14>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    48f8:	d0a03317 	ldw	r2,-32564(gp)
    48fc:	e0bffd15 	stw	r2,-12(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4900:	d0a03417 	ldw	r2,-32560(gp)
    4904:	d0a03315 	stw	r2,-32564(gp)
	pxOverflowTimerList = pxTemp;
    4908:	e0bffd17 	ldw	r2,-12(fp)
    490c:	d0a03415 	stw	r2,-32560(gp)
}
    4910:	e037883a 	mov	sp,fp
    4914:	dfc00117 	ldw	ra,4(sp)
    4918:	df000017 	ldw	fp,0(sp)
    491c:	dec00204 	addi	sp,sp,8
    4920:	f800283a 	ret

00004924 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    4924:	defffe04 	addi	sp,sp,-8
    4928:	dfc00115 	stw	ra,4(sp)
    492c:	df000015 	stw	fp,0(sp)
    4930:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    4934:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    4938:	d0a03117 	ldw	r2,-32572(gp)
    493c:	1004c03a 	cmpne	r2,r2,zero
    4940:	1000111e 	bne	r2,zero,4988 <prvCheckForValidListAndQueue+0x64>
		{
			vListInitialise( &xActiveTimerList1 );
    4944:	01020234 	movhi	r4,2056
    4948:	213de404 	addi	r4,r4,-2160
    494c:	0000ce40 	call	ce4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    4950:	01020234 	movhi	r4,2056
    4954:	213de904 	addi	r4,r4,-2140
    4958:	0000ce40 	call	ce4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    495c:	00820234 	movhi	r2,2056
    4960:	10bde404 	addi	r2,r2,-2160
    4964:	d0a03315 	stw	r2,-32564(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    4968:	00820234 	movhi	r2,2056
    496c:	10bde904 	addi	r2,r2,-2140
    4970:	d0a03415 	stw	r2,-32560(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    4974:	01000284 	movi	r4,10
    4978:	01400304 	movi	r5,12
    497c:	000d883a 	mov	r6,zero
    4980:	00014b80 	call	14b8 <xQueueGenericCreate>
    4984:	d0a03115 	stw	r2,-32572(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    4988:	0003a480 	call	3a48 <vTaskExitCritical>
}
    498c:	e037883a 	mov	sp,fp
    4990:	dfc00117 	ldw	ra,4(sp)
    4994:	df000017 	ldw	fp,0(sp)
    4998:	dec00204 	addi	sp,sp,8
    499c:	f800283a 	ret

000049a0 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    49a0:	defffb04 	addi	sp,sp,-20
    49a4:	dfc00415 	stw	ra,16(sp)
    49a8:	df000315 	stw	fp,12(sp)
    49ac:	df000304 	addi	fp,sp,12
    49b0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    49b4:	e0bfff17 	ldw	r2,-4(fp)
    49b8:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    49bc:	00039f40 	call	39f4 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    49c0:	e0bffd17 	ldw	r2,-12(fp)
    49c4:	10800517 	ldw	r2,20(r2)
    49c8:	1004c03a 	cmpne	r2,r2,zero
    49cc:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    49d0:	0003a480 	call	3a48 <vTaskExitCritical>

	return xTimerIsInActiveList;
    49d4:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    49d8:	e037883a 	mov	sp,fp
    49dc:	dfc00117 	ldw	ra,4(sp)
    49e0:	df000017 	ldw	fp,0(sp)
    49e4:	dec00204 	addi	sp,sp,8
    49e8:	f800283a 	ret

000049ec <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    49ec:	defffd04 	addi	sp,sp,-12
    49f0:	df000215 	stw	fp,8(sp)
    49f4:	df000204 	addi	fp,sp,8
    49f8:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    49fc:	e0bfff17 	ldw	r2,-4(fp)
    4a00:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    4a04:	e0bffe17 	ldw	r2,-8(fp)
    4a08:	10800817 	ldw	r2,32(r2)
}
    4a0c:	e037883a 	mov	sp,fp
    4a10:	df000017 	ldw	fp,0(sp)
    4a14:	dec00104 	addi	sp,sp,4
    4a18:	f800283a 	ret

00004a1c <freq_relay>:
    double freq;
    double roc;
} freqData;

// ISR
void freq_relay() {
    4a1c:	defff204 	addi	sp,sp,-56
    4a20:	dfc00d15 	stw	ra,52(sp)
    4a24:	df000c15 	stw	fp,48(sp)
    4a28:	dc400b15 	stw	r17,44(sp)
    4a2c:	dc000a15 	stw	r16,40(sp)
    4a30:	df000a04 	addi	fp,sp,40
	unsigned int new_count = IORD(FREQUENCY_ANALYSER_BASE, 0);	// number of ADC samples
    4a34:	00800134 	movhi	r2,4
    4a38:	108c4004 	addi	r2,r2,12544
    4a3c:	10800037 	ldwio	r2,0(r2)
    4a40:	e0bffb15 	stw	r2,-20(fp)
	double new_freq = 16000/(double)new_count;
    4a44:	e13ffb17 	ldw	r4,-20(fp)
    4a48:	00059f80 	call	59f8 <__floatunsidf>
    4a4c:	100f883a 	mov	r7,r2
    4a50:	1811883a 	mov	r8,r3
    4a54:	0009883a 	mov	r4,zero
    4a58:	015033f4 	movhi	r5,16591
    4a5c:	29500004 	addi	r5,r5,16384
    4a60:	380d883a 	mov	r6,r7
    4a64:	400f883a 	mov	r7,r8
    4a68:	00056200 	call	5620 <__divdf3>
    4a6c:	1009883a 	mov	r4,r2
    4a70:	180b883a 	mov	r5,r3
    4a74:	e13ff915 	stw	r4,-28(fp)
    4a78:	e17ffa15 	stw	r5,-24(fp)
	int avg_count = (new_count + old_count) / 2;	// avg number of samples between two readings
    4a7c:	d0a03517 	ldw	r2,-32556(gp)
    4a80:	1007883a 	mov	r3,r2
    4a84:	e0bffb17 	ldw	r2,-20(fp)
    4a88:	1885883a 	add	r2,r3,r2
    4a8c:	1004d07a 	srli	r2,r2,1
    4a90:	e0bff815 	stw	r2,-32(fp)
	double roc = fabs(((new_freq - old_freq) * 16000)/ avg_count); // must always be positive
    4a94:	d0a00417 	ldw	r2,-32752(gp)
    4a98:	01020034 	movhi	r4,2048
    4a9c:	21093b04 	addi	r4,r4,9452
    4aa0:	20c00017 	ldw	r3,0(r4)
    4aa4:	e13ff917 	ldw	r4,-28(fp)
    4aa8:	e17ffa17 	ldw	r5,-24(fp)
    4aac:	100d883a 	mov	r6,r2
    4ab0:	180f883a 	mov	r7,r3
    4ab4:	00051680 	call	5168 <__subdf3>
    4ab8:	1009883a 	mov	r4,r2
    4abc:	180b883a 	mov	r5,r3
    4ac0:	2005883a 	mov	r2,r4
    4ac4:	2807883a 	mov	r3,r5
    4ac8:	1009883a 	mov	r4,r2
    4acc:	180b883a 	mov	r5,r3
    4ad0:	000d883a 	mov	r6,zero
    4ad4:	01d033f4 	movhi	r7,16591
    4ad8:	39d00004 	addi	r7,r7,16384
    4adc:	000525c0 	call	525c <__muldf3>
    4ae0:	1009883a 	mov	r4,r2
    4ae4:	180b883a 	mov	r5,r3
    4ae8:	2021883a 	mov	r16,r4
    4aec:	2823883a 	mov	r17,r5
    4af0:	e13ff817 	ldw	r4,-32(fp)
    4af4:	00059000 	call	5900 <__floatsidf>
    4af8:	100f883a 	mov	r7,r2
    4afc:	1811883a 	mov	r8,r3
    4b00:	8009883a 	mov	r4,r16
    4b04:	880b883a 	mov	r5,r17
    4b08:	380d883a 	mov	r6,r7
    4b0c:	400f883a 	mov	r7,r8
    4b10:	00056200 	call	5620 <__divdf3>
    4b14:	1009883a 	mov	r4,r2
    4b18:	180b883a 	mov	r5,r3
    4b1c:	2005883a 	mov	r2,r4
    4b20:	2807883a 	mov	r3,r5
    4b24:	e0bff615 	stw	r2,-40(fp)
    4b28:	01200034 	movhi	r4,32768
    4b2c:	213fffc4 	addi	r4,r4,-1
    4b30:	1904703a 	and	r2,r3,r4
    4b34:	e0bff715 	stw	r2,-36(fp)

	// need two points for roc value, if -1 that means its the first element
	if (old_freq == -1)
    4b38:	d0a00417 	ldw	r2,-32752(gp)
    4b3c:	01020034 	movhi	r4,2048
    4b40:	21093b04 	addi	r4,r4,9452
    4b44:	20c00017 	ldw	r3,0(r4)
    4b48:	1009883a 	mov	r4,r2
    4b4c:	180b883a 	mov	r5,r3
    4b50:	000d883a 	mov	r6,zero
    4b54:	01effc34 	movhi	r7,49136
    4b58:	00058780 	call	5878 <__eqdf2>
    4b5c:	1005003a 	cmpeq	r2,r2,zero
    4b60:	1000011e 	bne	r2,zero,4b68 <freq_relay+0x14c>
    4b64:	00000206 	br	4b70 <freq_relay+0x154>
    {
		roc = 0;
    4b68:	e03ff615 	stw	zero,-40(fp)
    4b6c:	e03ff715 	stw	zero,-36(fp)
    }

	if (new_freq == old_freq) { // don't send to queue if its useless data
    4b70:	d0a00417 	ldw	r2,-32752(gp)
    4b74:	01020034 	movhi	r4,2048
    4b78:	21093b04 	addi	r4,r4,9452
    4b7c:	20c00017 	ldw	r3,0(r4)
    4b80:	e13ff917 	ldw	r4,-28(fp)
    4b84:	e17ffa17 	ldw	r5,-24(fp)
    4b88:	100d883a 	mov	r6,r2
    4b8c:	180f883a 	mov	r7,r3
    4b90:	00058780 	call	5878 <__eqdf2>
    4b94:	1005003a 	cmpeq	r2,r2,zero
    4b98:	1000281e 	bne	r2,zero,4c3c <freq_relay+0x220>
		return;
	}
	freqData freqMessageToSend = { new_freq, roc };
    4b9c:	e0bff917 	ldw	r2,-28(fp)
    4ba0:	e0bffc15 	stw	r2,-16(fp)
    4ba4:	e0bffa17 	ldw	r2,-24(fp)
    4ba8:	e0bffd15 	stw	r2,-12(fp)
    4bac:	e0bff617 	ldw	r2,-40(fp)
    4bb0:	e0bffe15 	stw	r2,-8(fp)
    4bb4:	e0bff717 	ldw	r2,-36(fp)
    4bb8:	e0bfff15 	stw	r2,-4(fp)
	if (xQueueSendFromISR(HW_dataQ, &freqMessageToSend, NULL) == pdPASS) {
    4bbc:	d1203717 	ldw	r4,-32548(gp)
    4bc0:	e17ffc04 	addi	r5,fp,-16
    4bc4:	000d883a 	mov	r6,zero
    4bc8:	000f883a 	mov	r7,zero
    4bcc:	00019a00 	call	19a0 <xQueueGenericSendFromISR>
    4bd0:	10800058 	cmpnei	r2,r2,1
    4bd4:	10000e1e 	bne	r2,zero,4c10 <freq_relay+0x1f4>
		printf("Queue send successful\n");
    4bd8:	01020034 	movhi	r4,2048
    4bdc:	21001604 	addi	r4,r4,88
    4be0:	000647c0 	call	647c <puts>
		printf("Frequency sent: %f\n", new_freq);
    4be4:	01020034 	movhi	r4,2048
    4be8:	21001c04 	addi	r4,r4,112
    4bec:	e17ff917 	ldw	r5,-28(fp)
    4bf0:	e1bffa17 	ldw	r6,-24(fp)
    4bf4:	00063640 	call	6364 <printf>
		printf("ROC sent: %f\n", roc);
    4bf8:	01020034 	movhi	r4,2048
    4bfc:	21002104 	addi	r4,r4,132
    4c00:	e17ff617 	ldw	r5,-40(fp)
    4c04:	e1bff717 	ldw	r6,-36(fp)
    4c08:	00063640 	call	6364 <printf>
    4c0c:	00000306 	br	4c1c <freq_relay+0x200>
	}
	else {
		printf("UNSUCCESSFUL\n");
    4c10:	01020034 	movhi	r4,2048
    4c14:	21002504 	addi	r4,r4,148
    4c18:	000647c0 	call	647c <puts>
	}
	old_freq = new_freq;
    4c1c:	e0bff917 	ldw	r2,-28(fp)
    4c20:	d0a00415 	stw	r2,-32752(gp)
    4c24:	00c20034 	movhi	r3,2048
    4c28:	18c93b04 	addi	r3,r3,9452
    4c2c:	e0bffa17 	ldw	r2,-24(fp)
    4c30:	18800015 	stw	r2,0(r3)
	old_count = new_count;
    4c34:	e0bffb17 	ldw	r2,-20(fp)
    4c38:	d0a03515 	stw	r2,-32556(gp)
}
    4c3c:	e037883a 	mov	sp,fp
    4c40:	dfc00317 	ldw	ra,12(sp)
    4c44:	df000217 	ldw	fp,8(sp)
    4c48:	dc400117 	ldw	r17,4(sp)
    4c4c:	dc000017 	ldw	r16,0(sp)
    4c50:	dec00404 	addi	sp,sp,16
    4c54:	f800283a 	ret

00004c58 <VGA_Task>:

// VGA_Task
void VGA_Task(void *pvParameters ){
    4c58:	defffe04 	addi	sp,sp,-8
    4c5c:	df000115 	stw	fp,4(sp)
    4c60:	df000104 	addi	fp,sp,4
    4c64:	e13fff15 	stw	r4,-4(fp)
//	}
//	alt_up_char_buffer_clear(char_buf);
//	while(1){
//		// draw stuff
//	}
}
    4c68:	e037883a 	mov	sp,fp
    4c6c:	df000017 	ldw	fp,0(sp)
    4c70:	dec00104 	addi	sp,sp,4
    4c74:	f800283a 	ret

00004c78 <initOSDataStructs>:


int initOSDataStructs(void)
{
    4c78:	defffe04 	addi	sp,sp,-8
    4c7c:	dfc00115 	stw	ra,4(sp)
    4c80:	df000015 	stw	fp,0(sp)
    4c84:	d839883a 	mov	fp,sp
	HW_dataQ = xQueueCreate(HW_DATA_QUEUE_SIZE, sizeof(struct freqData*));
    4c88:	01001904 	movi	r4,100
    4c8c:	01400104 	movi	r5,4
    4c90:	000d883a 	mov	r6,zero
    4c94:	00014b80 	call	14b8 <xQueueGenericCreate>
    4c98:	d0a03715 	stw	r2,-32548(gp)
	freq_buffer_sem = xSemaphoreCreateMutex();
    4c9c:	01000044 	movi	r4,1
    4ca0:	00015940 	call	1594 <xQueueCreateMutex>
    4ca4:	d0a03615 	stw	r2,-32552(gp)
	return 0;
    4ca8:	0005883a 	mov	r2,zero
}
    4cac:	e037883a 	mov	sp,fp
    4cb0:	dfc00117 	ldw	ra,4(sp)
    4cb4:	df000017 	ldw	fp,0(sp)
    4cb8:	dec00204 	addi	sp,sp,8
    4cbc:	f800283a 	ret

00004cc0 <main>:

int main(int argc, char* argv[], char* envp[])
{
    4cc0:	defffb04 	addi	sp,sp,-20
    4cc4:	dfc00415 	stw	ra,16(sp)
    4cc8:	df000315 	stw	fp,12(sp)
    4ccc:	df000304 	addi	fp,sp,12
    4cd0:	e13ffd15 	stw	r4,-12(fp)
    4cd4:	e17ffe15 	stw	r5,-8(fp)
    4cd8:	e1bfff15 	stw	r6,-4(fp)
	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, freq_relay);
    4cdc:	010001c4 	movi	r4,7
    4ce0:	000b883a 	mov	r5,zero
    4ce4:	01800034 	movhi	r6,0
    4ce8:	31928704 	addi	r6,r6,18972
    4cec:	00011f40 	call	11f4 <alt_irq_register>
	initOSDataStructs();
    4cf0:	0004c780 	call	4c78 <initOSDataStructs>
	initCreateTasks();
    4cf4:	0004d000 	call	4d00 <initCreateTasks>
	vTaskStartScheduler();
    4cf8:	00027f00 	call	27f0 <vTaskStartScheduler>
	for (;;);
    4cfc:	003fff06 	br	4cfc <main+0x3c>

00004d00 <initCreateTasks>:

	return 0;
}

int initCreateTasks(void) {
    4d00:	defffa04 	addi	sp,sp,-24
    4d04:	dfc00515 	stw	ra,20(sp)
    4d08:	df000415 	stw	fp,16(sp)
    4d0c:	df000404 	addi	fp,sp,16
	// 4th arg is to pass to pvParameters
	xTaskCreate(VGA_Task, "VGA_Task", configMINIMAL_STACK_SIZE, NULL, VGA_TASK_PRIORITY, NULL);
    4d10:	00800104 	movi	r2,4
    4d14:	d8800015 	stw	r2,0(sp)
    4d18:	d8000115 	stw	zero,4(sp)
    4d1c:	d8000215 	stw	zero,8(sp)
    4d20:	d8000315 	stw	zero,12(sp)
    4d24:	01000034 	movhi	r4,0
    4d28:	21131604 	addi	r4,r4,19544
    4d2c:	01420034 	movhi	r5,2048
    4d30:	29402904 	addi	r5,r5,164
    4d34:	01840004 	movi	r6,4096
    4d38:	000f883a 	mov	r7,zero
    4d3c:	00024d80 	call	24d8 <xTaskGenericCreate>
	return 0;
    4d40:	0005883a 	mov	r2,zero
}
    4d44:	e037883a 	mov	sp,fp
    4d48:	dfc00117 	ldw	ra,4(sp)
    4d4c:	df000017 	ldw	fp,0(sp)
    4d50:	dec00204 	addi	sp,sp,8
    4d54:	f800283a 	ret

00004d58 <_fpadd_parts>:
    4d58:	defff804 	addi	sp,sp,-32
    4d5c:	dcc00315 	stw	r19,12(sp)
    4d60:	2027883a 	mov	r19,r4
    4d64:	21000017 	ldw	r4,0(r4)
    4d68:	00c00044 	movi	r3,1
    4d6c:	dd400515 	stw	r21,20(sp)
    4d70:	dd000415 	stw	r20,16(sp)
    4d74:	ddc00715 	stw	r23,28(sp)
    4d78:	dd800615 	stw	r22,24(sp)
    4d7c:	dc800215 	stw	r18,8(sp)
    4d80:	dc400115 	stw	r17,4(sp)
    4d84:	dc000015 	stw	r16,0(sp)
    4d88:	282b883a 	mov	r21,r5
    4d8c:	3029883a 	mov	r20,r6
    4d90:	1900632e 	bgeu	r3,r4,4f20 <_fpadd_parts+0x1c8>
    4d94:	28800017 	ldw	r2,0(r5)
    4d98:	1880812e 	bgeu	r3,r2,4fa0 <_fpadd_parts+0x248>
    4d9c:	00c00104 	movi	r3,4
    4da0:	20c0dc26 	beq	r4,r3,5114 <_fpadd_parts+0x3bc>
    4da4:	10c07e26 	beq	r2,r3,4fa0 <_fpadd_parts+0x248>
    4da8:	00c00084 	movi	r3,2
    4dac:	10c06726 	beq	r2,r3,4f4c <_fpadd_parts+0x1f4>
    4db0:	20c07b26 	beq	r4,r3,4fa0 <_fpadd_parts+0x248>
    4db4:	9dc00217 	ldw	r23,8(r19)
    4db8:	28c00217 	ldw	r3,8(r5)
    4dbc:	9c400317 	ldw	r17,12(r19)
    4dc0:	2bc00317 	ldw	r15,12(r5)
    4dc4:	b8cdc83a 	sub	r6,r23,r3
    4dc8:	9c800417 	ldw	r18,16(r19)
    4dcc:	2c000417 	ldw	r16,16(r5)
    4dd0:	3009883a 	mov	r4,r6
    4dd4:	30009716 	blt	r6,zero,5034 <_fpadd_parts+0x2dc>
    4dd8:	00800fc4 	movi	r2,63
    4ddc:	11806b16 	blt	r2,r6,4f8c <_fpadd_parts+0x234>
    4de0:	0100a40e 	bge	zero,r4,5074 <_fpadd_parts+0x31c>
    4de4:	35bff804 	addi	r22,r6,-32
    4de8:	b000bc16 	blt	r22,zero,50dc <_fpadd_parts+0x384>
    4dec:	8596d83a 	srl	r11,r16,r22
    4df0:	0019883a 	mov	r12,zero
    4df4:	0013883a 	mov	r9,zero
    4df8:	01000044 	movi	r4,1
    4dfc:	0015883a 	mov	r10,zero
    4e00:	b000be16 	blt	r22,zero,50fc <_fpadd_parts+0x3a4>
    4e04:	2590983a 	sll	r8,r4,r22
    4e08:	000f883a 	mov	r7,zero
    4e0c:	00bfffc4 	movi	r2,-1
    4e10:	3889883a 	add	r4,r7,r2
    4e14:	408b883a 	add	r5,r8,r2
    4e18:	21cd803a 	cmpltu	r6,r4,r7
    4e1c:	314b883a 	add	r5,r6,r5
    4e20:	7904703a 	and	r2,r15,r4
    4e24:	8146703a 	and	r3,r16,r5
    4e28:	10c4b03a 	or	r2,r2,r3
    4e2c:	10000226 	beq	r2,zero,4e38 <_fpadd_parts+0xe0>
    4e30:	02400044 	movi	r9,1
    4e34:	0015883a 	mov	r10,zero
    4e38:	5a5eb03a 	or	r15,r11,r9
    4e3c:	62a0b03a 	or	r16,r12,r10
    4e40:	99400117 	ldw	r5,4(r19)
    4e44:	a8800117 	ldw	r2,4(r21)
    4e48:	28806e26 	beq	r5,r2,5004 <_fpadd_parts+0x2ac>
    4e4c:	28006626 	beq	r5,zero,4fe8 <_fpadd_parts+0x290>
    4e50:	7c45c83a 	sub	r2,r15,r17
    4e54:	7889803a 	cmpltu	r4,r15,r2
    4e58:	8487c83a 	sub	r3,r16,r18
    4e5c:	1909c83a 	sub	r4,r3,r4
    4e60:	100d883a 	mov	r6,r2
    4e64:	200f883a 	mov	r7,r4
    4e68:	38007716 	blt	r7,zero,5048 <_fpadd_parts+0x2f0>
    4e6c:	a5c00215 	stw	r23,8(r20)
    4e70:	a1c00415 	stw	r7,16(r20)
    4e74:	a0000115 	stw	zero,4(r20)
    4e78:	a1800315 	stw	r6,12(r20)
    4e7c:	a2000317 	ldw	r8,12(r20)
    4e80:	a2400417 	ldw	r9,16(r20)
    4e84:	00bfffc4 	movi	r2,-1
    4e88:	408b883a 	add	r5,r8,r2
    4e8c:	2a09803a 	cmpltu	r4,r5,r8
    4e90:	488d883a 	add	r6,r9,r2
    4e94:	01c40034 	movhi	r7,4096
    4e98:	39ffffc4 	addi	r7,r7,-1
    4e9c:	218d883a 	add	r6,r4,r6
    4ea0:	39801736 	bltu	r7,r6,4f00 <_fpadd_parts+0x1a8>
    4ea4:	31c06526 	beq	r6,r7,503c <_fpadd_parts+0x2e4>
    4ea8:	a3000217 	ldw	r12,8(r20)
    4eac:	4209883a 	add	r4,r8,r8
    4eb0:	00bfffc4 	movi	r2,-1
    4eb4:	220f803a 	cmpltu	r7,r4,r8
    4eb8:	4a4b883a 	add	r5,r9,r9
    4ebc:	394f883a 	add	r7,r7,r5
    4ec0:	2095883a 	add	r10,r4,r2
    4ec4:	3897883a 	add	r11,r7,r2
    4ec8:	510d803a 	cmpltu	r6,r10,r4
    4ecc:	6099883a 	add	r12,r12,r2
    4ed0:	32d7883a 	add	r11,r6,r11
    4ed4:	00840034 	movhi	r2,4096
    4ed8:	10bfffc4 	addi	r2,r2,-1
    4edc:	2011883a 	mov	r8,r4
    4ee0:	3813883a 	mov	r9,r7
    4ee4:	a1000315 	stw	r4,12(r20)
    4ee8:	a1c00415 	stw	r7,16(r20)
    4eec:	a3000215 	stw	r12,8(r20)
    4ef0:	12c00336 	bltu	r2,r11,4f00 <_fpadd_parts+0x1a8>
    4ef4:	58bfed1e 	bne	r11,r2,4eac <_fpadd_parts+0x154>
    4ef8:	00bfff84 	movi	r2,-2
    4efc:	12bfeb2e 	bgeu	r2,r10,4eac <_fpadd_parts+0x154>
    4f00:	a2800417 	ldw	r10,16(r20)
    4f04:	008000c4 	movi	r2,3
    4f08:	00c80034 	movhi	r3,8192
    4f0c:	18ffffc4 	addi	r3,r3,-1
    4f10:	a2400317 	ldw	r9,12(r20)
    4f14:	a0800015 	stw	r2,0(r20)
    4f18:	1a802336 	bltu	r3,r10,4fa8 <_fpadd_parts+0x250>
    4f1c:	a027883a 	mov	r19,r20
    4f20:	9805883a 	mov	r2,r19
    4f24:	ddc00717 	ldw	r23,28(sp)
    4f28:	dd800617 	ldw	r22,24(sp)
    4f2c:	dd400517 	ldw	r21,20(sp)
    4f30:	dd000417 	ldw	r20,16(sp)
    4f34:	dcc00317 	ldw	r19,12(sp)
    4f38:	dc800217 	ldw	r18,8(sp)
    4f3c:	dc400117 	ldw	r17,4(sp)
    4f40:	dc000017 	ldw	r16,0(sp)
    4f44:	dec00804 	addi	sp,sp,32
    4f48:	f800283a 	ret
    4f4c:	20fff41e 	bne	r4,r3,4f20 <_fpadd_parts+0x1c8>
    4f50:	31000015 	stw	r4,0(r6)
    4f54:	98800117 	ldw	r2,4(r19)
    4f58:	30800115 	stw	r2,4(r6)
    4f5c:	98c00217 	ldw	r3,8(r19)
    4f60:	30c00215 	stw	r3,8(r6)
    4f64:	98800317 	ldw	r2,12(r19)
    4f68:	30800315 	stw	r2,12(r6)
    4f6c:	98c00417 	ldw	r3,16(r19)
    4f70:	30c00415 	stw	r3,16(r6)
    4f74:	98800117 	ldw	r2,4(r19)
    4f78:	28c00117 	ldw	r3,4(r5)
    4f7c:	3027883a 	mov	r19,r6
    4f80:	10c4703a 	and	r2,r2,r3
    4f84:	30800115 	stw	r2,4(r6)
    4f88:	003fe506 	br	4f20 <_fpadd_parts+0x1c8>
    4f8c:	1dc02616 	blt	r3,r23,5028 <_fpadd_parts+0x2d0>
    4f90:	0023883a 	mov	r17,zero
    4f94:	182f883a 	mov	r23,r3
    4f98:	0025883a 	mov	r18,zero
    4f9c:	003fa806 	br	4e40 <_fpadd_parts+0xe8>
    4fa0:	a827883a 	mov	r19,r21
    4fa4:	003fde06 	br	4f20 <_fpadd_parts+0x1c8>
    4fa8:	01800044 	movi	r6,1
    4fac:	500497fa 	slli	r2,r10,31
    4fb0:	4808d07a 	srli	r4,r9,1
    4fb4:	518ad83a 	srl	r5,r10,r6
    4fb8:	a2000217 	ldw	r8,8(r20)
    4fbc:	1108b03a 	or	r4,r2,r4
    4fc0:	0007883a 	mov	r3,zero
    4fc4:	4984703a 	and	r2,r9,r6
    4fc8:	208cb03a 	or	r6,r4,r2
    4fcc:	28ceb03a 	or	r7,r5,r3
    4fd0:	42000044 	addi	r8,r8,1
    4fd4:	a027883a 	mov	r19,r20
    4fd8:	a1c00415 	stw	r7,16(r20)
    4fdc:	a2000215 	stw	r8,8(r20)
    4fe0:	a1800315 	stw	r6,12(r20)
    4fe4:	003fce06 	br	4f20 <_fpadd_parts+0x1c8>
    4fe8:	8bc5c83a 	sub	r2,r17,r15
    4fec:	8889803a 	cmpltu	r4,r17,r2
    4ff0:	9407c83a 	sub	r3,r18,r16
    4ff4:	1909c83a 	sub	r4,r3,r4
    4ff8:	100d883a 	mov	r6,r2
    4ffc:	200f883a 	mov	r7,r4
    5000:	003f9906 	br	4e68 <_fpadd_parts+0x110>
    5004:	7c45883a 	add	r2,r15,r17
    5008:	13c9803a 	cmpltu	r4,r2,r15
    500c:	8487883a 	add	r3,r16,r18
    5010:	20c9883a 	add	r4,r4,r3
    5014:	a1400115 	stw	r5,4(r20)
    5018:	a5c00215 	stw	r23,8(r20)
    501c:	a0800315 	stw	r2,12(r20)
    5020:	a1000415 	stw	r4,16(r20)
    5024:	003fb606 	br	4f00 <_fpadd_parts+0x1a8>
    5028:	001f883a 	mov	r15,zero
    502c:	0021883a 	mov	r16,zero
    5030:	003f8306 	br	4e40 <_fpadd_parts+0xe8>
    5034:	018dc83a 	sub	r6,zero,r6
    5038:	003f6706 	br	4dd8 <_fpadd_parts+0x80>
    503c:	00bfff84 	movi	r2,-2
    5040:	117faf36 	bltu	r2,r5,4f00 <_fpadd_parts+0x1a8>
    5044:	003f9806 	br	4ea8 <_fpadd_parts+0x150>
    5048:	0005883a 	mov	r2,zero
    504c:	1189c83a 	sub	r4,r2,r6
    5050:	1105803a 	cmpltu	r2,r2,r4
    5054:	01cbc83a 	sub	r5,zero,r7
    5058:	2885c83a 	sub	r2,r5,r2
    505c:	01800044 	movi	r6,1
    5060:	a1800115 	stw	r6,4(r20)
    5064:	a5c00215 	stw	r23,8(r20)
    5068:	a1000315 	stw	r4,12(r20)
    506c:	a0800415 	stw	r2,16(r20)
    5070:	003f8206 	br	4e7c <_fpadd_parts+0x124>
    5074:	203f7226 	beq	r4,zero,4e40 <_fpadd_parts+0xe8>
    5078:	35bff804 	addi	r22,r6,-32
    507c:	b9af883a 	add	r23,r23,r6
    5080:	b0003116 	blt	r22,zero,5148 <_fpadd_parts+0x3f0>
    5084:	959ad83a 	srl	r13,r18,r22
    5088:	001d883a 	mov	r14,zero
    508c:	000f883a 	mov	r7,zero
    5090:	01000044 	movi	r4,1
    5094:	0011883a 	mov	r8,zero
    5098:	b0002516 	blt	r22,zero,5130 <_fpadd_parts+0x3d8>
    509c:	2594983a 	sll	r10,r4,r22
    50a0:	0013883a 	mov	r9,zero
    50a4:	00bfffc4 	movi	r2,-1
    50a8:	4889883a 	add	r4,r9,r2
    50ac:	508b883a 	add	r5,r10,r2
    50b0:	224d803a 	cmpltu	r6,r4,r9
    50b4:	314b883a 	add	r5,r6,r5
    50b8:	8904703a 	and	r2,r17,r4
    50bc:	9146703a 	and	r3,r18,r5
    50c0:	10c4b03a 	or	r2,r2,r3
    50c4:	10000226 	beq	r2,zero,50d0 <_fpadd_parts+0x378>
    50c8:	01c00044 	movi	r7,1
    50cc:	0011883a 	mov	r8,zero
    50d0:	69e2b03a 	or	r17,r13,r7
    50d4:	7224b03a 	or	r18,r14,r8
    50d8:	003f5906 	br	4e40 <_fpadd_parts+0xe8>
    50dc:	8407883a 	add	r3,r16,r16
    50e0:	008007c4 	movi	r2,31
    50e4:	1185c83a 	sub	r2,r2,r6
    50e8:	1886983a 	sll	r3,r3,r2
    50ec:	7996d83a 	srl	r11,r15,r6
    50f0:	8198d83a 	srl	r12,r16,r6
    50f4:	1ad6b03a 	or	r11,r3,r11
    50f8:	003f3e06 	br	4df4 <_fpadd_parts+0x9c>
    50fc:	2006d07a 	srli	r3,r4,1
    5100:	008007c4 	movi	r2,31
    5104:	1185c83a 	sub	r2,r2,r6
    5108:	1890d83a 	srl	r8,r3,r2
    510c:	218e983a 	sll	r7,r4,r6
    5110:	003f3e06 	br	4e0c <_fpadd_parts+0xb4>
    5114:	113f821e 	bne	r2,r4,4f20 <_fpadd_parts+0x1c8>
    5118:	28c00117 	ldw	r3,4(r5)
    511c:	98800117 	ldw	r2,4(r19)
    5120:	10ff7f26 	beq	r2,r3,4f20 <_fpadd_parts+0x1c8>
    5124:	04c20034 	movhi	r19,2048
    5128:	9cc02c04 	addi	r19,r19,176
    512c:	003f7c06 	br	4f20 <_fpadd_parts+0x1c8>
    5130:	2006d07a 	srli	r3,r4,1
    5134:	008007c4 	movi	r2,31
    5138:	1185c83a 	sub	r2,r2,r6
    513c:	1894d83a 	srl	r10,r3,r2
    5140:	2192983a 	sll	r9,r4,r6
    5144:	003fd706 	br	50a4 <_fpadd_parts+0x34c>
    5148:	9487883a 	add	r3,r18,r18
    514c:	008007c4 	movi	r2,31
    5150:	1185c83a 	sub	r2,r2,r6
    5154:	1886983a 	sll	r3,r3,r2
    5158:	899ad83a 	srl	r13,r17,r6
    515c:	919cd83a 	srl	r14,r18,r6
    5160:	1b5ab03a 	or	r13,r3,r13
    5164:	003fc906 	br	508c <_fpadd_parts+0x334>

00005168 <__subdf3>:
    5168:	deffea04 	addi	sp,sp,-88
    516c:	dcc01415 	stw	r19,80(sp)
    5170:	dcc00404 	addi	r19,sp,16
    5174:	2011883a 	mov	r8,r4
    5178:	2813883a 	mov	r9,r5
    517c:	dc401315 	stw	r17,76(sp)
    5180:	d809883a 	mov	r4,sp
    5184:	980b883a 	mov	r5,r19
    5188:	dc400904 	addi	r17,sp,36
    518c:	dfc01515 	stw	ra,84(sp)
    5190:	da400115 	stw	r9,4(sp)
    5194:	d9c00315 	stw	r7,12(sp)
    5198:	da000015 	stw	r8,0(sp)
    519c:	d9800215 	stw	r6,8(sp)
    51a0:	0005fb80 	call	5fb8 <__unpack_d>
    51a4:	d9000204 	addi	r4,sp,8
    51a8:	880b883a 	mov	r5,r17
    51ac:	0005fb80 	call	5fb8 <__unpack_d>
    51b0:	d8800a17 	ldw	r2,40(sp)
    51b4:	880b883a 	mov	r5,r17
    51b8:	9809883a 	mov	r4,r19
    51bc:	d9800e04 	addi	r6,sp,56
    51c0:	1080005c 	xori	r2,r2,1
    51c4:	d8800a15 	stw	r2,40(sp)
    51c8:	0004d580 	call	4d58 <_fpadd_parts>
    51cc:	1009883a 	mov	r4,r2
    51d0:	0005ca40 	call	5ca4 <__pack_d>
    51d4:	dfc01517 	ldw	ra,84(sp)
    51d8:	dcc01417 	ldw	r19,80(sp)
    51dc:	dc401317 	ldw	r17,76(sp)
    51e0:	dec01604 	addi	sp,sp,88
    51e4:	f800283a 	ret

000051e8 <__adddf3>:
    51e8:	deffea04 	addi	sp,sp,-88
    51ec:	dcc01415 	stw	r19,80(sp)
    51f0:	dcc00404 	addi	r19,sp,16
    51f4:	2011883a 	mov	r8,r4
    51f8:	2813883a 	mov	r9,r5
    51fc:	dc401315 	stw	r17,76(sp)
    5200:	d809883a 	mov	r4,sp
    5204:	980b883a 	mov	r5,r19
    5208:	dc400904 	addi	r17,sp,36
    520c:	dfc01515 	stw	ra,84(sp)
    5210:	da400115 	stw	r9,4(sp)
    5214:	d9c00315 	stw	r7,12(sp)
    5218:	da000015 	stw	r8,0(sp)
    521c:	d9800215 	stw	r6,8(sp)
    5220:	0005fb80 	call	5fb8 <__unpack_d>
    5224:	d9000204 	addi	r4,sp,8
    5228:	880b883a 	mov	r5,r17
    522c:	0005fb80 	call	5fb8 <__unpack_d>
    5230:	d9800e04 	addi	r6,sp,56
    5234:	9809883a 	mov	r4,r19
    5238:	880b883a 	mov	r5,r17
    523c:	0004d580 	call	4d58 <_fpadd_parts>
    5240:	1009883a 	mov	r4,r2
    5244:	0005ca40 	call	5ca4 <__pack_d>
    5248:	dfc01517 	ldw	ra,84(sp)
    524c:	dcc01417 	ldw	r19,80(sp)
    5250:	dc401317 	ldw	r17,76(sp)
    5254:	dec01604 	addi	sp,sp,88
    5258:	f800283a 	ret

0000525c <__muldf3>:
    525c:	deffe004 	addi	sp,sp,-128
    5260:	dc401815 	stw	r17,96(sp)
    5264:	dc400404 	addi	r17,sp,16
    5268:	2011883a 	mov	r8,r4
    526c:	2813883a 	mov	r9,r5
    5270:	dc001715 	stw	r16,92(sp)
    5274:	d809883a 	mov	r4,sp
    5278:	880b883a 	mov	r5,r17
    527c:	dc000904 	addi	r16,sp,36
    5280:	dfc01f15 	stw	ra,124(sp)
    5284:	da400115 	stw	r9,4(sp)
    5288:	d9c00315 	stw	r7,12(sp)
    528c:	da000015 	stw	r8,0(sp)
    5290:	d9800215 	stw	r6,8(sp)
    5294:	ddc01e15 	stw	r23,120(sp)
    5298:	dd801d15 	stw	r22,116(sp)
    529c:	dd401c15 	stw	r21,112(sp)
    52a0:	dd001b15 	stw	r20,108(sp)
    52a4:	dcc01a15 	stw	r19,104(sp)
    52a8:	dc801915 	stw	r18,100(sp)
    52ac:	0005fb80 	call	5fb8 <__unpack_d>
    52b0:	d9000204 	addi	r4,sp,8
    52b4:	800b883a 	mov	r5,r16
    52b8:	0005fb80 	call	5fb8 <__unpack_d>
    52bc:	d9000417 	ldw	r4,16(sp)
    52c0:	00800044 	movi	r2,1
    52c4:	1100102e 	bgeu	r2,r4,5308 <__muldf3+0xac>
    52c8:	d8c00917 	ldw	r3,36(sp)
    52cc:	10c0062e 	bgeu	r2,r3,52e8 <__muldf3+0x8c>
    52d0:	00800104 	movi	r2,4
    52d4:	20800a26 	beq	r4,r2,5300 <__muldf3+0xa4>
    52d8:	1880cc26 	beq	r3,r2,560c <__muldf3+0x3b0>
    52dc:	00800084 	movi	r2,2
    52e0:	20800926 	beq	r4,r2,5308 <__muldf3+0xac>
    52e4:	1880191e 	bne	r3,r2,534c <__muldf3+0xf0>
    52e8:	d8c00a17 	ldw	r3,40(sp)
    52ec:	d8800517 	ldw	r2,20(sp)
    52f0:	8009883a 	mov	r4,r16
    52f4:	10c4c03a 	cmpne	r2,r2,r3
    52f8:	d8800a15 	stw	r2,40(sp)
    52fc:	00000706 	br	531c <__muldf3+0xc0>
    5300:	00800084 	movi	r2,2
    5304:	1880c326 	beq	r3,r2,5614 <__muldf3+0x3b8>
    5308:	d8800517 	ldw	r2,20(sp)
    530c:	d8c00a17 	ldw	r3,40(sp)
    5310:	8809883a 	mov	r4,r17
    5314:	10c4c03a 	cmpne	r2,r2,r3
    5318:	d8800515 	stw	r2,20(sp)
    531c:	0005ca40 	call	5ca4 <__pack_d>
    5320:	dfc01f17 	ldw	ra,124(sp)
    5324:	ddc01e17 	ldw	r23,120(sp)
    5328:	dd801d17 	ldw	r22,116(sp)
    532c:	dd401c17 	ldw	r21,112(sp)
    5330:	dd001b17 	ldw	r20,108(sp)
    5334:	dcc01a17 	ldw	r19,104(sp)
    5338:	dc801917 	ldw	r18,100(sp)
    533c:	dc401817 	ldw	r17,96(sp)
    5340:	dc001717 	ldw	r16,92(sp)
    5344:	dec02004 	addi	sp,sp,128
    5348:	f800283a 	ret
    534c:	dd800717 	ldw	r22,28(sp)
    5350:	dc800c17 	ldw	r18,48(sp)
    5354:	002b883a 	mov	r21,zero
    5358:	0023883a 	mov	r17,zero
    535c:	a80b883a 	mov	r5,r21
    5360:	b00d883a 	mov	r6,r22
    5364:	880f883a 	mov	r7,r17
    5368:	ddc00817 	ldw	r23,32(sp)
    536c:	dcc00d17 	ldw	r19,52(sp)
    5370:	9009883a 	mov	r4,r18
    5374:	0005b8c0 	call	5b8c <__muldi3>
    5378:	001b883a 	mov	r13,zero
    537c:	680f883a 	mov	r7,r13
    5380:	b009883a 	mov	r4,r22
    5384:	000b883a 	mov	r5,zero
    5388:	980d883a 	mov	r6,r19
    538c:	b82d883a 	mov	r22,r23
    5390:	002f883a 	mov	r23,zero
    5394:	db401615 	stw	r13,88(sp)
    5398:	d8801315 	stw	r2,76(sp)
    539c:	d8c01415 	stw	r3,80(sp)
    53a0:	dcc01515 	stw	r19,84(sp)
    53a4:	0005b8c0 	call	5b8c <__muldi3>
    53a8:	b00d883a 	mov	r6,r22
    53ac:	000b883a 	mov	r5,zero
    53b0:	9009883a 	mov	r4,r18
    53b4:	b80f883a 	mov	r7,r23
    53b8:	1021883a 	mov	r16,r2
    53bc:	1823883a 	mov	r17,r3
    53c0:	0005b8c0 	call	5b8c <__muldi3>
    53c4:	8085883a 	add	r2,r16,r2
    53c8:	140d803a 	cmpltu	r6,r2,r16
    53cc:	88c7883a 	add	r3,r17,r3
    53d0:	30cd883a 	add	r6,r6,r3
    53d4:	1029883a 	mov	r20,r2
    53d8:	302b883a 	mov	r21,r6
    53dc:	da801317 	ldw	r10,76(sp)
    53e0:	dac01417 	ldw	r11,80(sp)
    53e4:	db001517 	ldw	r12,84(sp)
    53e8:	db401617 	ldw	r13,88(sp)
    53ec:	3440612e 	bgeu	r6,r17,5574 <__muldf3+0x318>
    53f0:	0009883a 	mov	r4,zero
    53f4:	5105883a 	add	r2,r10,r4
    53f8:	128d803a 	cmpltu	r6,r2,r10
    53fc:	5d07883a 	add	r3,r11,r20
    5400:	30cd883a 	add	r6,r6,r3
    5404:	0021883a 	mov	r16,zero
    5408:	04400044 	movi	r17,1
    540c:	1025883a 	mov	r18,r2
    5410:	3027883a 	mov	r19,r6
    5414:	32c06236 	bltu	r6,r11,55a0 <__muldf3+0x344>
    5418:	59807a26 	beq	r11,r6,5604 <__muldf3+0x3a8>
    541c:	680b883a 	mov	r5,r13
    5420:	b80f883a 	mov	r7,r23
    5424:	6009883a 	mov	r4,r12
    5428:	b00d883a 	mov	r6,r22
    542c:	0005b8c0 	call	5b8c <__muldi3>
    5430:	1009883a 	mov	r4,r2
    5434:	000f883a 	mov	r7,zero
    5438:	1545883a 	add	r2,r2,r21
    543c:	1111803a 	cmpltu	r8,r2,r4
    5440:	19c7883a 	add	r3,r3,r7
    5444:	40c7883a 	add	r3,r8,r3
    5448:	88cb883a 	add	r5,r17,r3
    544c:	d8c00617 	ldw	r3,24(sp)
    5450:	8089883a 	add	r4,r16,r2
    5454:	d8800b17 	ldw	r2,44(sp)
    5458:	18c00104 	addi	r3,r3,4
    545c:	240d803a 	cmpltu	r6,r4,r16
    5460:	10c7883a 	add	r3,r2,r3
    5464:	2013883a 	mov	r9,r4
    5468:	d8800a17 	ldw	r2,40(sp)
    546c:	d9000517 	ldw	r4,20(sp)
    5470:	314d883a 	add	r6,r6,r5
    5474:	3015883a 	mov	r10,r6
    5478:	2088c03a 	cmpne	r4,r4,r2
    547c:	00880034 	movhi	r2,8192
    5480:	10bfffc4 	addi	r2,r2,-1
    5484:	d9000f15 	stw	r4,60(sp)
    5488:	d8c01015 	stw	r3,64(sp)
    548c:	1180162e 	bgeu	r2,r6,54e8 <__muldf3+0x28c>
    5490:	1811883a 	mov	r8,r3
    5494:	101f883a 	mov	r15,r2
    5498:	980497fa 	slli	r2,r19,31
    549c:	9016d07a 	srli	r11,r18,1
    54a0:	500697fa 	slli	r3,r10,31
    54a4:	480cd07a 	srli	r6,r9,1
    54a8:	500ed07a 	srli	r7,r10,1
    54ac:	12d6b03a 	or	r11,r2,r11
    54b0:	00800044 	movi	r2,1
    54b4:	198cb03a 	or	r6,r3,r6
    54b8:	4888703a 	and	r4,r9,r2
    54bc:	9818d07a 	srli	r12,r19,1
    54c0:	001b883a 	mov	r13,zero
    54c4:	03a00034 	movhi	r14,32768
    54c8:	3013883a 	mov	r9,r6
    54cc:	3815883a 	mov	r10,r7
    54d0:	4091883a 	add	r8,r8,r2
    54d4:	20000226 	beq	r4,zero,54e0 <__muldf3+0x284>
    54d8:	5b64b03a 	or	r18,r11,r13
    54dc:	63a6b03a 	or	r19,r12,r14
    54e0:	7abfed36 	bltu	r15,r10,5498 <__muldf3+0x23c>
    54e4:	da001015 	stw	r8,64(sp)
    54e8:	00840034 	movhi	r2,4096
    54ec:	10bfffc4 	addi	r2,r2,-1
    54f0:	12801436 	bltu	r2,r10,5544 <__muldf3+0x2e8>
    54f4:	da001017 	ldw	r8,64(sp)
    54f8:	101f883a 	mov	r15,r2
    54fc:	4a45883a 	add	r2,r9,r9
    5500:	124d803a 	cmpltu	r6,r2,r9
    5504:	5287883a 	add	r3,r10,r10
    5508:	9497883a 	add	r11,r18,r18
    550c:	5c8f803a 	cmpltu	r7,r11,r18
    5510:	9cd9883a 	add	r12,r19,r19
    5514:	01000044 	movi	r4,1
    5518:	30cd883a 	add	r6,r6,r3
    551c:	3b0f883a 	add	r7,r7,r12
    5520:	423fffc4 	addi	r8,r8,-1
    5524:	1013883a 	mov	r9,r2
    5528:	3015883a 	mov	r10,r6
    552c:	111ab03a 	or	r13,r2,r4
    5530:	98003016 	blt	r19,zero,55f4 <__muldf3+0x398>
    5534:	5825883a 	mov	r18,r11
    5538:	3827883a 	mov	r19,r7
    553c:	7abfef2e 	bgeu	r15,r10,54fc <__muldf3+0x2a0>
    5540:	da001015 	stw	r8,64(sp)
    5544:	00803fc4 	movi	r2,255
    5548:	488e703a 	and	r7,r9,r2
    554c:	00802004 	movi	r2,128
    5550:	0007883a 	mov	r3,zero
    5554:	0011883a 	mov	r8,zero
    5558:	38801826 	beq	r7,r2,55bc <__muldf3+0x360>
    555c:	008000c4 	movi	r2,3
    5560:	d9000e04 	addi	r4,sp,56
    5564:	da801215 	stw	r10,72(sp)
    5568:	d8800e15 	stw	r2,56(sp)
    556c:	da401115 	stw	r9,68(sp)
    5570:	003f6a06 	br	531c <__muldf3+0xc0>
    5574:	89802126 	beq	r17,r6,55fc <__muldf3+0x3a0>
    5578:	0009883a 	mov	r4,zero
    557c:	5105883a 	add	r2,r10,r4
    5580:	128d803a 	cmpltu	r6,r2,r10
    5584:	5d07883a 	add	r3,r11,r20
    5588:	30cd883a 	add	r6,r6,r3
    558c:	0021883a 	mov	r16,zero
    5590:	0023883a 	mov	r17,zero
    5594:	1025883a 	mov	r18,r2
    5598:	3027883a 	mov	r19,r6
    559c:	32ff9e2e 	bgeu	r6,r11,5418 <__muldf3+0x1bc>
    55a0:	00800044 	movi	r2,1
    55a4:	8089883a 	add	r4,r16,r2
    55a8:	240d803a 	cmpltu	r6,r4,r16
    55ac:	344d883a 	add	r6,r6,r17
    55b0:	2021883a 	mov	r16,r4
    55b4:	3023883a 	mov	r17,r6
    55b8:	003f9806 	br	541c <__muldf3+0x1c0>
    55bc:	403fe71e 	bne	r8,zero,555c <__muldf3+0x300>
    55c0:	01004004 	movi	r4,256
    55c4:	4904703a 	and	r2,r9,r4
    55c8:	10c4b03a 	or	r2,r2,r3
    55cc:	103fe31e 	bne	r2,zero,555c <__muldf3+0x300>
    55d0:	94c4b03a 	or	r2,r18,r19
    55d4:	103fe126 	beq	r2,zero,555c <__muldf3+0x300>
    55d8:	49c5883a 	add	r2,r9,r7
    55dc:	1251803a 	cmpltu	r8,r2,r9
    55e0:	4291883a 	add	r8,r8,r10
    55e4:	013fc004 	movi	r4,-256
    55e8:	1112703a 	and	r9,r2,r4
    55ec:	4015883a 	mov	r10,r8
    55f0:	003fda06 	br	555c <__muldf3+0x300>
    55f4:	6813883a 	mov	r9,r13
    55f8:	003fce06 	br	5534 <__muldf3+0x2d8>
    55fc:	143f7c36 	bltu	r2,r16,53f0 <__muldf3+0x194>
    5600:	003fdd06 	br	5578 <__muldf3+0x31c>
    5604:	12bf852e 	bgeu	r2,r10,541c <__muldf3+0x1c0>
    5608:	003fe506 	br	55a0 <__muldf3+0x344>
    560c:	00800084 	movi	r2,2
    5610:	20bf351e 	bne	r4,r2,52e8 <__muldf3+0x8c>
    5614:	01020034 	movhi	r4,2048
    5618:	21002c04 	addi	r4,r4,176
    561c:	003f3f06 	br	531c <__muldf3+0xc0>

00005620 <__divdf3>:
    5620:	deffed04 	addi	sp,sp,-76
    5624:	dcc01115 	stw	r19,68(sp)
    5628:	dcc00404 	addi	r19,sp,16
    562c:	2011883a 	mov	r8,r4
    5630:	2813883a 	mov	r9,r5
    5634:	dc000e15 	stw	r16,56(sp)
    5638:	d809883a 	mov	r4,sp
    563c:	980b883a 	mov	r5,r19
    5640:	dc000904 	addi	r16,sp,36
    5644:	dfc01215 	stw	ra,72(sp)
    5648:	da400115 	stw	r9,4(sp)
    564c:	d9c00315 	stw	r7,12(sp)
    5650:	da000015 	stw	r8,0(sp)
    5654:	d9800215 	stw	r6,8(sp)
    5658:	dc801015 	stw	r18,64(sp)
    565c:	dc400f15 	stw	r17,60(sp)
    5660:	0005fb80 	call	5fb8 <__unpack_d>
    5664:	d9000204 	addi	r4,sp,8
    5668:	800b883a 	mov	r5,r16
    566c:	0005fb80 	call	5fb8 <__unpack_d>
    5670:	d9000417 	ldw	r4,16(sp)
    5674:	00800044 	movi	r2,1
    5678:	11000b2e 	bgeu	r2,r4,56a8 <__divdf3+0x88>
    567c:	d9400917 	ldw	r5,36(sp)
    5680:	1140762e 	bgeu	r2,r5,585c <__divdf3+0x23c>
    5684:	d8800517 	ldw	r2,20(sp)
    5688:	d8c00a17 	ldw	r3,40(sp)
    568c:	01800104 	movi	r6,4
    5690:	10c4f03a 	xor	r2,r2,r3
    5694:	d8800515 	stw	r2,20(sp)
    5698:	21800226 	beq	r4,r6,56a4 <__divdf3+0x84>
    569c:	00800084 	movi	r2,2
    56a0:	2080141e 	bne	r4,r2,56f4 <__divdf3+0xd4>
    56a4:	29000926 	beq	r5,r4,56cc <__divdf3+0xac>
    56a8:	9809883a 	mov	r4,r19
    56ac:	0005ca40 	call	5ca4 <__pack_d>
    56b0:	dfc01217 	ldw	ra,72(sp)
    56b4:	dcc01117 	ldw	r19,68(sp)
    56b8:	dc801017 	ldw	r18,64(sp)
    56bc:	dc400f17 	ldw	r17,60(sp)
    56c0:	dc000e17 	ldw	r16,56(sp)
    56c4:	dec01304 	addi	sp,sp,76
    56c8:	f800283a 	ret
    56cc:	01020034 	movhi	r4,2048
    56d0:	21002c04 	addi	r4,r4,176
    56d4:	0005ca40 	call	5ca4 <__pack_d>
    56d8:	dfc01217 	ldw	ra,72(sp)
    56dc:	dcc01117 	ldw	r19,68(sp)
    56e0:	dc801017 	ldw	r18,64(sp)
    56e4:	dc400f17 	ldw	r17,60(sp)
    56e8:	dc000e17 	ldw	r16,56(sp)
    56ec:	dec01304 	addi	sp,sp,76
    56f0:	f800283a 	ret
    56f4:	29805b26 	beq	r5,r6,5864 <__divdf3+0x244>
    56f8:	28802d26 	beq	r5,r2,57b0 <__divdf3+0x190>
    56fc:	d8c00617 	ldw	r3,24(sp)
    5700:	d8800b17 	ldw	r2,44(sp)
    5704:	d9c00817 	ldw	r7,32(sp)
    5708:	dc400d17 	ldw	r17,52(sp)
    570c:	188bc83a 	sub	r5,r3,r2
    5710:	d9800717 	ldw	r6,28(sp)
    5714:	dc000c17 	ldw	r16,48(sp)
    5718:	d9400615 	stw	r5,24(sp)
    571c:	3c403836 	bltu	r7,r17,5800 <__divdf3+0x1e0>
    5720:	89c03626 	beq	r17,r7,57fc <__divdf3+0x1dc>
    5724:	0015883a 	mov	r10,zero
    5728:	001d883a 	mov	r14,zero
    572c:	02c40034 	movhi	r11,4096
    5730:	001f883a 	mov	r15,zero
    5734:	003f883a 	mov	ra,zero
    5738:	04800f44 	movi	r18,61
    573c:	00000f06 	br	577c <__divdf3+0x15c>
    5740:	601d883a 	mov	r14,r12
    5744:	681f883a 	mov	r15,r13
    5748:	400d883a 	mov	r6,r8
    574c:	100f883a 	mov	r7,r2
    5750:	3191883a 	add	r8,r6,r6
    5754:	5808d07a 	srli	r4,r11,1
    5758:	4185803a 	cmpltu	r2,r8,r6
    575c:	39d3883a 	add	r9,r7,r7
    5760:	28c6b03a 	or	r3,r5,r3
    5764:	1245883a 	add	r2,r2,r9
    5768:	1815883a 	mov	r10,r3
    576c:	2017883a 	mov	r11,r4
    5770:	400d883a 	mov	r6,r8
    5774:	100f883a 	mov	r7,r2
    5778:	fc801726 	beq	ra,r18,57d8 <__divdf3+0x1b8>
    577c:	580a97fa 	slli	r5,r11,31
    5780:	5006d07a 	srli	r3,r10,1
    5784:	ffc00044 	addi	ra,ra,1
    5788:	3c7ff136 	bltu	r7,r17,5750 <__divdf3+0x130>
    578c:	3411c83a 	sub	r8,r6,r16
    5790:	3205803a 	cmpltu	r2,r6,r8
    5794:	3c53c83a 	sub	r9,r7,r17
    5798:	7298b03a 	or	r12,r14,r10
    579c:	7adab03a 	or	r13,r15,r11
    57a0:	4885c83a 	sub	r2,r9,r2
    57a4:	89ffe61e 	bne	r17,r7,5740 <__divdf3+0x120>
    57a8:	343fe936 	bltu	r6,r16,5750 <__divdf3+0x130>
    57ac:	003fe406 	br	5740 <__divdf3+0x120>
    57b0:	9809883a 	mov	r4,r19
    57b4:	d9800415 	stw	r6,16(sp)
    57b8:	0005ca40 	call	5ca4 <__pack_d>
    57bc:	dfc01217 	ldw	ra,72(sp)
    57c0:	dcc01117 	ldw	r19,68(sp)
    57c4:	dc801017 	ldw	r18,64(sp)
    57c8:	dc400f17 	ldw	r17,60(sp)
    57cc:	dc000e17 	ldw	r16,56(sp)
    57d0:	dec01304 	addi	sp,sp,76
    57d4:	f800283a 	ret
    57d8:	00803fc4 	movi	r2,255
    57dc:	7090703a 	and	r8,r14,r2
    57e0:	00802004 	movi	r2,128
    57e4:	0007883a 	mov	r3,zero
    57e8:	0013883a 	mov	r9,zero
    57ec:	40800d26 	beq	r8,r2,5824 <__divdf3+0x204>
    57f0:	dbc00815 	stw	r15,32(sp)
    57f4:	db800715 	stw	r14,28(sp)
    57f8:	003fab06 	br	56a8 <__divdf3+0x88>
    57fc:	343fc92e 	bgeu	r6,r16,5724 <__divdf3+0x104>
    5800:	3185883a 	add	r2,r6,r6
    5804:	1189803a 	cmpltu	r4,r2,r6
    5808:	39c7883a 	add	r3,r7,r7
    580c:	20c9883a 	add	r4,r4,r3
    5810:	297fffc4 	addi	r5,r5,-1
    5814:	100d883a 	mov	r6,r2
    5818:	200f883a 	mov	r7,r4
    581c:	d9400615 	stw	r5,24(sp)
    5820:	003fc006 	br	5724 <__divdf3+0x104>
    5824:	483ff21e 	bne	r9,zero,57f0 <__divdf3+0x1d0>
    5828:	01004004 	movi	r4,256
    582c:	7104703a 	and	r2,r14,r4
    5830:	10c4b03a 	or	r2,r2,r3
    5834:	103fee1e 	bne	r2,zero,57f0 <__divdf3+0x1d0>
    5838:	31c4b03a 	or	r2,r6,r7
    583c:	103fec26 	beq	r2,zero,57f0 <__divdf3+0x1d0>
    5840:	7205883a 	add	r2,r14,r8
    5844:	1391803a 	cmpltu	r8,r2,r14
    5848:	43d1883a 	add	r8,r8,r15
    584c:	013fc004 	movi	r4,-256
    5850:	111c703a 	and	r14,r2,r4
    5854:	401f883a 	mov	r15,r8
    5858:	003fe506 	br	57f0 <__divdf3+0x1d0>
    585c:	8009883a 	mov	r4,r16
    5860:	003f9206 	br	56ac <__divdf3+0x8c>
    5864:	9809883a 	mov	r4,r19
    5868:	d8000715 	stw	zero,28(sp)
    586c:	d8000815 	stw	zero,32(sp)
    5870:	d8000615 	stw	zero,24(sp)
    5874:	003f8d06 	br	56ac <__divdf3+0x8c>

00005878 <__eqdf2>:
    5878:	deffef04 	addi	sp,sp,-68
    587c:	dc400f15 	stw	r17,60(sp)
    5880:	dc400404 	addi	r17,sp,16
    5884:	2005883a 	mov	r2,r4
    5888:	2807883a 	mov	r3,r5
    588c:	dc000e15 	stw	r16,56(sp)
    5890:	d809883a 	mov	r4,sp
    5894:	880b883a 	mov	r5,r17
    5898:	dc000904 	addi	r16,sp,36
    589c:	d8c00115 	stw	r3,4(sp)
    58a0:	d8800015 	stw	r2,0(sp)
    58a4:	d9800215 	stw	r6,8(sp)
    58a8:	dfc01015 	stw	ra,64(sp)
    58ac:	d9c00315 	stw	r7,12(sp)
    58b0:	0005fb80 	call	5fb8 <__unpack_d>
    58b4:	d9000204 	addi	r4,sp,8
    58b8:	800b883a 	mov	r5,r16
    58bc:	0005fb80 	call	5fb8 <__unpack_d>
    58c0:	d8800417 	ldw	r2,16(sp)
    58c4:	00c00044 	movi	r3,1
    58c8:	180d883a 	mov	r6,r3
    58cc:	1880062e 	bgeu	r3,r2,58e8 <__eqdf2+0x70>
    58d0:	d8800917 	ldw	r2,36(sp)
    58d4:	8809883a 	mov	r4,r17
    58d8:	800b883a 	mov	r5,r16
    58dc:	1880022e 	bgeu	r3,r2,58e8 <__eqdf2+0x70>
    58e0:	00060f00 	call	60f0 <__fpcmp_parts_d>
    58e4:	100d883a 	mov	r6,r2
    58e8:	3005883a 	mov	r2,r6
    58ec:	dfc01017 	ldw	ra,64(sp)
    58f0:	dc400f17 	ldw	r17,60(sp)
    58f4:	dc000e17 	ldw	r16,56(sp)
    58f8:	dec01104 	addi	sp,sp,68
    58fc:	f800283a 	ret

00005900 <__floatsidf>:
    5900:	2006d7fa 	srli	r3,r4,31
    5904:	defff604 	addi	sp,sp,-40
    5908:	008000c4 	movi	r2,3
    590c:	dfc00915 	stw	ra,36(sp)
    5910:	dcc00815 	stw	r19,32(sp)
    5914:	dc800715 	stw	r18,28(sp)
    5918:	dc400615 	stw	r17,24(sp)
    591c:	dc000515 	stw	r16,20(sp)
    5920:	d8800015 	stw	r2,0(sp)
    5924:	d8c00115 	stw	r3,4(sp)
    5928:	20000f1e 	bne	r4,zero,5968 <__floatsidf+0x68>
    592c:	00800084 	movi	r2,2
    5930:	d8800015 	stw	r2,0(sp)
    5934:	d809883a 	mov	r4,sp
    5938:	0005ca40 	call	5ca4 <__pack_d>
    593c:	1009883a 	mov	r4,r2
    5940:	180b883a 	mov	r5,r3
    5944:	2005883a 	mov	r2,r4
    5948:	2807883a 	mov	r3,r5
    594c:	dfc00917 	ldw	ra,36(sp)
    5950:	dcc00817 	ldw	r19,32(sp)
    5954:	dc800717 	ldw	r18,28(sp)
    5958:	dc400617 	ldw	r17,24(sp)
    595c:	dc000517 	ldw	r16,20(sp)
    5960:	dec00a04 	addi	sp,sp,40
    5964:	f800283a 	ret
    5968:	00800f04 	movi	r2,60
    596c:	1807003a 	cmpeq	r3,r3,zero
    5970:	d8800215 	stw	r2,8(sp)
    5974:	18001126 	beq	r3,zero,59bc <__floatsidf+0xbc>
    5978:	0027883a 	mov	r19,zero
    597c:	2025883a 	mov	r18,r4
    5980:	d9000315 	stw	r4,12(sp)
    5984:	dcc00415 	stw	r19,16(sp)
    5988:	0005c240 	call	5c24 <__clzsi2>
    598c:	11000744 	addi	r4,r2,29
    5990:	013fe80e 	bge	zero,r4,5934 <__floatsidf+0x34>
    5994:	10bfff44 	addi	r2,r2,-3
    5998:	10000c16 	blt	r2,zero,59cc <__floatsidf+0xcc>
    599c:	90a2983a 	sll	r17,r18,r2
    59a0:	0021883a 	mov	r16,zero
    59a4:	d8800217 	ldw	r2,8(sp)
    59a8:	dc400415 	stw	r17,16(sp)
    59ac:	dc000315 	stw	r16,12(sp)
    59b0:	1105c83a 	sub	r2,r2,r4
    59b4:	d8800215 	stw	r2,8(sp)
    59b8:	003fde06 	br	5934 <__floatsidf+0x34>
    59bc:	00a00034 	movhi	r2,32768
    59c0:	20800a26 	beq	r4,r2,59ec <__floatsidf+0xec>
    59c4:	0109c83a 	sub	r4,zero,r4
    59c8:	003feb06 	br	5978 <__floatsidf+0x78>
    59cc:	9006d07a 	srli	r3,r18,1
    59d0:	008007c4 	movi	r2,31
    59d4:	1105c83a 	sub	r2,r2,r4
    59d8:	1886d83a 	srl	r3,r3,r2
    59dc:	9922983a 	sll	r17,r19,r4
    59e0:	9120983a 	sll	r16,r18,r4
    59e4:	1c62b03a 	or	r17,r3,r17
    59e8:	003fee06 	br	59a4 <__floatsidf+0xa4>
    59ec:	0009883a 	mov	r4,zero
    59f0:	01707834 	movhi	r5,49632
    59f4:	003fd306 	br	5944 <__floatsidf+0x44>

000059f8 <__floatunsidf>:
    59f8:	defff204 	addi	sp,sp,-56
    59fc:	dfc00d15 	stw	ra,52(sp)
    5a00:	ddc00c15 	stw	r23,48(sp)
    5a04:	dd800b15 	stw	r22,44(sp)
    5a08:	dd400a15 	stw	r21,40(sp)
    5a0c:	dd000915 	stw	r20,36(sp)
    5a10:	dcc00815 	stw	r19,32(sp)
    5a14:	dc800715 	stw	r18,28(sp)
    5a18:	dc400615 	stw	r17,24(sp)
    5a1c:	dc000515 	stw	r16,20(sp)
    5a20:	d8000115 	stw	zero,4(sp)
    5a24:	20000f1e 	bne	r4,zero,5a64 <__floatunsidf+0x6c>
    5a28:	00800084 	movi	r2,2
    5a2c:	d8800015 	stw	r2,0(sp)
    5a30:	d809883a 	mov	r4,sp
    5a34:	0005ca40 	call	5ca4 <__pack_d>
    5a38:	dfc00d17 	ldw	ra,52(sp)
    5a3c:	ddc00c17 	ldw	r23,48(sp)
    5a40:	dd800b17 	ldw	r22,44(sp)
    5a44:	dd400a17 	ldw	r21,40(sp)
    5a48:	dd000917 	ldw	r20,36(sp)
    5a4c:	dcc00817 	ldw	r19,32(sp)
    5a50:	dc800717 	ldw	r18,28(sp)
    5a54:	dc400617 	ldw	r17,24(sp)
    5a58:	dc000517 	ldw	r16,20(sp)
    5a5c:	dec00e04 	addi	sp,sp,56
    5a60:	f800283a 	ret
    5a64:	008000c4 	movi	r2,3
    5a68:	00c00f04 	movi	r3,60
    5a6c:	002f883a 	mov	r23,zero
    5a70:	202d883a 	mov	r22,r4
    5a74:	d8800015 	stw	r2,0(sp)
    5a78:	d8c00215 	stw	r3,8(sp)
    5a7c:	d9000315 	stw	r4,12(sp)
    5a80:	ddc00415 	stw	r23,16(sp)
    5a84:	0005c240 	call	5c24 <__clzsi2>
    5a88:	12400744 	addi	r9,r2,29
    5a8c:	48000b16 	blt	r9,zero,5abc <__floatunsidf+0xc4>
    5a90:	483fe726 	beq	r9,zero,5a30 <__floatunsidf+0x38>
    5a94:	10bfff44 	addi	r2,r2,-3
    5a98:	10002e16 	blt	r2,zero,5b54 <__floatunsidf+0x15c>
    5a9c:	b0a2983a 	sll	r17,r22,r2
    5aa0:	0021883a 	mov	r16,zero
    5aa4:	d8800217 	ldw	r2,8(sp)
    5aa8:	dc400415 	stw	r17,16(sp)
    5aac:	dc000315 	stw	r16,12(sp)
    5ab0:	1245c83a 	sub	r2,r2,r9
    5ab4:	d8800215 	stw	r2,8(sp)
    5ab8:	003fdd06 	br	5a30 <__floatunsidf+0x38>
    5abc:	0255c83a 	sub	r10,zero,r9
    5ac0:	51bff804 	addi	r6,r10,-32
    5ac4:	30001b16 	blt	r6,zero,5b34 <__floatunsidf+0x13c>
    5ac8:	b9a8d83a 	srl	r20,r23,r6
    5acc:	002b883a 	mov	r21,zero
    5ad0:	000f883a 	mov	r7,zero
    5ad4:	01000044 	movi	r4,1
    5ad8:	0011883a 	mov	r8,zero
    5adc:	30002516 	blt	r6,zero,5b74 <__floatunsidf+0x17c>
    5ae0:	21a6983a 	sll	r19,r4,r6
    5ae4:	0025883a 	mov	r18,zero
    5ae8:	00bfffc4 	movi	r2,-1
    5aec:	9089883a 	add	r4,r18,r2
    5af0:	988b883a 	add	r5,r19,r2
    5af4:	248d803a 	cmpltu	r6,r4,r18
    5af8:	314b883a 	add	r5,r6,r5
    5afc:	b104703a 	and	r2,r22,r4
    5b00:	b946703a 	and	r3,r23,r5
    5b04:	10c4b03a 	or	r2,r2,r3
    5b08:	10000226 	beq	r2,zero,5b14 <__floatunsidf+0x11c>
    5b0c:	01c00044 	movi	r7,1
    5b10:	0011883a 	mov	r8,zero
    5b14:	d9000217 	ldw	r4,8(sp)
    5b18:	a1c4b03a 	or	r2,r20,r7
    5b1c:	aa06b03a 	or	r3,r21,r8
    5b20:	2249c83a 	sub	r4,r4,r9
    5b24:	d8c00415 	stw	r3,16(sp)
    5b28:	d9000215 	stw	r4,8(sp)
    5b2c:	d8800315 	stw	r2,12(sp)
    5b30:	003fbf06 	br	5a30 <__floatunsidf+0x38>
    5b34:	bdc7883a 	add	r3,r23,r23
    5b38:	008007c4 	movi	r2,31
    5b3c:	1285c83a 	sub	r2,r2,r10
    5b40:	1886983a 	sll	r3,r3,r2
    5b44:	b2a8d83a 	srl	r20,r22,r10
    5b48:	baaad83a 	srl	r21,r23,r10
    5b4c:	1d28b03a 	or	r20,r3,r20
    5b50:	003fdf06 	br	5ad0 <__floatunsidf+0xd8>
    5b54:	b006d07a 	srli	r3,r22,1
    5b58:	008007c4 	movi	r2,31
    5b5c:	1245c83a 	sub	r2,r2,r9
    5b60:	1886d83a 	srl	r3,r3,r2
    5b64:	ba62983a 	sll	r17,r23,r9
    5b68:	b260983a 	sll	r16,r22,r9
    5b6c:	1c62b03a 	or	r17,r3,r17
    5b70:	003fcc06 	br	5aa4 <__floatunsidf+0xac>
    5b74:	2006d07a 	srli	r3,r4,1
    5b78:	008007c4 	movi	r2,31
    5b7c:	1285c83a 	sub	r2,r2,r10
    5b80:	18a6d83a 	srl	r19,r3,r2
    5b84:	22a4983a 	sll	r18,r4,r10
    5b88:	003fd706 	br	5ae8 <__floatunsidf+0xf0>

00005b8c <__muldi3>:
    5b8c:	2011883a 	mov	r8,r4
    5b90:	427fffcc 	andi	r9,r8,65535
    5b94:	4018d43a 	srli	r12,r8,16
    5b98:	32bfffcc 	andi	r10,r6,65535
    5b9c:	3016d43a 	srli	r11,r6,16
    5ba0:	4a85383a 	mul	r2,r9,r10
    5ba4:	6295383a 	mul	r10,r12,r10
    5ba8:	4ad3383a 	mul	r9,r9,r11
    5bac:	113fffcc 	andi	r4,r2,65535
    5bb0:	1004d43a 	srli	r2,r2,16
    5bb4:	4a93883a 	add	r9,r9,r10
    5bb8:	3807883a 	mov	r3,r7
    5bbc:	1245883a 	add	r2,r2,r9
    5bc0:	280f883a 	mov	r7,r5
    5bc4:	180b883a 	mov	r5,r3
    5bc8:	1006943a 	slli	r3,r2,16
    5bcc:	defffd04 	addi	sp,sp,-12
    5bd0:	dc800215 	stw	r18,8(sp)
    5bd4:	1907883a 	add	r3,r3,r4
    5bd8:	dc400115 	stw	r17,4(sp)
    5bdc:	dc000015 	stw	r16,0(sp)
    5be0:	4165383a 	mul	r18,r8,r5
    5be4:	31e3383a 	mul	r17,r6,r7
    5be8:	1012d43a 	srli	r9,r2,16
    5bec:	62d9383a 	mul	r12,r12,r11
    5bf0:	181f883a 	mov	r15,r3
    5bf4:	1280022e 	bgeu	r2,r10,5c00 <__muldi3+0x74>
    5bf8:	00800074 	movhi	r2,1
    5bfc:	6099883a 	add	r12,r12,r2
    5c00:	624d883a 	add	r6,r12,r9
    5c04:	9187883a 	add	r3,r18,r6
    5c08:	88c7883a 	add	r3,r17,r3
    5c0c:	7805883a 	mov	r2,r15
    5c10:	dc800217 	ldw	r18,8(sp)
    5c14:	dc400117 	ldw	r17,4(sp)
    5c18:	dc000017 	ldw	r16,0(sp)
    5c1c:	dec00304 	addi	sp,sp,12
    5c20:	f800283a 	ret

00005c24 <__clzsi2>:
    5c24:	00bfffd4 	movui	r2,65535
    5c28:	11000e36 	bltu	r2,r4,5c64 <__clzsi2+0x40>
    5c2c:	00803fc4 	movi	r2,255
    5c30:	01400204 	movi	r5,8
    5c34:	0007883a 	mov	r3,zero
    5c38:	11001036 	bltu	r2,r4,5c7c <__clzsi2+0x58>
    5c3c:	000b883a 	mov	r5,zero
    5c40:	20c6d83a 	srl	r3,r4,r3
    5c44:	00820034 	movhi	r2,2048
    5c48:	10803104 	addi	r2,r2,196
    5c4c:	1887883a 	add	r3,r3,r2
    5c50:	18800003 	ldbu	r2,0(r3)
    5c54:	00c00804 	movi	r3,32
    5c58:	2885883a 	add	r2,r5,r2
    5c5c:	1885c83a 	sub	r2,r3,r2
    5c60:	f800283a 	ret
    5c64:	01400404 	movi	r5,16
    5c68:	00804034 	movhi	r2,256
    5c6c:	10bfffc4 	addi	r2,r2,-1
    5c70:	2807883a 	mov	r3,r5
    5c74:	113ff22e 	bgeu	r2,r4,5c40 <__clzsi2+0x1c>
    5c78:	01400604 	movi	r5,24
    5c7c:	2807883a 	mov	r3,r5
    5c80:	20c6d83a 	srl	r3,r4,r3
    5c84:	00820034 	movhi	r2,2048
    5c88:	10803104 	addi	r2,r2,196
    5c8c:	1887883a 	add	r3,r3,r2
    5c90:	18800003 	ldbu	r2,0(r3)
    5c94:	00c00804 	movi	r3,32
    5c98:	2885883a 	add	r2,r5,r2
    5c9c:	1885c83a 	sub	r2,r3,r2
    5ca0:	f800283a 	ret

00005ca4 <__pack_d>:
    5ca4:	20c00017 	ldw	r3,0(r4)
    5ca8:	defffd04 	addi	sp,sp,-12
    5cac:	dc000015 	stw	r16,0(sp)
    5cb0:	dc800215 	stw	r18,8(sp)
    5cb4:	dc400115 	stw	r17,4(sp)
    5cb8:	00800044 	movi	r2,1
    5cbc:	22000317 	ldw	r8,12(r4)
    5cc0:	001f883a 	mov	r15,zero
    5cc4:	22400417 	ldw	r9,16(r4)
    5cc8:	24000117 	ldw	r16,4(r4)
    5ccc:	10c0552e 	bgeu	r2,r3,5e24 <__pack_d+0x180>
    5cd0:	00800104 	movi	r2,4
    5cd4:	18804f26 	beq	r3,r2,5e14 <__pack_d+0x170>
    5cd8:	00800084 	movi	r2,2
    5cdc:	18800226 	beq	r3,r2,5ce8 <__pack_d+0x44>
    5ce0:	4244b03a 	or	r2,r8,r9
    5ce4:	10001a1e 	bne	r2,zero,5d50 <__pack_d+0xac>
    5ce8:	000d883a 	mov	r6,zero
    5cec:	000f883a 	mov	r7,zero
    5cf0:	0011883a 	mov	r8,zero
    5cf4:	00800434 	movhi	r2,16
    5cf8:	10bfffc4 	addi	r2,r2,-1
    5cfc:	301d883a 	mov	r14,r6
    5d00:	3884703a 	and	r2,r7,r2
    5d04:	400a953a 	slli	r5,r8,20
    5d08:	79bffc2c 	andhi	r6,r15,65520
    5d0c:	308cb03a 	or	r6,r6,r2
    5d10:	00e00434 	movhi	r3,32784
    5d14:	18ffffc4 	addi	r3,r3,-1
    5d18:	800497fa 	slli	r2,r16,31
    5d1c:	30c6703a 	and	r3,r6,r3
    5d20:	1946b03a 	or	r3,r3,r5
    5d24:	01600034 	movhi	r5,32768
    5d28:	297fffc4 	addi	r5,r5,-1
    5d2c:	194a703a 	and	r5,r3,r5
    5d30:	288ab03a 	or	r5,r5,r2
    5d34:	2807883a 	mov	r3,r5
    5d38:	7005883a 	mov	r2,r14
    5d3c:	dc800217 	ldw	r18,8(sp)
    5d40:	dc400117 	ldw	r17,4(sp)
    5d44:	dc000017 	ldw	r16,0(sp)
    5d48:	dec00304 	addi	sp,sp,12
    5d4c:	f800283a 	ret
    5d50:	21000217 	ldw	r4,8(r4)
    5d54:	00bf0084 	movi	r2,-1022
    5d58:	20803f16 	blt	r4,r2,5e58 <__pack_d+0x1b4>
    5d5c:	0080ffc4 	movi	r2,1023
    5d60:	11002c16 	blt	r2,r4,5e14 <__pack_d+0x170>
    5d64:	00803fc4 	movi	r2,255
    5d68:	408c703a 	and	r6,r8,r2
    5d6c:	00802004 	movi	r2,128
    5d70:	0007883a 	mov	r3,zero
    5d74:	000f883a 	mov	r7,zero
    5d78:	2280ffc4 	addi	r10,r4,1023
    5d7c:	30801e26 	beq	r6,r2,5df8 <__pack_d+0x154>
    5d80:	00801fc4 	movi	r2,127
    5d84:	4089883a 	add	r4,r8,r2
    5d88:	220d803a 	cmpltu	r6,r4,r8
    5d8c:	324d883a 	add	r6,r6,r9
    5d90:	2011883a 	mov	r8,r4
    5d94:	3013883a 	mov	r9,r6
    5d98:	00880034 	movhi	r2,8192
    5d9c:	10bfffc4 	addi	r2,r2,-1
    5da0:	12400d36 	bltu	r2,r9,5dd8 <__pack_d+0x134>
    5da4:	4804963a 	slli	r2,r9,24
    5da8:	400cd23a 	srli	r6,r8,8
    5dac:	480ed23a 	srli	r7,r9,8
    5db0:	013fffc4 	movi	r4,-1
    5db4:	118cb03a 	or	r6,r2,r6
    5db8:	01400434 	movhi	r5,16
    5dbc:	297fffc4 	addi	r5,r5,-1
    5dc0:	3104703a 	and	r2,r6,r4
    5dc4:	3946703a 	and	r3,r7,r5
    5dc8:	5201ffcc 	andi	r8,r10,2047
    5dcc:	100d883a 	mov	r6,r2
    5dd0:	180f883a 	mov	r7,r3
    5dd4:	003fc706 	br	5cf4 <__pack_d+0x50>
    5dd8:	480897fa 	slli	r4,r9,31
    5ddc:	4004d07a 	srli	r2,r8,1
    5de0:	4806d07a 	srli	r3,r9,1
    5de4:	52800044 	addi	r10,r10,1
    5de8:	2084b03a 	or	r2,r4,r2
    5dec:	1011883a 	mov	r8,r2
    5df0:	1813883a 	mov	r9,r3
    5df4:	003feb06 	br	5da4 <__pack_d+0x100>
    5df8:	383fe11e 	bne	r7,zero,5d80 <__pack_d+0xdc>
    5dfc:	01004004 	movi	r4,256
    5e00:	4104703a 	and	r2,r8,r4
    5e04:	10c4b03a 	or	r2,r2,r3
    5e08:	103fe326 	beq	r2,zero,5d98 <__pack_d+0xf4>
    5e0c:	3005883a 	mov	r2,r6
    5e10:	003fdc06 	br	5d84 <__pack_d+0xe0>
    5e14:	000d883a 	mov	r6,zero
    5e18:	000f883a 	mov	r7,zero
    5e1c:	0201ffc4 	movi	r8,2047
    5e20:	003fb406 	br	5cf4 <__pack_d+0x50>
    5e24:	0005883a 	mov	r2,zero
    5e28:	00c00234 	movhi	r3,8
    5e2c:	408cb03a 	or	r6,r8,r2
    5e30:	48ceb03a 	or	r7,r9,r3
    5e34:	013fffc4 	movi	r4,-1
    5e38:	01400434 	movhi	r5,16
    5e3c:	297fffc4 	addi	r5,r5,-1
    5e40:	3104703a 	and	r2,r6,r4
    5e44:	3946703a 	and	r3,r7,r5
    5e48:	100d883a 	mov	r6,r2
    5e4c:	180f883a 	mov	r7,r3
    5e50:	0201ffc4 	movi	r8,2047
    5e54:	003fa706 	br	5cf4 <__pack_d+0x50>
    5e58:	1109c83a 	sub	r4,r2,r4
    5e5c:	00800e04 	movi	r2,56
    5e60:	11004316 	blt	r2,r4,5f70 <__pack_d+0x2cc>
    5e64:	21fff804 	addi	r7,r4,-32
    5e68:	38004516 	blt	r7,zero,5f80 <__pack_d+0x2dc>
    5e6c:	49d8d83a 	srl	r12,r9,r7
    5e70:	001b883a 	mov	r13,zero
    5e74:	0023883a 	mov	r17,zero
    5e78:	01400044 	movi	r5,1
    5e7c:	0025883a 	mov	r18,zero
    5e80:	38004716 	blt	r7,zero,5fa0 <__pack_d+0x2fc>
    5e84:	29d6983a 	sll	r11,r5,r7
    5e88:	0015883a 	mov	r10,zero
    5e8c:	00bfffc4 	movi	r2,-1
    5e90:	5089883a 	add	r4,r10,r2
    5e94:	588b883a 	add	r5,r11,r2
    5e98:	228d803a 	cmpltu	r6,r4,r10
    5e9c:	314b883a 	add	r5,r6,r5
    5ea0:	4104703a 	and	r2,r8,r4
    5ea4:	4946703a 	and	r3,r9,r5
    5ea8:	10c4b03a 	or	r2,r2,r3
    5eac:	10000226 	beq	r2,zero,5eb8 <__pack_d+0x214>
    5eb0:	04400044 	movi	r17,1
    5eb4:	0025883a 	mov	r18,zero
    5eb8:	00803fc4 	movi	r2,255
    5ebc:	644eb03a 	or	r7,r12,r17
    5ec0:	3892703a 	and	r9,r7,r2
    5ec4:	00802004 	movi	r2,128
    5ec8:	6c90b03a 	or	r8,r13,r18
    5ecc:	0015883a 	mov	r10,zero
    5ed0:	48801626 	beq	r9,r2,5f2c <__pack_d+0x288>
    5ed4:	01001fc4 	movi	r4,127
    5ed8:	3905883a 	add	r2,r7,r4
    5edc:	11cd803a 	cmpltu	r6,r2,r7
    5ee0:	320d883a 	add	r6,r6,r8
    5ee4:	100f883a 	mov	r7,r2
    5ee8:	00840034 	movhi	r2,4096
    5eec:	10bfffc4 	addi	r2,r2,-1
    5ef0:	3011883a 	mov	r8,r6
    5ef4:	0007883a 	mov	r3,zero
    5ef8:	11801b36 	bltu	r2,r6,5f68 <__pack_d+0x2c4>
    5efc:	4004963a 	slli	r2,r8,24
    5f00:	3808d23a 	srli	r4,r7,8
    5f04:	400ad23a 	srli	r5,r8,8
    5f08:	1813883a 	mov	r9,r3
    5f0c:	1108b03a 	or	r4,r2,r4
    5f10:	00bfffc4 	movi	r2,-1
    5f14:	00c00434 	movhi	r3,16
    5f18:	18ffffc4 	addi	r3,r3,-1
    5f1c:	208c703a 	and	r6,r4,r2
    5f20:	28ce703a 	and	r7,r5,r3
    5f24:	4a01ffcc 	andi	r8,r9,2047
    5f28:	003f7206 	br	5cf4 <__pack_d+0x50>
    5f2c:	503fe91e 	bne	r10,zero,5ed4 <__pack_d+0x230>
    5f30:	01004004 	movi	r4,256
    5f34:	3904703a 	and	r2,r7,r4
    5f38:	0007883a 	mov	r3,zero
    5f3c:	10c4b03a 	or	r2,r2,r3
    5f40:	10000626 	beq	r2,zero,5f5c <__pack_d+0x2b8>
    5f44:	3a45883a 	add	r2,r7,r9
    5f48:	11cd803a 	cmpltu	r6,r2,r7
    5f4c:	320d883a 	add	r6,r6,r8
    5f50:	100f883a 	mov	r7,r2
    5f54:	3011883a 	mov	r8,r6
    5f58:	0007883a 	mov	r3,zero
    5f5c:	00840034 	movhi	r2,4096
    5f60:	10bfffc4 	addi	r2,r2,-1
    5f64:	123fe52e 	bgeu	r2,r8,5efc <__pack_d+0x258>
    5f68:	00c00044 	movi	r3,1
    5f6c:	003fe306 	br	5efc <__pack_d+0x258>
    5f70:	0009883a 	mov	r4,zero
    5f74:	0013883a 	mov	r9,zero
    5f78:	000b883a 	mov	r5,zero
    5f7c:	003fe406 	br	5f10 <__pack_d+0x26c>
    5f80:	4a47883a 	add	r3,r9,r9
    5f84:	008007c4 	movi	r2,31
    5f88:	1105c83a 	sub	r2,r2,r4
    5f8c:	1886983a 	sll	r3,r3,r2
    5f90:	4118d83a 	srl	r12,r8,r4
    5f94:	491ad83a 	srl	r13,r9,r4
    5f98:	1b18b03a 	or	r12,r3,r12
    5f9c:	003fb506 	br	5e74 <__pack_d+0x1d0>
    5fa0:	2806d07a 	srli	r3,r5,1
    5fa4:	008007c4 	movi	r2,31
    5fa8:	1105c83a 	sub	r2,r2,r4
    5fac:	1896d83a 	srl	r11,r3,r2
    5fb0:	2914983a 	sll	r10,r5,r4
    5fb4:	003fb506 	br	5e8c <__pack_d+0x1e8>

00005fb8 <__unpack_d>:
    5fb8:	20c00117 	ldw	r3,4(r4)
    5fbc:	22400017 	ldw	r9,0(r4)
    5fc0:	00800434 	movhi	r2,16
    5fc4:	10bfffc4 	addi	r2,r2,-1
    5fc8:	1808d53a 	srli	r4,r3,20
    5fcc:	180cd7fa 	srli	r6,r3,31
    5fd0:	1894703a 	and	r10,r3,r2
    5fd4:	2201ffcc 	andi	r8,r4,2047
    5fd8:	281b883a 	mov	r13,r5
    5fdc:	4817883a 	mov	r11,r9
    5fe0:	29800115 	stw	r6,4(r5)
    5fe4:	5019883a 	mov	r12,r10
    5fe8:	40001e1e 	bne	r8,zero,6064 <__unpack_d+0xac>
    5fec:	4a84b03a 	or	r2,r9,r10
    5ff0:	10001926 	beq	r2,zero,6058 <__unpack_d+0xa0>
    5ff4:	4804d63a 	srli	r2,r9,24
    5ff8:	500c923a 	slli	r6,r10,8
    5ffc:	013f0084 	movi	r4,-1022
    6000:	00c40034 	movhi	r3,4096
    6004:	18ffffc4 	addi	r3,r3,-1
    6008:	118cb03a 	or	r6,r2,r6
    600c:	008000c4 	movi	r2,3
    6010:	480a923a 	slli	r5,r9,8
    6014:	68800015 	stw	r2,0(r13)
    6018:	69000215 	stw	r4,8(r13)
    601c:	19800b36 	bltu	r3,r6,604c <__unpack_d+0x94>
    6020:	200f883a 	mov	r7,r4
    6024:	1811883a 	mov	r8,r3
    6028:	2945883a 	add	r2,r5,r5
    602c:	1149803a 	cmpltu	r4,r2,r5
    6030:	3187883a 	add	r3,r6,r6
    6034:	20c9883a 	add	r4,r4,r3
    6038:	100b883a 	mov	r5,r2
    603c:	200d883a 	mov	r6,r4
    6040:	39ffffc4 	addi	r7,r7,-1
    6044:	413ff82e 	bgeu	r8,r4,6028 <__unpack_d+0x70>
    6048:	69c00215 	stw	r7,8(r13)
    604c:	69800415 	stw	r6,16(r13)
    6050:	69400315 	stw	r5,12(r13)
    6054:	f800283a 	ret
    6058:	00800084 	movi	r2,2
    605c:	28800015 	stw	r2,0(r5)
    6060:	f800283a 	ret
    6064:	0081ffc4 	movi	r2,2047
    6068:	40800f26 	beq	r8,r2,60a8 <__unpack_d+0xf0>
    606c:	480cd63a 	srli	r6,r9,24
    6070:	5006923a 	slli	r3,r10,8
    6074:	4804923a 	slli	r2,r9,8
    6078:	0009883a 	mov	r4,zero
    607c:	30c6b03a 	or	r3,r6,r3
    6080:	01440034 	movhi	r5,4096
    6084:	110cb03a 	or	r6,r2,r4
    6088:	423f0044 	addi	r8,r8,-1023
    608c:	194eb03a 	or	r7,r3,r5
    6090:	008000c4 	movi	r2,3
    6094:	69c00415 	stw	r7,16(r13)
    6098:	6a000215 	stw	r8,8(r13)
    609c:	68800015 	stw	r2,0(r13)
    60a0:	69800315 	stw	r6,12(r13)
    60a4:	f800283a 	ret
    60a8:	4a84b03a 	or	r2,r9,r10
    60ac:	1000031e 	bne	r2,zero,60bc <__unpack_d+0x104>
    60b0:	00800104 	movi	r2,4
    60b4:	28800015 	stw	r2,0(r5)
    60b8:	f800283a 	ret
    60bc:	0009883a 	mov	r4,zero
    60c0:	01400234 	movhi	r5,8
    60c4:	4904703a 	and	r2,r9,r4
    60c8:	5146703a 	and	r3,r10,r5
    60cc:	10c4b03a 	or	r2,r2,r3
    60d0:	10000526 	beq	r2,zero,60e8 <__unpack_d+0x130>
    60d4:	00800044 	movi	r2,1
    60d8:	68800015 	stw	r2,0(r13)
    60dc:	6b000415 	stw	r12,16(r13)
    60e0:	6ac00315 	stw	r11,12(r13)
    60e4:	f800283a 	ret
    60e8:	68000015 	stw	zero,0(r13)
    60ec:	003ffb06 	br	60dc <__unpack_d+0x124>

000060f0 <__fpcmp_parts_d>:
    60f0:	21800017 	ldw	r6,0(r4)
    60f4:	00c00044 	movi	r3,1
    60f8:	19800a2e 	bgeu	r3,r6,6124 <__fpcmp_parts_d+0x34>
    60fc:	28800017 	ldw	r2,0(r5)
    6100:	1880082e 	bgeu	r3,r2,6124 <__fpcmp_parts_d+0x34>
    6104:	00c00104 	movi	r3,4
    6108:	30c02626 	beq	r6,r3,61a4 <__fpcmp_parts_d+0xb4>
    610c:	10c02226 	beq	r2,r3,6198 <__fpcmp_parts_d+0xa8>
    6110:	00c00084 	movi	r3,2
    6114:	30c00526 	beq	r6,r3,612c <__fpcmp_parts_d+0x3c>
    6118:	10c0071e 	bne	r2,r3,6138 <__fpcmp_parts_d+0x48>
    611c:	20800117 	ldw	r2,4(r4)
    6120:	1000091e 	bne	r2,zero,6148 <__fpcmp_parts_d+0x58>
    6124:	00800044 	movi	r2,1
    6128:	f800283a 	ret
    612c:	10c01a1e 	bne	r2,r3,6198 <__fpcmp_parts_d+0xa8>
    6130:	0005883a 	mov	r2,zero
    6134:	f800283a 	ret
    6138:	22000117 	ldw	r8,4(r4)
    613c:	28800117 	ldw	r2,4(r5)
    6140:	40800326 	beq	r8,r2,6150 <__fpcmp_parts_d+0x60>
    6144:	403ff726 	beq	r8,zero,6124 <__fpcmp_parts_d+0x34>
    6148:	00bfffc4 	movi	r2,-1
    614c:	f800283a 	ret
    6150:	20c00217 	ldw	r3,8(r4)
    6154:	28800217 	ldw	r2,8(r5)
    6158:	10fffa16 	blt	r2,r3,6144 <__fpcmp_parts_d+0x54>
    615c:	18800916 	blt	r3,r2,6184 <__fpcmp_parts_d+0x94>
    6160:	21c00417 	ldw	r7,16(r4)
    6164:	28c00417 	ldw	r3,16(r5)
    6168:	21800317 	ldw	r6,12(r4)
    616c:	28800317 	ldw	r2,12(r5)
    6170:	19fff436 	bltu	r3,r7,6144 <__fpcmp_parts_d+0x54>
    6174:	38c00526 	beq	r7,r3,618c <__fpcmp_parts_d+0x9c>
    6178:	38c00236 	bltu	r7,r3,6184 <__fpcmp_parts_d+0x94>
    617c:	19ffec1e 	bne	r3,r7,6130 <__fpcmp_parts_d+0x40>
    6180:	30bfeb2e 	bgeu	r6,r2,6130 <__fpcmp_parts_d+0x40>
    6184:	403fe71e 	bne	r8,zero,6124 <__fpcmp_parts_d+0x34>
    6188:	003fef06 	br	6148 <__fpcmp_parts_d+0x58>
    618c:	11bffa2e 	bgeu	r2,r6,6178 <__fpcmp_parts_d+0x88>
    6190:	403fe426 	beq	r8,zero,6124 <__fpcmp_parts_d+0x34>
    6194:	003fec06 	br	6148 <__fpcmp_parts_d+0x58>
    6198:	28800117 	ldw	r2,4(r5)
    619c:	103fe11e 	bne	r2,zero,6124 <__fpcmp_parts_d+0x34>
    61a0:	003fe906 	br	6148 <__fpcmp_parts_d+0x58>
    61a4:	11bfdd1e 	bne	r2,r6,611c <__fpcmp_parts_d+0x2c>
    61a8:	28c00117 	ldw	r3,4(r5)
    61ac:	20800117 	ldw	r2,4(r4)
    61b0:	1885c83a 	sub	r2,r3,r2
    61b4:	f800283a 	ret

000061b8 <memcmp>:
    61b8:	00c000c4 	movi	r3,3
    61bc:	1980032e 	bgeu	r3,r6,61cc <memcmp+0x14>
    61c0:	2144b03a 	or	r2,r4,r5
    61c4:	10c4703a 	and	r2,r2,r3
    61c8:	10000f26 	beq	r2,zero,6208 <memcmp+0x50>
    61cc:	31ffffc4 	addi	r7,r6,-1
    61d0:	3000061e 	bne	r6,zero,61ec <memcmp+0x34>
    61d4:	00000a06 	br	6200 <memcmp+0x48>
    61d8:	39ffffc4 	addi	r7,r7,-1
    61dc:	00bfffc4 	movi	r2,-1
    61e0:	21000044 	addi	r4,r4,1
    61e4:	29400044 	addi	r5,r5,1
    61e8:	38800526 	beq	r7,r2,6200 <memcmp+0x48>
    61ec:	20c00003 	ldbu	r3,0(r4)
    61f0:	28800003 	ldbu	r2,0(r5)
    61f4:	18bff826 	beq	r3,r2,61d8 <memcmp+0x20>
    61f8:	1885c83a 	sub	r2,r3,r2
    61fc:	f800283a 	ret
    6200:	0005883a 	mov	r2,zero
    6204:	f800283a 	ret
    6208:	180f883a 	mov	r7,r3
    620c:	20c00017 	ldw	r3,0(r4)
    6210:	28800017 	ldw	r2,0(r5)
    6214:	18bfed1e 	bne	r3,r2,61cc <memcmp+0x14>
    6218:	31bfff04 	addi	r6,r6,-4
    621c:	21000104 	addi	r4,r4,4
    6220:	29400104 	addi	r5,r5,4
    6224:	39bff936 	bltu	r7,r6,620c <memcmp+0x54>
    6228:	003fe806 	br	61cc <memcmp+0x14>

0000622c <memcpy>:
    622c:	01c003c4 	movi	r7,15
    6230:	2007883a 	mov	r3,r4
    6234:	3980032e 	bgeu	r7,r6,6244 <memcpy+0x18>
    6238:	2904b03a 	or	r2,r5,r4
    623c:	108000cc 	andi	r2,r2,3
    6240:	10000926 	beq	r2,zero,6268 <memcpy+0x3c>
    6244:	30000626 	beq	r6,zero,6260 <memcpy+0x34>
    6248:	30cd883a 	add	r6,r6,r3
    624c:	28800003 	ldbu	r2,0(r5)
    6250:	29400044 	addi	r5,r5,1
    6254:	18800005 	stb	r2,0(r3)
    6258:	18c00044 	addi	r3,r3,1
    625c:	30fffb1e 	bne	r6,r3,624c <memcpy+0x20>
    6260:	2005883a 	mov	r2,r4
    6264:	f800283a 	ret
    6268:	3811883a 	mov	r8,r7
    626c:	200f883a 	mov	r7,r4
    6270:	28c00017 	ldw	r3,0(r5)
    6274:	31bffc04 	addi	r6,r6,-16
    6278:	38c00015 	stw	r3,0(r7)
    627c:	28800117 	ldw	r2,4(r5)
    6280:	38800115 	stw	r2,4(r7)
    6284:	28c00217 	ldw	r3,8(r5)
    6288:	38c00215 	stw	r3,8(r7)
    628c:	28800317 	ldw	r2,12(r5)
    6290:	29400404 	addi	r5,r5,16
    6294:	38800315 	stw	r2,12(r7)
    6298:	39c00404 	addi	r7,r7,16
    629c:	41bff436 	bltu	r8,r6,6270 <memcpy+0x44>
    62a0:	008000c4 	movi	r2,3
    62a4:	1180072e 	bgeu	r2,r6,62c4 <memcpy+0x98>
    62a8:	1007883a 	mov	r3,r2
    62ac:	28800017 	ldw	r2,0(r5)
    62b0:	31bfff04 	addi	r6,r6,-4
    62b4:	29400104 	addi	r5,r5,4
    62b8:	38800015 	stw	r2,0(r7)
    62bc:	39c00104 	addi	r7,r7,4
    62c0:	19bffa36 	bltu	r3,r6,62ac <memcpy+0x80>
    62c4:	3807883a 	mov	r3,r7
    62c8:	003fde06 	br	6244 <memcpy+0x18>

000062cc <memset>:
    62cc:	008000c4 	movi	r2,3
    62d0:	29403fcc 	andi	r5,r5,255
    62d4:	2007883a 	mov	r3,r4
    62d8:	1180022e 	bgeu	r2,r6,62e4 <memset+0x18>
    62dc:	2084703a 	and	r2,r4,r2
    62e0:	10000826 	beq	r2,zero,6304 <memset+0x38>
    62e4:	30000526 	beq	r6,zero,62fc <memset+0x30>
    62e8:	2805883a 	mov	r2,r5
    62ec:	30cd883a 	add	r6,r6,r3
    62f0:	18800005 	stb	r2,0(r3)
    62f4:	18c00044 	addi	r3,r3,1
    62f8:	19bffd1e 	bne	r3,r6,62f0 <memset+0x24>
    62fc:	2005883a 	mov	r2,r4
    6300:	f800283a 	ret
    6304:	2804923a 	slli	r2,r5,8
    6308:	020003c4 	movi	r8,15
    630c:	200f883a 	mov	r7,r4
    6310:	2884b03a 	or	r2,r5,r2
    6314:	1006943a 	slli	r3,r2,16
    6318:	10c6b03a 	or	r3,r2,r3
    631c:	41800a2e 	bgeu	r8,r6,6348 <memset+0x7c>
    6320:	4005883a 	mov	r2,r8
    6324:	31bffc04 	addi	r6,r6,-16
    6328:	38c00015 	stw	r3,0(r7)
    632c:	38c00115 	stw	r3,4(r7)
    6330:	38c00215 	stw	r3,8(r7)
    6334:	38c00315 	stw	r3,12(r7)
    6338:	39c00404 	addi	r7,r7,16
    633c:	11bff936 	bltu	r2,r6,6324 <memset+0x58>
    6340:	008000c4 	movi	r2,3
    6344:	1180052e 	bgeu	r2,r6,635c <memset+0x90>
    6348:	31bfff04 	addi	r6,r6,-4
    634c:	008000c4 	movi	r2,3
    6350:	38c00015 	stw	r3,0(r7)
    6354:	39c00104 	addi	r7,r7,4
    6358:	11bffb36 	bltu	r2,r6,6348 <memset+0x7c>
    635c:	3807883a 	mov	r3,r7
    6360:	003fe006 	br	62e4 <memset+0x18>

00006364 <printf>:
    6364:	defffb04 	addi	sp,sp,-20
    6368:	dfc00115 	stw	ra,4(sp)
    636c:	d9400215 	stw	r5,8(sp)
    6370:	d9800315 	stw	r6,12(sp)
    6374:	d9c00415 	stw	r7,16(sp)
    6378:	00820034 	movhi	r2,2048
    637c:	10893c04 	addi	r2,r2,9456
    6380:	10c00017 	ldw	r3,0(r2)
    6384:	200b883a 	mov	r5,r4
    6388:	d8800204 	addi	r2,sp,8
    638c:	19000217 	ldw	r4,8(r3)
    6390:	100d883a 	mov	r6,r2
    6394:	d8800015 	stw	r2,0(sp)
    6398:	00084080 	call	8408 <__vfprintf_internal>
    639c:	dfc00117 	ldw	ra,4(sp)
    63a0:	dec00504 	addi	sp,sp,20
    63a4:	f800283a 	ret

000063a8 <_printf_r>:
    63a8:	defffc04 	addi	sp,sp,-16
    63ac:	dfc00115 	stw	ra,4(sp)
    63b0:	d9800215 	stw	r6,8(sp)
    63b4:	d9c00315 	stw	r7,12(sp)
    63b8:	280d883a 	mov	r6,r5
    63bc:	21400217 	ldw	r5,8(r4)
    63c0:	d8c00204 	addi	r3,sp,8
    63c4:	180f883a 	mov	r7,r3
    63c8:	d8c00015 	stw	r3,0(sp)
    63cc:	000655c0 	call	655c <___vfprintf_internal_r>
    63d0:	dfc00117 	ldw	ra,4(sp)
    63d4:	dec00404 	addi	sp,sp,16
    63d8:	f800283a 	ret

000063dc <_puts_r>:
    63dc:	defff604 	addi	sp,sp,-40
    63e0:	dc400715 	stw	r17,28(sp)
    63e4:	2023883a 	mov	r17,r4
    63e8:	2809883a 	mov	r4,r5
    63ec:	dfc00915 	stw	ra,36(sp)
    63f0:	dcc00815 	stw	r19,32(sp)
    63f4:	2827883a 	mov	r19,r5
    63f8:	00064900 	call	6490 <strlen>
    63fc:	89400217 	ldw	r5,8(r17)
    6400:	00c20034 	movhi	r3,2048
    6404:	18c07104 	addi	r3,r3,452
    6408:	01c00044 	movi	r7,1
    640c:	12000044 	addi	r8,r2,1
    6410:	d8c00515 	stw	r3,20(sp)
    6414:	d9c00615 	stw	r7,24(sp)
    6418:	d8c00304 	addi	r3,sp,12
    641c:	01c00084 	movi	r7,2
    6420:	8809883a 	mov	r4,r17
    6424:	d80d883a 	mov	r6,sp
    6428:	d8c00015 	stw	r3,0(sp)
    642c:	dcc00315 	stw	r19,12(sp)
    6430:	da000215 	stw	r8,8(sp)
    6434:	d9c00115 	stw	r7,4(sp)
    6438:	d8800415 	stw	r2,16(sp)
    643c:	000a6640 	call	a664 <__sfvwrite_r>
    6440:	00ffffc4 	movi	r3,-1
    6444:	10000626 	beq	r2,zero,6460 <_puts_r+0x84>
    6448:	1805883a 	mov	r2,r3
    644c:	dfc00917 	ldw	ra,36(sp)
    6450:	dcc00817 	ldw	r19,32(sp)
    6454:	dc400717 	ldw	r17,28(sp)
    6458:	dec00a04 	addi	sp,sp,40
    645c:	f800283a 	ret
    6460:	00c00284 	movi	r3,10
    6464:	1805883a 	mov	r2,r3
    6468:	dfc00917 	ldw	ra,36(sp)
    646c:	dcc00817 	ldw	r19,32(sp)
    6470:	dc400717 	ldw	r17,28(sp)
    6474:	dec00a04 	addi	sp,sp,40
    6478:	f800283a 	ret

0000647c <puts>:
    647c:	00820034 	movhi	r2,2048
    6480:	10893c04 	addi	r2,r2,9456
    6484:	200b883a 	mov	r5,r4
    6488:	11000017 	ldw	r4,0(r2)
    648c:	00063dc1 	jmpi	63dc <_puts_r>

00006490 <strlen>:
    6490:	208000cc 	andi	r2,r4,3
    6494:	2011883a 	mov	r8,r4
    6498:	1000161e 	bne	r2,zero,64f4 <strlen+0x64>
    649c:	20c00017 	ldw	r3,0(r4)
    64a0:	017fbff4 	movhi	r5,65279
    64a4:	297fbfc4 	addi	r5,r5,-257
    64a8:	01e02074 	movhi	r7,32897
    64ac:	39e02004 	addi	r7,r7,-32640
    64b0:	1945883a 	add	r2,r3,r5
    64b4:	11c4703a 	and	r2,r2,r7
    64b8:	00c6303a 	nor	r3,zero,r3
    64bc:	1886703a 	and	r3,r3,r2
    64c0:	18000c1e 	bne	r3,zero,64f4 <strlen+0x64>
    64c4:	280d883a 	mov	r6,r5
    64c8:	380b883a 	mov	r5,r7
    64cc:	21000104 	addi	r4,r4,4
    64d0:	20800017 	ldw	r2,0(r4)
    64d4:	1187883a 	add	r3,r2,r6
    64d8:	1946703a 	and	r3,r3,r5
    64dc:	0084303a 	nor	r2,zero,r2
    64e0:	10c4703a 	and	r2,r2,r3
    64e4:	103ff926 	beq	r2,zero,64cc <strlen+0x3c>
    64e8:	20800007 	ldb	r2,0(r4)
    64ec:	10000326 	beq	r2,zero,64fc <strlen+0x6c>
    64f0:	21000044 	addi	r4,r4,1
    64f4:	20800007 	ldb	r2,0(r4)
    64f8:	103ffd1e 	bne	r2,zero,64f0 <strlen+0x60>
    64fc:	2205c83a 	sub	r2,r4,r8
    6500:	f800283a 	ret

00006504 <__sprint_r>:
    6504:	30800217 	ldw	r2,8(r6)
    6508:	defffe04 	addi	sp,sp,-8
    650c:	dc000015 	stw	r16,0(sp)
    6510:	dfc00115 	stw	ra,4(sp)
    6514:	3021883a 	mov	r16,r6
    6518:	0007883a 	mov	r3,zero
    651c:	1000061e 	bne	r2,zero,6538 <__sprint_r+0x34>
    6520:	1805883a 	mov	r2,r3
    6524:	30000115 	stw	zero,4(r6)
    6528:	dfc00117 	ldw	ra,4(sp)
    652c:	dc000017 	ldw	r16,0(sp)
    6530:	dec00204 	addi	sp,sp,8
    6534:	f800283a 	ret
    6538:	000a6640 	call	a664 <__sfvwrite_r>
    653c:	1007883a 	mov	r3,r2
    6540:	1805883a 	mov	r2,r3
    6544:	80000115 	stw	zero,4(r16)
    6548:	80000215 	stw	zero,8(r16)
    654c:	dfc00117 	ldw	ra,4(sp)
    6550:	dc000017 	ldw	r16,0(sp)
    6554:	dec00204 	addi	sp,sp,8
    6558:	f800283a 	ret

0000655c <___vfprintf_internal_r>:
    655c:	defea404 	addi	sp,sp,-1392
    6560:	dd815815 	stw	r22,1376(sp)
    6564:	dc015215 	stw	r16,1352(sp)
    6568:	d9c15115 	stw	r7,1348(sp)
    656c:	dfc15b15 	stw	ra,1388(sp)
    6570:	df015a15 	stw	fp,1384(sp)
    6574:	ddc15915 	stw	r23,1380(sp)
    6578:	dd415715 	stw	r21,1372(sp)
    657c:	dd015615 	stw	r20,1368(sp)
    6580:	dcc15515 	stw	r19,1364(sp)
    6584:	dc815415 	stw	r18,1360(sp)
    6588:	dc415315 	stw	r17,1356(sp)
    658c:	282d883a 	mov	r22,r5
    6590:	3021883a 	mov	r16,r6
    6594:	d9014f15 	stw	r4,1340(sp)
    6598:	000ac880 	call	ac88 <_localeconv_r>
    659c:	10800017 	ldw	r2,0(r2)
    65a0:	d9c15117 	ldw	r7,1348(sp)
    65a4:	d8814915 	stw	r2,1316(sp)
    65a8:	d8814f17 	ldw	r2,1340(sp)
    65ac:	10000226 	beq	r2,zero,65b8 <___vfprintf_internal_r+0x5c>
    65b0:	10800e17 	ldw	r2,56(r2)
    65b4:	10020d26 	beq	r2,zero,6dec <___vfprintf_internal_r+0x890>
    65b8:	b080030b 	ldhu	r2,12(r22)
    65bc:	1080020c 	andi	r2,r2,8
    65c0:	10020e26 	beq	r2,zero,6dfc <___vfprintf_internal_r+0x8a0>
    65c4:	b0800417 	ldw	r2,16(r22)
    65c8:	10020c26 	beq	r2,zero,6dfc <___vfprintf_internal_r+0x8a0>
    65cc:	b200030b 	ldhu	r8,12(r22)
    65d0:	00800284 	movi	r2,10
    65d4:	40c0068c 	andi	r3,r8,26
    65d8:	18802f1e 	bne	r3,r2,6698 <___vfprintf_internal_r+0x13c>
    65dc:	b080038f 	ldh	r2,14(r22)
    65e0:	10002d16 	blt	r2,zero,6698 <___vfprintf_internal_r+0x13c>
    65e4:	b240038b 	ldhu	r9,14(r22)
    65e8:	b2800717 	ldw	r10,28(r22)
    65ec:	b2c00917 	ldw	r11,36(r22)
    65f0:	d9014f17 	ldw	r4,1340(sp)
    65f4:	dc402904 	addi	r17,sp,164
    65f8:	d8804004 	addi	r2,sp,256
    65fc:	00c10004 	movi	r3,1024
    6600:	423fff4c 	andi	r8,r8,65533
    6604:	800d883a 	mov	r6,r16
    6608:	880b883a 	mov	r5,r17
    660c:	da002c0d 	sth	r8,176(sp)
    6610:	da402c8d 	sth	r9,178(sp)
    6614:	da803015 	stw	r10,192(sp)
    6618:	dac03215 	stw	r11,200(sp)
    661c:	d8802d15 	stw	r2,180(sp)
    6620:	d8c02e15 	stw	r3,184(sp)
    6624:	d8802915 	stw	r2,164(sp)
    6628:	d8c02b15 	stw	r3,172(sp)
    662c:	d8002f15 	stw	zero,188(sp)
    6630:	000655c0 	call	655c <___vfprintf_internal_r>
    6634:	d8814b15 	stw	r2,1324(sp)
    6638:	10000416 	blt	r2,zero,664c <___vfprintf_internal_r+0xf0>
    663c:	d9014f17 	ldw	r4,1340(sp)
    6640:	880b883a 	mov	r5,r17
    6644:	0009d340 	call	9d34 <_fflush_r>
    6648:	1002321e 	bne	r2,zero,6f14 <___vfprintf_internal_r+0x9b8>
    664c:	d8802c0b 	ldhu	r2,176(sp)
    6650:	1080100c 	andi	r2,r2,64
    6654:	10000326 	beq	r2,zero,6664 <___vfprintf_internal_r+0x108>
    6658:	b080030b 	ldhu	r2,12(r22)
    665c:	10801014 	ori	r2,r2,64
    6660:	b080030d 	sth	r2,12(r22)
    6664:	d8814b17 	ldw	r2,1324(sp)
    6668:	dfc15b17 	ldw	ra,1388(sp)
    666c:	df015a17 	ldw	fp,1384(sp)
    6670:	ddc15917 	ldw	r23,1380(sp)
    6674:	dd815817 	ldw	r22,1376(sp)
    6678:	dd415717 	ldw	r21,1372(sp)
    667c:	dd015617 	ldw	r20,1368(sp)
    6680:	dcc15517 	ldw	r19,1364(sp)
    6684:	dc815417 	ldw	r18,1360(sp)
    6688:	dc415317 	ldw	r17,1356(sp)
    668c:	dc015217 	ldw	r16,1352(sp)
    6690:	dec15c04 	addi	sp,sp,1392
    6694:	f800283a 	ret
    6698:	0005883a 	mov	r2,zero
    669c:	0007883a 	mov	r3,zero
    66a0:	dd401904 	addi	r21,sp,100
    66a4:	d8814215 	stw	r2,1288(sp)
    66a8:	802f883a 	mov	r23,r16
    66ac:	d8c14315 	stw	r3,1292(sp)
    66b0:	d8014b15 	stw	zero,1324(sp)
    66b4:	d8014815 	stw	zero,1312(sp)
    66b8:	d8014415 	stw	zero,1296(sp)
    66bc:	d8014715 	stw	zero,1308(sp)
    66c0:	dd400c15 	stw	r21,48(sp)
    66c4:	d8000e15 	stw	zero,56(sp)
    66c8:	d8000d15 	stw	zero,52(sp)
    66cc:	b8800007 	ldb	r2,0(r23)
    66d0:	10001926 	beq	r2,zero,6738 <___vfprintf_internal_r+0x1dc>
    66d4:	00c00944 	movi	r3,37
    66d8:	10c01726 	beq	r2,r3,6738 <___vfprintf_internal_r+0x1dc>
    66dc:	b821883a 	mov	r16,r23
    66e0:	00000106 	br	66e8 <___vfprintf_internal_r+0x18c>
    66e4:	10c00326 	beq	r2,r3,66f4 <___vfprintf_internal_r+0x198>
    66e8:	84000044 	addi	r16,r16,1
    66ec:	80800007 	ldb	r2,0(r16)
    66f0:	103ffc1e 	bne	r2,zero,66e4 <___vfprintf_internal_r+0x188>
    66f4:	85e7c83a 	sub	r19,r16,r23
    66f8:	98000e26 	beq	r19,zero,6734 <___vfprintf_internal_r+0x1d8>
    66fc:	dc800e17 	ldw	r18,56(sp)
    6700:	dc400d17 	ldw	r17,52(sp)
    6704:	008001c4 	movi	r2,7
    6708:	94e5883a 	add	r18,r18,r19
    670c:	8c400044 	addi	r17,r17,1
    6710:	adc00015 	stw	r23,0(r21)
    6714:	dc800e15 	stw	r18,56(sp)
    6718:	acc00115 	stw	r19,4(r21)
    671c:	dc400d15 	stw	r17,52(sp)
    6720:	14428b16 	blt	r2,r17,7150 <___vfprintf_internal_r+0xbf4>
    6724:	ad400204 	addi	r21,r21,8
    6728:	d9014b17 	ldw	r4,1324(sp)
    672c:	24c9883a 	add	r4,r4,r19
    6730:	d9014b15 	stw	r4,1324(sp)
    6734:	802f883a 	mov	r23,r16
    6738:	b8800007 	ldb	r2,0(r23)
    673c:	10013c26 	beq	r2,zero,6c30 <___vfprintf_internal_r+0x6d4>
    6740:	bdc00044 	addi	r23,r23,1
    6744:	d8000405 	stb	zero,16(sp)
    6748:	b8c00007 	ldb	r3,0(r23)
    674c:	04ffffc4 	movi	r19,-1
    6750:	d8014c15 	stw	zero,1328(sp)
    6754:	d8014a15 	stw	zero,1320(sp)
    6758:	d8c14d15 	stw	r3,1332(sp)
    675c:	bdc00044 	addi	r23,r23,1
    6760:	d9414d17 	ldw	r5,1332(sp)
    6764:	00801604 	movi	r2,88
    6768:	28fff804 	addi	r3,r5,-32
    676c:	10c06036 	bltu	r2,r3,68f0 <___vfprintf_internal_r+0x394>
    6770:	18c5883a 	add	r2,r3,r3
    6774:	1085883a 	add	r2,r2,r2
    6778:	00c00034 	movhi	r3,0
    677c:	18d9e304 	addi	r3,r3,26508
    6780:	10c5883a 	add	r2,r2,r3
    6784:	11000017 	ldw	r4,0(r2)
    6788:	2000683a 	jmp	r4
    678c:	00007700 	call	770 <vCoRoutineSchedule+0xdc>
    6790:	000068f0 	cmpltui	zero,zero,419
    6794:	000068f0 	cmpltui	zero,zero,419
    6798:	000076ec 	andhi	zero,zero,475
    679c:	000068f0 	cmpltui	zero,zero,419
    67a0:	000068f0 	cmpltui	zero,zero,419
    67a4:	000068f0 	cmpltui	zero,zero,419
    67a8:	000068f0 	cmpltui	zero,zero,419
    67ac:	000068f0 	cmpltui	zero,zero,419
    67b0:	000068f0 	cmpltui	zero,zero,419
    67b4:	000074cc 	andi	zero,zero,467
    67b8:	000076dc 	xori	zero,zero,475
    67bc:	000068f0 	cmpltui	zero,zero,419
    67c0:	000074e4 	muli	zero,zero,467
    67c4:	00007778 	rdprs	zero,zero,477
    67c8:	000068f0 	cmpltui	zero,zero,419
    67cc:	00007764 	muli	zero,zero,477
    67d0:	0000772c 	andhi	zero,zero,476
    67d4:	0000772c 	andhi	zero,zero,476
    67d8:	0000772c 	andhi	zero,zero,476
    67dc:	0000772c 	andhi	zero,zero,476
    67e0:	0000772c 	andhi	zero,zero,476
    67e4:	0000772c 	andhi	zero,zero,476
    67e8:	0000772c 	andhi	zero,zero,476
    67ec:	0000772c 	andhi	zero,zero,476
    67f0:	0000772c 	andhi	zero,zero,476
    67f4:	000068f0 	cmpltui	zero,zero,419
    67f8:	000068f0 	cmpltui	zero,zero,419
    67fc:	000068f0 	cmpltui	zero,zero,419
    6800:	000068f0 	cmpltui	zero,zero,419
    6804:	000068f0 	cmpltui	zero,zero,419
    6808:	000068f0 	cmpltui	zero,zero,419
    680c:	000068f0 	cmpltui	zero,zero,419
    6810:	000068f0 	cmpltui	zero,zero,419
    6814:	000068f0 	cmpltui	zero,zero,419
    6818:	000068f0 	cmpltui	zero,zero,419
    681c:	00006f48 	cmpgei	zero,zero,445
    6820:	000075b4 	movhi	zero,470
    6824:	000068f0 	cmpltui	zero,zero,419
    6828:	000075b4 	movhi	zero,470
    682c:	000068f0 	cmpltui	zero,zero,419
    6830:	000068f0 	cmpltui	zero,zero,419
    6834:	000068f0 	cmpltui	zero,zero,419
    6838:	000068f0 	cmpltui	zero,zero,419
    683c:	00007718 	cmpnei	zero,zero,476
    6840:	000068f0 	cmpltui	zero,zero,419
    6844:	000068f0 	cmpltui	zero,zero,419
    6848:	00006ffc 	xorhi	zero,zero,447
    684c:	000068f0 	cmpltui	zero,zero,419
    6850:	000068f0 	cmpltui	zero,zero,419
    6854:	000068f0 	cmpltui	zero,zero,419
    6858:	000068f0 	cmpltui	zero,zero,419
    685c:	000068f0 	cmpltui	zero,zero,419
    6860:	00007048 	cmpgei	zero,zero,449
    6864:	000068f0 	cmpltui	zero,zero,419
    6868:	000068f0 	cmpltui	zero,zero,419
    686c:	00007668 	cmpgeui	zero,zero,473
    6870:	000068f0 	cmpltui	zero,zero,419
    6874:	000068f0 	cmpltui	zero,zero,419
    6878:	000068f0 	cmpltui	zero,zero,419
    687c:	000068f0 	cmpltui	zero,zero,419
    6880:	000068f0 	cmpltui	zero,zero,419
    6884:	000068f0 	cmpltui	zero,zero,419
    6888:	000068f0 	cmpltui	zero,zero,419
    688c:	000068f0 	cmpltui	zero,zero,419
    6890:	000068f0 	cmpltui	zero,zero,419
    6894:	000068f0 	cmpltui	zero,zero,419
    6898:	0000763c 	xorhi	zero,zero,472
    689c:	00006f54 	movui	zero,445
    68a0:	000075b4 	movhi	zero,470
    68a4:	000075b4 	movhi	zero,470
    68a8:	000075b4 	movhi	zero,470
    68ac:	000075a0 	cmpeqi	zero,zero,470
    68b0:	00006f54 	movui	zero,445
    68b4:	000068f0 	cmpltui	zero,zero,419
    68b8:	000068f0 	cmpltui	zero,zero,419
    68bc:	00007528 	cmpgeui	zero,zero,468
    68c0:	000068f0 	cmpltui	zero,zero,419
    68c4:	000074f8 	rdprs	zero,zero,467
    68c8:	00007008 	cmpgei	zero,zero,448
    68cc:	00007558 	cmpnei	zero,zero,469
    68d0:	00007544 	movi	zero,469
    68d4:	000068f0 	cmpltui	zero,zero,419
    68d8:	000077d4 	movui	zero,479
    68dc:	000068f0 	cmpltui	zero,zero,419
    68e0:	00007054 	movui	zero,449
    68e4:	000068f0 	cmpltui	zero,zero,419
    68e8:	000068f0 	cmpltui	zero,zero,419
    68ec:	000076cc 	andi	zero,zero,475
    68f0:	d9014d17 	ldw	r4,1332(sp)
    68f4:	2000ce26 	beq	r4,zero,6c30 <___vfprintf_internal_r+0x6d4>
    68f8:	01400044 	movi	r5,1
    68fc:	d9800f04 	addi	r6,sp,60
    6900:	d9c14015 	stw	r7,1280(sp)
    6904:	d9414515 	stw	r5,1300(sp)
    6908:	d9814115 	stw	r6,1284(sp)
    690c:	280f883a 	mov	r7,r5
    6910:	d9000f05 	stb	r4,60(sp)
    6914:	d8000405 	stb	zero,16(sp)
    6918:	d8014615 	stw	zero,1304(sp)
    691c:	d8c14c17 	ldw	r3,1328(sp)
    6920:	1880008c 	andi	r2,r3,2
    6924:	1005003a 	cmpeq	r2,r2,zero
    6928:	d8815015 	stw	r2,1344(sp)
    692c:	1000031e 	bne	r2,zero,693c <___vfprintf_internal_r+0x3e0>
    6930:	d9014517 	ldw	r4,1300(sp)
    6934:	21000084 	addi	r4,r4,2
    6938:	d9014515 	stw	r4,1300(sp)
    693c:	d9414c17 	ldw	r5,1328(sp)
    6940:	2940210c 	andi	r5,r5,132
    6944:	d9414e15 	stw	r5,1336(sp)
    6948:	28002d1e 	bne	r5,zero,6a00 <___vfprintf_internal_r+0x4a4>
    694c:	d9814a17 	ldw	r6,1320(sp)
    6950:	d8814517 	ldw	r2,1300(sp)
    6954:	30a1c83a 	sub	r16,r6,r2
    6958:	0400290e 	bge	zero,r16,6a00 <___vfprintf_internal_r+0x4a4>
    695c:	00800404 	movi	r2,16
    6960:	1404580e 	bge	r2,r16,7ac4 <___vfprintf_internal_r+0x1568>
    6964:	dc800e17 	ldw	r18,56(sp)
    6968:	dc400d17 	ldw	r17,52(sp)
    696c:	1027883a 	mov	r19,r2
    6970:	07020034 	movhi	fp,2048
    6974:	e7008d84 	addi	fp,fp,566
    6978:	050001c4 	movi	r20,7
    697c:	00000306 	br	698c <___vfprintf_internal_r+0x430>
    6980:	843ffc04 	addi	r16,r16,-16
    6984:	ad400204 	addi	r21,r21,8
    6988:	9c00130e 	bge	r19,r16,69d8 <___vfprintf_internal_r+0x47c>
    698c:	94800404 	addi	r18,r18,16
    6990:	8c400044 	addi	r17,r17,1
    6994:	af000015 	stw	fp,0(r21)
    6998:	acc00115 	stw	r19,4(r21)
    699c:	dc800e15 	stw	r18,56(sp)
    69a0:	dc400d15 	stw	r17,52(sp)
    69a4:	a47ff60e 	bge	r20,r17,6980 <___vfprintf_internal_r+0x424>
    69a8:	d9014f17 	ldw	r4,1340(sp)
    69ac:	b00b883a 	mov	r5,r22
    69b0:	d9800c04 	addi	r6,sp,48
    69b4:	d9c15115 	stw	r7,1348(sp)
    69b8:	00065040 	call	6504 <__sprint_r>
    69bc:	d9c15117 	ldw	r7,1348(sp)
    69c0:	10009e1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    69c4:	843ffc04 	addi	r16,r16,-16
    69c8:	dc800e17 	ldw	r18,56(sp)
    69cc:	dc400d17 	ldw	r17,52(sp)
    69d0:	dd401904 	addi	r21,sp,100
    69d4:	9c3fed16 	blt	r19,r16,698c <___vfprintf_internal_r+0x430>
    69d8:	9425883a 	add	r18,r18,r16
    69dc:	8c400044 	addi	r17,r17,1
    69e0:	008001c4 	movi	r2,7
    69e4:	af000015 	stw	fp,0(r21)
    69e8:	ac000115 	stw	r16,4(r21)
    69ec:	dc800e15 	stw	r18,56(sp)
    69f0:	dc400d15 	stw	r17,52(sp)
    69f4:	1441f516 	blt	r2,r17,71cc <___vfprintf_internal_r+0xc70>
    69f8:	ad400204 	addi	r21,r21,8
    69fc:	00000206 	br	6a08 <___vfprintf_internal_r+0x4ac>
    6a00:	dc800e17 	ldw	r18,56(sp)
    6a04:	dc400d17 	ldw	r17,52(sp)
    6a08:	d8800407 	ldb	r2,16(sp)
    6a0c:	10000b26 	beq	r2,zero,6a3c <___vfprintf_internal_r+0x4e0>
    6a10:	00800044 	movi	r2,1
    6a14:	94800044 	addi	r18,r18,1
    6a18:	8c400044 	addi	r17,r17,1
    6a1c:	a8800115 	stw	r2,4(r21)
    6a20:	d8c00404 	addi	r3,sp,16
    6a24:	008001c4 	movi	r2,7
    6a28:	a8c00015 	stw	r3,0(r21)
    6a2c:	dc800e15 	stw	r18,56(sp)
    6a30:	dc400d15 	stw	r17,52(sp)
    6a34:	1441da16 	blt	r2,r17,71a0 <___vfprintf_internal_r+0xc44>
    6a38:	ad400204 	addi	r21,r21,8
    6a3c:	d9015017 	ldw	r4,1344(sp)
    6a40:	20000b1e 	bne	r4,zero,6a70 <___vfprintf_internal_r+0x514>
    6a44:	d8800444 	addi	r2,sp,17
    6a48:	94800084 	addi	r18,r18,2
    6a4c:	8c400044 	addi	r17,r17,1
    6a50:	a8800015 	stw	r2,0(r21)
    6a54:	00c00084 	movi	r3,2
    6a58:	008001c4 	movi	r2,7
    6a5c:	a8c00115 	stw	r3,4(r21)
    6a60:	dc800e15 	stw	r18,56(sp)
    6a64:	dc400d15 	stw	r17,52(sp)
    6a68:	1441c216 	blt	r2,r17,7174 <___vfprintf_internal_r+0xc18>
    6a6c:	ad400204 	addi	r21,r21,8
    6a70:	d9414e17 	ldw	r5,1336(sp)
    6a74:	00802004 	movi	r2,128
    6a78:	2880b126 	beq	r5,r2,6d40 <___vfprintf_internal_r+0x7e4>
    6a7c:	d8c14617 	ldw	r3,1304(sp)
    6a80:	19e1c83a 	sub	r16,r3,r7
    6a84:	0400260e 	bge	zero,r16,6b20 <___vfprintf_internal_r+0x5c4>
    6a88:	00800404 	movi	r2,16
    6a8c:	1403c90e 	bge	r2,r16,79b4 <___vfprintf_internal_r+0x1458>
    6a90:	1027883a 	mov	r19,r2
    6a94:	07020034 	movhi	fp,2048
    6a98:	e7008984 	addi	fp,fp,550
    6a9c:	050001c4 	movi	r20,7
    6aa0:	00000306 	br	6ab0 <___vfprintf_internal_r+0x554>
    6aa4:	843ffc04 	addi	r16,r16,-16
    6aa8:	ad400204 	addi	r21,r21,8
    6aac:	9c00130e 	bge	r19,r16,6afc <___vfprintf_internal_r+0x5a0>
    6ab0:	94800404 	addi	r18,r18,16
    6ab4:	8c400044 	addi	r17,r17,1
    6ab8:	af000015 	stw	fp,0(r21)
    6abc:	acc00115 	stw	r19,4(r21)
    6ac0:	dc800e15 	stw	r18,56(sp)
    6ac4:	dc400d15 	stw	r17,52(sp)
    6ac8:	a47ff60e 	bge	r20,r17,6aa4 <___vfprintf_internal_r+0x548>
    6acc:	d9014f17 	ldw	r4,1340(sp)
    6ad0:	b00b883a 	mov	r5,r22
    6ad4:	d9800c04 	addi	r6,sp,48
    6ad8:	d9c15115 	stw	r7,1348(sp)
    6adc:	00065040 	call	6504 <__sprint_r>
    6ae0:	d9c15117 	ldw	r7,1348(sp)
    6ae4:	1000551e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    6ae8:	843ffc04 	addi	r16,r16,-16
    6aec:	dc800e17 	ldw	r18,56(sp)
    6af0:	dc400d17 	ldw	r17,52(sp)
    6af4:	dd401904 	addi	r21,sp,100
    6af8:	9c3fed16 	blt	r19,r16,6ab0 <___vfprintf_internal_r+0x554>
    6afc:	9425883a 	add	r18,r18,r16
    6b00:	8c400044 	addi	r17,r17,1
    6b04:	008001c4 	movi	r2,7
    6b08:	af000015 	stw	fp,0(r21)
    6b0c:	ac000115 	stw	r16,4(r21)
    6b10:	dc800e15 	stw	r18,56(sp)
    6b14:	dc400d15 	stw	r17,52(sp)
    6b18:	14418216 	blt	r2,r17,7124 <___vfprintf_internal_r+0xbc8>
    6b1c:	ad400204 	addi	r21,r21,8
    6b20:	d9014c17 	ldw	r4,1328(sp)
    6b24:	2080400c 	andi	r2,r4,256
    6b28:	10004a1e 	bne	r2,zero,6c54 <___vfprintf_internal_r+0x6f8>
    6b2c:	d9414117 	ldw	r5,1284(sp)
    6b30:	91e5883a 	add	r18,r18,r7
    6b34:	8c400044 	addi	r17,r17,1
    6b38:	008001c4 	movi	r2,7
    6b3c:	a9400015 	stw	r5,0(r21)
    6b40:	a9c00115 	stw	r7,4(r21)
    6b44:	dc800e15 	stw	r18,56(sp)
    6b48:	dc400d15 	stw	r17,52(sp)
    6b4c:	14416716 	blt	r2,r17,70ec <___vfprintf_internal_r+0xb90>
    6b50:	a8c00204 	addi	r3,r21,8
    6b54:	d9814c17 	ldw	r6,1328(sp)
    6b58:	3080010c 	andi	r2,r6,4
    6b5c:	10002826 	beq	r2,zero,6c00 <___vfprintf_internal_r+0x6a4>
    6b60:	d8814a17 	ldw	r2,1320(sp)
    6b64:	d9014517 	ldw	r4,1300(sp)
    6b68:	1121c83a 	sub	r16,r2,r4
    6b6c:	0400240e 	bge	zero,r16,6c00 <___vfprintf_internal_r+0x6a4>
    6b70:	00800404 	movi	r2,16
    6b74:	14044f0e 	bge	r2,r16,7cb4 <___vfprintf_internal_r+0x1758>
    6b78:	dc400d17 	ldw	r17,52(sp)
    6b7c:	1027883a 	mov	r19,r2
    6b80:	07020034 	movhi	fp,2048
    6b84:	e7008d84 	addi	fp,fp,566
    6b88:	050001c4 	movi	r20,7
    6b8c:	00000306 	br	6b9c <___vfprintf_internal_r+0x640>
    6b90:	843ffc04 	addi	r16,r16,-16
    6b94:	18c00204 	addi	r3,r3,8
    6b98:	9c00110e 	bge	r19,r16,6be0 <___vfprintf_internal_r+0x684>
    6b9c:	94800404 	addi	r18,r18,16
    6ba0:	8c400044 	addi	r17,r17,1
    6ba4:	1f000015 	stw	fp,0(r3)
    6ba8:	1cc00115 	stw	r19,4(r3)
    6bac:	dc800e15 	stw	r18,56(sp)
    6bb0:	dc400d15 	stw	r17,52(sp)
    6bb4:	a47ff60e 	bge	r20,r17,6b90 <___vfprintf_internal_r+0x634>
    6bb8:	d9014f17 	ldw	r4,1340(sp)
    6bbc:	b00b883a 	mov	r5,r22
    6bc0:	d9800c04 	addi	r6,sp,48
    6bc4:	00065040 	call	6504 <__sprint_r>
    6bc8:	10001c1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    6bcc:	843ffc04 	addi	r16,r16,-16
    6bd0:	dc800e17 	ldw	r18,56(sp)
    6bd4:	dc400d17 	ldw	r17,52(sp)
    6bd8:	d8c01904 	addi	r3,sp,100
    6bdc:	9c3fef16 	blt	r19,r16,6b9c <___vfprintf_internal_r+0x640>
    6be0:	9425883a 	add	r18,r18,r16
    6be4:	8c400044 	addi	r17,r17,1
    6be8:	008001c4 	movi	r2,7
    6bec:	1f000015 	stw	fp,0(r3)
    6bf0:	1c000115 	stw	r16,4(r3)
    6bf4:	dc800e15 	stw	r18,56(sp)
    6bf8:	dc400d15 	stw	r17,52(sp)
    6bfc:	1440cb16 	blt	r2,r17,6f2c <___vfprintf_internal_r+0x9d0>
    6c00:	d8814a17 	ldw	r2,1320(sp)
    6c04:	d9414517 	ldw	r5,1300(sp)
    6c08:	1140010e 	bge	r2,r5,6c10 <___vfprintf_internal_r+0x6b4>
    6c0c:	2805883a 	mov	r2,r5
    6c10:	d9814b17 	ldw	r6,1324(sp)
    6c14:	308d883a 	add	r6,r6,r2
    6c18:	d9814b15 	stw	r6,1324(sp)
    6c1c:	90013b1e 	bne	r18,zero,710c <___vfprintf_internal_r+0xbb0>
    6c20:	d9c14017 	ldw	r7,1280(sp)
    6c24:	dd401904 	addi	r21,sp,100
    6c28:	d8000d15 	stw	zero,52(sp)
    6c2c:	003ea706 	br	66cc <___vfprintf_internal_r+0x170>
    6c30:	d8800e17 	ldw	r2,56(sp)
    6c34:	10053f1e 	bne	r2,zero,8134 <___vfprintf_internal_r+0x1bd8>
    6c38:	d8000d15 	stw	zero,52(sp)
    6c3c:	b080030b 	ldhu	r2,12(r22)
    6c40:	1080100c 	andi	r2,r2,64
    6c44:	103e8726 	beq	r2,zero,6664 <___vfprintf_internal_r+0x108>
    6c48:	00bfffc4 	movi	r2,-1
    6c4c:	d8814b15 	stw	r2,1324(sp)
    6c50:	003e8406 	br	6664 <___vfprintf_internal_r+0x108>
    6c54:	d9814d17 	ldw	r6,1332(sp)
    6c58:	00801944 	movi	r2,101
    6c5c:	11806e16 	blt	r2,r6,6e18 <___vfprintf_internal_r+0x8bc>
    6c60:	d9414717 	ldw	r5,1308(sp)
    6c64:	00c00044 	movi	r3,1
    6c68:	1943430e 	bge	r3,r5,7978 <___vfprintf_internal_r+0x141c>
    6c6c:	d8814117 	ldw	r2,1284(sp)
    6c70:	94800044 	addi	r18,r18,1
    6c74:	8c400044 	addi	r17,r17,1
    6c78:	a8800015 	stw	r2,0(r21)
    6c7c:	008001c4 	movi	r2,7
    6c80:	a8c00115 	stw	r3,4(r21)
    6c84:	dc800e15 	stw	r18,56(sp)
    6c88:	dc400d15 	stw	r17,52(sp)
    6c8c:	1441ca16 	blt	r2,r17,73b8 <___vfprintf_internal_r+0xe5c>
    6c90:	a8c00204 	addi	r3,r21,8
    6c94:	d9014917 	ldw	r4,1316(sp)
    6c98:	00800044 	movi	r2,1
    6c9c:	94800044 	addi	r18,r18,1
    6ca0:	8c400044 	addi	r17,r17,1
    6ca4:	18800115 	stw	r2,4(r3)
    6ca8:	008001c4 	movi	r2,7
    6cac:	19000015 	stw	r4,0(r3)
    6cb0:	dc800e15 	stw	r18,56(sp)
    6cb4:	dc400d15 	stw	r17,52(sp)
    6cb8:	1441b616 	blt	r2,r17,7394 <___vfprintf_internal_r+0xe38>
    6cbc:	1cc00204 	addi	r19,r3,8
    6cc0:	d9014217 	ldw	r4,1288(sp)
    6cc4:	d9414317 	ldw	r5,1292(sp)
    6cc8:	000d883a 	mov	r6,zero
    6ccc:	000f883a 	mov	r7,zero
    6cd0:	000e0cc0 	call	e0cc <__nedf2>
    6cd4:	10017426 	beq	r2,zero,72a8 <___vfprintf_internal_r+0xd4c>
    6cd8:	d9414717 	ldw	r5,1308(sp)
    6cdc:	d9814117 	ldw	r6,1284(sp)
    6ce0:	8c400044 	addi	r17,r17,1
    6ce4:	2c85883a 	add	r2,r5,r18
    6ce8:	14bfffc4 	addi	r18,r2,-1
    6cec:	28bfffc4 	addi	r2,r5,-1
    6cf0:	30c00044 	addi	r3,r6,1
    6cf4:	98800115 	stw	r2,4(r19)
    6cf8:	008001c4 	movi	r2,7
    6cfc:	98c00015 	stw	r3,0(r19)
    6d00:	dc800e15 	stw	r18,56(sp)
    6d04:	dc400d15 	stw	r17,52(sp)
    6d08:	14418e16 	blt	r2,r17,7344 <___vfprintf_internal_r+0xde8>
    6d0c:	9cc00204 	addi	r19,r19,8
    6d10:	d9414817 	ldw	r5,1312(sp)
    6d14:	d8800804 	addi	r2,sp,32
    6d18:	8c400044 	addi	r17,r17,1
    6d1c:	9165883a 	add	r18,r18,r5
    6d20:	98800015 	stw	r2,0(r19)
    6d24:	008001c4 	movi	r2,7
    6d28:	99400115 	stw	r5,4(r19)
    6d2c:	dc800e15 	stw	r18,56(sp)
    6d30:	dc400d15 	stw	r17,52(sp)
    6d34:	1440ed16 	blt	r2,r17,70ec <___vfprintf_internal_r+0xb90>
    6d38:	98c00204 	addi	r3,r19,8
    6d3c:	003f8506 	br	6b54 <___vfprintf_internal_r+0x5f8>
    6d40:	d9814a17 	ldw	r6,1320(sp)
    6d44:	d8814517 	ldw	r2,1300(sp)
    6d48:	30a1c83a 	sub	r16,r6,r2
    6d4c:	043f4b0e 	bge	zero,r16,6a7c <___vfprintf_internal_r+0x520>
    6d50:	00800404 	movi	r2,16
    6d54:	1404340e 	bge	r2,r16,7e28 <___vfprintf_internal_r+0x18cc>
    6d58:	1027883a 	mov	r19,r2
    6d5c:	07020034 	movhi	fp,2048
    6d60:	e7008984 	addi	fp,fp,550
    6d64:	050001c4 	movi	r20,7
    6d68:	00000306 	br	6d78 <___vfprintf_internal_r+0x81c>
    6d6c:	843ffc04 	addi	r16,r16,-16
    6d70:	ad400204 	addi	r21,r21,8
    6d74:	9c00130e 	bge	r19,r16,6dc4 <___vfprintf_internal_r+0x868>
    6d78:	94800404 	addi	r18,r18,16
    6d7c:	8c400044 	addi	r17,r17,1
    6d80:	af000015 	stw	fp,0(r21)
    6d84:	acc00115 	stw	r19,4(r21)
    6d88:	dc800e15 	stw	r18,56(sp)
    6d8c:	dc400d15 	stw	r17,52(sp)
    6d90:	a47ff60e 	bge	r20,r17,6d6c <___vfprintf_internal_r+0x810>
    6d94:	d9014f17 	ldw	r4,1340(sp)
    6d98:	b00b883a 	mov	r5,r22
    6d9c:	d9800c04 	addi	r6,sp,48
    6da0:	d9c15115 	stw	r7,1348(sp)
    6da4:	00065040 	call	6504 <__sprint_r>
    6da8:	d9c15117 	ldw	r7,1348(sp)
    6dac:	103fa31e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    6db0:	843ffc04 	addi	r16,r16,-16
    6db4:	dc800e17 	ldw	r18,56(sp)
    6db8:	dc400d17 	ldw	r17,52(sp)
    6dbc:	dd401904 	addi	r21,sp,100
    6dc0:	9c3fed16 	blt	r19,r16,6d78 <___vfprintf_internal_r+0x81c>
    6dc4:	9425883a 	add	r18,r18,r16
    6dc8:	8c400044 	addi	r17,r17,1
    6dcc:	008001c4 	movi	r2,7
    6dd0:	af000015 	stw	fp,0(r21)
    6dd4:	ac000115 	stw	r16,4(r21)
    6dd8:	dc800e15 	stw	r18,56(sp)
    6ddc:	dc400d15 	stw	r17,52(sp)
    6de0:	14416116 	blt	r2,r17,7368 <___vfprintf_internal_r+0xe0c>
    6de4:	ad400204 	addi	r21,r21,8
    6de8:	003f2406 	br	6a7c <___vfprintf_internal_r+0x520>
    6dec:	d9014f17 	ldw	r4,1340(sp)
    6df0:	0009fcc0 	call	9fcc <__sinit>
    6df4:	d9c15117 	ldw	r7,1348(sp)
    6df8:	003def06 	br	65b8 <___vfprintf_internal_r+0x5c>
    6dfc:	d9014f17 	ldw	r4,1340(sp)
    6e00:	b00b883a 	mov	r5,r22
    6e04:	d9c15115 	stw	r7,1348(sp)
    6e08:	000842c0 	call	842c <__swsetup_r>
    6e0c:	d9c15117 	ldw	r7,1348(sp)
    6e10:	103dee26 	beq	r2,zero,65cc <___vfprintf_internal_r+0x70>
    6e14:	003f8c06 	br	6c48 <___vfprintf_internal_r+0x6ec>
    6e18:	d9014217 	ldw	r4,1288(sp)
    6e1c:	d9414317 	ldw	r5,1292(sp)
    6e20:	000d883a 	mov	r6,zero
    6e24:	000f883a 	mov	r7,zero
    6e28:	00058780 	call	5878 <__eqdf2>
    6e2c:	1000f21e 	bne	r2,zero,71f8 <___vfprintf_internal_r+0xc9c>
    6e30:	00820034 	movhi	r2,2048
    6e34:	10808904 	addi	r2,r2,548
    6e38:	94800044 	addi	r18,r18,1
    6e3c:	8c400044 	addi	r17,r17,1
    6e40:	a8800015 	stw	r2,0(r21)
    6e44:	00c00044 	movi	r3,1
    6e48:	008001c4 	movi	r2,7
    6e4c:	a8c00115 	stw	r3,4(r21)
    6e50:	dc800e15 	stw	r18,56(sp)
    6e54:	dc400d15 	stw	r17,52(sp)
    6e58:	1442fa16 	blt	r2,r17,7a44 <___vfprintf_internal_r+0x14e8>
    6e5c:	a8c00204 	addi	r3,r21,8
    6e60:	d8800517 	ldw	r2,20(sp)
    6e64:	d9014717 	ldw	r4,1308(sp)
    6e68:	11015c0e 	bge	r2,r4,73dc <___vfprintf_internal_r+0xe80>
    6e6c:	dc400d17 	ldw	r17,52(sp)
    6e70:	d9814917 	ldw	r6,1316(sp)
    6e74:	00800044 	movi	r2,1
    6e78:	94800044 	addi	r18,r18,1
    6e7c:	8c400044 	addi	r17,r17,1
    6e80:	18800115 	stw	r2,4(r3)
    6e84:	008001c4 	movi	r2,7
    6e88:	19800015 	stw	r6,0(r3)
    6e8c:	dc800e15 	stw	r18,56(sp)
    6e90:	dc400d15 	stw	r17,52(sp)
    6e94:	14431016 	blt	r2,r17,7ad8 <___vfprintf_internal_r+0x157c>
    6e98:	18c00204 	addi	r3,r3,8
    6e9c:	d8814717 	ldw	r2,1308(sp)
    6ea0:	143fffc4 	addi	r16,r2,-1
    6ea4:	043f2b0e 	bge	zero,r16,6b54 <___vfprintf_internal_r+0x5f8>
    6ea8:	00800404 	movi	r2,16
    6eac:	1402a20e 	bge	r2,r16,7938 <___vfprintf_internal_r+0x13dc>
    6eb0:	dc400d17 	ldw	r17,52(sp)
    6eb4:	1027883a 	mov	r19,r2
    6eb8:	07020034 	movhi	fp,2048
    6ebc:	e7008984 	addi	fp,fp,550
    6ec0:	050001c4 	movi	r20,7
    6ec4:	00000306 	br	6ed4 <___vfprintf_internal_r+0x978>
    6ec8:	18c00204 	addi	r3,r3,8
    6ecc:	843ffc04 	addi	r16,r16,-16
    6ed0:	9c029c0e 	bge	r19,r16,7944 <___vfprintf_internal_r+0x13e8>
    6ed4:	94800404 	addi	r18,r18,16
    6ed8:	8c400044 	addi	r17,r17,1
    6edc:	1f000015 	stw	fp,0(r3)
    6ee0:	1cc00115 	stw	r19,4(r3)
    6ee4:	dc800e15 	stw	r18,56(sp)
    6ee8:	dc400d15 	stw	r17,52(sp)
    6eec:	a47ff60e 	bge	r20,r17,6ec8 <___vfprintf_internal_r+0x96c>
    6ef0:	d9014f17 	ldw	r4,1340(sp)
    6ef4:	b00b883a 	mov	r5,r22
    6ef8:	d9800c04 	addi	r6,sp,48
    6efc:	00065040 	call	6504 <__sprint_r>
    6f00:	103f4e1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    6f04:	dc800e17 	ldw	r18,56(sp)
    6f08:	dc400d17 	ldw	r17,52(sp)
    6f0c:	d8c01904 	addi	r3,sp,100
    6f10:	003fee06 	br	6ecc <___vfprintf_internal_r+0x970>
    6f14:	d8802c0b 	ldhu	r2,176(sp)
    6f18:	00ffffc4 	movi	r3,-1
    6f1c:	d8c14b15 	stw	r3,1324(sp)
    6f20:	1080100c 	andi	r2,r2,64
    6f24:	103dcc1e 	bne	r2,zero,6658 <___vfprintf_internal_r+0xfc>
    6f28:	003dce06 	br	6664 <___vfprintf_internal_r+0x108>
    6f2c:	d9014f17 	ldw	r4,1340(sp)
    6f30:	b00b883a 	mov	r5,r22
    6f34:	d9800c04 	addi	r6,sp,48
    6f38:	00065040 	call	6504 <__sprint_r>
    6f3c:	103f3f1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    6f40:	dc800e17 	ldw	r18,56(sp)
    6f44:	003f2e06 	br	6c00 <___vfprintf_internal_r+0x6a4>
    6f48:	d9414c17 	ldw	r5,1328(sp)
    6f4c:	29400414 	ori	r5,r5,16
    6f50:	d9414c15 	stw	r5,1328(sp)
    6f54:	d9814c17 	ldw	r6,1328(sp)
    6f58:	3080080c 	andi	r2,r6,32
    6f5c:	10014f1e 	bne	r2,zero,749c <___vfprintf_internal_r+0xf40>
    6f60:	d8c14c17 	ldw	r3,1328(sp)
    6f64:	1880040c 	andi	r2,r3,16
    6f68:	1002ea1e 	bne	r2,zero,7b14 <___vfprintf_internal_r+0x15b8>
    6f6c:	d9014c17 	ldw	r4,1328(sp)
    6f70:	2080100c 	andi	r2,r4,64
    6f74:	1002e726 	beq	r2,zero,7b14 <___vfprintf_internal_r+0x15b8>
    6f78:	3880000f 	ldh	r2,0(r7)
    6f7c:	39c00104 	addi	r7,r7,4
    6f80:	d9c14015 	stw	r7,1280(sp)
    6f84:	1023d7fa 	srai	r17,r2,31
    6f88:	1021883a 	mov	r16,r2
    6f8c:	88037216 	blt	r17,zero,7d58 <___vfprintf_internal_r+0x17fc>
    6f90:	01000044 	movi	r4,1
    6f94:	98000416 	blt	r19,zero,6fa8 <___vfprintf_internal_r+0xa4c>
    6f98:	d8c14c17 	ldw	r3,1328(sp)
    6f9c:	00bfdfc4 	movi	r2,-129
    6fa0:	1886703a 	and	r3,r3,r2
    6fa4:	d8c14c15 	stw	r3,1328(sp)
    6fa8:	8444b03a 	or	r2,r16,r17
    6fac:	1002261e 	bne	r2,zero,7848 <___vfprintf_internal_r+0x12ec>
    6fb0:	9802251e 	bne	r19,zero,7848 <___vfprintf_internal_r+0x12ec>
    6fb4:	20803fcc 	andi	r2,r4,255
    6fb8:	10029b26 	beq	r2,zero,7a28 <___vfprintf_internal_r+0x14cc>
    6fbc:	d8c01904 	addi	r3,sp,100
    6fc0:	dd000f04 	addi	r20,sp,60
    6fc4:	d8c14115 	stw	r3,1284(sp)
    6fc8:	d8c14117 	ldw	r3,1284(sp)
    6fcc:	dcc14515 	stw	r19,1300(sp)
    6fd0:	a0c5c83a 	sub	r2,r20,r3
    6fd4:	11c00a04 	addi	r7,r2,40
    6fd8:	99c0010e 	bge	r19,r7,6fe0 <___vfprintf_internal_r+0xa84>
    6fdc:	d9c14515 	stw	r7,1300(sp)
    6fe0:	dcc14615 	stw	r19,1304(sp)
    6fe4:	d8800407 	ldb	r2,16(sp)
    6fe8:	103e4c26 	beq	r2,zero,691c <___vfprintf_internal_r+0x3c0>
    6fec:	d8814517 	ldw	r2,1300(sp)
    6ff0:	10800044 	addi	r2,r2,1
    6ff4:	d8814515 	stw	r2,1300(sp)
    6ff8:	003e4806 	br	691c <___vfprintf_internal_r+0x3c0>
    6ffc:	d9814c17 	ldw	r6,1328(sp)
    7000:	31800414 	ori	r6,r6,16
    7004:	d9814c15 	stw	r6,1328(sp)
    7008:	d8c14c17 	ldw	r3,1328(sp)
    700c:	1880080c 	andi	r2,r3,32
    7010:	1001271e 	bne	r2,zero,74b0 <___vfprintf_internal_r+0xf54>
    7014:	d9414c17 	ldw	r5,1328(sp)
    7018:	2880040c 	andi	r2,r5,16
    701c:	1002b61e 	bne	r2,zero,7af8 <___vfprintf_internal_r+0x159c>
    7020:	d9814c17 	ldw	r6,1328(sp)
    7024:	3080100c 	andi	r2,r6,64
    7028:	1002b326 	beq	r2,zero,7af8 <___vfprintf_internal_r+0x159c>
    702c:	3c00000b 	ldhu	r16,0(r7)
    7030:	0009883a 	mov	r4,zero
    7034:	39c00104 	addi	r7,r7,4
    7038:	0023883a 	mov	r17,zero
    703c:	d9c14015 	stw	r7,1280(sp)
    7040:	d8000405 	stb	zero,16(sp)
    7044:	003fd306 	br	6f94 <___vfprintf_internal_r+0xa38>
    7048:	d9014c17 	ldw	r4,1328(sp)
    704c:	21000414 	ori	r4,r4,16
    7050:	d9014c15 	stw	r4,1328(sp)
    7054:	d9414c17 	ldw	r5,1328(sp)
    7058:	2880080c 	andi	r2,r5,32
    705c:	1001081e 	bne	r2,zero,7480 <___vfprintf_internal_r+0xf24>
    7060:	d8c14c17 	ldw	r3,1328(sp)
    7064:	1880040c 	andi	r2,r3,16
    7068:	1002b01e 	bne	r2,zero,7b2c <___vfprintf_internal_r+0x15d0>
    706c:	d9014c17 	ldw	r4,1328(sp)
    7070:	2080100c 	andi	r2,r4,64
    7074:	1002ad26 	beq	r2,zero,7b2c <___vfprintf_internal_r+0x15d0>
    7078:	3c00000b 	ldhu	r16,0(r7)
    707c:	01000044 	movi	r4,1
    7080:	39c00104 	addi	r7,r7,4
    7084:	0023883a 	mov	r17,zero
    7088:	d9c14015 	stw	r7,1280(sp)
    708c:	d8000405 	stb	zero,16(sp)
    7090:	003fc006 	br	6f94 <___vfprintf_internal_r+0xa38>
    7094:	d9014f17 	ldw	r4,1340(sp)
    7098:	b00b883a 	mov	r5,r22
    709c:	d9800c04 	addi	r6,sp,48
    70a0:	00065040 	call	6504 <__sprint_r>
    70a4:	103ee51e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    70a8:	dc800e17 	ldw	r18,56(sp)
    70ac:	d8c01904 	addi	r3,sp,100
    70b0:	d9814c17 	ldw	r6,1328(sp)
    70b4:	3080004c 	andi	r2,r6,1
    70b8:	1005003a 	cmpeq	r2,r2,zero
    70bc:	103ea51e 	bne	r2,zero,6b54 <___vfprintf_internal_r+0x5f8>
    70c0:	00800044 	movi	r2,1
    70c4:	dc400d17 	ldw	r17,52(sp)
    70c8:	18800115 	stw	r2,4(r3)
    70cc:	d8814917 	ldw	r2,1316(sp)
    70d0:	94800044 	addi	r18,r18,1
    70d4:	8c400044 	addi	r17,r17,1
    70d8:	18800015 	stw	r2,0(r3)
    70dc:	008001c4 	movi	r2,7
    70e0:	dc800e15 	stw	r18,56(sp)
    70e4:	dc400d15 	stw	r17,52(sp)
    70e8:	14421e0e 	bge	r2,r17,7964 <___vfprintf_internal_r+0x1408>
    70ec:	d9014f17 	ldw	r4,1340(sp)
    70f0:	b00b883a 	mov	r5,r22
    70f4:	d9800c04 	addi	r6,sp,48
    70f8:	00065040 	call	6504 <__sprint_r>
    70fc:	103ecf1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7100:	dc800e17 	ldw	r18,56(sp)
    7104:	d8c01904 	addi	r3,sp,100
    7108:	003e9206 	br	6b54 <___vfprintf_internal_r+0x5f8>
    710c:	d9014f17 	ldw	r4,1340(sp)
    7110:	b00b883a 	mov	r5,r22
    7114:	d9800c04 	addi	r6,sp,48
    7118:	00065040 	call	6504 <__sprint_r>
    711c:	103ec026 	beq	r2,zero,6c20 <___vfprintf_internal_r+0x6c4>
    7120:	003ec606 	br	6c3c <___vfprintf_internal_r+0x6e0>
    7124:	d9014f17 	ldw	r4,1340(sp)
    7128:	b00b883a 	mov	r5,r22
    712c:	d9800c04 	addi	r6,sp,48
    7130:	d9c15115 	stw	r7,1348(sp)
    7134:	00065040 	call	6504 <__sprint_r>
    7138:	d9c15117 	ldw	r7,1348(sp)
    713c:	103ebf1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7140:	dc800e17 	ldw	r18,56(sp)
    7144:	dc400d17 	ldw	r17,52(sp)
    7148:	dd401904 	addi	r21,sp,100
    714c:	003e7406 	br	6b20 <___vfprintf_internal_r+0x5c4>
    7150:	d9014f17 	ldw	r4,1340(sp)
    7154:	b00b883a 	mov	r5,r22
    7158:	d9800c04 	addi	r6,sp,48
    715c:	d9c15115 	stw	r7,1348(sp)
    7160:	00065040 	call	6504 <__sprint_r>
    7164:	d9c15117 	ldw	r7,1348(sp)
    7168:	103eb41e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    716c:	dd401904 	addi	r21,sp,100
    7170:	003d6d06 	br	6728 <___vfprintf_internal_r+0x1cc>
    7174:	d9014f17 	ldw	r4,1340(sp)
    7178:	b00b883a 	mov	r5,r22
    717c:	d9800c04 	addi	r6,sp,48
    7180:	d9c15115 	stw	r7,1348(sp)
    7184:	00065040 	call	6504 <__sprint_r>
    7188:	d9c15117 	ldw	r7,1348(sp)
    718c:	103eab1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7190:	dc800e17 	ldw	r18,56(sp)
    7194:	dc400d17 	ldw	r17,52(sp)
    7198:	dd401904 	addi	r21,sp,100
    719c:	003e3406 	br	6a70 <___vfprintf_internal_r+0x514>
    71a0:	d9014f17 	ldw	r4,1340(sp)
    71a4:	b00b883a 	mov	r5,r22
    71a8:	d9800c04 	addi	r6,sp,48
    71ac:	d9c15115 	stw	r7,1348(sp)
    71b0:	00065040 	call	6504 <__sprint_r>
    71b4:	d9c15117 	ldw	r7,1348(sp)
    71b8:	103ea01e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    71bc:	dc800e17 	ldw	r18,56(sp)
    71c0:	dc400d17 	ldw	r17,52(sp)
    71c4:	dd401904 	addi	r21,sp,100
    71c8:	003e1c06 	br	6a3c <___vfprintf_internal_r+0x4e0>
    71cc:	d9014f17 	ldw	r4,1340(sp)
    71d0:	b00b883a 	mov	r5,r22
    71d4:	d9800c04 	addi	r6,sp,48
    71d8:	d9c15115 	stw	r7,1348(sp)
    71dc:	00065040 	call	6504 <__sprint_r>
    71e0:	d9c15117 	ldw	r7,1348(sp)
    71e4:	103e951e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    71e8:	dc800e17 	ldw	r18,56(sp)
    71ec:	dc400d17 	ldw	r17,52(sp)
    71f0:	dd401904 	addi	r21,sp,100
    71f4:	003e0406 	br	6a08 <___vfprintf_internal_r+0x4ac>
    71f8:	d9000517 	ldw	r4,20(sp)
    71fc:	0102520e 	bge	zero,r4,7b48 <___vfprintf_internal_r+0x15ec>
    7200:	d9814717 	ldw	r6,1308(sp)
    7204:	21807a16 	blt	r4,r6,73f0 <___vfprintf_internal_r+0xe94>
    7208:	d8814117 	ldw	r2,1284(sp)
    720c:	91a5883a 	add	r18,r18,r6
    7210:	8c400044 	addi	r17,r17,1
    7214:	a8800015 	stw	r2,0(r21)
    7218:	008001c4 	movi	r2,7
    721c:	a9800115 	stw	r6,4(r21)
    7220:	dc800e15 	stw	r18,56(sp)
    7224:	dc400d15 	stw	r17,52(sp)
    7228:	1442f616 	blt	r2,r17,7e04 <___vfprintf_internal_r+0x18a8>
    722c:	a8c00204 	addi	r3,r21,8
    7230:	d9414717 	ldw	r5,1308(sp)
    7234:	2161c83a 	sub	r16,r4,r5
    7238:	043f9d0e 	bge	zero,r16,70b0 <___vfprintf_internal_r+0xb54>
    723c:	00800404 	movi	r2,16
    7240:	1402130e 	bge	r2,r16,7a90 <___vfprintf_internal_r+0x1534>
    7244:	dc400d17 	ldw	r17,52(sp)
    7248:	1027883a 	mov	r19,r2
    724c:	07020034 	movhi	fp,2048
    7250:	e7008984 	addi	fp,fp,550
    7254:	050001c4 	movi	r20,7
    7258:	00000306 	br	7268 <___vfprintf_internal_r+0xd0c>
    725c:	18c00204 	addi	r3,r3,8
    7260:	843ffc04 	addi	r16,r16,-16
    7264:	9c020d0e 	bge	r19,r16,7a9c <___vfprintf_internal_r+0x1540>
    7268:	94800404 	addi	r18,r18,16
    726c:	8c400044 	addi	r17,r17,1
    7270:	1f000015 	stw	fp,0(r3)
    7274:	1cc00115 	stw	r19,4(r3)
    7278:	dc800e15 	stw	r18,56(sp)
    727c:	dc400d15 	stw	r17,52(sp)
    7280:	a47ff60e 	bge	r20,r17,725c <___vfprintf_internal_r+0xd00>
    7284:	d9014f17 	ldw	r4,1340(sp)
    7288:	b00b883a 	mov	r5,r22
    728c:	d9800c04 	addi	r6,sp,48
    7290:	00065040 	call	6504 <__sprint_r>
    7294:	103e691e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7298:	dc800e17 	ldw	r18,56(sp)
    729c:	dc400d17 	ldw	r17,52(sp)
    72a0:	d8c01904 	addi	r3,sp,100
    72a4:	003fee06 	br	7260 <___vfprintf_internal_r+0xd04>
    72a8:	d8814717 	ldw	r2,1308(sp)
    72ac:	143fffc4 	addi	r16,r2,-1
    72b0:	043e970e 	bge	zero,r16,6d10 <___vfprintf_internal_r+0x7b4>
    72b4:	00800404 	movi	r2,16
    72b8:	1400180e 	bge	r2,r16,731c <___vfprintf_internal_r+0xdc0>
    72bc:	1029883a 	mov	r20,r2
    72c0:	07020034 	movhi	fp,2048
    72c4:	e7008984 	addi	fp,fp,550
    72c8:	054001c4 	movi	r21,7
    72cc:	00000306 	br	72dc <___vfprintf_internal_r+0xd80>
    72d0:	9cc00204 	addi	r19,r19,8
    72d4:	843ffc04 	addi	r16,r16,-16
    72d8:	a400120e 	bge	r20,r16,7324 <___vfprintf_internal_r+0xdc8>
    72dc:	94800404 	addi	r18,r18,16
    72e0:	8c400044 	addi	r17,r17,1
    72e4:	9f000015 	stw	fp,0(r19)
    72e8:	9d000115 	stw	r20,4(r19)
    72ec:	dc800e15 	stw	r18,56(sp)
    72f0:	dc400d15 	stw	r17,52(sp)
    72f4:	ac7ff60e 	bge	r21,r17,72d0 <___vfprintf_internal_r+0xd74>
    72f8:	d9014f17 	ldw	r4,1340(sp)
    72fc:	b00b883a 	mov	r5,r22
    7300:	d9800c04 	addi	r6,sp,48
    7304:	00065040 	call	6504 <__sprint_r>
    7308:	103e4c1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    730c:	dc800e17 	ldw	r18,56(sp)
    7310:	dc400d17 	ldw	r17,52(sp)
    7314:	dcc01904 	addi	r19,sp,100
    7318:	003fee06 	br	72d4 <___vfprintf_internal_r+0xd78>
    731c:	07020034 	movhi	fp,2048
    7320:	e7008984 	addi	fp,fp,550
    7324:	9425883a 	add	r18,r18,r16
    7328:	8c400044 	addi	r17,r17,1
    732c:	008001c4 	movi	r2,7
    7330:	9f000015 	stw	fp,0(r19)
    7334:	9c000115 	stw	r16,4(r19)
    7338:	dc800e15 	stw	r18,56(sp)
    733c:	dc400d15 	stw	r17,52(sp)
    7340:	147e720e 	bge	r2,r17,6d0c <___vfprintf_internal_r+0x7b0>
    7344:	d9014f17 	ldw	r4,1340(sp)
    7348:	b00b883a 	mov	r5,r22
    734c:	d9800c04 	addi	r6,sp,48
    7350:	00065040 	call	6504 <__sprint_r>
    7354:	103e391e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7358:	dc800e17 	ldw	r18,56(sp)
    735c:	dc400d17 	ldw	r17,52(sp)
    7360:	dcc01904 	addi	r19,sp,100
    7364:	003e6a06 	br	6d10 <___vfprintf_internal_r+0x7b4>
    7368:	d9014f17 	ldw	r4,1340(sp)
    736c:	b00b883a 	mov	r5,r22
    7370:	d9800c04 	addi	r6,sp,48
    7374:	d9c15115 	stw	r7,1348(sp)
    7378:	00065040 	call	6504 <__sprint_r>
    737c:	d9c15117 	ldw	r7,1348(sp)
    7380:	103e2e1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7384:	dc800e17 	ldw	r18,56(sp)
    7388:	dc400d17 	ldw	r17,52(sp)
    738c:	dd401904 	addi	r21,sp,100
    7390:	003dba06 	br	6a7c <___vfprintf_internal_r+0x520>
    7394:	d9014f17 	ldw	r4,1340(sp)
    7398:	b00b883a 	mov	r5,r22
    739c:	d9800c04 	addi	r6,sp,48
    73a0:	00065040 	call	6504 <__sprint_r>
    73a4:	103e251e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    73a8:	dc800e17 	ldw	r18,56(sp)
    73ac:	dc400d17 	ldw	r17,52(sp)
    73b0:	dcc01904 	addi	r19,sp,100
    73b4:	003e4206 	br	6cc0 <___vfprintf_internal_r+0x764>
    73b8:	d9014f17 	ldw	r4,1340(sp)
    73bc:	b00b883a 	mov	r5,r22
    73c0:	d9800c04 	addi	r6,sp,48
    73c4:	00065040 	call	6504 <__sprint_r>
    73c8:	103e1c1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    73cc:	dc800e17 	ldw	r18,56(sp)
    73d0:	dc400d17 	ldw	r17,52(sp)
    73d4:	d8c01904 	addi	r3,sp,100
    73d8:	003e2e06 	br	6c94 <___vfprintf_internal_r+0x738>
    73dc:	d9414c17 	ldw	r5,1328(sp)
    73e0:	2880004c 	andi	r2,r5,1
    73e4:	1005003a 	cmpeq	r2,r2,zero
    73e8:	103dda1e 	bne	r2,zero,6b54 <___vfprintf_internal_r+0x5f8>
    73ec:	003e9f06 	br	6e6c <___vfprintf_internal_r+0x910>
    73f0:	d8c14117 	ldw	r3,1284(sp)
    73f4:	9125883a 	add	r18,r18,r4
    73f8:	8c400044 	addi	r17,r17,1
    73fc:	008001c4 	movi	r2,7
    7400:	a8c00015 	stw	r3,0(r21)
    7404:	a9000115 	stw	r4,4(r21)
    7408:	dc800e15 	stw	r18,56(sp)
    740c:	dc400d15 	stw	r17,52(sp)
    7410:	14426616 	blt	r2,r17,7dac <___vfprintf_internal_r+0x1850>
    7414:	a8c00204 	addi	r3,r21,8
    7418:	d9414917 	ldw	r5,1316(sp)
    741c:	00800044 	movi	r2,1
    7420:	94800044 	addi	r18,r18,1
    7424:	8c400044 	addi	r17,r17,1
    7428:	18800115 	stw	r2,4(r3)
    742c:	008001c4 	movi	r2,7
    7430:	19400015 	stw	r5,0(r3)
    7434:	dc800e15 	stw	r18,56(sp)
    7438:	dc400d15 	stw	r17,52(sp)
    743c:	2021883a 	mov	r16,r4
    7440:	14425016 	blt	r2,r17,7d84 <___vfprintf_internal_r+0x1828>
    7444:	19400204 	addi	r5,r3,8
    7448:	d9814717 	ldw	r6,1308(sp)
    744c:	8c400044 	addi	r17,r17,1
    7450:	dc400d15 	stw	r17,52(sp)
    7454:	3107c83a 	sub	r3,r6,r4
    7458:	d9014117 	ldw	r4,1284(sp)
    745c:	90e5883a 	add	r18,r18,r3
    7460:	28c00115 	stw	r3,4(r5)
    7464:	8105883a 	add	r2,r16,r4
    7468:	28800015 	stw	r2,0(r5)
    746c:	008001c4 	movi	r2,7
    7470:	dc800e15 	stw	r18,56(sp)
    7474:	147f1d16 	blt	r2,r17,70ec <___vfprintf_internal_r+0xb90>
    7478:	28c00204 	addi	r3,r5,8
    747c:	003db506 	br	6b54 <___vfprintf_internal_r+0x5f8>
    7480:	3c000017 	ldw	r16,0(r7)
    7484:	3c400117 	ldw	r17,4(r7)
    7488:	39800204 	addi	r6,r7,8
    748c:	01000044 	movi	r4,1
    7490:	d9814015 	stw	r6,1280(sp)
    7494:	d8000405 	stb	zero,16(sp)
    7498:	003ebe06 	br	6f94 <___vfprintf_internal_r+0xa38>
    749c:	3c000017 	ldw	r16,0(r7)
    74a0:	3c400117 	ldw	r17,4(r7)
    74a4:	38800204 	addi	r2,r7,8
    74a8:	d8814015 	stw	r2,1280(sp)
    74ac:	003eb706 	br	6f8c <___vfprintf_internal_r+0xa30>
    74b0:	3c000017 	ldw	r16,0(r7)
    74b4:	3c400117 	ldw	r17,4(r7)
    74b8:	39000204 	addi	r4,r7,8
    74bc:	d9014015 	stw	r4,1280(sp)
    74c0:	0009883a 	mov	r4,zero
    74c4:	d8000405 	stb	zero,16(sp)
    74c8:	003eb206 	br	6f94 <___vfprintf_internal_r+0xa38>
    74cc:	38c00017 	ldw	r3,0(r7)
    74d0:	39c00104 	addi	r7,r7,4
    74d4:	d8c14a15 	stw	r3,1320(sp)
    74d8:	1800d10e 	bge	r3,zero,7820 <___vfprintf_internal_r+0x12c4>
    74dc:	00c7c83a 	sub	r3,zero,r3
    74e0:	d8c14a15 	stw	r3,1320(sp)
    74e4:	d9014c17 	ldw	r4,1328(sp)
    74e8:	b8c00007 	ldb	r3,0(r23)
    74ec:	21000114 	ori	r4,r4,4
    74f0:	d9014c15 	stw	r4,1328(sp)
    74f4:	003c9806 	br	6758 <___vfprintf_internal_r+0x1fc>
    74f8:	d9814c17 	ldw	r6,1328(sp)
    74fc:	3080080c 	andi	r2,r6,32
    7500:	1001f026 	beq	r2,zero,7cc4 <___vfprintf_internal_r+0x1768>
    7504:	d9014b17 	ldw	r4,1324(sp)
    7508:	38800017 	ldw	r2,0(r7)
    750c:	39c00104 	addi	r7,r7,4
    7510:	d9c14015 	stw	r7,1280(sp)
    7514:	2007d7fa 	srai	r3,r4,31
    7518:	d9c14017 	ldw	r7,1280(sp)
    751c:	11000015 	stw	r4,0(r2)
    7520:	10c00115 	stw	r3,4(r2)
    7524:	003c6906 	br	66cc <___vfprintf_internal_r+0x170>
    7528:	b8c00007 	ldb	r3,0(r23)
    752c:	00801b04 	movi	r2,108
    7530:	18824f26 	beq	r3,r2,7e70 <___vfprintf_internal_r+0x1914>
    7534:	d9414c17 	ldw	r5,1328(sp)
    7538:	29400414 	ori	r5,r5,16
    753c:	d9414c15 	stw	r5,1328(sp)
    7540:	003c8506 	br	6758 <___vfprintf_internal_r+0x1fc>
    7544:	d9814c17 	ldw	r6,1328(sp)
    7548:	b8c00007 	ldb	r3,0(r23)
    754c:	31800814 	ori	r6,r6,32
    7550:	d9814c15 	stw	r6,1328(sp)
    7554:	003c8006 	br	6758 <___vfprintf_internal_r+0x1fc>
    7558:	d8814c17 	ldw	r2,1328(sp)
    755c:	3c000017 	ldw	r16,0(r7)
    7560:	00c01e04 	movi	r3,120
    7564:	10800094 	ori	r2,r2,2
    7568:	d8814c15 	stw	r2,1328(sp)
    756c:	39c00104 	addi	r7,r7,4
    7570:	01420034 	movhi	r5,2048
    7574:	29407204 	addi	r5,r5,456
    7578:	00800c04 	movi	r2,48
    757c:	0023883a 	mov	r17,zero
    7580:	01000084 	movi	r4,2
    7584:	d9c14015 	stw	r7,1280(sp)
    7588:	d8c14d15 	stw	r3,1332(sp)
    758c:	d9414415 	stw	r5,1296(sp)
    7590:	d8800445 	stb	r2,17(sp)
    7594:	d8c00485 	stb	r3,18(sp)
    7598:	d8000405 	stb	zero,16(sp)
    759c:	003e7d06 	br	6f94 <___vfprintf_internal_r+0xa38>
    75a0:	d8814c17 	ldw	r2,1328(sp)
    75a4:	b8c00007 	ldb	r3,0(r23)
    75a8:	10801014 	ori	r2,r2,64
    75ac:	d8814c15 	stw	r2,1328(sp)
    75b0:	003c6906 	br	6758 <___vfprintf_internal_r+0x1fc>
    75b4:	d9414c17 	ldw	r5,1328(sp)
    75b8:	2880020c 	andi	r2,r5,8
    75bc:	1001df26 	beq	r2,zero,7d3c <___vfprintf_internal_r+0x17e0>
    75c0:	39800017 	ldw	r6,0(r7)
    75c4:	38800204 	addi	r2,r7,8
    75c8:	d8814015 	stw	r2,1280(sp)
    75cc:	d9814215 	stw	r6,1288(sp)
    75d0:	39c00117 	ldw	r7,4(r7)
    75d4:	d9c14315 	stw	r7,1292(sp)
    75d8:	d9014217 	ldw	r4,1288(sp)
    75dc:	d9414317 	ldw	r5,1292(sp)
    75e0:	000cdc40 	call	cdc4 <__isinfd>
    75e4:	10021726 	beq	r2,zero,7e44 <___vfprintf_internal_r+0x18e8>
    75e8:	d9014217 	ldw	r4,1288(sp)
    75ec:	d9414317 	ldw	r5,1292(sp)
    75f0:	000d883a 	mov	r6,zero
    75f4:	000f883a 	mov	r7,zero
    75f8:	000e2640 	call	e264 <__ltdf2>
    75fc:	1002ca16 	blt	r2,zero,8128 <___vfprintf_internal_r+0x1bcc>
    7600:	d9414d17 	ldw	r5,1332(sp)
    7604:	008011c4 	movi	r2,71
    7608:	11420a16 	blt	r2,r5,7e34 <___vfprintf_internal_r+0x18d8>
    760c:	01820034 	movhi	r6,2048
    7610:	31807704 	addi	r6,r6,476
    7614:	d9814115 	stw	r6,1284(sp)
    7618:	d9014c17 	ldw	r4,1328(sp)
    761c:	00c000c4 	movi	r3,3
    7620:	00bfdfc4 	movi	r2,-129
    7624:	2088703a 	and	r4,r4,r2
    7628:	180f883a 	mov	r7,r3
    762c:	d8c14515 	stw	r3,1300(sp)
    7630:	d9014c15 	stw	r4,1328(sp)
    7634:	d8014615 	stw	zero,1304(sp)
    7638:	003e6a06 	br	6fe4 <___vfprintf_internal_r+0xa88>
    763c:	38800017 	ldw	r2,0(r7)
    7640:	00c00044 	movi	r3,1
    7644:	39c00104 	addi	r7,r7,4
    7648:	d9c14015 	stw	r7,1280(sp)
    764c:	d9000f04 	addi	r4,sp,60
    7650:	180f883a 	mov	r7,r3
    7654:	d8c14515 	stw	r3,1300(sp)
    7658:	d9014115 	stw	r4,1284(sp)
    765c:	d8800f05 	stb	r2,60(sp)
    7660:	d8000405 	stb	zero,16(sp)
    7664:	003cac06 	br	6918 <___vfprintf_internal_r+0x3bc>
    7668:	01420034 	movhi	r5,2048
    766c:	29407d04 	addi	r5,r5,500
    7670:	d9414415 	stw	r5,1296(sp)
    7674:	d9814c17 	ldw	r6,1328(sp)
    7678:	3080080c 	andi	r2,r6,32
    767c:	1000f926 	beq	r2,zero,7a64 <___vfprintf_internal_r+0x1508>
    7680:	3c000017 	ldw	r16,0(r7)
    7684:	3c400117 	ldw	r17,4(r7)
    7688:	38800204 	addi	r2,r7,8
    768c:	d8814015 	stw	r2,1280(sp)
    7690:	d9414c17 	ldw	r5,1328(sp)
    7694:	2880004c 	andi	r2,r5,1
    7698:	1005003a 	cmpeq	r2,r2,zero
    769c:	1000b31e 	bne	r2,zero,796c <___vfprintf_internal_r+0x1410>
    76a0:	8444b03a 	or	r2,r16,r17
    76a4:	1000b126 	beq	r2,zero,796c <___vfprintf_internal_r+0x1410>
    76a8:	d9814d17 	ldw	r6,1332(sp)
    76ac:	29400094 	ori	r5,r5,2
    76b0:	00800c04 	movi	r2,48
    76b4:	01000084 	movi	r4,2
    76b8:	d9414c15 	stw	r5,1328(sp)
    76bc:	d8800445 	stb	r2,17(sp)
    76c0:	d9800485 	stb	r6,18(sp)
    76c4:	d8000405 	stb	zero,16(sp)
    76c8:	003e3206 	br	6f94 <___vfprintf_internal_r+0xa38>
    76cc:	01820034 	movhi	r6,2048
    76d0:	31807204 	addi	r6,r6,456
    76d4:	d9814415 	stw	r6,1296(sp)
    76d8:	003fe606 	br	7674 <___vfprintf_internal_r+0x1118>
    76dc:	00800ac4 	movi	r2,43
    76e0:	d8800405 	stb	r2,16(sp)
    76e4:	b8c00007 	ldb	r3,0(r23)
    76e8:	003c1b06 	br	6758 <___vfprintf_internal_r+0x1fc>
    76ec:	d8814c17 	ldw	r2,1328(sp)
    76f0:	b8c00007 	ldb	r3,0(r23)
    76f4:	10800054 	ori	r2,r2,1
    76f8:	d8814c15 	stw	r2,1328(sp)
    76fc:	003c1606 	br	6758 <___vfprintf_internal_r+0x1fc>
    7700:	d8800407 	ldb	r2,16(sp)
    7704:	1000461e 	bne	r2,zero,7820 <___vfprintf_internal_r+0x12c4>
    7708:	00800804 	movi	r2,32
    770c:	d8800405 	stb	r2,16(sp)
    7710:	b8c00007 	ldb	r3,0(r23)
    7714:	003c1006 	br	6758 <___vfprintf_internal_r+0x1fc>
    7718:	d9814c17 	ldw	r6,1328(sp)
    771c:	b8c00007 	ldb	r3,0(r23)
    7720:	31800214 	ori	r6,r6,8
    7724:	d9814c15 	stw	r6,1328(sp)
    7728:	003c0b06 	br	6758 <___vfprintf_internal_r+0x1fc>
    772c:	0007883a 	mov	r3,zero
    7730:	01000244 	movi	r4,9
    7734:	188002a4 	muli	r2,r3,10
    7738:	b8c00007 	ldb	r3,0(r23)
    773c:	d9814d17 	ldw	r6,1332(sp)
    7740:	bdc00044 	addi	r23,r23,1
    7744:	d8c14d15 	stw	r3,1332(sp)
    7748:	d9414d17 	ldw	r5,1332(sp)
    774c:	3085883a 	add	r2,r6,r2
    7750:	10fff404 	addi	r3,r2,-48
    7754:	28bff404 	addi	r2,r5,-48
    7758:	20bff62e 	bgeu	r4,r2,7734 <___vfprintf_internal_r+0x11d8>
    775c:	d8c14a15 	stw	r3,1320(sp)
    7760:	003bff06 	br	6760 <___vfprintf_internal_r+0x204>
    7764:	d9414c17 	ldw	r5,1328(sp)
    7768:	b8c00007 	ldb	r3,0(r23)
    776c:	29402014 	ori	r5,r5,128
    7770:	d9414c15 	stw	r5,1328(sp)
    7774:	003bf806 	br	6758 <___vfprintf_internal_r+0x1fc>
    7778:	b8c00007 	ldb	r3,0(r23)
    777c:	00800a84 	movi	r2,42
    7780:	bdc00044 	addi	r23,r23,1
    7784:	18831526 	beq	r3,r2,83dc <___vfprintf_internal_r+0x1e80>
    7788:	d8c14d15 	stw	r3,1332(sp)
    778c:	18bff404 	addi	r2,r3,-48
    7790:	00c00244 	movi	r3,9
    7794:	18827836 	bltu	r3,r2,8178 <___vfprintf_internal_r+0x1c1c>
    7798:	000d883a 	mov	r6,zero
    779c:	308002a4 	muli	r2,r6,10
    77a0:	b9800007 	ldb	r6,0(r23)
    77a4:	d9414d17 	ldw	r5,1332(sp)
    77a8:	bdc00044 	addi	r23,r23,1
    77ac:	d9814d15 	stw	r6,1332(sp)
    77b0:	d9014d17 	ldw	r4,1332(sp)
    77b4:	1145883a 	add	r2,r2,r5
    77b8:	11bff404 	addi	r6,r2,-48
    77bc:	20bff404 	addi	r2,r4,-48
    77c0:	18bff62e 	bgeu	r3,r2,779c <___vfprintf_internal_r+0x1240>
    77c4:	3027883a 	mov	r19,r6
    77c8:	303be50e 	bge	r6,zero,6760 <___vfprintf_internal_r+0x204>
    77cc:	04ffffc4 	movi	r19,-1
    77d0:	003be306 	br	6760 <___vfprintf_internal_r+0x204>
    77d4:	d8000405 	stb	zero,16(sp)
    77d8:	39800017 	ldw	r6,0(r7)
    77dc:	39c00104 	addi	r7,r7,4
    77e0:	d9c14015 	stw	r7,1280(sp)
    77e4:	d9814115 	stw	r6,1284(sp)
    77e8:	3001c926 	beq	r6,zero,7f10 <___vfprintf_internal_r+0x19b4>
    77ec:	98000e16 	blt	r19,zero,7828 <___vfprintf_internal_r+0x12cc>
    77f0:	d9014117 	ldw	r4,1284(sp)
    77f4:	000b883a 	mov	r5,zero
    77f8:	980d883a 	mov	r6,r19
    77fc:	000b6180 	call	b618 <memchr>
    7800:	10025926 	beq	r2,zero,8168 <___vfprintf_internal_r+0x1c0c>
    7804:	d8c14117 	ldw	r3,1284(sp)
    7808:	10cfc83a 	sub	r7,r2,r3
    780c:	99c19e16 	blt	r19,r7,7e88 <___vfprintf_internal_r+0x192c>
    7810:	d9c14515 	stw	r7,1300(sp)
    7814:	38000916 	blt	r7,zero,783c <___vfprintf_internal_r+0x12e0>
    7818:	d8014615 	stw	zero,1304(sp)
    781c:	003df106 	br	6fe4 <___vfprintf_internal_r+0xa88>
    7820:	b8c00007 	ldb	r3,0(r23)
    7824:	003bcc06 	br	6758 <___vfprintf_internal_r+0x1fc>
    7828:	d9014117 	ldw	r4,1284(sp)
    782c:	00064900 	call	6490 <strlen>
    7830:	d8814515 	stw	r2,1300(sp)
    7834:	100f883a 	mov	r7,r2
    7838:	103ff70e 	bge	r2,zero,7818 <___vfprintf_internal_r+0x12bc>
    783c:	d8014515 	stw	zero,1300(sp)
    7840:	d8014615 	stw	zero,1304(sp)
    7844:	003de706 	br	6fe4 <___vfprintf_internal_r+0xa88>
    7848:	20c03fcc 	andi	r3,r4,255
    784c:	00800044 	movi	r2,1
    7850:	18802d26 	beq	r3,r2,7908 <___vfprintf_internal_r+0x13ac>
    7854:	18800e36 	bltu	r3,r2,7890 <___vfprintf_internal_r+0x1334>
    7858:	00800084 	movi	r2,2
    785c:	1880fa26 	beq	r3,r2,7c48 <___vfprintf_internal_r+0x16ec>
    7860:	01020034 	movhi	r4,2048
    7864:	21008204 	addi	r4,r4,520
    7868:	00064900 	call	6490 <strlen>
    786c:	100f883a 	mov	r7,r2
    7870:	dcc14515 	stw	r19,1300(sp)
    7874:	9880010e 	bge	r19,r2,787c <___vfprintf_internal_r+0x1320>
    7878:	d8814515 	stw	r2,1300(sp)
    787c:	00820034 	movhi	r2,2048
    7880:	10808204 	addi	r2,r2,520
    7884:	dcc14615 	stw	r19,1304(sp)
    7888:	d8814115 	stw	r2,1284(sp)
    788c:	003dd506 	br	6fe4 <___vfprintf_internal_r+0xa88>
    7890:	d9401904 	addi	r5,sp,100
    7894:	dd000f04 	addi	r20,sp,60
    7898:	d9414115 	stw	r5,1284(sp)
    789c:	880a977a 	slli	r5,r17,29
    78a0:	d9814117 	ldw	r6,1284(sp)
    78a4:	8004d0fa 	srli	r2,r16,3
    78a8:	8806d0fa 	srli	r3,r17,3
    78ac:	810001cc 	andi	r4,r16,7
    78b0:	2884b03a 	or	r2,r5,r2
    78b4:	31bfffc4 	addi	r6,r6,-1
    78b8:	21000c04 	addi	r4,r4,48
    78bc:	d9814115 	stw	r6,1284(sp)
    78c0:	10cab03a 	or	r5,r2,r3
    78c4:	31000005 	stb	r4,0(r6)
    78c8:	1021883a 	mov	r16,r2
    78cc:	1823883a 	mov	r17,r3
    78d0:	283ff21e 	bne	r5,zero,789c <___vfprintf_internal_r+0x1340>
    78d4:	d8c14c17 	ldw	r3,1328(sp)
    78d8:	1880004c 	andi	r2,r3,1
    78dc:	1005003a 	cmpeq	r2,r2,zero
    78e0:	103db91e 	bne	r2,zero,6fc8 <___vfprintf_internal_r+0xa6c>
    78e4:	20803fcc 	andi	r2,r4,255
    78e8:	1080201c 	xori	r2,r2,128
    78ec:	10bfe004 	addi	r2,r2,-128
    78f0:	00c00c04 	movi	r3,48
    78f4:	10fdb426 	beq	r2,r3,6fc8 <___vfprintf_internal_r+0xa6c>
    78f8:	31bfffc4 	addi	r6,r6,-1
    78fc:	d9814115 	stw	r6,1284(sp)
    7900:	30c00005 	stb	r3,0(r6)
    7904:	003db006 	br	6fc8 <___vfprintf_internal_r+0xa6c>
    7908:	88800068 	cmpgeui	r2,r17,1
    790c:	10002c1e 	bne	r2,zero,79c0 <___vfprintf_internal_r+0x1464>
    7910:	8800021e 	bne	r17,zero,791c <___vfprintf_internal_r+0x13c0>
    7914:	00800244 	movi	r2,9
    7918:	14002936 	bltu	r2,r16,79c0 <___vfprintf_internal_r+0x1464>
    791c:	d90018c4 	addi	r4,sp,99
    7920:	dd000f04 	addi	r20,sp,60
    7924:	d9014115 	stw	r4,1284(sp)
    7928:	d9014117 	ldw	r4,1284(sp)
    792c:	80800c04 	addi	r2,r16,48
    7930:	20800005 	stb	r2,0(r4)
    7934:	003da406 	br	6fc8 <___vfprintf_internal_r+0xa6c>
    7938:	dc400d17 	ldw	r17,52(sp)
    793c:	07020034 	movhi	fp,2048
    7940:	e7008984 	addi	fp,fp,550
    7944:	9425883a 	add	r18,r18,r16
    7948:	8c400044 	addi	r17,r17,1
    794c:	008001c4 	movi	r2,7
    7950:	1f000015 	stw	fp,0(r3)
    7954:	1c000115 	stw	r16,4(r3)
    7958:	dc800e15 	stw	r18,56(sp)
    795c:	dc400d15 	stw	r17,52(sp)
    7960:	147de216 	blt	r2,r17,70ec <___vfprintf_internal_r+0xb90>
    7964:	18c00204 	addi	r3,r3,8
    7968:	003c7a06 	br	6b54 <___vfprintf_internal_r+0x5f8>
    796c:	01000084 	movi	r4,2
    7970:	d8000405 	stb	zero,16(sp)
    7974:	003d8706 	br	6f94 <___vfprintf_internal_r+0xa38>
    7978:	d9814c17 	ldw	r6,1328(sp)
    797c:	30c4703a 	and	r2,r6,r3
    7980:	1005003a 	cmpeq	r2,r2,zero
    7984:	103cb926 	beq	r2,zero,6c6c <___vfprintf_internal_r+0x710>
    7988:	d9014117 	ldw	r4,1284(sp)
    798c:	94800044 	addi	r18,r18,1
    7990:	8c400044 	addi	r17,r17,1
    7994:	008001c4 	movi	r2,7
    7998:	a9000015 	stw	r4,0(r21)
    799c:	a8c00115 	stw	r3,4(r21)
    79a0:	dc800e15 	stw	r18,56(sp)
    79a4:	dc400d15 	stw	r17,52(sp)
    79a8:	147e6616 	blt	r2,r17,7344 <___vfprintf_internal_r+0xde8>
    79ac:	acc00204 	addi	r19,r21,8
    79b0:	003cd706 	br	6d10 <___vfprintf_internal_r+0x7b4>
    79b4:	07020034 	movhi	fp,2048
    79b8:	e7008984 	addi	fp,fp,550
    79bc:	003c4f06 	br	6afc <___vfprintf_internal_r+0x5a0>
    79c0:	dd000f04 	addi	r20,sp,60
    79c4:	dc801904 	addi	r18,sp,100
    79c8:	8009883a 	mov	r4,r16
    79cc:	880b883a 	mov	r5,r17
    79d0:	01800284 	movi	r6,10
    79d4:	000f883a 	mov	r7,zero
    79d8:	000db1c0 	call	db1c <__umoddi3>
    79dc:	12000c04 	addi	r8,r2,48
    79e0:	94bfffc4 	addi	r18,r18,-1
    79e4:	8009883a 	mov	r4,r16
    79e8:	880b883a 	mov	r5,r17
    79ec:	01800284 	movi	r6,10
    79f0:	000f883a 	mov	r7,zero
    79f4:	92000005 	stb	r8,0(r18)
    79f8:	000d5400 	call	d540 <__udivdi3>
    79fc:	1009883a 	mov	r4,r2
    7a00:	1021883a 	mov	r16,r2
    7a04:	18800068 	cmpgeui	r2,r3,1
    7a08:	1823883a 	mov	r17,r3
    7a0c:	103fee1e 	bne	r2,zero,79c8 <___vfprintf_internal_r+0x146c>
    7a10:	1800021e 	bne	r3,zero,7a1c <___vfprintf_internal_r+0x14c0>
    7a14:	00800244 	movi	r2,9
    7a18:	113feb36 	bltu	r2,r4,79c8 <___vfprintf_internal_r+0x146c>
    7a1c:	94bfffc4 	addi	r18,r18,-1
    7a20:	dc814115 	stw	r18,1284(sp)
    7a24:	003fc006 	br	7928 <___vfprintf_internal_r+0x13cc>
    7a28:	d9014c17 	ldw	r4,1328(sp)
    7a2c:	2080004c 	andi	r2,r4,1
    7a30:	10009a1e 	bne	r2,zero,7c9c <___vfprintf_internal_r+0x1740>
    7a34:	d9401904 	addi	r5,sp,100
    7a38:	dd000f04 	addi	r20,sp,60
    7a3c:	d9414115 	stw	r5,1284(sp)
    7a40:	003d6106 	br	6fc8 <___vfprintf_internal_r+0xa6c>
    7a44:	d9014f17 	ldw	r4,1340(sp)
    7a48:	b00b883a 	mov	r5,r22
    7a4c:	d9800c04 	addi	r6,sp,48
    7a50:	00065040 	call	6504 <__sprint_r>
    7a54:	103c791e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7a58:	dc800e17 	ldw	r18,56(sp)
    7a5c:	d8c01904 	addi	r3,sp,100
    7a60:	003cff06 	br	6e60 <___vfprintf_internal_r+0x904>
    7a64:	d8c14c17 	ldw	r3,1328(sp)
    7a68:	1880040c 	andi	r2,r3,16
    7a6c:	1000711e 	bne	r2,zero,7c34 <___vfprintf_internal_r+0x16d8>
    7a70:	d9014c17 	ldw	r4,1328(sp)
    7a74:	2080100c 	andi	r2,r4,64
    7a78:	10006e26 	beq	r2,zero,7c34 <___vfprintf_internal_r+0x16d8>
    7a7c:	3c00000b 	ldhu	r16,0(r7)
    7a80:	0023883a 	mov	r17,zero
    7a84:	39c00104 	addi	r7,r7,4
    7a88:	d9c14015 	stw	r7,1280(sp)
    7a8c:	003f0006 	br	7690 <___vfprintf_internal_r+0x1134>
    7a90:	dc400d17 	ldw	r17,52(sp)
    7a94:	07020034 	movhi	fp,2048
    7a98:	e7008984 	addi	fp,fp,550
    7a9c:	9425883a 	add	r18,r18,r16
    7aa0:	8c400044 	addi	r17,r17,1
    7aa4:	008001c4 	movi	r2,7
    7aa8:	1f000015 	stw	fp,0(r3)
    7aac:	1c000115 	stw	r16,4(r3)
    7ab0:	dc800e15 	stw	r18,56(sp)
    7ab4:	dc400d15 	stw	r17,52(sp)
    7ab8:	147d7616 	blt	r2,r17,7094 <___vfprintf_internal_r+0xb38>
    7abc:	18c00204 	addi	r3,r3,8
    7ac0:	003d7b06 	br	70b0 <___vfprintf_internal_r+0xb54>
    7ac4:	dc800e17 	ldw	r18,56(sp)
    7ac8:	dc400d17 	ldw	r17,52(sp)
    7acc:	07020034 	movhi	fp,2048
    7ad0:	e7008d84 	addi	fp,fp,566
    7ad4:	003bc006 	br	69d8 <___vfprintf_internal_r+0x47c>
    7ad8:	d9014f17 	ldw	r4,1340(sp)
    7adc:	b00b883a 	mov	r5,r22
    7ae0:	d9800c04 	addi	r6,sp,48
    7ae4:	00065040 	call	6504 <__sprint_r>
    7ae8:	103c541e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7aec:	dc800e17 	ldw	r18,56(sp)
    7af0:	d8c01904 	addi	r3,sp,100
    7af4:	003ce906 	br	6e9c <___vfprintf_internal_r+0x940>
    7af8:	3c000017 	ldw	r16,0(r7)
    7afc:	0009883a 	mov	r4,zero
    7b00:	39c00104 	addi	r7,r7,4
    7b04:	0023883a 	mov	r17,zero
    7b08:	d9c14015 	stw	r7,1280(sp)
    7b0c:	d8000405 	stb	zero,16(sp)
    7b10:	003d2006 	br	6f94 <___vfprintf_internal_r+0xa38>
    7b14:	38800017 	ldw	r2,0(r7)
    7b18:	39c00104 	addi	r7,r7,4
    7b1c:	d9c14015 	stw	r7,1280(sp)
    7b20:	1023d7fa 	srai	r17,r2,31
    7b24:	1021883a 	mov	r16,r2
    7b28:	003d1806 	br	6f8c <___vfprintf_internal_r+0xa30>
    7b2c:	3c000017 	ldw	r16,0(r7)
    7b30:	01000044 	movi	r4,1
    7b34:	39c00104 	addi	r7,r7,4
    7b38:	0023883a 	mov	r17,zero
    7b3c:	d9c14015 	stw	r7,1280(sp)
    7b40:	d8000405 	stb	zero,16(sp)
    7b44:	003d1306 	br	6f94 <___vfprintf_internal_r+0xa38>
    7b48:	00820034 	movhi	r2,2048
    7b4c:	10808904 	addi	r2,r2,548
    7b50:	94800044 	addi	r18,r18,1
    7b54:	8c400044 	addi	r17,r17,1
    7b58:	a8800015 	stw	r2,0(r21)
    7b5c:	00c00044 	movi	r3,1
    7b60:	008001c4 	movi	r2,7
    7b64:	a8c00115 	stw	r3,4(r21)
    7b68:	dc800e15 	stw	r18,56(sp)
    7b6c:	dc400d15 	stw	r17,52(sp)
    7b70:	1440ca16 	blt	r2,r17,7e9c <___vfprintf_internal_r+0x1940>
    7b74:	a8c00204 	addi	r3,r21,8
    7b78:	2000061e 	bne	r4,zero,7b94 <___vfprintf_internal_r+0x1638>
    7b7c:	d9414717 	ldw	r5,1308(sp)
    7b80:	2800041e 	bne	r5,zero,7b94 <___vfprintf_internal_r+0x1638>
    7b84:	d9814c17 	ldw	r6,1328(sp)
    7b88:	3080004c 	andi	r2,r6,1
    7b8c:	1005003a 	cmpeq	r2,r2,zero
    7b90:	103bf01e 	bne	r2,zero,6b54 <___vfprintf_internal_r+0x5f8>
    7b94:	00800044 	movi	r2,1
    7b98:	dc400d17 	ldw	r17,52(sp)
    7b9c:	18800115 	stw	r2,4(r3)
    7ba0:	d8814917 	ldw	r2,1316(sp)
    7ba4:	94800044 	addi	r18,r18,1
    7ba8:	8c400044 	addi	r17,r17,1
    7bac:	18800015 	stw	r2,0(r3)
    7bb0:	008001c4 	movi	r2,7
    7bb4:	dc800e15 	stw	r18,56(sp)
    7bb8:	dc400d15 	stw	r17,52(sp)
    7bbc:	1440ca16 	blt	r2,r17,7ee8 <___vfprintf_internal_r+0x198c>
    7bc0:	18c00204 	addi	r3,r3,8
    7bc4:	0121c83a 	sub	r16,zero,r4
    7bc8:	0400500e 	bge	zero,r16,7d0c <___vfprintf_internal_r+0x17b0>
    7bcc:	00800404 	movi	r2,16
    7bd0:	1400800e 	bge	r2,r16,7dd4 <___vfprintf_internal_r+0x1878>
    7bd4:	1027883a 	mov	r19,r2
    7bd8:	07020034 	movhi	fp,2048
    7bdc:	e7008984 	addi	fp,fp,550
    7be0:	050001c4 	movi	r20,7
    7be4:	00000306 	br	7bf4 <___vfprintf_internal_r+0x1698>
    7be8:	18c00204 	addi	r3,r3,8
    7bec:	843ffc04 	addi	r16,r16,-16
    7bf0:	9c007a0e 	bge	r19,r16,7ddc <___vfprintf_internal_r+0x1880>
    7bf4:	94800404 	addi	r18,r18,16
    7bf8:	8c400044 	addi	r17,r17,1
    7bfc:	1f000015 	stw	fp,0(r3)
    7c00:	1cc00115 	stw	r19,4(r3)
    7c04:	dc800e15 	stw	r18,56(sp)
    7c08:	dc400d15 	stw	r17,52(sp)
    7c0c:	a47ff60e 	bge	r20,r17,7be8 <___vfprintf_internal_r+0x168c>
    7c10:	d9014f17 	ldw	r4,1340(sp)
    7c14:	b00b883a 	mov	r5,r22
    7c18:	d9800c04 	addi	r6,sp,48
    7c1c:	00065040 	call	6504 <__sprint_r>
    7c20:	103c061e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7c24:	dc800e17 	ldw	r18,56(sp)
    7c28:	dc400d17 	ldw	r17,52(sp)
    7c2c:	d8c01904 	addi	r3,sp,100
    7c30:	003fee06 	br	7bec <___vfprintf_internal_r+0x1690>
    7c34:	3c000017 	ldw	r16,0(r7)
    7c38:	0023883a 	mov	r17,zero
    7c3c:	39c00104 	addi	r7,r7,4
    7c40:	d9c14015 	stw	r7,1280(sp)
    7c44:	003e9206 	br	7690 <___vfprintf_internal_r+0x1134>
    7c48:	d9401904 	addi	r5,sp,100
    7c4c:	dd000f04 	addi	r20,sp,60
    7c50:	d9414115 	stw	r5,1284(sp)
    7c54:	d9814417 	ldw	r6,1296(sp)
    7c58:	880a973a 	slli	r5,r17,28
    7c5c:	8004d13a 	srli	r2,r16,4
    7c60:	810003cc 	andi	r4,r16,15
    7c64:	3109883a 	add	r4,r6,r4
    7c68:	2884b03a 	or	r2,r5,r2
    7c6c:	21400003 	ldbu	r5,0(r4)
    7c70:	d9014117 	ldw	r4,1284(sp)
    7c74:	8806d13a 	srli	r3,r17,4
    7c78:	1021883a 	mov	r16,r2
    7c7c:	213fffc4 	addi	r4,r4,-1
    7c80:	d9014115 	stw	r4,1284(sp)
    7c84:	d9814117 	ldw	r6,1284(sp)
    7c88:	10c8b03a 	or	r4,r2,r3
    7c8c:	1823883a 	mov	r17,r3
    7c90:	31400005 	stb	r5,0(r6)
    7c94:	203fef1e 	bne	r4,zero,7c54 <___vfprintf_internal_r+0x16f8>
    7c98:	003ccb06 	br	6fc8 <___vfprintf_internal_r+0xa6c>
    7c9c:	00800c04 	movi	r2,48
    7ca0:	d98018c4 	addi	r6,sp,99
    7ca4:	dd000f04 	addi	r20,sp,60
    7ca8:	d88018c5 	stb	r2,99(sp)
    7cac:	d9814115 	stw	r6,1284(sp)
    7cb0:	003cc506 	br	6fc8 <___vfprintf_internal_r+0xa6c>
    7cb4:	dc400d17 	ldw	r17,52(sp)
    7cb8:	07020034 	movhi	fp,2048
    7cbc:	e7008d84 	addi	fp,fp,566
    7cc0:	003bc706 	br	6be0 <___vfprintf_internal_r+0x684>
    7cc4:	d9414c17 	ldw	r5,1328(sp)
    7cc8:	2880040c 	andi	r2,r5,16
    7ccc:	10007c26 	beq	r2,zero,7ec0 <___vfprintf_internal_r+0x1964>
    7cd0:	38800017 	ldw	r2,0(r7)
    7cd4:	39c00104 	addi	r7,r7,4
    7cd8:	d9c14015 	stw	r7,1280(sp)
    7cdc:	d9814b17 	ldw	r6,1324(sp)
    7ce0:	d9c14017 	ldw	r7,1280(sp)
    7ce4:	11800015 	stw	r6,0(r2)
    7ce8:	003a7806 	br	66cc <___vfprintf_internal_r+0x170>
    7cec:	d9014f17 	ldw	r4,1340(sp)
    7cf0:	b00b883a 	mov	r5,r22
    7cf4:	d9800c04 	addi	r6,sp,48
    7cf8:	00065040 	call	6504 <__sprint_r>
    7cfc:	103bcf1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7d00:	dc800e17 	ldw	r18,56(sp)
    7d04:	dc400d17 	ldw	r17,52(sp)
    7d08:	d8c01904 	addi	r3,sp,100
    7d0c:	d9014717 	ldw	r4,1308(sp)
    7d10:	d9414117 	ldw	r5,1284(sp)
    7d14:	8c400044 	addi	r17,r17,1
    7d18:	9125883a 	add	r18,r18,r4
    7d1c:	008001c4 	movi	r2,7
    7d20:	19400015 	stw	r5,0(r3)
    7d24:	19000115 	stw	r4,4(r3)
    7d28:	dc800e15 	stw	r18,56(sp)
    7d2c:	dc400d15 	stw	r17,52(sp)
    7d30:	147cee16 	blt	r2,r17,70ec <___vfprintf_internal_r+0xb90>
    7d34:	18c00204 	addi	r3,r3,8
    7d38:	003b8606 	br	6b54 <___vfprintf_internal_r+0x5f8>
    7d3c:	38c00017 	ldw	r3,0(r7)
    7d40:	39000204 	addi	r4,r7,8
    7d44:	d9014015 	stw	r4,1280(sp)
    7d48:	d8c14215 	stw	r3,1288(sp)
    7d4c:	39c00117 	ldw	r7,4(r7)
    7d50:	d9c14315 	stw	r7,1292(sp)
    7d54:	003e2006 	br	75d8 <___vfprintf_internal_r+0x107c>
    7d58:	0005883a 	mov	r2,zero
    7d5c:	1409c83a 	sub	r4,r2,r16
    7d60:	1105803a 	cmpltu	r2,r2,r4
    7d64:	044bc83a 	sub	r5,zero,r17
    7d68:	2885c83a 	sub	r2,r5,r2
    7d6c:	2021883a 	mov	r16,r4
    7d70:	1023883a 	mov	r17,r2
    7d74:	01000044 	movi	r4,1
    7d78:	00800b44 	movi	r2,45
    7d7c:	d8800405 	stb	r2,16(sp)
    7d80:	003c8406 	br	6f94 <___vfprintf_internal_r+0xa38>
    7d84:	d9014f17 	ldw	r4,1340(sp)
    7d88:	b00b883a 	mov	r5,r22
    7d8c:	d9800c04 	addi	r6,sp,48
    7d90:	00065040 	call	6504 <__sprint_r>
    7d94:	103ba91e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7d98:	dc800e17 	ldw	r18,56(sp)
    7d9c:	dc400d17 	ldw	r17,52(sp)
    7da0:	d9000517 	ldw	r4,20(sp)
    7da4:	d9401904 	addi	r5,sp,100
    7da8:	003da706 	br	7448 <___vfprintf_internal_r+0xeec>
    7dac:	d9014f17 	ldw	r4,1340(sp)
    7db0:	b00b883a 	mov	r5,r22
    7db4:	d9800c04 	addi	r6,sp,48
    7db8:	00065040 	call	6504 <__sprint_r>
    7dbc:	103b9f1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7dc0:	dc800e17 	ldw	r18,56(sp)
    7dc4:	dc400d17 	ldw	r17,52(sp)
    7dc8:	d9000517 	ldw	r4,20(sp)
    7dcc:	d8c01904 	addi	r3,sp,100
    7dd0:	003d9106 	br	7418 <___vfprintf_internal_r+0xebc>
    7dd4:	07020034 	movhi	fp,2048
    7dd8:	e7008984 	addi	fp,fp,550
    7ddc:	9425883a 	add	r18,r18,r16
    7de0:	8c400044 	addi	r17,r17,1
    7de4:	008001c4 	movi	r2,7
    7de8:	1f000015 	stw	fp,0(r3)
    7dec:	1c000115 	stw	r16,4(r3)
    7df0:	dc800e15 	stw	r18,56(sp)
    7df4:	dc400d15 	stw	r17,52(sp)
    7df8:	147fbc16 	blt	r2,r17,7cec <___vfprintf_internal_r+0x1790>
    7dfc:	18c00204 	addi	r3,r3,8
    7e00:	003fc206 	br	7d0c <___vfprintf_internal_r+0x17b0>
    7e04:	d9014f17 	ldw	r4,1340(sp)
    7e08:	b00b883a 	mov	r5,r22
    7e0c:	d9800c04 	addi	r6,sp,48
    7e10:	00065040 	call	6504 <__sprint_r>
    7e14:	103b891e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7e18:	dc800e17 	ldw	r18,56(sp)
    7e1c:	d9000517 	ldw	r4,20(sp)
    7e20:	d8c01904 	addi	r3,sp,100
    7e24:	003d0206 	br	7230 <___vfprintf_internal_r+0xcd4>
    7e28:	07020034 	movhi	fp,2048
    7e2c:	e7008984 	addi	fp,fp,550
    7e30:	003be406 	br	6dc4 <___vfprintf_internal_r+0x868>
    7e34:	00820034 	movhi	r2,2048
    7e38:	10807804 	addi	r2,r2,480
    7e3c:	d8814115 	stw	r2,1284(sp)
    7e40:	003df506 	br	7618 <___vfprintf_internal_r+0x10bc>
    7e44:	d9014217 	ldw	r4,1288(sp)
    7e48:	d9414317 	ldw	r5,1292(sp)
    7e4c:	000ce040 	call	ce04 <__isnand>
    7e50:	10003926 	beq	r2,zero,7f38 <___vfprintf_internal_r+0x19dc>
    7e54:	d9414d17 	ldw	r5,1332(sp)
    7e58:	008011c4 	movi	r2,71
    7e5c:	1140ce16 	blt	r2,r5,8198 <___vfprintf_internal_r+0x1c3c>
    7e60:	01820034 	movhi	r6,2048
    7e64:	31807904 	addi	r6,r6,484
    7e68:	d9814115 	stw	r6,1284(sp)
    7e6c:	003dea06 	br	7618 <___vfprintf_internal_r+0x10bc>
    7e70:	d9014c17 	ldw	r4,1328(sp)
    7e74:	bdc00044 	addi	r23,r23,1
    7e78:	b8c00007 	ldb	r3,0(r23)
    7e7c:	21000814 	ori	r4,r4,32
    7e80:	d9014c15 	stw	r4,1328(sp)
    7e84:	003a3406 	br	6758 <___vfprintf_internal_r+0x1fc>
    7e88:	dcc14515 	stw	r19,1300(sp)
    7e8c:	98011016 	blt	r19,zero,82d0 <___vfprintf_internal_r+0x1d74>
    7e90:	980f883a 	mov	r7,r19
    7e94:	d8014615 	stw	zero,1304(sp)
    7e98:	003c5206 	br	6fe4 <___vfprintf_internal_r+0xa88>
    7e9c:	d9014f17 	ldw	r4,1340(sp)
    7ea0:	b00b883a 	mov	r5,r22
    7ea4:	d9800c04 	addi	r6,sp,48
    7ea8:	00065040 	call	6504 <__sprint_r>
    7eac:	103b631e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7eb0:	dc800e17 	ldw	r18,56(sp)
    7eb4:	d9000517 	ldw	r4,20(sp)
    7eb8:	d8c01904 	addi	r3,sp,100
    7ebc:	003f2e06 	br	7b78 <___vfprintf_internal_r+0x161c>
    7ec0:	d8c14c17 	ldw	r3,1328(sp)
    7ec4:	1880100c 	andi	r2,r3,64
    7ec8:	1000a026 	beq	r2,zero,814c <___vfprintf_internal_r+0x1bf0>
    7ecc:	38800017 	ldw	r2,0(r7)
    7ed0:	39c00104 	addi	r7,r7,4
    7ed4:	d9c14015 	stw	r7,1280(sp)
    7ed8:	d9014b17 	ldw	r4,1324(sp)
    7edc:	d9c14017 	ldw	r7,1280(sp)
    7ee0:	1100000d 	sth	r4,0(r2)
    7ee4:	0039f906 	br	66cc <___vfprintf_internal_r+0x170>
    7ee8:	d9014f17 	ldw	r4,1340(sp)
    7eec:	b00b883a 	mov	r5,r22
    7ef0:	d9800c04 	addi	r6,sp,48
    7ef4:	00065040 	call	6504 <__sprint_r>
    7ef8:	103b501e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    7efc:	dc800e17 	ldw	r18,56(sp)
    7f00:	dc400d17 	ldw	r17,52(sp)
    7f04:	d9000517 	ldw	r4,20(sp)
    7f08:	d8c01904 	addi	r3,sp,100
    7f0c:	003f2d06 	br	7bc4 <___vfprintf_internal_r+0x1668>
    7f10:	00800184 	movi	r2,6
    7f14:	14c09a36 	bltu	r2,r19,8180 <___vfprintf_internal_r+0x1c24>
    7f18:	dcc14515 	stw	r19,1300(sp)
    7f1c:	9800010e 	bge	r19,zero,7f24 <___vfprintf_internal_r+0x19c8>
    7f20:	d8014515 	stw	zero,1300(sp)
    7f24:	00820034 	movhi	r2,2048
    7f28:	10807b04 	addi	r2,r2,492
    7f2c:	980f883a 	mov	r7,r19
    7f30:	d8814115 	stw	r2,1284(sp)
    7f34:	003a7806 	br	6918 <___vfprintf_internal_r+0x3bc>
    7f38:	00bfffc4 	movi	r2,-1
    7f3c:	9880e226 	beq	r19,r2,82c8 <___vfprintf_internal_r+0x1d6c>
    7f40:	d9414d17 	ldw	r5,1332(sp)
    7f44:	008019c4 	movi	r2,103
    7f48:	2880dc26 	beq	r5,r2,82bc <___vfprintf_internal_r+0x1d60>
    7f4c:	008011c4 	movi	r2,71
    7f50:	2880da26 	beq	r5,r2,82bc <___vfprintf_internal_r+0x1d60>
    7f54:	d9414c17 	ldw	r5,1328(sp)
    7f58:	d9014317 	ldw	r4,1292(sp)
    7f5c:	d9814217 	ldw	r6,1288(sp)
    7f60:	29404014 	ori	r5,r5,256
    7f64:	d9414c15 	stw	r5,1328(sp)
    7f68:	2000cc16 	blt	r4,zero,829c <___vfprintf_internal_r+0x1d40>
    7f6c:	3021883a 	mov	r16,r6
    7f70:	2023883a 	mov	r17,r4
    7f74:	0039883a 	mov	fp,zero
    7f78:	d9414d17 	ldw	r5,1332(sp)
    7f7c:	00801984 	movi	r2,102
    7f80:	2880b726 	beq	r5,r2,8260 <___vfprintf_internal_r+0x1d04>
    7f84:	00801184 	movi	r2,70
    7f88:	2880b526 	beq	r5,r2,8260 <___vfprintf_internal_r+0x1d04>
    7f8c:	00801944 	movi	r2,101
    7f90:	2880c826 	beq	r5,r2,82b4 <___vfprintf_internal_r+0x1d58>
    7f94:	00801144 	movi	r2,69
    7f98:	2880c626 	beq	r5,r2,82b4 <___vfprintf_internal_r+0x1d58>
    7f9c:	9829883a 	mov	r20,r19
    7fa0:	d9014f17 	ldw	r4,1340(sp)
    7fa4:	d8800504 	addi	r2,sp,20
    7fa8:	880d883a 	mov	r6,r17
    7fac:	d8800115 	stw	r2,4(sp)
    7fb0:	d8c00604 	addi	r3,sp,24
    7fb4:	d8800704 	addi	r2,sp,28
    7fb8:	800b883a 	mov	r5,r16
    7fbc:	01c00084 	movi	r7,2
    7fc0:	d8c00215 	stw	r3,8(sp)
    7fc4:	d8800315 	stw	r2,12(sp)
    7fc8:	dd000015 	stw	r20,0(sp)
    7fcc:	00087800 	call	8780 <_dtoa_r>
    7fd0:	d9814d17 	ldw	r6,1332(sp)
    7fd4:	d8814115 	stw	r2,1284(sp)
    7fd8:	008019c4 	movi	r2,103
    7fdc:	30809526 	beq	r6,r2,8234 <___vfprintf_internal_r+0x1cd8>
    7fe0:	d8c14d17 	ldw	r3,1332(sp)
    7fe4:	008011c4 	movi	r2,71
    7fe8:	18809226 	beq	r3,r2,8234 <___vfprintf_internal_r+0x1cd8>
    7fec:	d9414117 	ldw	r5,1284(sp)
    7ff0:	d9814d17 	ldw	r6,1332(sp)
    7ff4:	00801984 	movi	r2,102
    7ff8:	2d25883a 	add	r18,r5,r20
    7ffc:	30808626 	beq	r6,r2,8218 <___vfprintf_internal_r+0x1cbc>
    8000:	00801184 	movi	r2,70
    8004:	30808426 	beq	r6,r2,8218 <___vfprintf_internal_r+0x1cbc>
    8008:	000d883a 	mov	r6,zero
    800c:	000f883a 	mov	r7,zero
    8010:	880b883a 	mov	r5,r17
    8014:	8009883a 	mov	r4,r16
    8018:	00058780 	call	5878 <__eqdf2>
    801c:	1000751e 	bne	r2,zero,81f4 <___vfprintf_internal_r+0x1c98>
    8020:	9005883a 	mov	r2,r18
    8024:	dc800715 	stw	r18,28(sp)
    8028:	d9014117 	ldw	r4,1284(sp)
    802c:	d9414d17 	ldw	r5,1332(sp)
    8030:	00c019c4 	movi	r3,103
    8034:	1125c83a 	sub	r18,r2,r4
    8038:	28c06826 	beq	r5,r3,81dc <___vfprintf_internal_r+0x1c80>
    803c:	008011c4 	movi	r2,71
    8040:	28806626 	beq	r5,r2,81dc <___vfprintf_internal_r+0x1c80>
    8044:	d9000517 	ldw	r4,20(sp)
    8048:	d8c14d17 	ldw	r3,1332(sp)
    804c:	00801944 	movi	r2,101
    8050:	10c05516 	blt	r2,r3,81a8 <___vfprintf_internal_r+0x1c4c>
    8054:	213fffc4 	addi	r4,r4,-1
    8058:	d9000515 	stw	r4,20(sp)
    805c:	d8c00805 	stb	r3,32(sp)
    8060:	2021883a 	mov	r16,r4
    8064:	2000c116 	blt	r4,zero,836c <___vfprintf_internal_r+0x1e10>
    8068:	00800ac4 	movi	r2,43
    806c:	d8800845 	stb	r2,33(sp)
    8070:	00800244 	movi	r2,9
    8074:	1400af0e 	bge	r2,r16,8334 <___vfprintf_internal_r+0x1dd8>
    8078:	1027883a 	mov	r19,r2
    807c:	dc400b84 	addi	r17,sp,46
    8080:	8009883a 	mov	r4,r16
    8084:	01400284 	movi	r5,10
    8088:	000e4a00 	call	e4a0 <__modsi3>
    808c:	10800c04 	addi	r2,r2,48
    8090:	8c7fffc4 	addi	r17,r17,-1
    8094:	8009883a 	mov	r4,r16
    8098:	01400284 	movi	r5,10
    809c:	88800005 	stb	r2,0(r17)
    80a0:	000e4400 	call	e440 <__divsi3>
    80a4:	1021883a 	mov	r16,r2
    80a8:	98bff516 	blt	r19,r2,8080 <___vfprintf_internal_r+0x1b24>
    80ac:	10c00c04 	addi	r3,r2,48
    80b0:	d88009c4 	addi	r2,sp,39
    80b4:	108001c4 	addi	r2,r2,7
    80b8:	897fffc4 	addi	r5,r17,-1
    80bc:	88ffffc5 	stb	r3,-1(r17)
    80c0:	2880a72e 	bgeu	r5,r2,8360 <___vfprintf_internal_r+0x1e04>
    80c4:	1009883a 	mov	r4,r2
    80c8:	d9800804 	addi	r6,sp,32
    80cc:	d8c00884 	addi	r3,sp,34
    80d0:	28800003 	ldbu	r2,0(r5)
    80d4:	29400044 	addi	r5,r5,1
    80d8:	18800005 	stb	r2,0(r3)
    80dc:	18c00044 	addi	r3,r3,1
    80e0:	293ffb36 	bltu	r5,r4,80d0 <___vfprintf_internal_r+0x1b74>
    80e4:	1987c83a 	sub	r3,r3,r6
    80e8:	00800044 	movi	r2,1
    80ec:	d8c14815 	stw	r3,1312(sp)
    80f0:	90cf883a 	add	r7,r18,r3
    80f4:	1480960e 	bge	r2,r18,8350 <___vfprintf_internal_r+0x1df4>
    80f8:	39c00044 	addi	r7,r7,1
    80fc:	d9c14515 	stw	r7,1300(sp)
    8100:	38003416 	blt	r7,zero,81d4 <___vfprintf_internal_r+0x1c78>
    8104:	e0803fcc 	andi	r2,fp,255
    8108:	1080201c 	xori	r2,r2,128
    810c:	10bfe004 	addi	r2,r2,-128
    8110:	10004e26 	beq	r2,zero,824c <___vfprintf_internal_r+0x1cf0>
    8114:	00800b44 	movi	r2,45
    8118:	dc814715 	stw	r18,1308(sp)
    811c:	d8014615 	stw	zero,1304(sp)
    8120:	d8800405 	stb	r2,16(sp)
    8124:	003bb106 	br	6fec <___vfprintf_internal_r+0xa90>
    8128:	00800b44 	movi	r2,45
    812c:	d8800405 	stb	r2,16(sp)
    8130:	003d3306 	br	7600 <___vfprintf_internal_r+0x10a4>
    8134:	d9014f17 	ldw	r4,1340(sp)
    8138:	b00b883a 	mov	r5,r22
    813c:	d9800c04 	addi	r6,sp,48
    8140:	00065040 	call	6504 <__sprint_r>
    8144:	103abd1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x6e0>
    8148:	003abb06 	br	6c38 <___vfprintf_internal_r+0x6dc>
    814c:	38800017 	ldw	r2,0(r7)
    8150:	39c00104 	addi	r7,r7,4
    8154:	d9c14015 	stw	r7,1280(sp)
    8158:	d9414b17 	ldw	r5,1324(sp)
    815c:	d9c14017 	ldw	r7,1280(sp)
    8160:	11400015 	stw	r5,0(r2)
    8164:	00395906 	br	66cc <___vfprintf_internal_r+0x170>
    8168:	980f883a 	mov	r7,r19
    816c:	dcc14515 	stw	r19,1300(sp)
    8170:	d8014615 	stw	zero,1304(sp)
    8174:	003b9b06 	br	6fe4 <___vfprintf_internal_r+0xa88>
    8178:	0027883a 	mov	r19,zero
    817c:	00397806 	br	6760 <___vfprintf_internal_r+0x204>
    8180:	00c20034 	movhi	r3,2048
    8184:	18c07b04 	addi	r3,r3,492
    8188:	100f883a 	mov	r7,r2
    818c:	d8814515 	stw	r2,1300(sp)
    8190:	d8c14115 	stw	r3,1284(sp)
    8194:	0039e006 	br	6918 <___vfprintf_internal_r+0x3bc>
    8198:	00820034 	movhi	r2,2048
    819c:	10807a04 	addi	r2,r2,488
    81a0:	d8814115 	stw	r2,1284(sp)
    81a4:	003d1c06 	br	7618 <___vfprintf_internal_r+0x10bc>
    81a8:	d9414d17 	ldw	r5,1332(sp)
    81ac:	00801984 	movi	r2,102
    81b0:	28804926 	beq	r5,r2,82d8 <___vfprintf_internal_r+0x1d7c>
    81b4:	200f883a 	mov	r7,r4
    81b8:	24805716 	blt	r4,r18,8318 <___vfprintf_internal_r+0x1dbc>
    81bc:	d9414c17 	ldw	r5,1328(sp)
    81c0:	2880004c 	andi	r2,r5,1
    81c4:	10000126 	beq	r2,zero,81cc <___vfprintf_internal_r+0x1c70>
    81c8:	21c00044 	addi	r7,r4,1
    81cc:	d9c14515 	stw	r7,1300(sp)
    81d0:	383fcc0e 	bge	r7,zero,8104 <___vfprintf_internal_r+0x1ba8>
    81d4:	d8014515 	stw	zero,1300(sp)
    81d8:	003fca06 	br	8104 <___vfprintf_internal_r+0x1ba8>
    81dc:	d9000517 	ldw	r4,20(sp)
    81e0:	00bfff04 	movi	r2,-4
    81e4:	1100480e 	bge	r2,r4,8308 <___vfprintf_internal_r+0x1dac>
    81e8:	99004716 	blt	r19,r4,8308 <___vfprintf_internal_r+0x1dac>
    81ec:	d8c14d15 	stw	r3,1332(sp)
    81f0:	003ff006 	br	81b4 <___vfprintf_internal_r+0x1c58>
    81f4:	d8800717 	ldw	r2,28(sp)
    81f8:	14bf8b2e 	bgeu	r2,r18,8028 <___vfprintf_internal_r+0x1acc>
    81fc:	9007883a 	mov	r3,r18
    8200:	01000c04 	movi	r4,48
    8204:	11000005 	stb	r4,0(r2)
    8208:	10800044 	addi	r2,r2,1
    820c:	d8800715 	stw	r2,28(sp)
    8210:	18bffc1e 	bne	r3,r2,8204 <___vfprintf_internal_r+0x1ca8>
    8214:	003f8406 	br	8028 <___vfprintf_internal_r+0x1acc>
    8218:	d8814117 	ldw	r2,1284(sp)
    821c:	10c00007 	ldb	r3,0(r2)
    8220:	00800c04 	movi	r2,48
    8224:	18805b26 	beq	r3,r2,8394 <___vfprintf_internal_r+0x1e38>
    8228:	d9000517 	ldw	r4,20(sp)
    822c:	9125883a 	add	r18,r18,r4
    8230:	003f7506 	br	8008 <___vfprintf_internal_r+0x1aac>
    8234:	d9014c17 	ldw	r4,1328(sp)
    8238:	2080004c 	andi	r2,r4,1
    823c:	1005003a 	cmpeq	r2,r2,zero
    8240:	103f6a26 	beq	r2,zero,7fec <___vfprintf_internal_r+0x1a90>
    8244:	d8800717 	ldw	r2,28(sp)
    8248:	003f7706 	br	8028 <___vfprintf_internal_r+0x1acc>
    824c:	d9c14515 	stw	r7,1300(sp)
    8250:	38004d16 	blt	r7,zero,8388 <___vfprintf_internal_r+0x1e2c>
    8254:	dc814715 	stw	r18,1308(sp)
    8258:	d8014615 	stw	zero,1304(sp)
    825c:	003b6106 	br	6fe4 <___vfprintf_internal_r+0xa88>
    8260:	d9014f17 	ldw	r4,1340(sp)
    8264:	d8800504 	addi	r2,sp,20
    8268:	d8800115 	stw	r2,4(sp)
    826c:	d8c00604 	addi	r3,sp,24
    8270:	d8800704 	addi	r2,sp,28
    8274:	800b883a 	mov	r5,r16
    8278:	880d883a 	mov	r6,r17
    827c:	01c000c4 	movi	r7,3
    8280:	d8c00215 	stw	r3,8(sp)
    8284:	d8800315 	stw	r2,12(sp)
    8288:	dcc00015 	stw	r19,0(sp)
    828c:	9829883a 	mov	r20,r19
    8290:	00087800 	call	8780 <_dtoa_r>
    8294:	d8814115 	stw	r2,1284(sp)
    8298:	003f5106 	br	7fe0 <___vfprintf_internal_r+0x1a84>
    829c:	d8c14217 	ldw	r3,1288(sp)
    82a0:	d9014317 	ldw	r4,1292(sp)
    82a4:	07000b44 	movi	fp,45
    82a8:	1821883a 	mov	r16,r3
    82ac:	2460003c 	xorhi	r17,r4,32768
    82b0:	003f3106 	br	7f78 <___vfprintf_internal_r+0x1a1c>
    82b4:	9d000044 	addi	r20,r19,1
    82b8:	003f3906 	br	7fa0 <___vfprintf_internal_r+0x1a44>
    82bc:	983f251e 	bne	r19,zero,7f54 <___vfprintf_internal_r+0x19f8>
    82c0:	04c00044 	movi	r19,1
    82c4:	003f2306 	br	7f54 <___vfprintf_internal_r+0x19f8>
    82c8:	04c00184 	movi	r19,6
    82cc:	003f2106 	br	7f54 <___vfprintf_internal_r+0x19f8>
    82d0:	d8014515 	stw	zero,1300(sp)
    82d4:	003eee06 	br	7e90 <___vfprintf_internal_r+0x1934>
    82d8:	200f883a 	mov	r7,r4
    82dc:	0100370e 	bge	zero,r4,83bc <___vfprintf_internal_r+0x1e60>
    82e0:	9800031e 	bne	r19,zero,82f0 <___vfprintf_internal_r+0x1d94>
    82e4:	d9814c17 	ldw	r6,1328(sp)
    82e8:	3080004c 	andi	r2,r6,1
    82ec:	103fb726 	beq	r2,zero,81cc <___vfprintf_internal_r+0x1c70>
    82f0:	20800044 	addi	r2,r4,1
    82f4:	98a7883a 	add	r19,r19,r2
    82f8:	dcc14515 	stw	r19,1300(sp)
    82fc:	980f883a 	mov	r7,r19
    8300:	983f800e 	bge	r19,zero,8104 <___vfprintf_internal_r+0x1ba8>
    8304:	003fb306 	br	81d4 <___vfprintf_internal_r+0x1c78>
    8308:	d9814d17 	ldw	r6,1332(sp)
    830c:	31bfff84 	addi	r6,r6,-2
    8310:	d9814d15 	stw	r6,1332(sp)
    8314:	003f4c06 	br	8048 <___vfprintf_internal_r+0x1aec>
    8318:	0100180e 	bge	zero,r4,837c <___vfprintf_internal_r+0x1e20>
    831c:	00800044 	movi	r2,1
    8320:	1485883a 	add	r2,r2,r18
    8324:	d8814515 	stw	r2,1300(sp)
    8328:	100f883a 	mov	r7,r2
    832c:	103f750e 	bge	r2,zero,8104 <___vfprintf_internal_r+0x1ba8>
    8330:	003fa806 	br	81d4 <___vfprintf_internal_r+0x1c78>
    8334:	80c00c04 	addi	r3,r16,48
    8338:	00800c04 	movi	r2,48
    833c:	d8c008c5 	stb	r3,35(sp)
    8340:	d9800804 	addi	r6,sp,32
    8344:	d8c00904 	addi	r3,sp,36
    8348:	d8800885 	stb	r2,34(sp)
    834c:	003f6506 	br	80e4 <___vfprintf_internal_r+0x1b88>
    8350:	d9014c17 	ldw	r4,1328(sp)
    8354:	2084703a 	and	r2,r4,r2
    8358:	103f9c26 	beq	r2,zero,81cc <___vfprintf_internal_r+0x1c70>
    835c:	003f6606 	br	80f8 <___vfprintf_internal_r+0x1b9c>
    8360:	d9800804 	addi	r6,sp,32
    8364:	d8c00884 	addi	r3,sp,34
    8368:	003f5e06 	br	80e4 <___vfprintf_internal_r+0x1b88>
    836c:	00800b44 	movi	r2,45
    8370:	0121c83a 	sub	r16,zero,r4
    8374:	d8800845 	stb	r2,33(sp)
    8378:	003f3d06 	br	8070 <___vfprintf_internal_r+0x1b14>
    837c:	00800084 	movi	r2,2
    8380:	1105c83a 	sub	r2,r2,r4
    8384:	003fe606 	br	8320 <___vfprintf_internal_r+0x1dc4>
    8388:	d8014515 	stw	zero,1300(sp)
    838c:	dc814715 	stw	r18,1308(sp)
    8390:	003fb106 	br	8258 <___vfprintf_internal_r+0x1cfc>
    8394:	000d883a 	mov	r6,zero
    8398:	000f883a 	mov	r7,zero
    839c:	8009883a 	mov	r4,r16
    83a0:	880b883a 	mov	r5,r17
    83a4:	000e0cc0 	call	e0cc <__nedf2>
    83a8:	103f9f26 	beq	r2,zero,8228 <___vfprintf_internal_r+0x1ccc>
    83ac:	00800044 	movi	r2,1
    83b0:	1509c83a 	sub	r4,r2,r20
    83b4:	d9000515 	stw	r4,20(sp)
    83b8:	003f9b06 	br	8228 <___vfprintf_internal_r+0x1ccc>
    83bc:	98000d1e 	bne	r19,zero,83f4 <___vfprintf_internal_r+0x1e98>
    83c0:	d8c14c17 	ldw	r3,1328(sp)
    83c4:	1880004c 	andi	r2,r3,1
    83c8:	10000a1e 	bne	r2,zero,83f4 <___vfprintf_internal_r+0x1e98>
    83cc:	01000044 	movi	r4,1
    83d0:	200f883a 	mov	r7,r4
    83d4:	d9014515 	stw	r4,1300(sp)
    83d8:	003f4a06 	br	8104 <___vfprintf_internal_r+0x1ba8>
    83dc:	3cc00017 	ldw	r19,0(r7)
    83e0:	39c00104 	addi	r7,r7,4
    83e4:	983d0e0e 	bge	r19,zero,7820 <___vfprintf_internal_r+0x12c4>
    83e8:	b8c00007 	ldb	r3,0(r23)
    83ec:	04ffffc4 	movi	r19,-1
    83f0:	0038d906 	br	6758 <___vfprintf_internal_r+0x1fc>
    83f4:	9cc00084 	addi	r19,r19,2
    83f8:	dcc14515 	stw	r19,1300(sp)
    83fc:	980f883a 	mov	r7,r19
    8400:	983f400e 	bge	r19,zero,8104 <___vfprintf_internal_r+0x1ba8>
    8404:	003f7306 	br	81d4 <___vfprintf_internal_r+0x1c78>

00008408 <__vfprintf_internal>:
    8408:	00820034 	movhi	r2,2048
    840c:	10893c04 	addi	r2,r2,9456
    8410:	2013883a 	mov	r9,r4
    8414:	11000017 	ldw	r4,0(r2)
    8418:	2805883a 	mov	r2,r5
    841c:	300f883a 	mov	r7,r6
    8420:	480b883a 	mov	r5,r9
    8424:	100d883a 	mov	r6,r2
    8428:	000655c1 	jmpi	655c <___vfprintf_internal_r>

0000842c <__swsetup_r>:
    842c:	00820034 	movhi	r2,2048
    8430:	10893c04 	addi	r2,r2,9456
    8434:	10c00017 	ldw	r3,0(r2)
    8438:	defffd04 	addi	sp,sp,-12
    843c:	dc400115 	stw	r17,4(sp)
    8440:	dc000015 	stw	r16,0(sp)
    8444:	dfc00215 	stw	ra,8(sp)
    8448:	2023883a 	mov	r17,r4
    844c:	2821883a 	mov	r16,r5
    8450:	18000226 	beq	r3,zero,845c <__swsetup_r+0x30>
    8454:	18800e17 	ldw	r2,56(r3)
    8458:	10001f26 	beq	r2,zero,84d8 <__swsetup_r+0xac>
    845c:	8100030b 	ldhu	r4,12(r16)
    8460:	2080020c 	andi	r2,r4,8
    8464:	10002826 	beq	r2,zero,8508 <__swsetup_r+0xdc>
    8468:	81400417 	ldw	r5,16(r16)
    846c:	28001d26 	beq	r5,zero,84e4 <__swsetup_r+0xb8>
    8470:	2080004c 	andi	r2,r4,1
    8474:	1005003a 	cmpeq	r2,r2,zero
    8478:	10000b26 	beq	r2,zero,84a8 <__swsetup_r+0x7c>
    847c:	2080008c 	andi	r2,r4,2
    8480:	10001226 	beq	r2,zero,84cc <__swsetup_r+0xa0>
    8484:	0005883a 	mov	r2,zero
    8488:	80800215 	stw	r2,8(r16)
    848c:	28000b26 	beq	r5,zero,84bc <__swsetup_r+0x90>
    8490:	0005883a 	mov	r2,zero
    8494:	dfc00217 	ldw	ra,8(sp)
    8498:	dc400117 	ldw	r17,4(sp)
    849c:	dc000017 	ldw	r16,0(sp)
    84a0:	dec00304 	addi	sp,sp,12
    84a4:	f800283a 	ret
    84a8:	80800517 	ldw	r2,20(r16)
    84ac:	80000215 	stw	zero,8(r16)
    84b0:	0085c83a 	sub	r2,zero,r2
    84b4:	80800615 	stw	r2,24(r16)
    84b8:	283ff51e 	bne	r5,zero,8490 <__swsetup_r+0x64>
    84bc:	2080200c 	andi	r2,r4,128
    84c0:	103ff326 	beq	r2,zero,8490 <__swsetup_r+0x64>
    84c4:	00bfffc4 	movi	r2,-1
    84c8:	003ff206 	br	8494 <__swsetup_r+0x68>
    84cc:	80800517 	ldw	r2,20(r16)
    84d0:	80800215 	stw	r2,8(r16)
    84d4:	003fed06 	br	848c <__swsetup_r+0x60>
    84d8:	1809883a 	mov	r4,r3
    84dc:	0009fcc0 	call	9fcc <__sinit>
    84e0:	003fde06 	br	845c <__swsetup_r+0x30>
    84e4:	20c0a00c 	andi	r3,r4,640
    84e8:	00808004 	movi	r2,512
    84ec:	18bfe026 	beq	r3,r2,8470 <__swsetup_r+0x44>
    84f0:	8809883a 	mov	r4,r17
    84f4:	800b883a 	mov	r5,r16
    84f8:	000ad440 	call	ad44 <__smakebuf_r>
    84fc:	8100030b 	ldhu	r4,12(r16)
    8500:	81400417 	ldw	r5,16(r16)
    8504:	003fda06 	br	8470 <__swsetup_r+0x44>
    8508:	2080040c 	andi	r2,r4,16
    850c:	103fed26 	beq	r2,zero,84c4 <__swsetup_r+0x98>
    8510:	2080010c 	andi	r2,r4,4
    8514:	10001226 	beq	r2,zero,8560 <__swsetup_r+0x134>
    8518:	81400c17 	ldw	r5,48(r16)
    851c:	28000526 	beq	r5,zero,8534 <__swsetup_r+0x108>
    8520:	80801004 	addi	r2,r16,64
    8524:	28800226 	beq	r5,r2,8530 <__swsetup_r+0x104>
    8528:	8809883a 	mov	r4,r17
    852c:	000a3500 	call	a350 <_free_r>
    8530:	80000c15 	stw	zero,48(r16)
    8534:	8080030b 	ldhu	r2,12(r16)
    8538:	81400417 	ldw	r5,16(r16)
    853c:	80000115 	stw	zero,4(r16)
    8540:	10bff6cc 	andi	r2,r2,65499
    8544:	8080030d 	sth	r2,12(r16)
    8548:	81400015 	stw	r5,0(r16)
    854c:	8080030b 	ldhu	r2,12(r16)
    8550:	10800214 	ori	r2,r2,8
    8554:	113fffcc 	andi	r4,r2,65535
    8558:	8080030d 	sth	r2,12(r16)
    855c:	003fc306 	br	846c <__swsetup_r+0x40>
    8560:	81400417 	ldw	r5,16(r16)
    8564:	003ff906 	br	854c <__swsetup_r+0x120>

00008568 <quorem>:
    8568:	28c00417 	ldw	r3,16(r5)
    856c:	20800417 	ldw	r2,16(r4)
    8570:	defff604 	addi	sp,sp,-40
    8574:	ddc00715 	stw	r23,28(sp)
    8578:	dd400515 	stw	r21,20(sp)
    857c:	dfc00915 	stw	ra,36(sp)
    8580:	df000815 	stw	fp,32(sp)
    8584:	dd800615 	stw	r22,24(sp)
    8588:	dd000415 	stw	r20,16(sp)
    858c:	dcc00315 	stw	r19,12(sp)
    8590:	dc800215 	stw	r18,8(sp)
    8594:	dc400115 	stw	r17,4(sp)
    8598:	dc000015 	stw	r16,0(sp)
    859c:	202f883a 	mov	r23,r4
    85a0:	282b883a 	mov	r21,r5
    85a4:	10c07416 	blt	r2,r3,8778 <quorem+0x210>
    85a8:	1c7fffc4 	addi	r17,r3,-1
    85ac:	8c45883a 	add	r2,r17,r17
    85b0:	1085883a 	add	r2,r2,r2
    85b4:	2c000504 	addi	r16,r5,20
    85b8:	24c00504 	addi	r19,r4,20
    85bc:	14ed883a 	add	r22,r2,r19
    85c0:	80a5883a 	add	r18,r16,r2
    85c4:	b7000017 	ldw	fp,0(r22)
    85c8:	91400017 	ldw	r5,0(r18)
    85cc:	e009883a 	mov	r4,fp
    85d0:	29400044 	addi	r5,r5,1
    85d4:	000e5000 	call	e500 <__udivsi3>
    85d8:	1029883a 	mov	r20,r2
    85dc:	10003c1e 	bne	r2,zero,86d0 <quorem+0x168>
    85e0:	a80b883a 	mov	r5,r21
    85e4:	b809883a 	mov	r4,r23
    85e8:	000b9380 	call	b938 <__mcmp>
    85ec:	10002b16 	blt	r2,zero,869c <quorem+0x134>
    85f0:	a5000044 	addi	r20,r20,1
    85f4:	980f883a 	mov	r7,r19
    85f8:	0011883a 	mov	r8,zero
    85fc:	0009883a 	mov	r4,zero
    8600:	81400017 	ldw	r5,0(r16)
    8604:	38c00017 	ldw	r3,0(r7)
    8608:	84000104 	addi	r16,r16,4
    860c:	28bfffcc 	andi	r2,r5,65535
    8610:	2085883a 	add	r2,r4,r2
    8614:	11bfffcc 	andi	r6,r2,65535
    8618:	193fffcc 	andi	r4,r3,65535
    861c:	1004d43a 	srli	r2,r2,16
    8620:	280ad43a 	srli	r5,r5,16
    8624:	2189c83a 	sub	r4,r4,r6
    8628:	2209883a 	add	r4,r4,r8
    862c:	1806d43a 	srli	r3,r3,16
    8630:	288b883a 	add	r5,r5,r2
    8634:	200dd43a 	srai	r6,r4,16
    8638:	28bfffcc 	andi	r2,r5,65535
    863c:	1887c83a 	sub	r3,r3,r2
    8640:	1987883a 	add	r3,r3,r6
    8644:	3900000d 	sth	r4,0(r7)
    8648:	38c0008d 	sth	r3,2(r7)
    864c:	2808d43a 	srli	r4,r5,16
    8650:	39c00104 	addi	r7,r7,4
    8654:	1811d43a 	srai	r8,r3,16
    8658:	943fe92e 	bgeu	r18,r16,8600 <quorem+0x98>
    865c:	8c45883a 	add	r2,r17,r17
    8660:	1085883a 	add	r2,r2,r2
    8664:	9885883a 	add	r2,r19,r2
    8668:	10c00017 	ldw	r3,0(r2)
    866c:	18000b1e 	bne	r3,zero,869c <quorem+0x134>
    8670:	113fff04 	addi	r4,r2,-4
    8674:	9900082e 	bgeu	r19,r4,8698 <quorem+0x130>
    8678:	10bfff17 	ldw	r2,-4(r2)
    867c:	10000326 	beq	r2,zero,868c <quorem+0x124>
    8680:	00000506 	br	8698 <quorem+0x130>
    8684:	20800017 	ldw	r2,0(r4)
    8688:	1000031e 	bne	r2,zero,8698 <quorem+0x130>
    868c:	213fff04 	addi	r4,r4,-4
    8690:	8c7fffc4 	addi	r17,r17,-1
    8694:	993ffb36 	bltu	r19,r4,8684 <quorem+0x11c>
    8698:	bc400415 	stw	r17,16(r23)
    869c:	a005883a 	mov	r2,r20
    86a0:	dfc00917 	ldw	ra,36(sp)
    86a4:	df000817 	ldw	fp,32(sp)
    86a8:	ddc00717 	ldw	r23,28(sp)
    86ac:	dd800617 	ldw	r22,24(sp)
    86b0:	dd400517 	ldw	r21,20(sp)
    86b4:	dd000417 	ldw	r20,16(sp)
    86b8:	dcc00317 	ldw	r19,12(sp)
    86bc:	dc800217 	ldw	r18,8(sp)
    86c0:	dc400117 	ldw	r17,4(sp)
    86c4:	dc000017 	ldw	r16,0(sp)
    86c8:	dec00a04 	addi	sp,sp,40
    86cc:	f800283a 	ret
    86d0:	980f883a 	mov	r7,r19
    86d4:	8011883a 	mov	r8,r16
    86d8:	0013883a 	mov	r9,zero
    86dc:	000d883a 	mov	r6,zero
    86e0:	40c00017 	ldw	r3,0(r8)
    86e4:	39000017 	ldw	r4,0(r7)
    86e8:	42000104 	addi	r8,r8,4
    86ec:	18bfffcc 	andi	r2,r3,65535
    86f0:	a085383a 	mul	r2,r20,r2
    86f4:	1806d43a 	srli	r3,r3,16
    86f8:	217fffcc 	andi	r5,r4,65535
    86fc:	3085883a 	add	r2,r6,r2
    8700:	11bfffcc 	andi	r6,r2,65535
    8704:	a0c7383a 	mul	r3,r20,r3
    8708:	1004d43a 	srli	r2,r2,16
    870c:	298bc83a 	sub	r5,r5,r6
    8710:	2a4b883a 	add	r5,r5,r9
    8714:	2008d43a 	srli	r4,r4,16
    8718:	1887883a 	add	r3,r3,r2
    871c:	280dd43a 	srai	r6,r5,16
    8720:	18bfffcc 	andi	r2,r3,65535
    8724:	2089c83a 	sub	r4,r4,r2
    8728:	2189883a 	add	r4,r4,r6
    872c:	3900008d 	sth	r4,2(r7)
    8730:	3940000d 	sth	r5,0(r7)
    8734:	180cd43a 	srli	r6,r3,16
    8738:	39c00104 	addi	r7,r7,4
    873c:	2013d43a 	srai	r9,r4,16
    8740:	923fe72e 	bgeu	r18,r8,86e0 <quorem+0x178>
    8744:	e03fa61e 	bne	fp,zero,85e0 <quorem+0x78>
    8748:	b0ffff04 	addi	r3,r22,-4
    874c:	98c0082e 	bgeu	r19,r3,8770 <quorem+0x208>
    8750:	b0bfff17 	ldw	r2,-4(r22)
    8754:	10000326 	beq	r2,zero,8764 <quorem+0x1fc>
    8758:	00000506 	br	8770 <quorem+0x208>
    875c:	18800017 	ldw	r2,0(r3)
    8760:	1000031e 	bne	r2,zero,8770 <quorem+0x208>
    8764:	18ffff04 	addi	r3,r3,-4
    8768:	8c7fffc4 	addi	r17,r17,-1
    876c:	98fffb36 	bltu	r19,r3,875c <quorem+0x1f4>
    8770:	bc400415 	stw	r17,16(r23)
    8774:	003f9a06 	br	85e0 <quorem+0x78>
    8778:	0005883a 	mov	r2,zero
    877c:	003fc806 	br	86a0 <quorem+0x138>

00008780 <_dtoa_r>:
    8780:	22001017 	ldw	r8,64(r4)
    8784:	deffda04 	addi	sp,sp,-152
    8788:	dd402115 	stw	r21,132(sp)
    878c:	dd002015 	stw	r20,128(sp)
    8790:	dc801e15 	stw	r18,120(sp)
    8794:	dc401d15 	stw	r17,116(sp)
    8798:	dfc02515 	stw	ra,148(sp)
    879c:	df002415 	stw	fp,144(sp)
    87a0:	ddc02315 	stw	r23,140(sp)
    87a4:	dd802215 	stw	r22,136(sp)
    87a8:	dcc01f15 	stw	r19,124(sp)
    87ac:	dc001c15 	stw	r16,112(sp)
    87b0:	d9001615 	stw	r4,88(sp)
    87b4:	3023883a 	mov	r17,r6
    87b8:	2829883a 	mov	r20,r5
    87bc:	d9c01715 	stw	r7,92(sp)
    87c0:	dc802817 	ldw	r18,160(sp)
    87c4:	302b883a 	mov	r21,r6
    87c8:	40000a26 	beq	r8,zero,87f4 <_dtoa_r+0x74>
    87cc:	20801117 	ldw	r2,68(r4)
    87d0:	400b883a 	mov	r5,r8
    87d4:	40800115 	stw	r2,4(r8)
    87d8:	20c01117 	ldw	r3,68(r4)
    87dc:	00800044 	movi	r2,1
    87e0:	10c4983a 	sll	r2,r2,r3
    87e4:	40800215 	stw	r2,8(r8)
    87e8:	000b7dc0 	call	b7dc <_Bfree>
    87ec:	d8c01617 	ldw	r3,88(sp)
    87f0:	18001015 	stw	zero,64(r3)
    87f4:	8800a316 	blt	r17,zero,8a84 <_dtoa_r+0x304>
    87f8:	90000015 	stw	zero,0(r18)
    87fc:	a8dffc2c 	andhi	r3,r21,32752
    8800:	009ffc34 	movhi	r2,32752
    8804:	18809126 	beq	r3,r2,8a4c <_dtoa_r+0x2cc>
    8808:	000d883a 	mov	r6,zero
    880c:	000f883a 	mov	r7,zero
    8810:	a009883a 	mov	r4,r20
    8814:	a80b883a 	mov	r5,r21
    8818:	dd001215 	stw	r20,72(sp)
    881c:	dd401315 	stw	r21,76(sp)
    8820:	000e0cc0 	call	e0cc <__nedf2>
    8824:	1000171e 	bne	r2,zero,8884 <_dtoa_r+0x104>
    8828:	d9802717 	ldw	r6,156(sp)
    882c:	00800044 	movi	r2,1
    8830:	30800015 	stw	r2,0(r6)
    8834:	d8802917 	ldw	r2,164(sp)
    8838:	10029b26 	beq	r2,zero,92a8 <_dtoa_r+0xb28>
    883c:	d9002917 	ldw	r4,164(sp)
    8840:	00820034 	movhi	r2,2048
    8844:	10808944 	addi	r2,r2,549
    8848:	10ffffc4 	addi	r3,r2,-1
    884c:	20800015 	stw	r2,0(r4)
    8850:	1805883a 	mov	r2,r3
    8854:	dfc02517 	ldw	ra,148(sp)
    8858:	df002417 	ldw	fp,144(sp)
    885c:	ddc02317 	ldw	r23,140(sp)
    8860:	dd802217 	ldw	r22,136(sp)
    8864:	dd402117 	ldw	r21,132(sp)
    8868:	dd002017 	ldw	r20,128(sp)
    886c:	dcc01f17 	ldw	r19,124(sp)
    8870:	dc801e17 	ldw	r18,120(sp)
    8874:	dc401d17 	ldw	r17,116(sp)
    8878:	dc001c17 	ldw	r16,112(sp)
    887c:	dec02604 	addi	sp,sp,152
    8880:	f800283a 	ret
    8884:	d9001617 	ldw	r4,88(sp)
    8888:	d9401217 	ldw	r5,72(sp)
    888c:	d8800104 	addi	r2,sp,4
    8890:	a80d883a 	mov	r6,r21
    8894:	d9c00204 	addi	r7,sp,8
    8898:	d8800015 	stw	r2,0(sp)
    889c:	000be180 	call	be18 <__d2b>
    88a0:	d8800715 	stw	r2,28(sp)
    88a4:	a804d53a 	srli	r2,r21,20
    88a8:	1101ffcc 	andi	r4,r2,2047
    88ac:	20008626 	beq	r4,zero,8ac8 <_dtoa_r+0x348>
    88b0:	d8c01217 	ldw	r3,72(sp)
    88b4:	00800434 	movhi	r2,16
    88b8:	10bfffc4 	addi	r2,r2,-1
    88bc:	ddc00117 	ldw	r23,4(sp)
    88c0:	a884703a 	and	r2,r21,r2
    88c4:	1811883a 	mov	r8,r3
    88c8:	124ffc34 	orhi	r9,r2,16368
    88cc:	25bf0044 	addi	r22,r4,-1023
    88d0:	d8000815 	stw	zero,32(sp)
    88d4:	0005883a 	mov	r2,zero
    88d8:	00cffe34 	movhi	r3,16376
    88dc:	480b883a 	mov	r5,r9
    88e0:	4009883a 	mov	r4,r8
    88e4:	180f883a 	mov	r7,r3
    88e8:	100d883a 	mov	r6,r2
    88ec:	00051680 	call	5168 <__subdf3>
    88f0:	0218dbf4 	movhi	r8,25455
    88f4:	4210d844 	addi	r8,r8,17249
    88f8:	024ff4f4 	movhi	r9,16339
    88fc:	4a61e9c4 	addi	r9,r9,-30809
    8900:	480f883a 	mov	r7,r9
    8904:	400d883a 	mov	r6,r8
    8908:	180b883a 	mov	r5,r3
    890c:	1009883a 	mov	r4,r2
    8910:	000525c0 	call	525c <__muldf3>
    8914:	0222d874 	movhi	r8,35681
    8918:	42322cc4 	addi	r8,r8,-14157
    891c:	024ff1f4 	movhi	r9,16327
    8920:	4a628a04 	addi	r9,r9,-30168
    8924:	480f883a 	mov	r7,r9
    8928:	400d883a 	mov	r6,r8
    892c:	180b883a 	mov	r5,r3
    8930:	1009883a 	mov	r4,r2
    8934:	00051e80 	call	51e8 <__adddf3>
    8938:	b009883a 	mov	r4,r22
    893c:	1021883a 	mov	r16,r2
    8940:	1823883a 	mov	r17,r3
    8944:	00059000 	call	5900 <__floatsidf>
    8948:	021427f4 	movhi	r8,20639
    894c:	421e7ec4 	addi	r8,r8,31227
    8950:	024ff4f4 	movhi	r9,16339
    8954:	4a5104c4 	addi	r9,r9,17427
    8958:	480f883a 	mov	r7,r9
    895c:	400d883a 	mov	r6,r8
    8960:	180b883a 	mov	r5,r3
    8964:	1009883a 	mov	r4,r2
    8968:	000525c0 	call	525c <__muldf3>
    896c:	180f883a 	mov	r7,r3
    8970:	880b883a 	mov	r5,r17
    8974:	100d883a 	mov	r6,r2
    8978:	8009883a 	mov	r4,r16
    897c:	00051e80 	call	51e8 <__adddf3>
    8980:	1009883a 	mov	r4,r2
    8984:	180b883a 	mov	r5,r3
    8988:	1021883a 	mov	r16,r2
    898c:	1823883a 	mov	r17,r3
    8990:	000e2ec0 	call	e2ec <__fixdfsi>
    8994:	000d883a 	mov	r6,zero
    8998:	000f883a 	mov	r7,zero
    899c:	8009883a 	mov	r4,r16
    89a0:	880b883a 	mov	r5,r17
    89a4:	d8800d15 	stw	r2,52(sp)
    89a8:	000e2640 	call	e264 <__ltdf2>
    89ac:	10031716 	blt	r2,zero,960c <_dtoa_r+0xe8c>
    89b0:	d8c00d17 	ldw	r3,52(sp)
    89b4:	00800584 	movi	r2,22
    89b8:	10c1482e 	bgeu	r2,r3,8edc <_dtoa_r+0x75c>
    89bc:	01000044 	movi	r4,1
    89c0:	d9000c15 	stw	r4,48(sp)
    89c4:	bd85c83a 	sub	r2,r23,r22
    89c8:	11bfffc4 	addi	r6,r2,-1
    89cc:	30030b16 	blt	r6,zero,95fc <_dtoa_r+0xe7c>
    89d0:	d9800a15 	stw	r6,40(sp)
    89d4:	d8001115 	stw	zero,68(sp)
    89d8:	d8c00d17 	ldw	r3,52(sp)
    89dc:	1802ff16 	blt	r3,zero,95dc <_dtoa_r+0xe5c>
    89e0:	d9000a17 	ldw	r4,40(sp)
    89e4:	d8c00915 	stw	r3,36(sp)
    89e8:	d8001015 	stw	zero,64(sp)
    89ec:	20c9883a 	add	r4,r4,r3
    89f0:	d9000a15 	stw	r4,40(sp)
    89f4:	d9001717 	ldw	r4,92(sp)
    89f8:	00800244 	movi	r2,9
    89fc:	11004636 	bltu	r2,r4,8b18 <_dtoa_r+0x398>
    8a00:	00800144 	movi	r2,5
    8a04:	11020416 	blt	r2,r4,9218 <_dtoa_r+0xa98>
    8a08:	04400044 	movi	r17,1
    8a0c:	d8c01717 	ldw	r3,92(sp)
    8a10:	00800144 	movi	r2,5
    8a14:	10c1ed36 	bltu	r2,r3,91cc <_dtoa_r+0xa4c>
    8a18:	18c5883a 	add	r2,r3,r3
    8a1c:	1085883a 	add	r2,r2,r2
    8a20:	00c00074 	movhi	r3,1
    8a24:	18e28d04 	addi	r3,r3,-30156
    8a28:	10c5883a 	add	r2,r2,r3
    8a2c:	11000017 	ldw	r4,0(r2)
    8a30:	2000683a 	jmp	r4
    8a34:	00008b20 	cmpeqi	zero,zero,556
    8a38:	00008b20 	cmpeqi	zero,zero,556
    8a3c:	00009520 	cmpeqi	zero,zero,596
    8a40:	000094f8 	rdprs	zero,zero,595
    8a44:	0000953c 	xorhi	zero,zero,596
    8a48:	00009548 	cmpgei	zero,zero,597
    8a4c:	d9002717 	ldw	r4,156(sp)
    8a50:	0089c3c4 	movi	r2,9999
    8a54:	20800015 	stw	r2,0(r4)
    8a58:	a0001026 	beq	r20,zero,8a9c <_dtoa_r+0x31c>
    8a5c:	00c20034 	movhi	r3,2048
    8a60:	18c09504 	addi	r3,r3,596
    8a64:	d9802917 	ldw	r6,164(sp)
    8a68:	303f7926 	beq	r6,zero,8850 <_dtoa_r+0xd0>
    8a6c:	188000c7 	ldb	r2,3(r3)
    8a70:	190000c4 	addi	r4,r3,3
    8a74:	1000101e 	bne	r2,zero,8ab8 <_dtoa_r+0x338>
    8a78:	d8802917 	ldw	r2,164(sp)
    8a7c:	11000015 	stw	r4,0(r2)
    8a80:	003f7306 	br	8850 <_dtoa_r+0xd0>
    8a84:	00a00034 	movhi	r2,32768
    8a88:	10bfffc4 	addi	r2,r2,-1
    8a8c:	00c00044 	movi	r3,1
    8a90:	88aa703a 	and	r21,r17,r2
    8a94:	90c00015 	stw	r3,0(r18)
    8a98:	003f5806 	br	87fc <_dtoa_r+0x7c>
    8a9c:	00800434 	movhi	r2,16
    8aa0:	10bfffc4 	addi	r2,r2,-1
    8aa4:	a884703a 	and	r2,r21,r2
    8aa8:	103fec1e 	bne	r2,zero,8a5c <_dtoa_r+0x2dc>
    8aac:	00c20034 	movhi	r3,2048
    8ab0:	18c09204 	addi	r3,r3,584
    8ab4:	003feb06 	br	8a64 <_dtoa_r+0x2e4>
    8ab8:	d8802917 	ldw	r2,164(sp)
    8abc:	19000204 	addi	r4,r3,8
    8ac0:	11000015 	stw	r4,0(r2)
    8ac4:	003f6206 	br	8850 <_dtoa_r+0xd0>
    8ac8:	ddc00117 	ldw	r23,4(sp)
    8acc:	d8800217 	ldw	r2,8(sp)
    8ad0:	01000804 	movi	r4,32
    8ad4:	b8c10c84 	addi	r3,r23,1074
    8ad8:	18a3883a 	add	r17,r3,r2
    8adc:	2441b80e 	bge	r4,r17,91c0 <_dtoa_r+0xa40>
    8ae0:	00c01004 	movi	r3,64
    8ae4:	1c47c83a 	sub	r3,r3,r17
    8ae8:	88bff804 	addi	r2,r17,-32
    8aec:	a8c6983a 	sll	r3,r21,r3
    8af0:	a084d83a 	srl	r2,r20,r2
    8af4:	1888b03a 	or	r4,r3,r2
    8af8:	00059f80 	call	59f8 <__floatunsidf>
    8afc:	1011883a 	mov	r8,r2
    8b00:	00bf8434 	movhi	r2,65040
    8b04:	01000044 	movi	r4,1
    8b08:	10d3883a 	add	r9,r2,r3
    8b0c:	8dbef344 	addi	r22,r17,-1075
    8b10:	d9000815 	stw	r4,32(sp)
    8b14:	003f6f06 	br	88d4 <_dtoa_r+0x154>
    8b18:	d8001715 	stw	zero,92(sp)
    8b1c:	04400044 	movi	r17,1
    8b20:	00bfffc4 	movi	r2,-1
    8b24:	00c00044 	movi	r3,1
    8b28:	d8800e15 	stw	r2,56(sp)
    8b2c:	d8002615 	stw	zero,152(sp)
    8b30:	d8800f15 	stw	r2,60(sp)
    8b34:	d8c00b15 	stw	r3,44(sp)
    8b38:	1021883a 	mov	r16,r2
    8b3c:	d8801617 	ldw	r2,88(sp)
    8b40:	10001115 	stw	zero,68(r2)
    8b44:	d8801617 	ldw	r2,88(sp)
    8b48:	11401117 	ldw	r5,68(r2)
    8b4c:	1009883a 	mov	r4,r2
    8b50:	000bd5c0 	call	bd5c <_Balloc>
    8b54:	d8c01617 	ldw	r3,88(sp)
    8b58:	d8800515 	stw	r2,20(sp)
    8b5c:	18801015 	stw	r2,64(r3)
    8b60:	00800384 	movi	r2,14
    8b64:	14006836 	bltu	r2,r16,8d08 <_dtoa_r+0x588>
    8b68:	8805003a 	cmpeq	r2,r17,zero
    8b6c:	1000661e 	bne	r2,zero,8d08 <_dtoa_r+0x588>
    8b70:	d9000d17 	ldw	r4,52(sp)
    8b74:	0102300e 	bge	zero,r4,9438 <_dtoa_r+0xcb8>
    8b78:	208003cc 	andi	r2,r4,15
    8b7c:	100490fa 	slli	r2,r2,3
    8b80:	2025d13a 	srai	r18,r4,4
    8b84:	00c20034 	movhi	r3,2048
    8b88:	18c0a704 	addi	r3,r3,668
    8b8c:	10c5883a 	add	r2,r2,r3
    8b90:	90c0040c 	andi	r3,r18,16
    8b94:	14000017 	ldw	r16,0(r2)
    8b98:	14400117 	ldw	r17,4(r2)
    8b9c:	18036a1e 	bne	r3,zero,9948 <_dtoa_r+0x11c8>
    8ba0:	05800084 	movi	r22,2
    8ba4:	90001026 	beq	r18,zero,8be8 <_dtoa_r+0x468>
    8ba8:	04c20034 	movhi	r19,2048
    8bac:	9cc0d904 	addi	r19,r19,868
    8bb0:	9080004c 	andi	r2,r18,1
    8bb4:	1005003a 	cmpeq	r2,r2,zero
    8bb8:	1000081e 	bne	r2,zero,8bdc <_dtoa_r+0x45c>
    8bbc:	99800017 	ldw	r6,0(r19)
    8bc0:	99c00117 	ldw	r7,4(r19)
    8bc4:	880b883a 	mov	r5,r17
    8bc8:	8009883a 	mov	r4,r16
    8bcc:	000525c0 	call	525c <__muldf3>
    8bd0:	1021883a 	mov	r16,r2
    8bd4:	b5800044 	addi	r22,r22,1
    8bd8:	1823883a 	mov	r17,r3
    8bdc:	9025d07a 	srai	r18,r18,1
    8be0:	9cc00204 	addi	r19,r19,8
    8be4:	903ff21e 	bne	r18,zero,8bb0 <_dtoa_r+0x430>
    8be8:	a80b883a 	mov	r5,r21
    8bec:	a009883a 	mov	r4,r20
    8bf0:	880f883a 	mov	r7,r17
    8bf4:	800d883a 	mov	r6,r16
    8bf8:	00056200 	call	5620 <__divdf3>
    8bfc:	1029883a 	mov	r20,r2
    8c00:	182b883a 	mov	r21,r3
    8c04:	d8c00c17 	ldw	r3,48(sp)
    8c08:	1805003a 	cmpeq	r2,r3,zero
    8c0c:	1000081e 	bne	r2,zero,8c30 <_dtoa_r+0x4b0>
    8c10:	0005883a 	mov	r2,zero
    8c14:	00cffc34 	movhi	r3,16368
    8c18:	180f883a 	mov	r7,r3
    8c1c:	a009883a 	mov	r4,r20
    8c20:	a80b883a 	mov	r5,r21
    8c24:	100d883a 	mov	r6,r2
    8c28:	000e2640 	call	e264 <__ltdf2>
    8c2c:	1003fe16 	blt	r2,zero,9c28 <_dtoa_r+0x14a8>
    8c30:	b009883a 	mov	r4,r22
    8c34:	00059000 	call	5900 <__floatsidf>
    8c38:	180b883a 	mov	r5,r3
    8c3c:	1009883a 	mov	r4,r2
    8c40:	a00d883a 	mov	r6,r20
    8c44:	a80f883a 	mov	r7,r21
    8c48:	000525c0 	call	525c <__muldf3>
    8c4c:	0011883a 	mov	r8,zero
    8c50:	02500734 	movhi	r9,16412
    8c54:	1009883a 	mov	r4,r2
    8c58:	180b883a 	mov	r5,r3
    8c5c:	480f883a 	mov	r7,r9
    8c60:	400d883a 	mov	r6,r8
    8c64:	00051e80 	call	51e8 <__adddf3>
    8c68:	d9000f17 	ldw	r4,60(sp)
    8c6c:	102d883a 	mov	r22,r2
    8c70:	00bf3034 	movhi	r2,64704
    8c74:	18b9883a 	add	fp,r3,r2
    8c78:	e02f883a 	mov	r23,fp
    8c7c:	20028f1e 	bne	r4,zero,96bc <_dtoa_r+0xf3c>
    8c80:	0005883a 	mov	r2,zero
    8c84:	00d00534 	movhi	r3,16404
    8c88:	a009883a 	mov	r4,r20
    8c8c:	a80b883a 	mov	r5,r21
    8c90:	180f883a 	mov	r7,r3
    8c94:	100d883a 	mov	r6,r2
    8c98:	00051680 	call	5168 <__subdf3>
    8c9c:	1009883a 	mov	r4,r2
    8ca0:	e00f883a 	mov	r7,fp
    8ca4:	180b883a 	mov	r5,r3
    8ca8:	b00d883a 	mov	r6,r22
    8cac:	1025883a 	mov	r18,r2
    8cb0:	1827883a 	mov	r19,r3
    8cb4:	000e1540 	call	e154 <__gtdf2>
    8cb8:	00834f16 	blt	zero,r2,99f8 <_dtoa_r+0x1278>
    8cbc:	e0e0003c 	xorhi	r3,fp,32768
    8cc0:	9009883a 	mov	r4,r18
    8cc4:	980b883a 	mov	r5,r19
    8cc8:	180f883a 	mov	r7,r3
    8ccc:	b00d883a 	mov	r6,r22
    8cd0:	000e2640 	call	e264 <__ltdf2>
    8cd4:	1000080e 	bge	r2,zero,8cf8 <_dtoa_r+0x578>
    8cd8:	0027883a 	mov	r19,zero
    8cdc:	0025883a 	mov	r18,zero
    8ce0:	d8802617 	ldw	r2,152(sp)
    8ce4:	df000517 	ldw	fp,20(sp)
    8ce8:	d8000615 	stw	zero,24(sp)
    8cec:	0084303a 	nor	r2,zero,r2
    8cf0:	d8800d15 	stw	r2,52(sp)
    8cf4:	00019b06 	br	9364 <_dtoa_r+0xbe4>
    8cf8:	d9801217 	ldw	r6,72(sp)
    8cfc:	d8801317 	ldw	r2,76(sp)
    8d00:	3029883a 	mov	r20,r6
    8d04:	102b883a 	mov	r21,r2
    8d08:	d8c00217 	ldw	r3,8(sp)
    8d0c:	18008516 	blt	r3,zero,8f24 <_dtoa_r+0x7a4>
    8d10:	d9000d17 	ldw	r4,52(sp)
    8d14:	00800384 	movi	r2,14
    8d18:	11008216 	blt	r2,r4,8f24 <_dtoa_r+0x7a4>
    8d1c:	200490fa 	slli	r2,r4,3
    8d20:	d9802617 	ldw	r6,152(sp)
    8d24:	00c20034 	movhi	r3,2048
    8d28:	18c0a704 	addi	r3,r3,668
    8d2c:	10c5883a 	add	r2,r2,r3
    8d30:	14800017 	ldw	r18,0(r2)
    8d34:	14c00117 	ldw	r19,4(r2)
    8d38:	30031e16 	blt	r6,zero,99b4 <_dtoa_r+0x1234>
    8d3c:	d9000517 	ldw	r4,20(sp)
    8d40:	d8c00f17 	ldw	r3,60(sp)
    8d44:	a823883a 	mov	r17,r21
    8d48:	a021883a 	mov	r16,r20
    8d4c:	192b883a 	add	r21,r3,r4
    8d50:	2039883a 	mov	fp,r4
    8d54:	00000f06 	br	8d94 <_dtoa_r+0x614>
    8d58:	0005883a 	mov	r2,zero
    8d5c:	00d00934 	movhi	r3,16420
    8d60:	5009883a 	mov	r4,r10
    8d64:	580b883a 	mov	r5,r11
    8d68:	180f883a 	mov	r7,r3
    8d6c:	100d883a 	mov	r6,r2
    8d70:	000525c0 	call	525c <__muldf3>
    8d74:	180b883a 	mov	r5,r3
    8d78:	000d883a 	mov	r6,zero
    8d7c:	000f883a 	mov	r7,zero
    8d80:	1009883a 	mov	r4,r2
    8d84:	1021883a 	mov	r16,r2
    8d88:	1823883a 	mov	r17,r3
    8d8c:	000e0cc0 	call	e0cc <__nedf2>
    8d90:	10004526 	beq	r2,zero,8ea8 <_dtoa_r+0x728>
    8d94:	900d883a 	mov	r6,r18
    8d98:	980f883a 	mov	r7,r19
    8d9c:	8009883a 	mov	r4,r16
    8da0:	880b883a 	mov	r5,r17
    8da4:	00056200 	call	5620 <__divdf3>
    8da8:	180b883a 	mov	r5,r3
    8dac:	1009883a 	mov	r4,r2
    8db0:	000e2ec0 	call	e2ec <__fixdfsi>
    8db4:	1009883a 	mov	r4,r2
    8db8:	1029883a 	mov	r20,r2
    8dbc:	00059000 	call	5900 <__floatsidf>
    8dc0:	180f883a 	mov	r7,r3
    8dc4:	9009883a 	mov	r4,r18
    8dc8:	980b883a 	mov	r5,r19
    8dcc:	100d883a 	mov	r6,r2
    8dd0:	000525c0 	call	525c <__muldf3>
    8dd4:	180f883a 	mov	r7,r3
    8dd8:	880b883a 	mov	r5,r17
    8ddc:	8009883a 	mov	r4,r16
    8de0:	100d883a 	mov	r6,r2
    8de4:	00051680 	call	5168 <__subdf3>
    8de8:	1015883a 	mov	r10,r2
    8dec:	a0800c04 	addi	r2,r20,48
    8df0:	e0800005 	stb	r2,0(fp)
    8df4:	e7000044 	addi	fp,fp,1
    8df8:	1817883a 	mov	r11,r3
    8dfc:	e57fd61e 	bne	fp,r21,8d58 <_dtoa_r+0x5d8>
    8e00:	500d883a 	mov	r6,r10
    8e04:	180f883a 	mov	r7,r3
    8e08:	5009883a 	mov	r4,r10
    8e0c:	180b883a 	mov	r5,r3
    8e10:	00051e80 	call	51e8 <__adddf3>
    8e14:	100d883a 	mov	r6,r2
    8e18:	9009883a 	mov	r4,r18
    8e1c:	980b883a 	mov	r5,r19
    8e20:	180f883a 	mov	r7,r3
    8e24:	1021883a 	mov	r16,r2
    8e28:	1823883a 	mov	r17,r3
    8e2c:	000e2640 	call	e264 <__ltdf2>
    8e30:	10000816 	blt	r2,zero,8e54 <_dtoa_r+0x6d4>
    8e34:	980b883a 	mov	r5,r19
    8e38:	800d883a 	mov	r6,r16
    8e3c:	880f883a 	mov	r7,r17
    8e40:	9009883a 	mov	r4,r18
    8e44:	00058780 	call	5878 <__eqdf2>
    8e48:	1000171e 	bne	r2,zero,8ea8 <_dtoa_r+0x728>
    8e4c:	a080004c 	andi	r2,r20,1
    8e50:	10001526 	beq	r2,zero,8ea8 <_dtoa_r+0x728>
    8e54:	d8800d17 	ldw	r2,52(sp)
    8e58:	d8800415 	stw	r2,16(sp)
    8e5c:	e009883a 	mov	r4,fp
    8e60:	213fffc4 	addi	r4,r4,-1
    8e64:	20c00007 	ldb	r3,0(r4)
    8e68:	00800e44 	movi	r2,57
    8e6c:	1880081e 	bne	r3,r2,8e90 <_dtoa_r+0x710>
    8e70:	d8800517 	ldw	r2,20(sp)
    8e74:	113ffa1e 	bne	r2,r4,8e60 <_dtoa_r+0x6e0>
    8e78:	d8c00417 	ldw	r3,16(sp)
    8e7c:	d9800517 	ldw	r6,20(sp)
    8e80:	00800c04 	movi	r2,48
    8e84:	18c00044 	addi	r3,r3,1
    8e88:	d8c00415 	stw	r3,16(sp)
    8e8c:	30800005 	stb	r2,0(r6)
    8e90:	20800003 	ldbu	r2,0(r4)
    8e94:	d8c00417 	ldw	r3,16(sp)
    8e98:	27000044 	addi	fp,r4,1
    8e9c:	10800044 	addi	r2,r2,1
    8ea0:	d8c00d15 	stw	r3,52(sp)
    8ea4:	20800005 	stb	r2,0(r4)
    8ea8:	d9001617 	ldw	r4,88(sp)
    8eac:	d9400717 	ldw	r5,28(sp)
    8eb0:	000b7dc0 	call	b7dc <_Bfree>
    8eb4:	e0000005 	stb	zero,0(fp)
    8eb8:	d9800d17 	ldw	r6,52(sp)
    8ebc:	d8c02717 	ldw	r3,156(sp)
    8ec0:	d9002917 	ldw	r4,164(sp)
    8ec4:	30800044 	addi	r2,r6,1
    8ec8:	18800015 	stw	r2,0(r3)
    8ecc:	20029c26 	beq	r4,zero,9940 <_dtoa_r+0x11c0>
    8ed0:	d8c00517 	ldw	r3,20(sp)
    8ed4:	27000015 	stw	fp,0(r4)
    8ed8:	003e5d06 	br	8850 <_dtoa_r+0xd0>
    8edc:	d9800d17 	ldw	r6,52(sp)
    8ee0:	00c20034 	movhi	r3,2048
    8ee4:	18c0a704 	addi	r3,r3,668
    8ee8:	d9001217 	ldw	r4,72(sp)
    8eec:	300490fa 	slli	r2,r6,3
    8ef0:	d9401317 	ldw	r5,76(sp)
    8ef4:	10c5883a 	add	r2,r2,r3
    8ef8:	12000017 	ldw	r8,0(r2)
    8efc:	12400117 	ldw	r9,4(r2)
    8f00:	400d883a 	mov	r6,r8
    8f04:	480f883a 	mov	r7,r9
    8f08:	000e2640 	call	e264 <__ltdf2>
    8f0c:	1000030e 	bge	r2,zero,8f1c <_dtoa_r+0x79c>
    8f10:	d8800d17 	ldw	r2,52(sp)
    8f14:	10bfffc4 	addi	r2,r2,-1
    8f18:	d8800d15 	stw	r2,52(sp)
    8f1c:	d8000c15 	stw	zero,48(sp)
    8f20:	003ea806 	br	89c4 <_dtoa_r+0x244>
    8f24:	d9000b17 	ldw	r4,44(sp)
    8f28:	202cc03a 	cmpne	r22,r4,zero
    8f2c:	b000c71e 	bne	r22,zero,924c <_dtoa_r+0xacc>
    8f30:	dc001117 	ldw	r16,68(sp)
    8f34:	dc801017 	ldw	r18,64(sp)
    8f38:	0027883a 	mov	r19,zero
    8f3c:	04000b0e 	bge	zero,r16,8f6c <_dtoa_r+0x7ec>
    8f40:	d8c00a17 	ldw	r3,40(sp)
    8f44:	00c0090e 	bge	zero,r3,8f6c <_dtoa_r+0x7ec>
    8f48:	8005883a 	mov	r2,r16
    8f4c:	1c011316 	blt	r3,r16,939c <_dtoa_r+0xc1c>
    8f50:	d9000a17 	ldw	r4,40(sp)
    8f54:	d9801117 	ldw	r6,68(sp)
    8f58:	80a1c83a 	sub	r16,r16,r2
    8f5c:	2089c83a 	sub	r4,r4,r2
    8f60:	308dc83a 	sub	r6,r6,r2
    8f64:	d9000a15 	stw	r4,40(sp)
    8f68:	d9801115 	stw	r6,68(sp)
    8f6c:	d8801017 	ldw	r2,64(sp)
    8f70:	0080150e 	bge	zero,r2,8fc8 <_dtoa_r+0x848>
    8f74:	d8c00b17 	ldw	r3,44(sp)
    8f78:	1805003a 	cmpeq	r2,r3,zero
    8f7c:	1001c91e 	bne	r2,zero,96a4 <_dtoa_r+0xf24>
    8f80:	04800e0e 	bge	zero,r18,8fbc <_dtoa_r+0x83c>
    8f84:	d9001617 	ldw	r4,88(sp)
    8f88:	980b883a 	mov	r5,r19
    8f8c:	900d883a 	mov	r6,r18
    8f90:	000c5900 	call	c590 <__pow5mult>
    8f94:	d9001617 	ldw	r4,88(sp)
    8f98:	d9800717 	ldw	r6,28(sp)
    8f9c:	100b883a 	mov	r5,r2
    8fa0:	1027883a 	mov	r19,r2
    8fa4:	000c26c0 	call	c26c <__multiply>
    8fa8:	d9001617 	ldw	r4,88(sp)
    8fac:	d9400717 	ldw	r5,28(sp)
    8fb0:	1023883a 	mov	r17,r2
    8fb4:	000b7dc0 	call	b7dc <_Bfree>
    8fb8:	dc400715 	stw	r17,28(sp)
    8fbc:	d9001017 	ldw	r4,64(sp)
    8fc0:	248dc83a 	sub	r6,r4,r18
    8fc4:	30010e1e 	bne	r6,zero,9400 <_dtoa_r+0xc80>
    8fc8:	d9001617 	ldw	r4,88(sp)
    8fcc:	04400044 	movi	r17,1
    8fd0:	880b883a 	mov	r5,r17
    8fd4:	000c4540 	call	c454 <__i2b>
    8fd8:	d9800917 	ldw	r6,36(sp)
    8fdc:	1025883a 	mov	r18,r2
    8fe0:	0180040e 	bge	zero,r6,8ff4 <_dtoa_r+0x874>
    8fe4:	d9001617 	ldw	r4,88(sp)
    8fe8:	100b883a 	mov	r5,r2
    8fec:	000c5900 	call	c590 <__pow5mult>
    8ff0:	1025883a 	mov	r18,r2
    8ff4:	d8801717 	ldw	r2,92(sp)
    8ff8:	8880f30e 	bge	r17,r2,93c8 <_dtoa_r+0xc48>
    8ffc:	0023883a 	mov	r17,zero
    9000:	d9800917 	ldw	r6,36(sp)
    9004:	30019e1e 	bne	r6,zero,9680 <_dtoa_r+0xf00>
    9008:	00c00044 	movi	r3,1
    900c:	d9000a17 	ldw	r4,40(sp)
    9010:	20c5883a 	add	r2,r4,r3
    9014:	10c007cc 	andi	r3,r2,31
    9018:	1800841e 	bne	r3,zero,922c <_dtoa_r+0xaac>
    901c:	00800704 	movi	r2,28
    9020:	d9000a17 	ldw	r4,40(sp)
    9024:	d9801117 	ldw	r6,68(sp)
    9028:	80a1883a 	add	r16,r16,r2
    902c:	2089883a 	add	r4,r4,r2
    9030:	308d883a 	add	r6,r6,r2
    9034:	d9000a15 	stw	r4,40(sp)
    9038:	d9801115 	stw	r6,68(sp)
    903c:	d8801117 	ldw	r2,68(sp)
    9040:	0080050e 	bge	zero,r2,9058 <_dtoa_r+0x8d8>
    9044:	d9400717 	ldw	r5,28(sp)
    9048:	d9001617 	ldw	r4,88(sp)
    904c:	100d883a 	mov	r6,r2
    9050:	000c1200 	call	c120 <__lshift>
    9054:	d8800715 	stw	r2,28(sp)
    9058:	d8c00a17 	ldw	r3,40(sp)
    905c:	00c0050e 	bge	zero,r3,9074 <_dtoa_r+0x8f4>
    9060:	d9001617 	ldw	r4,88(sp)
    9064:	900b883a 	mov	r5,r18
    9068:	180d883a 	mov	r6,r3
    906c:	000c1200 	call	c120 <__lshift>
    9070:	1025883a 	mov	r18,r2
    9074:	d9000c17 	ldw	r4,48(sp)
    9078:	2005003a 	cmpeq	r2,r4,zero
    907c:	10016f26 	beq	r2,zero,963c <_dtoa_r+0xebc>
    9080:	d9000f17 	ldw	r4,60(sp)
    9084:	0102170e 	bge	zero,r4,98e4 <_dtoa_r+0x1164>
    9088:	d9800b17 	ldw	r6,44(sp)
    908c:	3005003a 	cmpeq	r2,r6,zero
    9090:	1000881e 	bne	r2,zero,92b4 <_dtoa_r+0xb34>
    9094:	0400050e 	bge	zero,r16,90ac <_dtoa_r+0x92c>
    9098:	d9001617 	ldw	r4,88(sp)
    909c:	980b883a 	mov	r5,r19
    90a0:	800d883a 	mov	r6,r16
    90a4:	000c1200 	call	c120 <__lshift>
    90a8:	1027883a 	mov	r19,r2
    90ac:	8804c03a 	cmpne	r2,r17,zero
    90b0:	1002541e 	bne	r2,zero,9a04 <_dtoa_r+0x1284>
    90b4:	980b883a 	mov	r5,r19
    90b8:	dd800517 	ldw	r22,20(sp)
    90bc:	dcc00615 	stw	r19,24(sp)
    90c0:	a700004c 	andi	fp,r20,1
    90c4:	2827883a 	mov	r19,r5
    90c8:	d9000717 	ldw	r4,28(sp)
    90cc:	900b883a 	mov	r5,r18
    90d0:	00085680 	call	8568 <quorem>
    90d4:	d9000717 	ldw	r4,28(sp)
    90d8:	d9400617 	ldw	r5,24(sp)
    90dc:	1023883a 	mov	r17,r2
    90e0:	8dc00c04 	addi	r23,r17,48
    90e4:	000b9380 	call	b938 <__mcmp>
    90e8:	d9001617 	ldw	r4,88(sp)
    90ec:	900b883a 	mov	r5,r18
    90f0:	980d883a 	mov	r6,r19
    90f4:	1029883a 	mov	r20,r2
    90f8:	000bf940 	call	bf94 <__mdiff>
    90fc:	102b883a 	mov	r21,r2
    9100:	10800317 	ldw	r2,12(r2)
    9104:	1001281e 	bne	r2,zero,95a8 <_dtoa_r+0xe28>
    9108:	d9000717 	ldw	r4,28(sp)
    910c:	a80b883a 	mov	r5,r21
    9110:	000b9380 	call	b938 <__mcmp>
    9114:	d9001617 	ldw	r4,88(sp)
    9118:	1021883a 	mov	r16,r2
    911c:	a80b883a 	mov	r5,r21
    9120:	000b7dc0 	call	b7dc <_Bfree>
    9124:	8000041e 	bne	r16,zero,9138 <_dtoa_r+0x9b8>
    9128:	d8801717 	ldw	r2,92(sp)
    912c:	1000021e 	bne	r2,zero,9138 <_dtoa_r+0x9b8>
    9130:	e004c03a 	cmpne	r2,fp,zero
    9134:	10011726 	beq	r2,zero,9594 <_dtoa_r+0xe14>
    9138:	a0010616 	blt	r20,zero,9554 <_dtoa_r+0xdd4>
    913c:	a000041e 	bne	r20,zero,9150 <_dtoa_r+0x9d0>
    9140:	d8c01717 	ldw	r3,92(sp)
    9144:	1800021e 	bne	r3,zero,9150 <_dtoa_r+0x9d0>
    9148:	e004c03a 	cmpne	r2,fp,zero
    914c:	10010126 	beq	r2,zero,9554 <_dtoa_r+0xdd4>
    9150:	04023d16 	blt	zero,r16,9a48 <_dtoa_r+0x12c8>
    9154:	b5c00005 	stb	r23,0(r22)
    9158:	d9800517 	ldw	r6,20(sp)
    915c:	d9000f17 	ldw	r4,60(sp)
    9160:	b5800044 	addi	r22,r22,1
    9164:	3105883a 	add	r2,r6,r4
    9168:	b0806526 	beq	r22,r2,9300 <_dtoa_r+0xb80>
    916c:	d9400717 	ldw	r5,28(sp)
    9170:	d9001617 	ldw	r4,88(sp)
    9174:	01800284 	movi	r6,10
    9178:	000f883a 	mov	r7,zero
    917c:	000c4900 	call	c490 <__multadd>
    9180:	d8800715 	stw	r2,28(sp)
    9184:	d8800617 	ldw	r2,24(sp)
    9188:	14c10c26 	beq	r2,r19,95bc <_dtoa_r+0xe3c>
    918c:	d9400617 	ldw	r5,24(sp)
    9190:	d9001617 	ldw	r4,88(sp)
    9194:	01800284 	movi	r6,10
    9198:	000f883a 	mov	r7,zero
    919c:	000c4900 	call	c490 <__multadd>
    91a0:	d9001617 	ldw	r4,88(sp)
    91a4:	980b883a 	mov	r5,r19
    91a8:	01800284 	movi	r6,10
    91ac:	000f883a 	mov	r7,zero
    91b0:	d8800615 	stw	r2,24(sp)
    91b4:	000c4900 	call	c490 <__multadd>
    91b8:	1027883a 	mov	r19,r2
    91bc:	003fc206 	br	90c8 <_dtoa_r+0x948>
    91c0:	2445c83a 	sub	r2,r4,r17
    91c4:	a088983a 	sll	r4,r20,r2
    91c8:	003e4b06 	br	8af8 <_dtoa_r+0x378>
    91cc:	01bfffc4 	movi	r6,-1
    91d0:	00800044 	movi	r2,1
    91d4:	d9800e15 	stw	r6,56(sp)
    91d8:	d9800f15 	stw	r6,60(sp)
    91dc:	d8800b15 	stw	r2,44(sp)
    91e0:	d8c01617 	ldw	r3,88(sp)
    91e4:	008005c4 	movi	r2,23
    91e8:	18001115 	stw	zero,68(r3)
    91ec:	1580082e 	bgeu	r2,r22,9210 <_dtoa_r+0xa90>
    91f0:	00c00104 	movi	r3,4
    91f4:	0009883a 	mov	r4,zero
    91f8:	18c7883a 	add	r3,r3,r3
    91fc:	18800504 	addi	r2,r3,20
    9200:	21000044 	addi	r4,r4,1
    9204:	b0bffc2e 	bgeu	r22,r2,91f8 <_dtoa_r+0xa78>
    9208:	d9801617 	ldw	r6,88(sp)
    920c:	31001115 	stw	r4,68(r6)
    9210:	dc000f17 	ldw	r16,60(sp)
    9214:	003e4b06 	br	8b44 <_dtoa_r+0x3c4>
    9218:	d9801717 	ldw	r6,92(sp)
    921c:	0023883a 	mov	r17,zero
    9220:	31bfff04 	addi	r6,r6,-4
    9224:	d9801715 	stw	r6,92(sp)
    9228:	003df806 	br	8a0c <_dtoa_r+0x28c>
    922c:	00800804 	movi	r2,32
    9230:	10c9c83a 	sub	r4,r2,r3
    9234:	00c00104 	movi	r3,4
    9238:	19005a16 	blt	r3,r4,93a4 <_dtoa_r+0xc24>
    923c:	008000c4 	movi	r2,3
    9240:	113f7e16 	blt	r2,r4,903c <_dtoa_r+0x8bc>
    9244:	20800704 	addi	r2,r4,28
    9248:	003f7506 	br	9020 <_dtoa_r+0x8a0>
    924c:	d9801717 	ldw	r6,92(sp)
    9250:	00800044 	movi	r2,1
    9254:	1180a10e 	bge	r2,r6,94dc <_dtoa_r+0xd5c>
    9258:	d9800f17 	ldw	r6,60(sp)
    925c:	d8c01017 	ldw	r3,64(sp)
    9260:	30bfffc4 	addi	r2,r6,-1
    9264:	1881c616 	blt	r3,r2,9980 <_dtoa_r+0x1200>
    9268:	18a5c83a 	sub	r18,r3,r2
    926c:	d8800f17 	ldw	r2,60(sp)
    9270:	10026216 	blt	r2,zero,9bfc <_dtoa_r+0x147c>
    9274:	dc001117 	ldw	r16,68(sp)
    9278:	1007883a 	mov	r3,r2
    927c:	d9800a17 	ldw	r6,40(sp)
    9280:	d8801117 	ldw	r2,68(sp)
    9284:	d9001617 	ldw	r4,88(sp)
    9288:	30cd883a 	add	r6,r6,r3
    928c:	10c5883a 	add	r2,r2,r3
    9290:	01400044 	movi	r5,1
    9294:	d9800a15 	stw	r6,40(sp)
    9298:	d8801115 	stw	r2,68(sp)
    929c:	000c4540 	call	c454 <__i2b>
    92a0:	1027883a 	mov	r19,r2
    92a4:	003f2506 	br	8f3c <_dtoa_r+0x7bc>
    92a8:	00c20034 	movhi	r3,2048
    92ac:	18c08904 	addi	r3,r3,548
    92b0:	003d6706 	br	8850 <_dtoa_r+0xd0>
    92b4:	dd800517 	ldw	r22,20(sp)
    92b8:	04000044 	movi	r16,1
    92bc:	00000706 	br	92dc <_dtoa_r+0xb5c>
    92c0:	d9400717 	ldw	r5,28(sp)
    92c4:	d9001617 	ldw	r4,88(sp)
    92c8:	01800284 	movi	r6,10
    92cc:	000f883a 	mov	r7,zero
    92d0:	000c4900 	call	c490 <__multadd>
    92d4:	d8800715 	stw	r2,28(sp)
    92d8:	84000044 	addi	r16,r16,1
    92dc:	d9000717 	ldw	r4,28(sp)
    92e0:	900b883a 	mov	r5,r18
    92e4:	00085680 	call	8568 <quorem>
    92e8:	15c00c04 	addi	r23,r2,48
    92ec:	b5c00005 	stb	r23,0(r22)
    92f0:	d8c00f17 	ldw	r3,60(sp)
    92f4:	b5800044 	addi	r22,r22,1
    92f8:	80fff116 	blt	r16,r3,92c0 <_dtoa_r+0xb40>
    92fc:	d8000615 	stw	zero,24(sp)
    9300:	d9400717 	ldw	r5,28(sp)
    9304:	d9001617 	ldw	r4,88(sp)
    9308:	01800044 	movi	r6,1
    930c:	000c1200 	call	c120 <__lshift>
    9310:	1009883a 	mov	r4,r2
    9314:	900b883a 	mov	r5,r18
    9318:	d8800715 	stw	r2,28(sp)
    931c:	000b9380 	call	b938 <__mcmp>
    9320:	00803c0e 	bge	zero,r2,9414 <_dtoa_r+0xc94>
    9324:	b009883a 	mov	r4,r22
    9328:	213fffc4 	addi	r4,r4,-1
    932c:	21400003 	ldbu	r5,0(r4)
    9330:	00800e44 	movi	r2,57
    9334:	28c03fcc 	andi	r3,r5,255
    9338:	18c0201c 	xori	r3,r3,128
    933c:	18ffe004 	addi	r3,r3,-128
    9340:	1881981e 	bne	r3,r2,99a4 <_dtoa_r+0x1224>
    9344:	d9800517 	ldw	r6,20(sp)
    9348:	21bff71e 	bne	r4,r6,9328 <_dtoa_r+0xba8>
    934c:	d8800d17 	ldw	r2,52(sp)
    9350:	37000044 	addi	fp,r6,1
    9354:	10800044 	addi	r2,r2,1
    9358:	d8800d15 	stw	r2,52(sp)
    935c:	00800c44 	movi	r2,49
    9360:	30800005 	stb	r2,0(r6)
    9364:	d9001617 	ldw	r4,88(sp)
    9368:	900b883a 	mov	r5,r18
    936c:	000b7dc0 	call	b7dc <_Bfree>
    9370:	983ecd26 	beq	r19,zero,8ea8 <_dtoa_r+0x728>
    9374:	d8c00617 	ldw	r3,24(sp)
    9378:	18000426 	beq	r3,zero,938c <_dtoa_r+0xc0c>
    937c:	1cc00326 	beq	r3,r19,938c <_dtoa_r+0xc0c>
    9380:	d9001617 	ldw	r4,88(sp)
    9384:	180b883a 	mov	r5,r3
    9388:	000b7dc0 	call	b7dc <_Bfree>
    938c:	d9001617 	ldw	r4,88(sp)
    9390:	980b883a 	mov	r5,r19
    9394:	000b7dc0 	call	b7dc <_Bfree>
    9398:	003ec306 	br	8ea8 <_dtoa_r+0x728>
    939c:	1805883a 	mov	r2,r3
    93a0:	003eeb06 	br	8f50 <_dtoa_r+0x7d0>
    93a4:	d9800a17 	ldw	r6,40(sp)
    93a8:	d8c01117 	ldw	r3,68(sp)
    93ac:	20bfff04 	addi	r2,r4,-4
    93b0:	308d883a 	add	r6,r6,r2
    93b4:	1887883a 	add	r3,r3,r2
    93b8:	80a1883a 	add	r16,r16,r2
    93bc:	d9800a15 	stw	r6,40(sp)
    93c0:	d8c01115 	stw	r3,68(sp)
    93c4:	003f1d06 	br	903c <_dtoa_r+0x8bc>
    93c8:	a03f0c1e 	bne	r20,zero,8ffc <_dtoa_r+0x87c>
    93cc:	00800434 	movhi	r2,16
    93d0:	10bfffc4 	addi	r2,r2,-1
    93d4:	a884703a 	and	r2,r21,r2
    93d8:	103f081e 	bne	r2,zero,8ffc <_dtoa_r+0x87c>
    93dc:	a89ffc2c 	andhi	r2,r21,32752
    93e0:	103f0626 	beq	r2,zero,8ffc <_dtoa_r+0x87c>
    93e4:	d8c01117 	ldw	r3,68(sp)
    93e8:	d9000a17 	ldw	r4,40(sp)
    93ec:	18c00044 	addi	r3,r3,1
    93f0:	21000044 	addi	r4,r4,1
    93f4:	d8c01115 	stw	r3,68(sp)
    93f8:	d9000a15 	stw	r4,40(sp)
    93fc:	003f0006 	br	9000 <_dtoa_r+0x880>
    9400:	d9400717 	ldw	r5,28(sp)
    9404:	d9001617 	ldw	r4,88(sp)
    9408:	000c5900 	call	c590 <__pow5mult>
    940c:	d8800715 	stw	r2,28(sp)
    9410:	003eed06 	br	8fc8 <_dtoa_r+0x848>
    9414:	1000021e 	bne	r2,zero,9420 <_dtoa_r+0xca0>
    9418:	b880004c 	andi	r2,r23,1
    941c:	103fc11e 	bne	r2,zero,9324 <_dtoa_r+0xba4>
    9420:	b5bfffc4 	addi	r22,r22,-1
    9424:	b0c00007 	ldb	r3,0(r22)
    9428:	00800c04 	movi	r2,48
    942c:	18bffc26 	beq	r3,r2,9420 <_dtoa_r+0xca0>
    9430:	b7000044 	addi	fp,r22,1
    9434:	003fcb06 	br	9364 <_dtoa_r+0xbe4>
    9438:	d9800d17 	ldw	r6,52(sp)
    943c:	018fc83a 	sub	r7,zero,r6
    9440:	3801f726 	beq	r7,zero,9c20 <_dtoa_r+0x14a0>
    9444:	398003cc 	andi	r6,r7,15
    9448:	300c90fa 	slli	r6,r6,3
    944c:	01420034 	movhi	r5,2048
    9450:	2940a704 	addi	r5,r5,668
    9454:	d9001217 	ldw	r4,72(sp)
    9458:	314d883a 	add	r6,r6,r5
    945c:	30c00117 	ldw	r3,4(r6)
    9460:	30800017 	ldw	r2,0(r6)
    9464:	d9401317 	ldw	r5,76(sp)
    9468:	3821d13a 	srai	r16,r7,4
    946c:	100d883a 	mov	r6,r2
    9470:	180f883a 	mov	r7,r3
    9474:	000525c0 	call	525c <__muldf3>
    9478:	1011883a 	mov	r8,r2
    947c:	1813883a 	mov	r9,r3
    9480:	1029883a 	mov	r20,r2
    9484:	182b883a 	mov	r21,r3
    9488:	8001e526 	beq	r16,zero,9c20 <_dtoa_r+0x14a0>
    948c:	05800084 	movi	r22,2
    9490:	04420034 	movhi	r17,2048
    9494:	8c40d904 	addi	r17,r17,868
    9498:	8080004c 	andi	r2,r16,1
    949c:	1005003a 	cmpeq	r2,r2,zero
    94a0:	1000081e 	bne	r2,zero,94c4 <_dtoa_r+0xd44>
    94a4:	89800017 	ldw	r6,0(r17)
    94a8:	89c00117 	ldw	r7,4(r17)
    94ac:	480b883a 	mov	r5,r9
    94b0:	4009883a 	mov	r4,r8
    94b4:	000525c0 	call	525c <__muldf3>
    94b8:	1011883a 	mov	r8,r2
    94bc:	b5800044 	addi	r22,r22,1
    94c0:	1813883a 	mov	r9,r3
    94c4:	8021d07a 	srai	r16,r16,1
    94c8:	8c400204 	addi	r17,r17,8
    94cc:	803ff21e 	bne	r16,zero,9498 <_dtoa_r+0xd18>
    94d0:	4029883a 	mov	r20,r8
    94d4:	482b883a 	mov	r21,r9
    94d8:	003dca06 	br	8c04 <_dtoa_r+0x484>
    94dc:	d9000817 	ldw	r4,32(sp)
    94e0:	2005003a 	cmpeq	r2,r4,zero
    94e4:	1001f61e 	bne	r2,zero,9cc0 <_dtoa_r+0x1540>
    94e8:	dc001117 	ldw	r16,68(sp)
    94ec:	dc801017 	ldw	r18,64(sp)
    94f0:	18c10cc4 	addi	r3,r3,1075
    94f4:	003f6106 	br	927c <_dtoa_r+0xafc>
    94f8:	d8000b15 	stw	zero,44(sp)
    94fc:	d9802617 	ldw	r6,152(sp)
    9500:	d8c00d17 	ldw	r3,52(sp)
    9504:	30800044 	addi	r2,r6,1
    9508:	18ad883a 	add	r22,r3,r2
    950c:	b13fffc4 	addi	r4,r22,-1
    9510:	d9000e15 	stw	r4,56(sp)
    9514:	0581f60e 	bge	zero,r22,9cf0 <_dtoa_r+0x1570>
    9518:	dd800f15 	stw	r22,60(sp)
    951c:	003f3006 	br	91e0 <_dtoa_r+0xa60>
    9520:	d8000b15 	stw	zero,44(sp)
    9524:	d9002617 	ldw	r4,152(sp)
    9528:	0101eb0e 	bge	zero,r4,9cd8 <_dtoa_r+0x1558>
    952c:	202d883a 	mov	r22,r4
    9530:	d9000e15 	stw	r4,56(sp)
    9534:	d9000f15 	stw	r4,60(sp)
    9538:	003f2906 	br	91e0 <_dtoa_r+0xa60>
    953c:	01800044 	movi	r6,1
    9540:	d9800b15 	stw	r6,44(sp)
    9544:	003ff706 	br	9524 <_dtoa_r+0xda4>
    9548:	01000044 	movi	r4,1
    954c:	d9000b15 	stw	r4,44(sp)
    9550:	003fea06 	br	94fc <_dtoa_r+0xd7c>
    9554:	04000c0e 	bge	zero,r16,9588 <_dtoa_r+0xe08>
    9558:	d9400717 	ldw	r5,28(sp)
    955c:	d9001617 	ldw	r4,88(sp)
    9560:	01800044 	movi	r6,1
    9564:	000c1200 	call	c120 <__lshift>
    9568:	1009883a 	mov	r4,r2
    956c:	900b883a 	mov	r5,r18
    9570:	d8800715 	stw	r2,28(sp)
    9574:	000b9380 	call	b938 <__mcmp>
    9578:	0081e00e 	bge	zero,r2,9cfc <_dtoa_r+0x157c>
    957c:	bdc00044 	addi	r23,r23,1
    9580:	00800e84 	movi	r2,58
    9584:	b881a226 	beq	r23,r2,9c10 <_dtoa_r+0x1490>
    9588:	b7000044 	addi	fp,r22,1
    958c:	b5c00005 	stb	r23,0(r22)
    9590:	003f7406 	br	9364 <_dtoa_r+0xbe4>
    9594:	00800e44 	movi	r2,57
    9598:	b8819d26 	beq	r23,r2,9c10 <_dtoa_r+0x1490>
    959c:	053ffa0e 	bge	zero,r20,9588 <_dtoa_r+0xe08>
    95a0:	8dc00c44 	addi	r23,r17,49
    95a4:	003ff806 	br	9588 <_dtoa_r+0xe08>
    95a8:	d9001617 	ldw	r4,88(sp)
    95ac:	a80b883a 	mov	r5,r21
    95b0:	04000044 	movi	r16,1
    95b4:	000b7dc0 	call	b7dc <_Bfree>
    95b8:	003edf06 	br	9138 <_dtoa_r+0x9b8>
    95bc:	d9001617 	ldw	r4,88(sp)
    95c0:	980b883a 	mov	r5,r19
    95c4:	01800284 	movi	r6,10
    95c8:	000f883a 	mov	r7,zero
    95cc:	000c4900 	call	c490 <__multadd>
    95d0:	1027883a 	mov	r19,r2
    95d4:	d8800615 	stw	r2,24(sp)
    95d8:	003ebb06 	br	90c8 <_dtoa_r+0x948>
    95dc:	d9801117 	ldw	r6,68(sp)
    95e0:	d8800d17 	ldw	r2,52(sp)
    95e4:	d8000915 	stw	zero,36(sp)
    95e8:	308dc83a 	sub	r6,r6,r2
    95ec:	0087c83a 	sub	r3,zero,r2
    95f0:	d9801115 	stw	r6,68(sp)
    95f4:	d8c01015 	stw	r3,64(sp)
    95f8:	003cfe06 	br	89f4 <_dtoa_r+0x274>
    95fc:	018dc83a 	sub	r6,zero,r6
    9600:	d9801115 	stw	r6,68(sp)
    9604:	d8000a15 	stw	zero,40(sp)
    9608:	003cf306 	br	89d8 <_dtoa_r+0x258>
    960c:	d9000d17 	ldw	r4,52(sp)
    9610:	00059000 	call	5900 <__floatsidf>
    9614:	880b883a 	mov	r5,r17
    9618:	8009883a 	mov	r4,r16
    961c:	180f883a 	mov	r7,r3
    9620:	100d883a 	mov	r6,r2
    9624:	000e0cc0 	call	e0cc <__nedf2>
    9628:	103ce126 	beq	r2,zero,89b0 <_dtoa_r+0x230>
    962c:	d9800d17 	ldw	r6,52(sp)
    9630:	31bfffc4 	addi	r6,r6,-1
    9634:	d9800d15 	stw	r6,52(sp)
    9638:	003cdd06 	br	89b0 <_dtoa_r+0x230>
    963c:	d9000717 	ldw	r4,28(sp)
    9640:	900b883a 	mov	r5,r18
    9644:	000b9380 	call	b938 <__mcmp>
    9648:	103e8d0e 	bge	r2,zero,9080 <_dtoa_r+0x900>
    964c:	d9400717 	ldw	r5,28(sp)
    9650:	d9001617 	ldw	r4,88(sp)
    9654:	01800284 	movi	r6,10
    9658:	000f883a 	mov	r7,zero
    965c:	000c4900 	call	c490 <__multadd>
    9660:	d9800d17 	ldw	r6,52(sp)
    9664:	d8800715 	stw	r2,28(sp)
    9668:	31bfffc4 	addi	r6,r6,-1
    966c:	d9800d15 	stw	r6,52(sp)
    9670:	b001a71e 	bne	r22,zero,9d10 <_dtoa_r+0x1590>
    9674:	d8800e17 	ldw	r2,56(sp)
    9678:	d8800f15 	stw	r2,60(sp)
    967c:	003e8006 	br	9080 <_dtoa_r+0x900>
    9680:	90800417 	ldw	r2,16(r18)
    9684:	1085883a 	add	r2,r2,r2
    9688:	1085883a 	add	r2,r2,r2
    968c:	1485883a 	add	r2,r2,r18
    9690:	11000417 	ldw	r4,16(r2)
    9694:	000b8040 	call	b804 <__hi0bits>
    9698:	00c00804 	movi	r3,32
    969c:	1887c83a 	sub	r3,r3,r2
    96a0:	003e5a06 	br	900c <_dtoa_r+0x88c>
    96a4:	d9400717 	ldw	r5,28(sp)
    96a8:	d9801017 	ldw	r6,64(sp)
    96ac:	d9001617 	ldw	r4,88(sp)
    96b0:	000c5900 	call	c590 <__pow5mult>
    96b4:	d8800715 	stw	r2,28(sp)
    96b8:	003e4306 	br	8fc8 <_dtoa_r+0x848>
    96bc:	d9800f17 	ldw	r6,60(sp)
    96c0:	d8800d17 	ldw	r2,52(sp)
    96c4:	d9800315 	stw	r6,12(sp)
    96c8:	d8800415 	stw	r2,16(sp)
    96cc:	d8c00b17 	ldw	r3,44(sp)
    96d0:	1805003a 	cmpeq	r2,r3,zero
    96d4:	1000e21e 	bne	r2,zero,9a60 <_dtoa_r+0x12e0>
    96d8:	d9000317 	ldw	r4,12(sp)
    96dc:	0005883a 	mov	r2,zero
    96e0:	00cff834 	movhi	r3,16352
    96e4:	200c90fa 	slli	r6,r4,3
    96e8:	01020034 	movhi	r4,2048
    96ec:	2100a704 	addi	r4,r4,668
    96f0:	180b883a 	mov	r5,r3
    96f4:	310d883a 	add	r6,r6,r4
    96f8:	327fff17 	ldw	r9,-4(r6)
    96fc:	323ffe17 	ldw	r8,-8(r6)
    9700:	1009883a 	mov	r4,r2
    9704:	480f883a 	mov	r7,r9
    9708:	400d883a 	mov	r6,r8
    970c:	00056200 	call	5620 <__divdf3>
    9710:	180b883a 	mov	r5,r3
    9714:	b00d883a 	mov	r6,r22
    9718:	b80f883a 	mov	r7,r23
    971c:	1009883a 	mov	r4,r2
    9720:	00051680 	call	5168 <__subdf3>
    9724:	a80b883a 	mov	r5,r21
    9728:	a009883a 	mov	r4,r20
    972c:	d8c01915 	stw	r3,100(sp)
    9730:	d8801815 	stw	r2,96(sp)
    9734:	000e2ec0 	call	e2ec <__fixdfsi>
    9738:	1009883a 	mov	r4,r2
    973c:	1027883a 	mov	r19,r2
    9740:	00059000 	call	5900 <__floatsidf>
    9744:	a80b883a 	mov	r5,r21
    9748:	a009883a 	mov	r4,r20
    974c:	180f883a 	mov	r7,r3
    9750:	100d883a 	mov	r6,r2
    9754:	00051680 	call	5168 <__subdf3>
    9758:	d9801817 	ldw	r6,96(sp)
    975c:	1823883a 	mov	r17,r3
    9760:	d8801415 	stw	r2,80(sp)
    9764:	302d883a 	mov	r22,r6
    9768:	d9800517 	ldw	r6,20(sp)
    976c:	9cc00c04 	addi	r19,r19,48
    9770:	dc401515 	stw	r17,84(sp)
    9774:	d8c01917 	ldw	r3,100(sp)
    9778:	34c00005 	stb	r19,0(r6)
    977c:	d8800517 	ldw	r2,20(sp)
    9780:	d9401917 	ldw	r5,100(sp)
    9784:	d9801417 	ldw	r6,80(sp)
    9788:	b009883a 	mov	r4,r22
    978c:	880f883a 	mov	r7,r17
    9790:	182f883a 	mov	r23,r3
    9794:	17000044 	addi	fp,r2,1
    9798:	000e1540 	call	e154 <__gtdf2>
    979c:	00804e16 	blt	zero,r2,98d8 <_dtoa_r+0x1158>
    97a0:	d9801417 	ldw	r6,80(sp)
    97a4:	0005883a 	mov	r2,zero
    97a8:	00cffc34 	movhi	r3,16368
    97ac:	180b883a 	mov	r5,r3
    97b0:	880f883a 	mov	r7,r17
    97b4:	1009883a 	mov	r4,r2
    97b8:	00051680 	call	5168 <__subdf3>
    97bc:	d9401917 	ldw	r5,100(sp)
    97c0:	180f883a 	mov	r7,r3
    97c4:	b009883a 	mov	r4,r22
    97c8:	100d883a 	mov	r6,r2
    97cc:	000e1540 	call	e154 <__gtdf2>
    97d0:	00bda216 	blt	zero,r2,8e5c <_dtoa_r+0x6dc>
    97d4:	d8c00317 	ldw	r3,12(sp)
    97d8:	00800044 	movi	r2,1
    97dc:	10c01216 	blt	r2,r3,9828 <_dtoa_r+0x10a8>
    97e0:	003d4506 	br	8cf8 <_dtoa_r+0x578>
    97e4:	d9801417 	ldw	r6,80(sp)
    97e8:	0005883a 	mov	r2,zero
    97ec:	00cffc34 	movhi	r3,16368
    97f0:	180b883a 	mov	r5,r3
    97f4:	880f883a 	mov	r7,r17
    97f8:	1009883a 	mov	r4,r2
    97fc:	00051680 	call	5168 <__subdf3>
    9800:	d9c01b17 	ldw	r7,108(sp)
    9804:	180b883a 	mov	r5,r3
    9808:	1009883a 	mov	r4,r2
    980c:	b00d883a 	mov	r6,r22
    9810:	000e2640 	call	e264 <__ltdf2>
    9814:	103d9116 	blt	r2,zero,8e5c <_dtoa_r+0x6dc>
    9818:	d9800517 	ldw	r6,20(sp)
    981c:	d9000317 	ldw	r4,12(sp)
    9820:	3105883a 	add	r2,r6,r4
    9824:	e0bd3426 	beq	fp,r2,8cf8 <_dtoa_r+0x578>
    9828:	04500934 	movhi	r17,16420
    982c:	0021883a 	mov	r16,zero
    9830:	b80b883a 	mov	r5,r23
    9834:	b009883a 	mov	r4,r22
    9838:	800d883a 	mov	r6,r16
    983c:	880f883a 	mov	r7,r17
    9840:	000525c0 	call	525c <__muldf3>
    9844:	d9401517 	ldw	r5,84(sp)
    9848:	d9001417 	ldw	r4,80(sp)
    984c:	880f883a 	mov	r7,r17
    9850:	000d883a 	mov	r6,zero
    9854:	d8801a15 	stw	r2,104(sp)
    9858:	d8c01b15 	stw	r3,108(sp)
    985c:	000525c0 	call	525c <__muldf3>
    9860:	180b883a 	mov	r5,r3
    9864:	1009883a 	mov	r4,r2
    9868:	1823883a 	mov	r17,r3
    986c:	1021883a 	mov	r16,r2
    9870:	000e2ec0 	call	e2ec <__fixdfsi>
    9874:	1009883a 	mov	r4,r2
    9878:	102b883a 	mov	r21,r2
    987c:	00059000 	call	5900 <__floatsidf>
    9880:	880b883a 	mov	r5,r17
    9884:	8009883a 	mov	r4,r16
    9888:	180f883a 	mov	r7,r3
    988c:	100d883a 	mov	r6,r2
    9890:	00051680 	call	5168 <__subdf3>
    9894:	1021883a 	mov	r16,r2
    9898:	d9001b17 	ldw	r4,108(sp)
    989c:	1823883a 	mov	r17,r3
    98a0:	dc001415 	stw	r16,80(sp)
    98a4:	ad400c04 	addi	r21,r21,48
    98a8:	dc401515 	stw	r17,84(sp)
    98ac:	d8801a17 	ldw	r2,104(sp)
    98b0:	e5400005 	stb	r21,0(fp)
    98b4:	202f883a 	mov	r23,r4
    98b8:	d9c01b17 	ldw	r7,108(sp)
    98bc:	d9001417 	ldw	r4,80(sp)
    98c0:	880b883a 	mov	r5,r17
    98c4:	100d883a 	mov	r6,r2
    98c8:	102d883a 	mov	r22,r2
    98cc:	e7000044 	addi	fp,fp,1
    98d0:	000e2640 	call	e264 <__ltdf2>
    98d4:	103fc30e 	bge	r2,zero,97e4 <_dtoa_r+0x1064>
    98d8:	d9000417 	ldw	r4,16(sp)
    98dc:	d9000d15 	stw	r4,52(sp)
    98e0:	003d7106 	br	8ea8 <_dtoa_r+0x728>
    98e4:	d9801717 	ldw	r6,92(sp)
    98e8:	00800084 	movi	r2,2
    98ec:	11bde60e 	bge	r2,r6,9088 <_dtoa_r+0x908>
    98f0:	203cfb1e 	bne	r4,zero,8ce0 <_dtoa_r+0x560>
    98f4:	d9001617 	ldw	r4,88(sp)
    98f8:	900b883a 	mov	r5,r18
    98fc:	01800144 	movi	r6,5
    9900:	000f883a 	mov	r7,zero
    9904:	000c4900 	call	c490 <__multadd>
    9908:	d9000717 	ldw	r4,28(sp)
    990c:	100b883a 	mov	r5,r2
    9910:	1025883a 	mov	r18,r2
    9914:	000b9380 	call	b938 <__mcmp>
    9918:	00bcf10e 	bge	zero,r2,8ce0 <_dtoa_r+0x560>
    991c:	d8c00d17 	ldw	r3,52(sp)
    9920:	d9000517 	ldw	r4,20(sp)
    9924:	d8000615 	stw	zero,24(sp)
    9928:	18c00044 	addi	r3,r3,1
    992c:	d8c00d15 	stw	r3,52(sp)
    9930:	00800c44 	movi	r2,49
    9934:	27000044 	addi	fp,r4,1
    9938:	20800005 	stb	r2,0(r4)
    993c:	003e8906 	br	9364 <_dtoa_r+0xbe4>
    9940:	d8c00517 	ldw	r3,20(sp)
    9944:	003bc206 	br	8850 <_dtoa_r+0xd0>
    9948:	01820034 	movhi	r6,2048
    994c:	3180d904 	addi	r6,r6,868
    9950:	30c00917 	ldw	r3,36(r6)
    9954:	30800817 	ldw	r2,32(r6)
    9958:	d9001217 	ldw	r4,72(sp)
    995c:	d9401317 	ldw	r5,76(sp)
    9960:	180f883a 	mov	r7,r3
    9964:	100d883a 	mov	r6,r2
    9968:	00056200 	call	5620 <__divdf3>
    996c:	948003cc 	andi	r18,r18,15
    9970:	058000c4 	movi	r22,3
    9974:	1029883a 	mov	r20,r2
    9978:	182b883a 	mov	r21,r3
    997c:	003c8906 	br	8ba4 <_dtoa_r+0x424>
    9980:	d9001017 	ldw	r4,64(sp)
    9984:	d9800917 	ldw	r6,36(sp)
    9988:	0025883a 	mov	r18,zero
    998c:	1105c83a 	sub	r2,r2,r4
    9990:	2089883a 	add	r4,r4,r2
    9994:	308d883a 	add	r6,r6,r2
    9998:	d9001015 	stw	r4,64(sp)
    999c:	d9800915 	stw	r6,36(sp)
    99a0:	003e3206 	br	926c <_dtoa_r+0xaec>
    99a4:	28800044 	addi	r2,r5,1
    99a8:	27000044 	addi	fp,r4,1
    99ac:	20800005 	stb	r2,0(r4)
    99b0:	003e6c06 	br	9364 <_dtoa_r+0xbe4>
    99b4:	d8800f17 	ldw	r2,60(sp)
    99b8:	00bce016 	blt	zero,r2,8d3c <_dtoa_r+0x5bc>
    99bc:	d9800f17 	ldw	r6,60(sp)
    99c0:	303cc51e 	bne	r6,zero,8cd8 <_dtoa_r+0x558>
    99c4:	0005883a 	mov	r2,zero
    99c8:	00d00534 	movhi	r3,16404
    99cc:	980b883a 	mov	r5,r19
    99d0:	180f883a 	mov	r7,r3
    99d4:	9009883a 	mov	r4,r18
    99d8:	100d883a 	mov	r6,r2
    99dc:	000525c0 	call	525c <__muldf3>
    99e0:	180b883a 	mov	r5,r3
    99e4:	a80f883a 	mov	r7,r21
    99e8:	1009883a 	mov	r4,r2
    99ec:	a00d883a 	mov	r6,r20
    99f0:	000e1dc0 	call	e1dc <__gedf2>
    99f4:	103cb80e 	bge	r2,zero,8cd8 <_dtoa_r+0x558>
    99f8:	0027883a 	mov	r19,zero
    99fc:	0025883a 	mov	r18,zero
    9a00:	003fc606 	br	991c <_dtoa_r+0x119c>
    9a04:	99400117 	ldw	r5,4(r19)
    9a08:	d9001617 	ldw	r4,88(sp)
    9a0c:	000bd5c0 	call	bd5c <_Balloc>
    9a10:	99800417 	ldw	r6,16(r19)
    9a14:	11000304 	addi	r4,r2,12
    9a18:	99400304 	addi	r5,r19,12
    9a1c:	318d883a 	add	r6,r6,r6
    9a20:	318d883a 	add	r6,r6,r6
    9a24:	31800204 	addi	r6,r6,8
    9a28:	1023883a 	mov	r17,r2
    9a2c:	000622c0 	call	622c <memcpy>
    9a30:	d9001617 	ldw	r4,88(sp)
    9a34:	880b883a 	mov	r5,r17
    9a38:	01800044 	movi	r6,1
    9a3c:	000c1200 	call	c120 <__lshift>
    9a40:	100b883a 	mov	r5,r2
    9a44:	003d9c06 	br	90b8 <_dtoa_r+0x938>
    9a48:	00800e44 	movi	r2,57
    9a4c:	b8807026 	beq	r23,r2,9c10 <_dtoa_r+0x1490>
    9a50:	b8800044 	addi	r2,r23,1
    9a54:	b7000044 	addi	fp,r22,1
    9a58:	b0800005 	stb	r2,0(r22)
    9a5c:	003e4106 	br	9364 <_dtoa_r+0xbe4>
    9a60:	d8800317 	ldw	r2,12(sp)
    9a64:	01820034 	movhi	r6,2048
    9a68:	3180a704 	addi	r6,r6,668
    9a6c:	b009883a 	mov	r4,r22
    9a70:	100e90fa 	slli	r7,r2,3
    9a74:	b80b883a 	mov	r5,r23
    9a78:	398f883a 	add	r7,r7,r6
    9a7c:	38bffe17 	ldw	r2,-8(r7)
    9a80:	d9800517 	ldw	r6,20(sp)
    9a84:	38ffff17 	ldw	r3,-4(r7)
    9a88:	37000044 	addi	fp,r6,1
    9a8c:	180f883a 	mov	r7,r3
    9a90:	100d883a 	mov	r6,r2
    9a94:	000525c0 	call	525c <__muldf3>
    9a98:	a80b883a 	mov	r5,r21
    9a9c:	a009883a 	mov	r4,r20
    9aa0:	182f883a 	mov	r23,r3
    9aa4:	102d883a 	mov	r22,r2
    9aa8:	000e2ec0 	call	e2ec <__fixdfsi>
    9aac:	1009883a 	mov	r4,r2
    9ab0:	1027883a 	mov	r19,r2
    9ab4:	00059000 	call	5900 <__floatsidf>
    9ab8:	a80b883a 	mov	r5,r21
    9abc:	a009883a 	mov	r4,r20
    9ac0:	180f883a 	mov	r7,r3
    9ac4:	100d883a 	mov	r6,r2
    9ac8:	00051680 	call	5168 <__subdf3>
    9acc:	180b883a 	mov	r5,r3
    9ad0:	d8c00517 	ldw	r3,20(sp)
    9ad4:	9cc00c04 	addi	r19,r19,48
    9ad8:	1009883a 	mov	r4,r2
    9adc:	1cc00005 	stb	r19,0(r3)
    9ae0:	2021883a 	mov	r16,r4
    9ae4:	d9000317 	ldw	r4,12(sp)
    9ae8:	00800044 	movi	r2,1
    9aec:	2823883a 	mov	r17,r5
    9af0:	20802226 	beq	r4,r2,9b7c <_dtoa_r+0x13fc>
    9af4:	1029883a 	mov	r20,r2
    9af8:	0005883a 	mov	r2,zero
    9afc:	00d00934 	movhi	r3,16420
    9b00:	180f883a 	mov	r7,r3
    9b04:	100d883a 	mov	r6,r2
    9b08:	880b883a 	mov	r5,r17
    9b0c:	8009883a 	mov	r4,r16
    9b10:	000525c0 	call	525c <__muldf3>
    9b14:	180b883a 	mov	r5,r3
    9b18:	1009883a 	mov	r4,r2
    9b1c:	1823883a 	mov	r17,r3
    9b20:	1021883a 	mov	r16,r2
    9b24:	000e2ec0 	call	e2ec <__fixdfsi>
    9b28:	1009883a 	mov	r4,r2
    9b2c:	102b883a 	mov	r21,r2
    9b30:	00059000 	call	5900 <__floatsidf>
    9b34:	880b883a 	mov	r5,r17
    9b38:	8009883a 	mov	r4,r16
    9b3c:	180f883a 	mov	r7,r3
    9b40:	100d883a 	mov	r6,r2
    9b44:	00051680 	call	5168 <__subdf3>
    9b48:	180b883a 	mov	r5,r3
    9b4c:	d8c00517 	ldw	r3,20(sp)
    9b50:	1009883a 	mov	r4,r2
    9b54:	ad400c04 	addi	r21,r21,48
    9b58:	1d05883a 	add	r2,r3,r20
    9b5c:	15400005 	stb	r21,0(r2)
    9b60:	2021883a 	mov	r16,r4
    9b64:	d9000317 	ldw	r4,12(sp)
    9b68:	a5000044 	addi	r20,r20,1
    9b6c:	2823883a 	mov	r17,r5
    9b70:	a13fe11e 	bne	r20,r4,9af8 <_dtoa_r+0x1378>
    9b74:	e505883a 	add	r2,fp,r20
    9b78:	173fffc4 	addi	fp,r2,-1
    9b7c:	0025883a 	mov	r18,zero
    9b80:	04cff834 	movhi	r19,16352
    9b84:	b009883a 	mov	r4,r22
    9b88:	b80b883a 	mov	r5,r23
    9b8c:	900d883a 	mov	r6,r18
    9b90:	980f883a 	mov	r7,r19
    9b94:	00051e80 	call	51e8 <__adddf3>
    9b98:	180b883a 	mov	r5,r3
    9b9c:	1009883a 	mov	r4,r2
    9ba0:	800d883a 	mov	r6,r16
    9ba4:	880f883a 	mov	r7,r17
    9ba8:	000e2640 	call	e264 <__ltdf2>
    9bac:	103cab16 	blt	r2,zero,8e5c <_dtoa_r+0x6dc>
    9bb0:	0009883a 	mov	r4,zero
    9bb4:	980b883a 	mov	r5,r19
    9bb8:	b80f883a 	mov	r7,r23
    9bbc:	b00d883a 	mov	r6,r22
    9bc0:	00051680 	call	5168 <__subdf3>
    9bc4:	180b883a 	mov	r5,r3
    9bc8:	880f883a 	mov	r7,r17
    9bcc:	1009883a 	mov	r4,r2
    9bd0:	800d883a 	mov	r6,r16
    9bd4:	000e1540 	call	e154 <__gtdf2>
    9bd8:	00bc470e 	bge	zero,r2,8cf8 <_dtoa_r+0x578>
    9bdc:	00c00c04 	movi	r3,48
    9be0:	e73fffc4 	addi	fp,fp,-1
    9be4:	e0800007 	ldb	r2,0(fp)
    9be8:	10fffd26 	beq	r2,r3,9be0 <_dtoa_r+0x1460>
    9bec:	d9800417 	ldw	r6,16(sp)
    9bf0:	e7000044 	addi	fp,fp,1
    9bf4:	d9800d15 	stw	r6,52(sp)
    9bf8:	003cab06 	br	8ea8 <_dtoa_r+0x728>
    9bfc:	d8c00f17 	ldw	r3,60(sp)
    9c00:	d9001117 	ldw	r4,68(sp)
    9c04:	20e1c83a 	sub	r16,r4,r3
    9c08:	0007883a 	mov	r3,zero
    9c0c:	003d9b06 	br	927c <_dtoa_r+0xafc>
    9c10:	00800e44 	movi	r2,57
    9c14:	b0800005 	stb	r2,0(r22)
    9c18:	b5800044 	addi	r22,r22,1
    9c1c:	003dc106 	br	9324 <_dtoa_r+0xba4>
    9c20:	05800084 	movi	r22,2
    9c24:	003bf706 	br	8c04 <_dtoa_r+0x484>
    9c28:	d9000f17 	ldw	r4,60(sp)
    9c2c:	013c000e 	bge	zero,r4,8c30 <_dtoa_r+0x4b0>
    9c30:	d9800e17 	ldw	r6,56(sp)
    9c34:	01bc300e 	bge	zero,r6,8cf8 <_dtoa_r+0x578>
    9c38:	0005883a 	mov	r2,zero
    9c3c:	00d00934 	movhi	r3,16420
    9c40:	a80b883a 	mov	r5,r21
    9c44:	180f883a 	mov	r7,r3
    9c48:	a009883a 	mov	r4,r20
    9c4c:	100d883a 	mov	r6,r2
    9c50:	000525c0 	call	525c <__muldf3>
    9c54:	b1000044 	addi	r4,r22,1
    9c58:	1021883a 	mov	r16,r2
    9c5c:	1823883a 	mov	r17,r3
    9c60:	00059000 	call	5900 <__floatsidf>
    9c64:	880b883a 	mov	r5,r17
    9c68:	8009883a 	mov	r4,r16
    9c6c:	180f883a 	mov	r7,r3
    9c70:	100d883a 	mov	r6,r2
    9c74:	000525c0 	call	525c <__muldf3>
    9c78:	0011883a 	mov	r8,zero
    9c7c:	02500734 	movhi	r9,16412
    9c80:	180b883a 	mov	r5,r3
    9c84:	480f883a 	mov	r7,r9
    9c88:	1009883a 	mov	r4,r2
    9c8c:	400d883a 	mov	r6,r8
    9c90:	00051e80 	call	51e8 <__adddf3>
    9c94:	102d883a 	mov	r22,r2
    9c98:	00bf3034 	movhi	r2,64704
    9c9c:	10ef883a 	add	r23,r2,r3
    9ca0:	d8800d17 	ldw	r2,52(sp)
    9ca4:	d8c00e17 	ldw	r3,56(sp)
    9ca8:	8029883a 	mov	r20,r16
    9cac:	10bfffc4 	addi	r2,r2,-1
    9cb0:	882b883a 	mov	r21,r17
    9cb4:	d8800415 	stw	r2,16(sp)
    9cb8:	d8c00315 	stw	r3,12(sp)
    9cbc:	003e8306 	br	96cc <_dtoa_r+0xf4c>
    9cc0:	d8800117 	ldw	r2,4(sp)
    9cc4:	dc001117 	ldw	r16,68(sp)
    9cc8:	dc801017 	ldw	r18,64(sp)
    9ccc:	00c00d84 	movi	r3,54
    9cd0:	1887c83a 	sub	r3,r3,r2
    9cd4:	003d6906 	br	927c <_dtoa_r+0xafc>
    9cd8:	01800044 	movi	r6,1
    9cdc:	3021883a 	mov	r16,r6
    9ce0:	d9800f15 	stw	r6,60(sp)
    9ce4:	d9802615 	stw	r6,152(sp)
    9ce8:	d9800e15 	stw	r6,56(sp)
    9cec:	003b9306 	br	8b3c <_dtoa_r+0x3bc>
    9cf0:	b021883a 	mov	r16,r22
    9cf4:	dd800f15 	stw	r22,60(sp)
    9cf8:	003b9006 	br	8b3c <_dtoa_r+0x3bc>
    9cfc:	103e221e 	bne	r2,zero,9588 <_dtoa_r+0xe08>
    9d00:	b880004c 	andi	r2,r23,1
    9d04:	1005003a 	cmpeq	r2,r2,zero
    9d08:	103e1f1e 	bne	r2,zero,9588 <_dtoa_r+0xe08>
    9d0c:	003e1b06 	br	957c <_dtoa_r+0xdfc>
    9d10:	d9001617 	ldw	r4,88(sp)
    9d14:	980b883a 	mov	r5,r19
    9d18:	01800284 	movi	r6,10
    9d1c:	000f883a 	mov	r7,zero
    9d20:	000c4900 	call	c490 <__multadd>
    9d24:	d8c00e17 	ldw	r3,56(sp)
    9d28:	1027883a 	mov	r19,r2
    9d2c:	d8c00f15 	stw	r3,60(sp)
    9d30:	003cd306 	br	9080 <_dtoa_r+0x900>

00009d34 <_fflush_r>:
    9d34:	defffb04 	addi	sp,sp,-20
    9d38:	dcc00315 	stw	r19,12(sp)
    9d3c:	dc800215 	stw	r18,8(sp)
    9d40:	dfc00415 	stw	ra,16(sp)
    9d44:	dc400115 	stw	r17,4(sp)
    9d48:	dc000015 	stw	r16,0(sp)
    9d4c:	2027883a 	mov	r19,r4
    9d50:	2825883a 	mov	r18,r5
    9d54:	20000226 	beq	r4,zero,9d60 <_fflush_r+0x2c>
    9d58:	20800e17 	ldw	r2,56(r4)
    9d5c:	10005626 	beq	r2,zero,9eb8 <_fflush_r+0x184>
    9d60:	9100030b 	ldhu	r4,12(r18)
    9d64:	20ffffcc 	andi	r3,r4,65535
    9d68:	18e0001c 	xori	r3,r3,32768
    9d6c:	18e00004 	addi	r3,r3,-32768
    9d70:	1880020c 	andi	r2,r3,8
    9d74:	1000261e 	bne	r2,zero,9e10 <_fflush_r+0xdc>
    9d78:	90c00117 	ldw	r3,4(r18)
    9d7c:	20820014 	ori	r2,r4,2048
    9d80:	9080030d 	sth	r2,12(r18)
    9d84:	1009883a 	mov	r4,r2
    9d88:	00c0400e 	bge	zero,r3,9e8c <_fflush_r+0x158>
    9d8c:	92000a17 	ldw	r8,40(r18)
    9d90:	40004026 	beq	r8,zero,9e94 <_fflush_r+0x160>
    9d94:	2084000c 	andi	r2,r4,4096
    9d98:	10005326 	beq	r2,zero,9ee8 <_fflush_r+0x1b4>
    9d9c:	94001417 	ldw	r16,80(r18)
    9da0:	9080030b 	ldhu	r2,12(r18)
    9da4:	1080010c 	andi	r2,r2,4
    9da8:	1000481e 	bne	r2,zero,9ecc <_fflush_r+0x198>
    9dac:	91400717 	ldw	r5,28(r18)
    9db0:	9809883a 	mov	r4,r19
    9db4:	800d883a 	mov	r6,r16
    9db8:	000f883a 	mov	r7,zero
    9dbc:	403ee83a 	callr	r8
    9dc0:	8080261e 	bne	r16,r2,9e5c <_fflush_r+0x128>
    9dc4:	9080030b 	ldhu	r2,12(r18)
    9dc8:	91000417 	ldw	r4,16(r18)
    9dcc:	90000115 	stw	zero,4(r18)
    9dd0:	10bdffcc 	andi	r2,r2,63487
    9dd4:	10ffffcc 	andi	r3,r2,65535
    9dd8:	18c4000c 	andi	r3,r3,4096
    9ddc:	9080030d 	sth	r2,12(r18)
    9de0:	91000015 	stw	r4,0(r18)
    9de4:	18002b26 	beq	r3,zero,9e94 <_fflush_r+0x160>
    9de8:	0007883a 	mov	r3,zero
    9dec:	1805883a 	mov	r2,r3
    9df0:	94001415 	stw	r16,80(r18)
    9df4:	dfc00417 	ldw	ra,16(sp)
    9df8:	dcc00317 	ldw	r19,12(sp)
    9dfc:	dc800217 	ldw	r18,8(sp)
    9e00:	dc400117 	ldw	r17,4(sp)
    9e04:	dc000017 	ldw	r16,0(sp)
    9e08:	dec00504 	addi	sp,sp,20
    9e0c:	f800283a 	ret
    9e10:	94400417 	ldw	r17,16(r18)
    9e14:	88001f26 	beq	r17,zero,9e94 <_fflush_r+0x160>
    9e18:	90800017 	ldw	r2,0(r18)
    9e1c:	18c000cc 	andi	r3,r3,3
    9e20:	94400015 	stw	r17,0(r18)
    9e24:	1461c83a 	sub	r16,r2,r17
    9e28:	18002526 	beq	r3,zero,9ec0 <_fflush_r+0x18c>
    9e2c:	0005883a 	mov	r2,zero
    9e30:	90800215 	stw	r2,8(r18)
    9e34:	0400170e 	bge	zero,r16,9e94 <_fflush_r+0x160>
    9e38:	90c00917 	ldw	r3,36(r18)
    9e3c:	91400717 	ldw	r5,28(r18)
    9e40:	880d883a 	mov	r6,r17
    9e44:	800f883a 	mov	r7,r16
    9e48:	9809883a 	mov	r4,r19
    9e4c:	183ee83a 	callr	r3
    9e50:	88a3883a 	add	r17,r17,r2
    9e54:	80a1c83a 	sub	r16,r16,r2
    9e58:	00bff616 	blt	zero,r2,9e34 <_fflush_r+0x100>
    9e5c:	9080030b 	ldhu	r2,12(r18)
    9e60:	00ffffc4 	movi	r3,-1
    9e64:	10801014 	ori	r2,r2,64
    9e68:	9080030d 	sth	r2,12(r18)
    9e6c:	1805883a 	mov	r2,r3
    9e70:	dfc00417 	ldw	ra,16(sp)
    9e74:	dcc00317 	ldw	r19,12(sp)
    9e78:	dc800217 	ldw	r18,8(sp)
    9e7c:	dc400117 	ldw	r17,4(sp)
    9e80:	dc000017 	ldw	r16,0(sp)
    9e84:	dec00504 	addi	sp,sp,20
    9e88:	f800283a 	ret
    9e8c:	90800f17 	ldw	r2,60(r18)
    9e90:	00bfbe16 	blt	zero,r2,9d8c <_fflush_r+0x58>
    9e94:	0007883a 	mov	r3,zero
    9e98:	1805883a 	mov	r2,r3
    9e9c:	dfc00417 	ldw	ra,16(sp)
    9ea0:	dcc00317 	ldw	r19,12(sp)
    9ea4:	dc800217 	ldw	r18,8(sp)
    9ea8:	dc400117 	ldw	r17,4(sp)
    9eac:	dc000017 	ldw	r16,0(sp)
    9eb0:	dec00504 	addi	sp,sp,20
    9eb4:	f800283a 	ret
    9eb8:	0009fcc0 	call	9fcc <__sinit>
    9ebc:	003fa806 	br	9d60 <_fflush_r+0x2c>
    9ec0:	90800517 	ldw	r2,20(r18)
    9ec4:	90800215 	stw	r2,8(r18)
    9ec8:	003fda06 	br	9e34 <_fflush_r+0x100>
    9ecc:	90800117 	ldw	r2,4(r18)
    9ed0:	90c00c17 	ldw	r3,48(r18)
    9ed4:	80a1c83a 	sub	r16,r16,r2
    9ed8:	183fb426 	beq	r3,zero,9dac <_fflush_r+0x78>
    9edc:	90800f17 	ldw	r2,60(r18)
    9ee0:	80a1c83a 	sub	r16,r16,r2
    9ee4:	003fb106 	br	9dac <_fflush_r+0x78>
    9ee8:	91400717 	ldw	r5,28(r18)
    9eec:	9809883a 	mov	r4,r19
    9ef0:	000d883a 	mov	r6,zero
    9ef4:	01c00044 	movi	r7,1
    9ef8:	403ee83a 	callr	r8
    9efc:	1021883a 	mov	r16,r2
    9f00:	00bfffc4 	movi	r2,-1
    9f04:	80800226 	beq	r16,r2,9f10 <_fflush_r+0x1dc>
    9f08:	92000a17 	ldw	r8,40(r18)
    9f0c:	003fa406 	br	9da0 <_fflush_r+0x6c>
    9f10:	98c00017 	ldw	r3,0(r19)
    9f14:	00800744 	movi	r2,29
    9f18:	18bfde26 	beq	r3,r2,9e94 <_fflush_r+0x160>
    9f1c:	9080030b 	ldhu	r2,12(r18)
    9f20:	8007883a 	mov	r3,r16
    9f24:	10801014 	ori	r2,r2,64
    9f28:	9080030d 	sth	r2,12(r18)
    9f2c:	003fcf06 	br	9e6c <_fflush_r+0x138>

00009f30 <fflush>:
    9f30:	01400074 	movhi	r5,1
    9f34:	29674d04 	addi	r5,r5,-25292
    9f38:	2007883a 	mov	r3,r4
    9f3c:	20000526 	beq	r4,zero,9f54 <fflush+0x24>
    9f40:	00820034 	movhi	r2,2048
    9f44:	10893c04 	addi	r2,r2,9456
    9f48:	11000017 	ldw	r4,0(r2)
    9f4c:	180b883a 	mov	r5,r3
    9f50:	0009d341 	jmpi	9d34 <_fflush_r>
    9f54:	00820034 	movhi	r2,2048
    9f58:	10893d04 	addi	r2,r2,9460
    9f5c:	11000017 	ldw	r4,0(r2)
    9f60:	000ab001 	jmpi	ab00 <_fwalk_reent>

00009f64 <std>:
    9f64:	00800074 	movhi	r2,1
    9f68:	10b3a904 	addi	r2,r2,-12636
    9f6c:	20800b15 	stw	r2,44(r4)
    9f70:	00800074 	movhi	r2,1
    9f74:	10b3e404 	addi	r2,r2,-12400
    9f78:	20800815 	stw	r2,32(r4)
    9f7c:	00c00074 	movhi	r3,1
    9f80:	18f3c504 	addi	r3,r3,-12524
    9f84:	00800074 	movhi	r2,1
    9f88:	10b3ab04 	addi	r2,r2,-12628
    9f8c:	2140030d 	sth	r5,12(r4)
    9f90:	2180038d 	sth	r6,14(r4)
    9f94:	20c00915 	stw	r3,36(r4)
    9f98:	20800a15 	stw	r2,40(r4)
    9f9c:	20000015 	stw	zero,0(r4)
    9fa0:	20000115 	stw	zero,4(r4)
    9fa4:	20000215 	stw	zero,8(r4)
    9fa8:	20000415 	stw	zero,16(r4)
    9fac:	20000515 	stw	zero,20(r4)
    9fb0:	20000615 	stw	zero,24(r4)
    9fb4:	21000715 	stw	r4,28(r4)
    9fb8:	f800283a 	ret

00009fbc <__sfp_lock_acquire>:
    9fbc:	f800283a 	ret

00009fc0 <__sfp_lock_release>:
    9fc0:	f800283a 	ret

00009fc4 <__sinit_lock_acquire>:
    9fc4:	f800283a 	ret

00009fc8 <__sinit_lock_release>:
    9fc8:	f800283a 	ret

00009fcc <__sinit>:
    9fcc:	20800e17 	ldw	r2,56(r4)
    9fd0:	defffd04 	addi	sp,sp,-12
    9fd4:	dc400115 	stw	r17,4(sp)
    9fd8:	dc000015 	stw	r16,0(sp)
    9fdc:	dfc00215 	stw	ra,8(sp)
    9fe0:	04400044 	movi	r17,1
    9fe4:	01400104 	movi	r5,4
    9fe8:	000d883a 	mov	r6,zero
    9fec:	2021883a 	mov	r16,r4
    9ff0:	2200bb04 	addi	r8,r4,748
    9ff4:	200f883a 	mov	r7,r4
    9ff8:	10000526 	beq	r2,zero,a010 <__sinit+0x44>
    9ffc:	dfc00217 	ldw	ra,8(sp)
    a000:	dc400117 	ldw	r17,4(sp)
    a004:	dc000017 	ldw	r16,0(sp)
    a008:	dec00304 	addi	sp,sp,12
    a00c:	f800283a 	ret
    a010:	21000117 	ldw	r4,4(r4)
    a014:	00800074 	movhi	r2,1
    a018:	10a82c04 	addi	r2,r2,-24400
    a01c:	00c000c4 	movi	r3,3
    a020:	80800f15 	stw	r2,60(r16)
    a024:	80c0b915 	stw	r3,740(r16)
    a028:	8200ba15 	stw	r8,744(r16)
    a02c:	84400e15 	stw	r17,56(r16)
    a030:	8000b815 	stw	zero,736(r16)
    a034:	0009f640 	call	9f64 <std>
    a038:	81000217 	ldw	r4,8(r16)
    a03c:	880d883a 	mov	r6,r17
    a040:	800f883a 	mov	r7,r16
    a044:	01400284 	movi	r5,10
    a048:	0009f640 	call	9f64 <std>
    a04c:	81000317 	ldw	r4,12(r16)
    a050:	800f883a 	mov	r7,r16
    a054:	01400484 	movi	r5,18
    a058:	01800084 	movi	r6,2
    a05c:	dfc00217 	ldw	ra,8(sp)
    a060:	dc400117 	ldw	r17,4(sp)
    a064:	dc000017 	ldw	r16,0(sp)
    a068:	dec00304 	addi	sp,sp,12
    a06c:	0009f641 	jmpi	9f64 <std>

0000a070 <__fp_lock>:
    a070:	0005883a 	mov	r2,zero
    a074:	f800283a 	ret

0000a078 <__fp_unlock>:
    a078:	0005883a 	mov	r2,zero
    a07c:	f800283a 	ret

0000a080 <__fp_unlock_all>:
    a080:	00820034 	movhi	r2,2048
    a084:	10893c04 	addi	r2,r2,9456
    a088:	11000017 	ldw	r4,0(r2)
    a08c:	01400074 	movhi	r5,1
    a090:	29681e04 	addi	r5,r5,-24456
    a094:	000abc81 	jmpi	abc8 <_fwalk>

0000a098 <__fp_lock_all>:
    a098:	00820034 	movhi	r2,2048
    a09c:	10893c04 	addi	r2,r2,9456
    a0a0:	11000017 	ldw	r4,0(r2)
    a0a4:	01400074 	movhi	r5,1
    a0a8:	29681c04 	addi	r5,r5,-24464
    a0ac:	000abc81 	jmpi	abc8 <_fwalk>

0000a0b0 <_cleanup_r>:
    a0b0:	01400074 	movhi	r5,1
    a0b4:	2974d604 	addi	r5,r5,-11432
    a0b8:	000abc81 	jmpi	abc8 <_fwalk>

0000a0bc <_cleanup>:
    a0bc:	00820034 	movhi	r2,2048
    a0c0:	10893d04 	addi	r2,r2,9460
    a0c4:	11000017 	ldw	r4,0(r2)
    a0c8:	000a0b01 	jmpi	a0b0 <_cleanup_r>

0000a0cc <__sfmoreglue>:
    a0cc:	defffc04 	addi	sp,sp,-16
    a0d0:	dc400115 	stw	r17,4(sp)
    a0d4:	2c401724 	muli	r17,r5,92
    a0d8:	dc800215 	stw	r18,8(sp)
    a0dc:	2825883a 	mov	r18,r5
    a0e0:	89400304 	addi	r5,r17,12
    a0e4:	dc000015 	stw	r16,0(sp)
    a0e8:	dfc00315 	stw	ra,12(sp)
    a0ec:	000aed80 	call	aed8 <_malloc_r>
    a0f0:	0021883a 	mov	r16,zero
    a0f4:	880d883a 	mov	r6,r17
    a0f8:	000b883a 	mov	r5,zero
    a0fc:	10000626 	beq	r2,zero,a118 <__sfmoreglue+0x4c>
    a100:	11000304 	addi	r4,r2,12
    a104:	14800115 	stw	r18,4(r2)
    a108:	10000015 	stw	zero,0(r2)
    a10c:	11000215 	stw	r4,8(r2)
    a110:	1021883a 	mov	r16,r2
    a114:	00062cc0 	call	62cc <memset>
    a118:	8005883a 	mov	r2,r16
    a11c:	dfc00317 	ldw	ra,12(sp)
    a120:	dc800217 	ldw	r18,8(sp)
    a124:	dc400117 	ldw	r17,4(sp)
    a128:	dc000017 	ldw	r16,0(sp)
    a12c:	dec00404 	addi	sp,sp,16
    a130:	f800283a 	ret

0000a134 <__sfp>:
    a134:	defffd04 	addi	sp,sp,-12
    a138:	00820034 	movhi	r2,2048
    a13c:	10893d04 	addi	r2,r2,9460
    a140:	dc000015 	stw	r16,0(sp)
    a144:	14000017 	ldw	r16,0(r2)
    a148:	dc400115 	stw	r17,4(sp)
    a14c:	dfc00215 	stw	ra,8(sp)
    a150:	80800e17 	ldw	r2,56(r16)
    a154:	2023883a 	mov	r17,r4
    a158:	10002626 	beq	r2,zero,a1f4 <__sfp+0xc0>
    a15c:	8400b804 	addi	r16,r16,736
    a160:	80800117 	ldw	r2,4(r16)
    a164:	81000217 	ldw	r4,8(r16)
    a168:	10ffffc4 	addi	r3,r2,-1
    a16c:	18000916 	blt	r3,zero,a194 <__sfp+0x60>
    a170:	2080030f 	ldh	r2,12(r4)
    a174:	10000b26 	beq	r2,zero,a1a4 <__sfp+0x70>
    a178:	017fffc4 	movi	r5,-1
    a17c:	00000206 	br	a188 <__sfp+0x54>
    a180:	2080030f 	ldh	r2,12(r4)
    a184:	10000726 	beq	r2,zero,a1a4 <__sfp+0x70>
    a188:	18ffffc4 	addi	r3,r3,-1
    a18c:	21001704 	addi	r4,r4,92
    a190:	197ffb1e 	bne	r3,r5,a180 <__sfp+0x4c>
    a194:	80800017 	ldw	r2,0(r16)
    a198:	10001926 	beq	r2,zero,a200 <__sfp+0xcc>
    a19c:	1021883a 	mov	r16,r2
    a1a0:	003fef06 	br	a160 <__sfp+0x2c>
    a1a4:	00bfffc4 	movi	r2,-1
    a1a8:	00c00044 	movi	r3,1
    a1ac:	2080038d 	sth	r2,14(r4)
    a1b0:	20c0030d 	sth	r3,12(r4)
    a1b4:	20000015 	stw	zero,0(r4)
    a1b8:	20000215 	stw	zero,8(r4)
    a1bc:	20000115 	stw	zero,4(r4)
    a1c0:	20000415 	stw	zero,16(r4)
    a1c4:	20000515 	stw	zero,20(r4)
    a1c8:	20000615 	stw	zero,24(r4)
    a1cc:	20000c15 	stw	zero,48(r4)
    a1d0:	20000d15 	stw	zero,52(r4)
    a1d4:	20001115 	stw	zero,68(r4)
    a1d8:	20001215 	stw	zero,72(r4)
    a1dc:	2005883a 	mov	r2,r4
    a1e0:	dfc00217 	ldw	ra,8(sp)
    a1e4:	dc400117 	ldw	r17,4(sp)
    a1e8:	dc000017 	ldw	r16,0(sp)
    a1ec:	dec00304 	addi	sp,sp,12
    a1f0:	f800283a 	ret
    a1f4:	8009883a 	mov	r4,r16
    a1f8:	0009fcc0 	call	9fcc <__sinit>
    a1fc:	003fd706 	br	a15c <__sfp+0x28>
    a200:	8809883a 	mov	r4,r17
    a204:	01400104 	movi	r5,4
    a208:	000a0cc0 	call	a0cc <__sfmoreglue>
    a20c:	80800015 	stw	r2,0(r16)
    a210:	103fe21e 	bne	r2,zero,a19c <__sfp+0x68>
    a214:	00800304 	movi	r2,12
    a218:	0009883a 	mov	r4,zero
    a21c:	88800015 	stw	r2,0(r17)
    a220:	003fee06 	br	a1dc <__sfp+0xa8>

0000a224 <_malloc_trim_r>:
    a224:	defffb04 	addi	sp,sp,-20
    a228:	dcc00315 	stw	r19,12(sp)
    a22c:	04c20034 	movhi	r19,2048
    a230:	9cc2ce04 	addi	r19,r19,2872
    a234:	dc800215 	stw	r18,8(sp)
    a238:	dc400115 	stw	r17,4(sp)
    a23c:	dc000015 	stw	r16,0(sp)
    a240:	2823883a 	mov	r17,r5
    a244:	2025883a 	mov	r18,r4
    a248:	dfc00415 	stw	ra,16(sp)
    a24c:	000eaa80 	call	eaa8 <__malloc_lock>
    a250:	98800217 	ldw	r2,8(r19)
    a254:	9009883a 	mov	r4,r18
    a258:	000b883a 	mov	r5,zero
    a25c:	10c00117 	ldw	r3,4(r2)
    a260:	00bfff04 	movi	r2,-4
    a264:	18a0703a 	and	r16,r3,r2
    a268:	8463c83a 	sub	r17,r16,r17
    a26c:	8c43fbc4 	addi	r17,r17,4079
    a270:	8822d33a 	srli	r17,r17,12
    a274:	0083ffc4 	movi	r2,4095
    a278:	8c7fffc4 	addi	r17,r17,-1
    a27c:	8822933a 	slli	r17,r17,12
    a280:	1440060e 	bge	r2,r17,a29c <_malloc_trim_r+0x78>
    a284:	000ce340 	call	ce34 <_sbrk_r>
    a288:	98c00217 	ldw	r3,8(r19)
    a28c:	9009883a 	mov	r4,r18
    a290:	044bc83a 	sub	r5,zero,r17
    a294:	80c7883a 	add	r3,r16,r3
    a298:	10c00926 	beq	r2,r3,a2c0 <_malloc_trim_r+0x9c>
    a29c:	000eac80 	call	eac8 <__malloc_unlock>
    a2a0:	0005883a 	mov	r2,zero
    a2a4:	dfc00417 	ldw	ra,16(sp)
    a2a8:	dcc00317 	ldw	r19,12(sp)
    a2ac:	dc800217 	ldw	r18,8(sp)
    a2b0:	dc400117 	ldw	r17,4(sp)
    a2b4:	dc000017 	ldw	r16,0(sp)
    a2b8:	dec00504 	addi	sp,sp,20
    a2bc:	f800283a 	ret
    a2c0:	9009883a 	mov	r4,r18
    a2c4:	000ce340 	call	ce34 <_sbrk_r>
    a2c8:	844dc83a 	sub	r6,r16,r17
    a2cc:	00ffffc4 	movi	r3,-1
    a2d0:	9009883a 	mov	r4,r18
    a2d4:	000b883a 	mov	r5,zero
    a2d8:	01c20234 	movhi	r7,2056
    a2dc:	39fdee04 	addi	r7,r7,-2120
    a2e0:	31800054 	ori	r6,r6,1
    a2e4:	10c00926 	beq	r2,r3,a30c <_malloc_trim_r+0xe8>
    a2e8:	38800017 	ldw	r2,0(r7)
    a2ec:	98c00217 	ldw	r3,8(r19)
    a2f0:	9009883a 	mov	r4,r18
    a2f4:	1445c83a 	sub	r2,r2,r17
    a2f8:	38800015 	stw	r2,0(r7)
    a2fc:	19800115 	stw	r6,4(r3)
    a300:	000eac80 	call	eac8 <__malloc_unlock>
    a304:	00800044 	movi	r2,1
    a308:	003fe606 	br	a2a4 <_malloc_trim_r+0x80>
    a30c:	000ce340 	call	ce34 <_sbrk_r>
    a310:	99800217 	ldw	r6,8(r19)
    a314:	100f883a 	mov	r7,r2
    a318:	9009883a 	mov	r4,r18
    a31c:	1187c83a 	sub	r3,r2,r6
    a320:	008003c4 	movi	r2,15
    a324:	19400054 	ori	r5,r3,1
    a328:	10ffdc0e 	bge	r2,r3,a29c <_malloc_trim_r+0x78>
    a32c:	00820034 	movhi	r2,2048
    a330:	10894104 	addi	r2,r2,9476
    a334:	10c00017 	ldw	r3,0(r2)
    a338:	00820234 	movhi	r2,2056
    a33c:	10bdee04 	addi	r2,r2,-2120
    a340:	31400115 	stw	r5,4(r6)
    a344:	38c7c83a 	sub	r3,r7,r3
    a348:	10c00015 	stw	r3,0(r2)
    a34c:	003fd306 	br	a29c <_malloc_trim_r+0x78>

0000a350 <_free_r>:
    a350:	defffd04 	addi	sp,sp,-12
    a354:	dc400115 	stw	r17,4(sp)
    a358:	dc000015 	stw	r16,0(sp)
    a35c:	dfc00215 	stw	ra,8(sp)
    a360:	2821883a 	mov	r16,r5
    a364:	2023883a 	mov	r17,r4
    a368:	28005a26 	beq	r5,zero,a4d4 <_free_r+0x184>
    a36c:	000eaa80 	call	eaa8 <__malloc_lock>
    a370:	823ffe04 	addi	r8,r16,-8
    a374:	41400117 	ldw	r5,4(r8)
    a378:	00bfff84 	movi	r2,-2
    a37c:	02820034 	movhi	r10,2048
    a380:	5282ce04 	addi	r10,r10,2872
    a384:	288e703a 	and	r7,r5,r2
    a388:	41cd883a 	add	r6,r8,r7
    a38c:	30c00117 	ldw	r3,4(r6)
    a390:	51000217 	ldw	r4,8(r10)
    a394:	00bfff04 	movi	r2,-4
    a398:	1892703a 	and	r9,r3,r2
    a39c:	5017883a 	mov	r11,r10
    a3a0:	31006726 	beq	r6,r4,a540 <_free_r+0x1f0>
    a3a4:	2880004c 	andi	r2,r5,1
    a3a8:	1005003a 	cmpeq	r2,r2,zero
    a3ac:	32400115 	stw	r9,4(r6)
    a3b0:	10001a1e 	bne	r2,zero,a41c <_free_r+0xcc>
    a3b4:	000b883a 	mov	r5,zero
    a3b8:	3247883a 	add	r3,r6,r9
    a3bc:	18800117 	ldw	r2,4(r3)
    a3c0:	1080004c 	andi	r2,r2,1
    a3c4:	1000231e 	bne	r2,zero,a454 <_free_r+0x104>
    a3c8:	280ac03a 	cmpne	r5,r5,zero
    a3cc:	3a4f883a 	add	r7,r7,r9
    a3d0:	2800451e 	bne	r5,zero,a4e8 <_free_r+0x198>
    a3d4:	31000217 	ldw	r4,8(r6)
    a3d8:	00820034 	movhi	r2,2048
    a3dc:	1082d004 	addi	r2,r2,2880
    a3e0:	20807b26 	beq	r4,r2,a5d0 <_free_r+0x280>
    a3e4:	30800317 	ldw	r2,12(r6)
    a3e8:	3a07883a 	add	r3,r7,r8
    a3ec:	19c00015 	stw	r7,0(r3)
    a3f0:	11000215 	stw	r4,8(r2)
    a3f4:	20800315 	stw	r2,12(r4)
    a3f8:	38800054 	ori	r2,r7,1
    a3fc:	40800115 	stw	r2,4(r8)
    a400:	28001a26 	beq	r5,zero,a46c <_free_r+0x11c>
    a404:	8809883a 	mov	r4,r17
    a408:	dfc00217 	ldw	ra,8(sp)
    a40c:	dc400117 	ldw	r17,4(sp)
    a410:	dc000017 	ldw	r16,0(sp)
    a414:	dec00304 	addi	sp,sp,12
    a418:	000eac81 	jmpi	eac8 <__malloc_unlock>
    a41c:	80bffe17 	ldw	r2,-8(r16)
    a420:	50c00204 	addi	r3,r10,8
    a424:	4091c83a 	sub	r8,r8,r2
    a428:	41000217 	ldw	r4,8(r8)
    a42c:	388f883a 	add	r7,r7,r2
    a430:	20c06126 	beq	r4,r3,a5b8 <_free_r+0x268>
    a434:	40800317 	ldw	r2,12(r8)
    a438:	3247883a 	add	r3,r6,r9
    a43c:	000b883a 	mov	r5,zero
    a440:	11000215 	stw	r4,8(r2)
    a444:	20800315 	stw	r2,12(r4)
    a448:	18800117 	ldw	r2,4(r3)
    a44c:	1080004c 	andi	r2,r2,1
    a450:	103fdd26 	beq	r2,zero,a3c8 <_free_r+0x78>
    a454:	38800054 	ori	r2,r7,1
    a458:	3a07883a 	add	r3,r7,r8
    a45c:	280ac03a 	cmpne	r5,r5,zero
    a460:	40800115 	stw	r2,4(r8)
    a464:	19c00015 	stw	r7,0(r3)
    a468:	283fe61e 	bne	r5,zero,a404 <_free_r+0xb4>
    a46c:	00807fc4 	movi	r2,511
    a470:	11c01f2e 	bgeu	r2,r7,a4f0 <_free_r+0x1a0>
    a474:	3806d27a 	srli	r3,r7,9
    a478:	1800481e 	bne	r3,zero,a59c <_free_r+0x24c>
    a47c:	3804d0fa 	srli	r2,r7,3
    a480:	100690fa 	slli	r3,r2,3
    a484:	1acd883a 	add	r6,r3,r11
    a488:	31400217 	ldw	r5,8(r6)
    a48c:	31405926 	beq	r6,r5,a5f4 <_free_r+0x2a4>
    a490:	28800117 	ldw	r2,4(r5)
    a494:	00ffff04 	movi	r3,-4
    a498:	10c4703a 	and	r2,r2,r3
    a49c:	3880022e 	bgeu	r7,r2,a4a8 <_free_r+0x158>
    a4a0:	29400217 	ldw	r5,8(r5)
    a4a4:	317ffa1e 	bne	r6,r5,a490 <_free_r+0x140>
    a4a8:	29800317 	ldw	r6,12(r5)
    a4ac:	41800315 	stw	r6,12(r8)
    a4b0:	41400215 	stw	r5,8(r8)
    a4b4:	8809883a 	mov	r4,r17
    a4b8:	2a000315 	stw	r8,12(r5)
    a4bc:	32000215 	stw	r8,8(r6)
    a4c0:	dfc00217 	ldw	ra,8(sp)
    a4c4:	dc400117 	ldw	r17,4(sp)
    a4c8:	dc000017 	ldw	r16,0(sp)
    a4cc:	dec00304 	addi	sp,sp,12
    a4d0:	000eac81 	jmpi	eac8 <__malloc_unlock>
    a4d4:	dfc00217 	ldw	ra,8(sp)
    a4d8:	dc400117 	ldw	r17,4(sp)
    a4dc:	dc000017 	ldw	r16,0(sp)
    a4e0:	dec00304 	addi	sp,sp,12
    a4e4:	f800283a 	ret
    a4e8:	31000217 	ldw	r4,8(r6)
    a4ec:	003fbd06 	br	a3e4 <_free_r+0x94>
    a4f0:	3806d0fa 	srli	r3,r7,3
    a4f4:	00800044 	movi	r2,1
    a4f8:	51400117 	ldw	r5,4(r10)
    a4fc:	180890fa 	slli	r4,r3,3
    a500:	1807d0ba 	srai	r3,r3,2
    a504:	22c9883a 	add	r4,r4,r11
    a508:	21800217 	ldw	r6,8(r4)
    a50c:	10c4983a 	sll	r2,r2,r3
    a510:	41000315 	stw	r4,12(r8)
    a514:	41800215 	stw	r6,8(r8)
    a518:	288ab03a 	or	r5,r5,r2
    a51c:	22000215 	stw	r8,8(r4)
    a520:	8809883a 	mov	r4,r17
    a524:	51400115 	stw	r5,4(r10)
    a528:	32000315 	stw	r8,12(r6)
    a52c:	dfc00217 	ldw	ra,8(sp)
    a530:	dc400117 	ldw	r17,4(sp)
    a534:	dc000017 	ldw	r16,0(sp)
    a538:	dec00304 	addi	sp,sp,12
    a53c:	000eac81 	jmpi	eac8 <__malloc_unlock>
    a540:	2880004c 	andi	r2,r5,1
    a544:	3a4d883a 	add	r6,r7,r9
    a548:	1000071e 	bne	r2,zero,a568 <_free_r+0x218>
    a54c:	80bffe17 	ldw	r2,-8(r16)
    a550:	4091c83a 	sub	r8,r8,r2
    a554:	41000317 	ldw	r4,12(r8)
    a558:	40c00217 	ldw	r3,8(r8)
    a55c:	308d883a 	add	r6,r6,r2
    a560:	20c00215 	stw	r3,8(r4)
    a564:	19000315 	stw	r4,12(r3)
    a568:	00820034 	movhi	r2,2048
    a56c:	10894004 	addi	r2,r2,9472
    a570:	11000017 	ldw	r4,0(r2)
    a574:	30c00054 	ori	r3,r6,1
    a578:	52000215 	stw	r8,8(r10)
    a57c:	40c00115 	stw	r3,4(r8)
    a580:	313fa036 	bltu	r6,r4,a404 <_free_r+0xb4>
    a584:	00820034 	movhi	r2,2048
    a588:	10897104 	addi	r2,r2,9668
    a58c:	11400017 	ldw	r5,0(r2)
    a590:	8809883a 	mov	r4,r17
    a594:	000a2240 	call	a224 <_malloc_trim_r>
    a598:	003f9a06 	br	a404 <_free_r+0xb4>
    a59c:	00800104 	movi	r2,4
    a5a0:	10c0072e 	bgeu	r2,r3,a5c0 <_free_r+0x270>
    a5a4:	00800504 	movi	r2,20
    a5a8:	10c01936 	bltu	r2,r3,a610 <_free_r+0x2c0>
    a5ac:	188016c4 	addi	r2,r3,91
    a5b0:	100690fa 	slli	r3,r2,3
    a5b4:	003fb306 	br	a484 <_free_r+0x134>
    a5b8:	01400044 	movi	r5,1
    a5bc:	003f7e06 	br	a3b8 <_free_r+0x68>
    a5c0:	3804d1ba 	srli	r2,r7,6
    a5c4:	10800e04 	addi	r2,r2,56
    a5c8:	100690fa 	slli	r3,r2,3
    a5cc:	003fad06 	br	a484 <_free_r+0x134>
    a5d0:	22000315 	stw	r8,12(r4)
    a5d4:	22000215 	stw	r8,8(r4)
    a5d8:	3a05883a 	add	r2,r7,r8
    a5dc:	38c00054 	ori	r3,r7,1
    a5e0:	11c00015 	stw	r7,0(r2)
    a5e4:	41000215 	stw	r4,8(r8)
    a5e8:	40c00115 	stw	r3,4(r8)
    a5ec:	41000315 	stw	r4,12(r8)
    a5f0:	003f8406 	br	a404 <_free_r+0xb4>
    a5f4:	1005d0ba 	srai	r2,r2,2
    a5f8:	00c00044 	movi	r3,1
    a5fc:	51000117 	ldw	r4,4(r10)
    a600:	1886983a 	sll	r3,r3,r2
    a604:	20c8b03a 	or	r4,r4,r3
    a608:	51000115 	stw	r4,4(r10)
    a60c:	003fa706 	br	a4ac <_free_r+0x15c>
    a610:	00801504 	movi	r2,84
    a614:	10c00436 	bltu	r2,r3,a628 <_free_r+0x2d8>
    a618:	3804d33a 	srli	r2,r7,12
    a61c:	10801b84 	addi	r2,r2,110
    a620:	100690fa 	slli	r3,r2,3
    a624:	003f9706 	br	a484 <_free_r+0x134>
    a628:	00805504 	movi	r2,340
    a62c:	10c00436 	bltu	r2,r3,a640 <_free_r+0x2f0>
    a630:	3804d3fa 	srli	r2,r7,15
    a634:	10801dc4 	addi	r2,r2,119
    a638:	100690fa 	slli	r3,r2,3
    a63c:	003f9106 	br	a484 <_free_r+0x134>
    a640:	00815504 	movi	r2,1364
    a644:	10c0032e 	bgeu	r2,r3,a654 <_free_r+0x304>
    a648:	00801f84 	movi	r2,126
    a64c:	00c0fc04 	movi	r3,1008
    a650:	003f8c06 	br	a484 <_free_r+0x134>
    a654:	3804d4ba 	srli	r2,r7,18
    a658:	10801f04 	addi	r2,r2,124
    a65c:	100690fa 	slli	r3,r2,3
    a660:	003f8806 	br	a484 <_free_r+0x134>

0000a664 <__sfvwrite_r>:
    a664:	30800217 	ldw	r2,8(r6)
    a668:	defff504 	addi	sp,sp,-44
    a66c:	df000915 	stw	fp,36(sp)
    a670:	dd800715 	stw	r22,28(sp)
    a674:	dc800315 	stw	r18,12(sp)
    a678:	dfc00a15 	stw	ra,40(sp)
    a67c:	ddc00815 	stw	r23,32(sp)
    a680:	dd400615 	stw	r21,24(sp)
    a684:	dd000515 	stw	r20,20(sp)
    a688:	dcc00415 	stw	r19,16(sp)
    a68c:	dc400215 	stw	r17,8(sp)
    a690:	dc000115 	stw	r16,4(sp)
    a694:	302d883a 	mov	r22,r6
    a698:	2039883a 	mov	fp,r4
    a69c:	2825883a 	mov	r18,r5
    a6a0:	10001c26 	beq	r2,zero,a714 <__sfvwrite_r+0xb0>
    a6a4:	29c0030b 	ldhu	r7,12(r5)
    a6a8:	3880020c 	andi	r2,r7,8
    a6ac:	10002726 	beq	r2,zero,a74c <__sfvwrite_r+0xe8>
    a6b0:	28800417 	ldw	r2,16(r5)
    a6b4:	10002526 	beq	r2,zero,a74c <__sfvwrite_r+0xe8>
    a6b8:	3880008c 	andi	r2,r7,2
    a6bc:	b5400017 	ldw	r21,0(r22)
    a6c0:	10002826 	beq	r2,zero,a764 <__sfvwrite_r+0x100>
    a6c4:	0021883a 	mov	r16,zero
    a6c8:	0023883a 	mov	r17,zero
    a6cc:	880d883a 	mov	r6,r17
    a6d0:	e009883a 	mov	r4,fp
    a6d4:	00810004 	movi	r2,1024
    a6d8:	80006e26 	beq	r16,zero,a894 <__sfvwrite_r+0x230>
    a6dc:	800f883a 	mov	r7,r16
    a6e0:	91400717 	ldw	r5,28(r18)
    a6e4:	1400012e 	bgeu	r2,r16,a6ec <__sfvwrite_r+0x88>
    a6e8:	100f883a 	mov	r7,r2
    a6ec:	90c00917 	ldw	r3,36(r18)
    a6f0:	183ee83a 	callr	r3
    a6f4:	1007883a 	mov	r3,r2
    a6f8:	80a1c83a 	sub	r16,r16,r2
    a6fc:	88a3883a 	add	r17,r17,r2
    a700:	00806d0e 	bge	zero,r2,a8b8 <__sfvwrite_r+0x254>
    a704:	b0800217 	ldw	r2,8(r22)
    a708:	10c5c83a 	sub	r2,r2,r3
    a70c:	b0800215 	stw	r2,8(r22)
    a710:	103fee1e 	bne	r2,zero,a6cc <__sfvwrite_r+0x68>
    a714:	0009883a 	mov	r4,zero
    a718:	2005883a 	mov	r2,r4
    a71c:	dfc00a17 	ldw	ra,40(sp)
    a720:	df000917 	ldw	fp,36(sp)
    a724:	ddc00817 	ldw	r23,32(sp)
    a728:	dd800717 	ldw	r22,28(sp)
    a72c:	dd400617 	ldw	r21,24(sp)
    a730:	dd000517 	ldw	r20,20(sp)
    a734:	dcc00417 	ldw	r19,16(sp)
    a738:	dc800317 	ldw	r18,12(sp)
    a73c:	dc400217 	ldw	r17,8(sp)
    a740:	dc000117 	ldw	r16,4(sp)
    a744:	dec00b04 	addi	sp,sp,44
    a748:	f800283a 	ret
    a74c:	000842c0 	call	842c <__swsetup_r>
    a750:	1000e41e 	bne	r2,zero,aae4 <__sfvwrite_r+0x480>
    a754:	91c0030b 	ldhu	r7,12(r18)
    a758:	b5400017 	ldw	r21,0(r22)
    a75c:	3880008c 	andi	r2,r7,2
    a760:	103fd81e 	bne	r2,zero,a6c4 <__sfvwrite_r+0x60>
    a764:	3880004c 	andi	r2,r7,1
    a768:	1005003a 	cmpeq	r2,r2,zero
    a76c:	10005726 	beq	r2,zero,a8cc <__sfvwrite_r+0x268>
    a770:	0029883a 	mov	r20,zero
    a774:	002f883a 	mov	r23,zero
    a778:	a0004226 	beq	r20,zero,a884 <__sfvwrite_r+0x220>
    a77c:	3880800c 	andi	r2,r7,512
    a780:	94000217 	ldw	r16,8(r18)
    a784:	10008b26 	beq	r2,zero,a9b4 <__sfvwrite_r+0x350>
    a788:	800d883a 	mov	r6,r16
    a78c:	a400a536 	bltu	r20,r16,aa24 <__sfvwrite_r+0x3c0>
    a790:	3881200c 	andi	r2,r7,1152
    a794:	10002726 	beq	r2,zero,a834 <__sfvwrite_r+0x1d0>
    a798:	90800517 	ldw	r2,20(r18)
    a79c:	92000417 	ldw	r8,16(r18)
    a7a0:	91400017 	ldw	r5,0(r18)
    a7a4:	1087883a 	add	r3,r2,r2
    a7a8:	1887883a 	add	r3,r3,r2
    a7ac:	1808d7fa 	srli	r4,r3,31
    a7b0:	2a21c83a 	sub	r16,r5,r8
    a7b4:	80800044 	addi	r2,r16,1
    a7b8:	20c9883a 	add	r4,r4,r3
    a7bc:	2027d07a 	srai	r19,r4,1
    a7c0:	a085883a 	add	r2,r20,r2
    a7c4:	980d883a 	mov	r6,r19
    a7c8:	9880022e 	bgeu	r19,r2,a7d4 <__sfvwrite_r+0x170>
    a7cc:	1027883a 	mov	r19,r2
    a7d0:	100d883a 	mov	r6,r2
    a7d4:	3881000c 	andi	r2,r7,1024
    a7d8:	1000b826 	beq	r2,zero,aabc <__sfvwrite_r+0x458>
    a7dc:	300b883a 	mov	r5,r6
    a7e0:	e009883a 	mov	r4,fp
    a7e4:	000aed80 	call	aed8 <_malloc_r>
    a7e8:	10003126 	beq	r2,zero,a8b0 <__sfvwrite_r+0x24c>
    a7ec:	91400417 	ldw	r5,16(r18)
    a7f0:	1009883a 	mov	r4,r2
    a7f4:	800d883a 	mov	r6,r16
    a7f8:	1023883a 	mov	r17,r2
    a7fc:	000622c0 	call	622c <memcpy>
    a800:	90c0030b 	ldhu	r3,12(r18)
    a804:	00beffc4 	movi	r2,-1025
    a808:	1886703a 	and	r3,r3,r2
    a80c:	18c02014 	ori	r3,r3,128
    a810:	90c0030d 	sth	r3,12(r18)
    a814:	9c07c83a 	sub	r3,r19,r16
    a818:	8c05883a 	add	r2,r17,r16
    a81c:	a00d883a 	mov	r6,r20
    a820:	a021883a 	mov	r16,r20
    a824:	90800015 	stw	r2,0(r18)
    a828:	90c00215 	stw	r3,8(r18)
    a82c:	94400415 	stw	r17,16(r18)
    a830:	94c00515 	stw	r19,20(r18)
    a834:	91000017 	ldw	r4,0(r18)
    a838:	b80b883a 	mov	r5,r23
    a83c:	a023883a 	mov	r17,r20
    a840:	000b6fc0 	call	b6fc <memmove>
    a844:	90c00217 	ldw	r3,8(r18)
    a848:	90800017 	ldw	r2,0(r18)
    a84c:	a027883a 	mov	r19,r20
    a850:	1c07c83a 	sub	r3,r3,r16
    a854:	1405883a 	add	r2,r2,r16
    a858:	90c00215 	stw	r3,8(r18)
    a85c:	a021883a 	mov	r16,r20
    a860:	90800015 	stw	r2,0(r18)
    a864:	b0800217 	ldw	r2,8(r22)
    a868:	1405c83a 	sub	r2,r2,r16
    a86c:	b0800215 	stw	r2,8(r22)
    a870:	103fa826 	beq	r2,zero,a714 <__sfvwrite_r+0xb0>
    a874:	a469c83a 	sub	r20,r20,r17
    a878:	91c0030b 	ldhu	r7,12(r18)
    a87c:	bcef883a 	add	r23,r23,r19
    a880:	a03fbe1e 	bne	r20,zero,a77c <__sfvwrite_r+0x118>
    a884:	adc00017 	ldw	r23,0(r21)
    a888:	ad000117 	ldw	r20,4(r21)
    a88c:	ad400204 	addi	r21,r21,8
    a890:	003fb906 	br	a778 <__sfvwrite_r+0x114>
    a894:	ac400017 	ldw	r17,0(r21)
    a898:	ac000117 	ldw	r16,4(r21)
    a89c:	ad400204 	addi	r21,r21,8
    a8a0:	003f8a06 	br	a6cc <__sfvwrite_r+0x68>
    a8a4:	91400417 	ldw	r5,16(r18)
    a8a8:	e009883a 	mov	r4,fp
    a8ac:	000a3500 	call	a350 <_free_r>
    a8b0:	00800304 	movi	r2,12
    a8b4:	e0800015 	stw	r2,0(fp)
    a8b8:	9080030b 	ldhu	r2,12(r18)
    a8bc:	013fffc4 	movi	r4,-1
    a8c0:	10801014 	ori	r2,r2,64
    a8c4:	9080030d 	sth	r2,12(r18)
    a8c8:	003f9306 	br	a718 <__sfvwrite_r+0xb4>
    a8cc:	0027883a 	mov	r19,zero
    a8d0:	002f883a 	mov	r23,zero
    a8d4:	d8000015 	stw	zero,0(sp)
    a8d8:	0029883a 	mov	r20,zero
    a8dc:	98001e26 	beq	r19,zero,a958 <__sfvwrite_r+0x2f4>
    a8e0:	d8c00017 	ldw	r3,0(sp)
    a8e4:	1804c03a 	cmpne	r2,r3,zero
    a8e8:	10005e26 	beq	r2,zero,aa64 <__sfvwrite_r+0x400>
    a8ec:	9821883a 	mov	r16,r19
    a8f0:	a4c0012e 	bgeu	r20,r19,a8f8 <__sfvwrite_r+0x294>
    a8f4:	a021883a 	mov	r16,r20
    a8f8:	91000017 	ldw	r4,0(r18)
    a8fc:	90800417 	ldw	r2,16(r18)
    a900:	91800217 	ldw	r6,8(r18)
    a904:	91c00517 	ldw	r7,20(r18)
    a908:	1100022e 	bgeu	r2,r4,a914 <__sfvwrite_r+0x2b0>
    a90c:	31e3883a 	add	r17,r6,r7
    a910:	8c001616 	blt	r17,r16,a96c <__sfvwrite_r+0x308>
    a914:	81c03816 	blt	r16,r7,a9f8 <__sfvwrite_r+0x394>
    a918:	90c00917 	ldw	r3,36(r18)
    a91c:	91400717 	ldw	r5,28(r18)
    a920:	e009883a 	mov	r4,fp
    a924:	b80d883a 	mov	r6,r23
    a928:	183ee83a 	callr	r3
    a92c:	1023883a 	mov	r17,r2
    a930:	00bfe10e 	bge	zero,r2,a8b8 <__sfvwrite_r+0x254>
    a934:	a469c83a 	sub	r20,r20,r17
    a938:	a0001826 	beq	r20,zero,a99c <__sfvwrite_r+0x338>
    a93c:	b0800217 	ldw	r2,8(r22)
    a940:	1445c83a 	sub	r2,r2,r17
    a944:	b0800215 	stw	r2,8(r22)
    a948:	103f7226 	beq	r2,zero,a714 <__sfvwrite_r+0xb0>
    a94c:	9c67c83a 	sub	r19,r19,r17
    a950:	bc6f883a 	add	r23,r23,r17
    a954:	983fe21e 	bne	r19,zero,a8e0 <__sfvwrite_r+0x27c>
    a958:	adc00017 	ldw	r23,0(r21)
    a95c:	acc00117 	ldw	r19,4(r21)
    a960:	ad400204 	addi	r21,r21,8
    a964:	d8000015 	stw	zero,0(sp)
    a968:	003fdc06 	br	a8dc <__sfvwrite_r+0x278>
    a96c:	b80b883a 	mov	r5,r23
    a970:	880d883a 	mov	r6,r17
    a974:	000b6fc0 	call	b6fc <memmove>
    a978:	90c00017 	ldw	r3,0(r18)
    a97c:	e009883a 	mov	r4,fp
    a980:	900b883a 	mov	r5,r18
    a984:	1c47883a 	add	r3,r3,r17
    a988:	90c00015 	stw	r3,0(r18)
    a98c:	0009d340 	call	9d34 <_fflush_r>
    a990:	103fc91e 	bne	r2,zero,a8b8 <__sfvwrite_r+0x254>
    a994:	a469c83a 	sub	r20,r20,r17
    a998:	a03fe81e 	bne	r20,zero,a93c <__sfvwrite_r+0x2d8>
    a99c:	e009883a 	mov	r4,fp
    a9a0:	900b883a 	mov	r5,r18
    a9a4:	0009d340 	call	9d34 <_fflush_r>
    a9a8:	103fc31e 	bne	r2,zero,a8b8 <__sfvwrite_r+0x254>
    a9ac:	d8000015 	stw	zero,0(sp)
    a9b0:	003fe206 	br	a93c <__sfvwrite_r+0x2d8>
    a9b4:	91000017 	ldw	r4,0(r18)
    a9b8:	90800417 	ldw	r2,16(r18)
    a9bc:	1100022e 	bgeu	r2,r4,a9c8 <__sfvwrite_r+0x364>
    a9c0:	8023883a 	mov	r17,r16
    a9c4:	85003136 	bltu	r16,r20,aa8c <__sfvwrite_r+0x428>
    a9c8:	91c00517 	ldw	r7,20(r18)
    a9cc:	a1c01836 	bltu	r20,r7,aa30 <__sfvwrite_r+0x3cc>
    a9d0:	90c00917 	ldw	r3,36(r18)
    a9d4:	91400717 	ldw	r5,28(r18)
    a9d8:	e009883a 	mov	r4,fp
    a9dc:	b80d883a 	mov	r6,r23
    a9e0:	183ee83a 	callr	r3
    a9e4:	1021883a 	mov	r16,r2
    a9e8:	00bfb30e 	bge	zero,r2,a8b8 <__sfvwrite_r+0x254>
    a9ec:	1023883a 	mov	r17,r2
    a9f0:	1027883a 	mov	r19,r2
    a9f4:	003f9b06 	br	a864 <__sfvwrite_r+0x200>
    a9f8:	b80b883a 	mov	r5,r23
    a9fc:	800d883a 	mov	r6,r16
    aa00:	000b6fc0 	call	b6fc <memmove>
    aa04:	90c00217 	ldw	r3,8(r18)
    aa08:	90800017 	ldw	r2,0(r18)
    aa0c:	8023883a 	mov	r17,r16
    aa10:	1c07c83a 	sub	r3,r3,r16
    aa14:	1405883a 	add	r2,r2,r16
    aa18:	90c00215 	stw	r3,8(r18)
    aa1c:	90800015 	stw	r2,0(r18)
    aa20:	003fc406 	br	a934 <__sfvwrite_r+0x2d0>
    aa24:	a00d883a 	mov	r6,r20
    aa28:	a021883a 	mov	r16,r20
    aa2c:	003f8106 	br	a834 <__sfvwrite_r+0x1d0>
    aa30:	b80b883a 	mov	r5,r23
    aa34:	a00d883a 	mov	r6,r20
    aa38:	000b6fc0 	call	b6fc <memmove>
    aa3c:	90c00217 	ldw	r3,8(r18)
    aa40:	90800017 	ldw	r2,0(r18)
    aa44:	a021883a 	mov	r16,r20
    aa48:	1d07c83a 	sub	r3,r3,r20
    aa4c:	1505883a 	add	r2,r2,r20
    aa50:	a023883a 	mov	r17,r20
    aa54:	a027883a 	mov	r19,r20
    aa58:	90c00215 	stw	r3,8(r18)
    aa5c:	90800015 	stw	r2,0(r18)
    aa60:	003f8006 	br	a864 <__sfvwrite_r+0x200>
    aa64:	b809883a 	mov	r4,r23
    aa68:	01400284 	movi	r5,10
    aa6c:	980d883a 	mov	r6,r19
    aa70:	000b6180 	call	b618 <memchr>
    aa74:	10001726 	beq	r2,zero,aad4 <__sfvwrite_r+0x470>
    aa78:	15c5c83a 	sub	r2,r2,r23
    aa7c:	15000044 	addi	r20,r2,1
    aa80:	00800044 	movi	r2,1
    aa84:	d8800015 	stw	r2,0(sp)
    aa88:	003f9806 	br	a8ec <__sfvwrite_r+0x288>
    aa8c:	b80b883a 	mov	r5,r23
    aa90:	800d883a 	mov	r6,r16
    aa94:	000b6fc0 	call	b6fc <memmove>
    aa98:	90c00017 	ldw	r3,0(r18)
    aa9c:	e009883a 	mov	r4,fp
    aaa0:	900b883a 	mov	r5,r18
    aaa4:	1c07883a 	add	r3,r3,r16
    aaa8:	90c00015 	stw	r3,0(r18)
    aaac:	8027883a 	mov	r19,r16
    aab0:	0009d340 	call	9d34 <_fflush_r>
    aab4:	103f6b26 	beq	r2,zero,a864 <__sfvwrite_r+0x200>
    aab8:	003f7f06 	br	a8b8 <__sfvwrite_r+0x254>
    aabc:	400b883a 	mov	r5,r8
    aac0:	e009883a 	mov	r4,fp
    aac4:	000c7d00 	call	c7d0 <_realloc_r>
    aac8:	103f7626 	beq	r2,zero,a8a4 <__sfvwrite_r+0x240>
    aacc:	1023883a 	mov	r17,r2
    aad0:	003f5006 	br	a814 <__sfvwrite_r+0x1b0>
    aad4:	00c00044 	movi	r3,1
    aad8:	9d000044 	addi	r20,r19,1
    aadc:	d8c00015 	stw	r3,0(sp)
    aae0:	003f8206 	br	a8ec <__sfvwrite_r+0x288>
    aae4:	9080030b 	ldhu	r2,12(r18)
    aae8:	00c00244 	movi	r3,9
    aaec:	013fffc4 	movi	r4,-1
    aaf0:	10801014 	ori	r2,r2,64
    aaf4:	9080030d 	sth	r2,12(r18)
    aaf8:	e0c00015 	stw	r3,0(fp)
    aafc:	003f0606 	br	a718 <__sfvwrite_r+0xb4>

0000ab00 <_fwalk_reent>:
    ab00:	defff704 	addi	sp,sp,-36
    ab04:	dcc00315 	stw	r19,12(sp)
    ab08:	24c0b804 	addi	r19,r4,736
    ab0c:	dd800615 	stw	r22,24(sp)
    ab10:	dd400515 	stw	r21,20(sp)
    ab14:	dfc00815 	stw	ra,32(sp)
    ab18:	ddc00715 	stw	r23,28(sp)
    ab1c:	dd000415 	stw	r20,16(sp)
    ab20:	dc800215 	stw	r18,8(sp)
    ab24:	dc400115 	stw	r17,4(sp)
    ab28:	dc000015 	stw	r16,0(sp)
    ab2c:	202b883a 	mov	r21,r4
    ab30:	282d883a 	mov	r22,r5
    ab34:	0009fbc0 	call	9fbc <__sfp_lock_acquire>
    ab38:	98002126 	beq	r19,zero,abc0 <_fwalk_reent+0xc0>
    ab3c:	002f883a 	mov	r23,zero
    ab40:	9c800117 	ldw	r18,4(r19)
    ab44:	9c000217 	ldw	r16,8(r19)
    ab48:	90bfffc4 	addi	r2,r18,-1
    ab4c:	10000d16 	blt	r2,zero,ab84 <_fwalk_reent+0x84>
    ab50:	0023883a 	mov	r17,zero
    ab54:	053fffc4 	movi	r20,-1
    ab58:	8080030f 	ldh	r2,12(r16)
    ab5c:	8c400044 	addi	r17,r17,1
    ab60:	10000626 	beq	r2,zero,ab7c <_fwalk_reent+0x7c>
    ab64:	8080038f 	ldh	r2,14(r16)
    ab68:	800b883a 	mov	r5,r16
    ab6c:	a809883a 	mov	r4,r21
    ab70:	15000226 	beq	r2,r20,ab7c <_fwalk_reent+0x7c>
    ab74:	b03ee83a 	callr	r22
    ab78:	b8aeb03a 	or	r23,r23,r2
    ab7c:	84001704 	addi	r16,r16,92
    ab80:	947ff51e 	bne	r18,r17,ab58 <_fwalk_reent+0x58>
    ab84:	9cc00017 	ldw	r19,0(r19)
    ab88:	983fed1e 	bne	r19,zero,ab40 <_fwalk_reent+0x40>
    ab8c:	0009fc00 	call	9fc0 <__sfp_lock_release>
    ab90:	b805883a 	mov	r2,r23
    ab94:	dfc00817 	ldw	ra,32(sp)
    ab98:	ddc00717 	ldw	r23,28(sp)
    ab9c:	dd800617 	ldw	r22,24(sp)
    aba0:	dd400517 	ldw	r21,20(sp)
    aba4:	dd000417 	ldw	r20,16(sp)
    aba8:	dcc00317 	ldw	r19,12(sp)
    abac:	dc800217 	ldw	r18,8(sp)
    abb0:	dc400117 	ldw	r17,4(sp)
    abb4:	dc000017 	ldw	r16,0(sp)
    abb8:	dec00904 	addi	sp,sp,36
    abbc:	f800283a 	ret
    abc0:	002f883a 	mov	r23,zero
    abc4:	003ff106 	br	ab8c <_fwalk_reent+0x8c>

0000abc8 <_fwalk>:
    abc8:	defff804 	addi	sp,sp,-32
    abcc:	dcc00315 	stw	r19,12(sp)
    abd0:	24c0b804 	addi	r19,r4,736
    abd4:	dd400515 	stw	r21,20(sp)
    abd8:	dfc00715 	stw	ra,28(sp)
    abdc:	dd800615 	stw	r22,24(sp)
    abe0:	dd000415 	stw	r20,16(sp)
    abe4:	dc800215 	stw	r18,8(sp)
    abe8:	dc400115 	stw	r17,4(sp)
    abec:	dc000015 	stw	r16,0(sp)
    abf0:	282b883a 	mov	r21,r5
    abf4:	0009fbc0 	call	9fbc <__sfp_lock_acquire>
    abf8:	98001f26 	beq	r19,zero,ac78 <_fwalk+0xb0>
    abfc:	002d883a 	mov	r22,zero
    ac00:	9c800117 	ldw	r18,4(r19)
    ac04:	9c000217 	ldw	r16,8(r19)
    ac08:	90bfffc4 	addi	r2,r18,-1
    ac0c:	10000c16 	blt	r2,zero,ac40 <_fwalk+0x78>
    ac10:	0023883a 	mov	r17,zero
    ac14:	053fffc4 	movi	r20,-1
    ac18:	8080030f 	ldh	r2,12(r16)
    ac1c:	8c400044 	addi	r17,r17,1
    ac20:	10000526 	beq	r2,zero,ac38 <_fwalk+0x70>
    ac24:	8080038f 	ldh	r2,14(r16)
    ac28:	8009883a 	mov	r4,r16
    ac2c:	15000226 	beq	r2,r20,ac38 <_fwalk+0x70>
    ac30:	a83ee83a 	callr	r21
    ac34:	b0acb03a 	or	r22,r22,r2
    ac38:	84001704 	addi	r16,r16,92
    ac3c:	947ff61e 	bne	r18,r17,ac18 <_fwalk+0x50>
    ac40:	9cc00017 	ldw	r19,0(r19)
    ac44:	983fee1e 	bne	r19,zero,ac00 <_fwalk+0x38>
    ac48:	0009fc00 	call	9fc0 <__sfp_lock_release>
    ac4c:	b005883a 	mov	r2,r22
    ac50:	dfc00717 	ldw	ra,28(sp)
    ac54:	dd800617 	ldw	r22,24(sp)
    ac58:	dd400517 	ldw	r21,20(sp)
    ac5c:	dd000417 	ldw	r20,16(sp)
    ac60:	dcc00317 	ldw	r19,12(sp)
    ac64:	dc800217 	ldw	r18,8(sp)
    ac68:	dc400117 	ldw	r17,4(sp)
    ac6c:	dc000017 	ldw	r16,0(sp)
    ac70:	dec00804 	addi	sp,sp,32
    ac74:	f800283a 	ret
    ac78:	002d883a 	mov	r22,zero
    ac7c:	003ff206 	br	ac48 <_fwalk+0x80>

0000ac80 <__locale_charset>:
    ac80:	d0a00917 	ldw	r2,-32732(gp)
    ac84:	f800283a 	ret

0000ac88 <_localeconv_r>:
    ac88:	00820034 	movhi	r2,2048
    ac8c:	10809b04 	addi	r2,r2,620
    ac90:	f800283a 	ret

0000ac94 <localeconv>:
    ac94:	00820034 	movhi	r2,2048
    ac98:	10893c04 	addi	r2,r2,9456
    ac9c:	11000017 	ldw	r4,0(r2)
    aca0:	000ac881 	jmpi	ac88 <_localeconv_r>

0000aca4 <_setlocale_r>:
    aca4:	defffc04 	addi	sp,sp,-16
    aca8:	00c20034 	movhi	r3,2048
    acac:	18c09604 	addi	r3,r3,600
    acb0:	dc800215 	stw	r18,8(sp)
    acb4:	dc400115 	stw	r17,4(sp)
    acb8:	dc000015 	stw	r16,0(sp)
    acbc:	2023883a 	mov	r17,r4
    acc0:	2825883a 	mov	r18,r5
    acc4:	dfc00315 	stw	ra,12(sp)
    acc8:	3021883a 	mov	r16,r6
    accc:	3009883a 	mov	r4,r6
    acd0:	180b883a 	mov	r5,r3
    acd4:	30000926 	beq	r6,zero,acfc <_setlocale_r+0x58>
    acd8:	000cff00 	call	cff0 <strcmp>
    acdc:	8009883a 	mov	r4,r16
    ace0:	01420034 	movhi	r5,2048
    ace4:	29408104 	addi	r5,r5,516
    ace8:	10000b1e 	bne	r2,zero,ad18 <_setlocale_r+0x74>
    acec:	8c000d15 	stw	r16,52(r17)
    acf0:	8c800c15 	stw	r18,48(r17)
    acf4:	00c20034 	movhi	r3,2048
    acf8:	18c09604 	addi	r3,r3,600
    acfc:	1805883a 	mov	r2,r3
    ad00:	dfc00317 	ldw	ra,12(sp)
    ad04:	dc800217 	ldw	r18,8(sp)
    ad08:	dc400117 	ldw	r17,4(sp)
    ad0c:	dc000017 	ldw	r16,0(sp)
    ad10:	dec00404 	addi	sp,sp,16
    ad14:	f800283a 	ret
    ad18:	000cff00 	call	cff0 <strcmp>
    ad1c:	0007883a 	mov	r3,zero
    ad20:	103ff226 	beq	r2,zero,acec <_setlocale_r+0x48>
    ad24:	003ff506 	br	acfc <_setlocale_r+0x58>

0000ad28 <setlocale>:
    ad28:	01820034 	movhi	r6,2048
    ad2c:	31893c04 	addi	r6,r6,9456
    ad30:	2007883a 	mov	r3,r4
    ad34:	31000017 	ldw	r4,0(r6)
    ad38:	280d883a 	mov	r6,r5
    ad3c:	180b883a 	mov	r5,r3
    ad40:	000aca41 	jmpi	aca4 <_setlocale_r>

0000ad44 <__smakebuf_r>:
    ad44:	2880030b 	ldhu	r2,12(r5)
    ad48:	deffed04 	addi	sp,sp,-76
    ad4c:	dc401015 	stw	r17,64(sp)
    ad50:	1080008c 	andi	r2,r2,2
    ad54:	dc000f15 	stw	r16,60(sp)
    ad58:	dfc01215 	stw	ra,72(sp)
    ad5c:	dc801115 	stw	r18,68(sp)
    ad60:	2821883a 	mov	r16,r5
    ad64:	2023883a 	mov	r17,r4
    ad68:	10000b26 	beq	r2,zero,ad98 <__smakebuf_r+0x54>
    ad6c:	28c010c4 	addi	r3,r5,67
    ad70:	00800044 	movi	r2,1
    ad74:	28800515 	stw	r2,20(r5)
    ad78:	28c00415 	stw	r3,16(r5)
    ad7c:	28c00015 	stw	r3,0(r5)
    ad80:	dfc01217 	ldw	ra,72(sp)
    ad84:	dc801117 	ldw	r18,68(sp)
    ad88:	dc401017 	ldw	r17,64(sp)
    ad8c:	dc000f17 	ldw	r16,60(sp)
    ad90:	dec01304 	addi	sp,sp,76
    ad94:	f800283a 	ret
    ad98:	2940038f 	ldh	r5,14(r5)
    ad9c:	28002116 	blt	r5,zero,ae24 <__smakebuf_r+0xe0>
    ada0:	d80d883a 	mov	r6,sp
    ada4:	000d36c0 	call	d36c <_fstat_r>
    ada8:	10001e16 	blt	r2,zero,ae24 <__smakebuf_r+0xe0>
    adac:	d8800117 	ldw	r2,4(sp)
    adb0:	00e00014 	movui	r3,32768
    adb4:	113c000c 	andi	r4,r2,61440
    adb8:	20c03126 	beq	r4,r3,ae80 <__smakebuf_r+0x13c>
    adbc:	8080030b 	ldhu	r2,12(r16)
    adc0:	00c80004 	movi	r3,8192
    adc4:	10820014 	ori	r2,r2,2048
    adc8:	8080030d 	sth	r2,12(r16)
    adcc:	20c01e26 	beq	r4,r3,ae48 <__smakebuf_r+0x104>
    add0:	04810004 	movi	r18,1024
    add4:	8809883a 	mov	r4,r17
    add8:	900b883a 	mov	r5,r18
    addc:	000aed80 	call	aed8 <_malloc_r>
    ade0:	1009883a 	mov	r4,r2
    ade4:	10003126 	beq	r2,zero,aeac <__smakebuf_r+0x168>
    ade8:	80c0030b 	ldhu	r3,12(r16)
    adec:	00800074 	movhi	r2,1
    adf0:	10a82c04 	addi	r2,r2,-24400
    adf4:	88800f15 	stw	r2,60(r17)
    adf8:	18c02014 	ori	r3,r3,128
    adfc:	84800515 	stw	r18,20(r16)
    ae00:	80c0030d 	sth	r3,12(r16)
    ae04:	81000415 	stw	r4,16(r16)
    ae08:	81000015 	stw	r4,0(r16)
    ae0c:	dfc01217 	ldw	ra,72(sp)
    ae10:	dc801117 	ldw	r18,68(sp)
    ae14:	dc401017 	ldw	r17,64(sp)
    ae18:	dc000f17 	ldw	r16,60(sp)
    ae1c:	dec01304 	addi	sp,sp,76
    ae20:	f800283a 	ret
    ae24:	80c0030b 	ldhu	r3,12(r16)
    ae28:	1880200c 	andi	r2,r3,128
    ae2c:	10000426 	beq	r2,zero,ae40 <__smakebuf_r+0xfc>
    ae30:	04801004 	movi	r18,64
    ae34:	18820014 	ori	r2,r3,2048
    ae38:	8080030d 	sth	r2,12(r16)
    ae3c:	003fe506 	br	add4 <__smakebuf_r+0x90>
    ae40:	04810004 	movi	r18,1024
    ae44:	003ffb06 	br	ae34 <__smakebuf_r+0xf0>
    ae48:	8140038f 	ldh	r5,14(r16)
    ae4c:	8809883a 	mov	r4,r17
    ae50:	000d3e00 	call	d3e0 <_isatty_r>
    ae54:	103fde26 	beq	r2,zero,add0 <__smakebuf_r+0x8c>
    ae58:	8080030b 	ldhu	r2,12(r16)
    ae5c:	80c010c4 	addi	r3,r16,67
    ae60:	04810004 	movi	r18,1024
    ae64:	10800054 	ori	r2,r2,1
    ae68:	8080030d 	sth	r2,12(r16)
    ae6c:	00800044 	movi	r2,1
    ae70:	80c00415 	stw	r3,16(r16)
    ae74:	80800515 	stw	r2,20(r16)
    ae78:	80c00015 	stw	r3,0(r16)
    ae7c:	003fd506 	br	add4 <__smakebuf_r+0x90>
    ae80:	80c00a17 	ldw	r3,40(r16)
    ae84:	00800074 	movhi	r2,1
    ae88:	10b3ab04 	addi	r2,r2,-12628
    ae8c:	18bfcb1e 	bne	r3,r2,adbc <__smakebuf_r+0x78>
    ae90:	8080030b 	ldhu	r2,12(r16)
    ae94:	00c10004 	movi	r3,1024
    ae98:	1825883a 	mov	r18,r3
    ae9c:	10c4b03a 	or	r2,r2,r3
    aea0:	8080030d 	sth	r2,12(r16)
    aea4:	80c01315 	stw	r3,76(r16)
    aea8:	003fca06 	br	add4 <__smakebuf_r+0x90>
    aeac:	8100030b 	ldhu	r4,12(r16)
    aeb0:	2080800c 	andi	r2,r4,512
    aeb4:	103fb21e 	bne	r2,zero,ad80 <__smakebuf_r+0x3c>
    aeb8:	80c010c4 	addi	r3,r16,67
    aebc:	21000094 	ori	r4,r4,2
    aec0:	00800044 	movi	r2,1
    aec4:	80800515 	stw	r2,20(r16)
    aec8:	8100030d 	sth	r4,12(r16)
    aecc:	80c00415 	stw	r3,16(r16)
    aed0:	80c00015 	stw	r3,0(r16)
    aed4:	003faa06 	br	ad80 <__smakebuf_r+0x3c>

0000aed8 <_malloc_r>:
    aed8:	defff604 	addi	sp,sp,-40
    aedc:	28c002c4 	addi	r3,r5,11
    aee0:	00800584 	movi	r2,22
    aee4:	dc800215 	stw	r18,8(sp)
    aee8:	dfc00915 	stw	ra,36(sp)
    aeec:	df000815 	stw	fp,32(sp)
    aef0:	ddc00715 	stw	r23,28(sp)
    aef4:	dd800615 	stw	r22,24(sp)
    aef8:	dd400515 	stw	r21,20(sp)
    aefc:	dd000415 	stw	r20,16(sp)
    af00:	dcc00315 	stw	r19,12(sp)
    af04:	dc400115 	stw	r17,4(sp)
    af08:	dc000015 	stw	r16,0(sp)
    af0c:	2025883a 	mov	r18,r4
    af10:	10c01236 	bltu	r2,r3,af5c <_malloc_r+0x84>
    af14:	04400404 	movi	r17,16
    af18:	8940142e 	bgeu	r17,r5,af6c <_malloc_r+0x94>
    af1c:	00800304 	movi	r2,12
    af20:	0007883a 	mov	r3,zero
    af24:	90800015 	stw	r2,0(r18)
    af28:	1805883a 	mov	r2,r3
    af2c:	dfc00917 	ldw	ra,36(sp)
    af30:	df000817 	ldw	fp,32(sp)
    af34:	ddc00717 	ldw	r23,28(sp)
    af38:	dd800617 	ldw	r22,24(sp)
    af3c:	dd400517 	ldw	r21,20(sp)
    af40:	dd000417 	ldw	r20,16(sp)
    af44:	dcc00317 	ldw	r19,12(sp)
    af48:	dc800217 	ldw	r18,8(sp)
    af4c:	dc400117 	ldw	r17,4(sp)
    af50:	dc000017 	ldw	r16,0(sp)
    af54:	dec00a04 	addi	sp,sp,40
    af58:	f800283a 	ret
    af5c:	00bffe04 	movi	r2,-8
    af60:	18a2703a 	and	r17,r3,r2
    af64:	883fed16 	blt	r17,zero,af1c <_malloc_r+0x44>
    af68:	897fec36 	bltu	r17,r5,af1c <_malloc_r+0x44>
    af6c:	9009883a 	mov	r4,r18
    af70:	000eaa80 	call	eaa8 <__malloc_lock>
    af74:	00807dc4 	movi	r2,503
    af78:	14402b2e 	bgeu	r2,r17,b028 <_malloc_r+0x150>
    af7c:	8806d27a 	srli	r3,r17,9
    af80:	18003f1e 	bne	r3,zero,b080 <_malloc_r+0x1a8>
    af84:	880cd0fa 	srli	r6,r17,3
    af88:	300490fa 	slli	r2,r6,3
    af8c:	02c20034 	movhi	r11,2048
    af90:	5ac2ce04 	addi	r11,r11,2872
    af94:	12cb883a 	add	r5,r2,r11
    af98:	2c000317 	ldw	r16,12(r5)
    af9c:	580f883a 	mov	r7,r11
    afa0:	2c00041e 	bne	r5,r16,afb4 <_malloc_r+0xdc>
    afa4:	00000a06 	br	afd0 <_malloc_r+0xf8>
    afa8:	1800860e 	bge	r3,zero,b1c4 <_malloc_r+0x2ec>
    afac:	84000317 	ldw	r16,12(r16)
    afb0:	2c000726 	beq	r5,r16,afd0 <_malloc_r+0xf8>
    afb4:	80800117 	ldw	r2,4(r16)
    afb8:	00ffff04 	movi	r3,-4
    afbc:	10c8703a 	and	r4,r2,r3
    afc0:	2447c83a 	sub	r3,r4,r17
    afc4:	008003c4 	movi	r2,15
    afc8:	10fff70e 	bge	r2,r3,afa8 <_malloc_r+0xd0>
    afcc:	31bfffc4 	addi	r6,r6,-1
    afd0:	32400044 	addi	r9,r6,1
    afd4:	02820034 	movhi	r10,2048
    afd8:	5282d004 	addi	r10,r10,2880
    afdc:	54000217 	ldw	r16,8(r10)
    afe0:	8280a026 	beq	r16,r10,b264 <_malloc_r+0x38c>
    afe4:	80800117 	ldw	r2,4(r16)
    afe8:	00ffff04 	movi	r3,-4
    afec:	10ca703a 	and	r5,r2,r3
    aff0:	2c4dc83a 	sub	r6,r5,r17
    aff4:	008003c4 	movi	r2,15
    aff8:	11808316 	blt	r2,r6,b208 <_malloc_r+0x330>
    affc:	52800315 	stw	r10,12(r10)
    b000:	52800215 	stw	r10,8(r10)
    b004:	30002916 	blt	r6,zero,b0ac <_malloc_r+0x1d4>
    b008:	8147883a 	add	r3,r16,r5
    b00c:	18800117 	ldw	r2,4(r3)
    b010:	9009883a 	mov	r4,r18
    b014:	10800054 	ori	r2,r2,1
    b018:	18800115 	stw	r2,4(r3)
    b01c:	000eac80 	call	eac8 <__malloc_unlock>
    b020:	80c00204 	addi	r3,r16,8
    b024:	003fc006 	br	af28 <_malloc_r+0x50>
    b028:	02c20034 	movhi	r11,2048
    b02c:	5ac2ce04 	addi	r11,r11,2872
    b030:	8ac5883a 	add	r2,r17,r11
    b034:	14000317 	ldw	r16,12(r2)
    b038:	580f883a 	mov	r7,r11
    b03c:	8806d0fa 	srli	r3,r17,3
    b040:	14006c26 	beq	r2,r16,b1f4 <_malloc_r+0x31c>
    b044:	80c00117 	ldw	r3,4(r16)
    b048:	00bfff04 	movi	r2,-4
    b04c:	81800317 	ldw	r6,12(r16)
    b050:	1886703a 	and	r3,r3,r2
    b054:	80c7883a 	add	r3,r16,r3
    b058:	18800117 	ldw	r2,4(r3)
    b05c:	81400217 	ldw	r5,8(r16)
    b060:	9009883a 	mov	r4,r18
    b064:	10800054 	ori	r2,r2,1
    b068:	18800115 	stw	r2,4(r3)
    b06c:	31400215 	stw	r5,8(r6)
    b070:	29800315 	stw	r6,12(r5)
    b074:	000eac80 	call	eac8 <__malloc_unlock>
    b078:	80c00204 	addi	r3,r16,8
    b07c:	003faa06 	br	af28 <_malloc_r+0x50>
    b080:	00800104 	movi	r2,4
    b084:	10c0052e 	bgeu	r2,r3,b09c <_malloc_r+0x1c4>
    b088:	00800504 	movi	r2,20
    b08c:	10c07836 	bltu	r2,r3,b270 <_malloc_r+0x398>
    b090:	198016c4 	addi	r6,r3,91
    b094:	300490fa 	slli	r2,r6,3
    b098:	003fbc06 	br	af8c <_malloc_r+0xb4>
    b09c:	8804d1ba 	srli	r2,r17,6
    b0a0:	11800e04 	addi	r6,r2,56
    b0a4:	300490fa 	slli	r2,r6,3
    b0a8:	003fb806 	br	af8c <_malloc_r+0xb4>
    b0ac:	00807fc4 	movi	r2,511
    b0b0:	1140bb36 	bltu	r2,r5,b3a0 <_malloc_r+0x4c8>
    b0b4:	2806d0fa 	srli	r3,r5,3
    b0b8:	573ffe04 	addi	fp,r10,-8
    b0bc:	00800044 	movi	r2,1
    b0c0:	180890fa 	slli	r4,r3,3
    b0c4:	1807d0ba 	srai	r3,r3,2
    b0c8:	e1c00117 	ldw	r7,4(fp)
    b0cc:	5909883a 	add	r4,r11,r4
    b0d0:	21400217 	ldw	r5,8(r4)
    b0d4:	10c4983a 	sll	r2,r2,r3
    b0d8:	81000315 	stw	r4,12(r16)
    b0dc:	81400215 	stw	r5,8(r16)
    b0e0:	388eb03a 	or	r7,r7,r2
    b0e4:	2c000315 	stw	r16,12(r5)
    b0e8:	24000215 	stw	r16,8(r4)
    b0ec:	e1c00115 	stw	r7,4(fp)
    b0f0:	4807883a 	mov	r3,r9
    b0f4:	4800cd16 	blt	r9,zero,b42c <_malloc_r+0x554>
    b0f8:	1807d0ba 	srai	r3,r3,2
    b0fc:	00800044 	movi	r2,1
    b100:	10c8983a 	sll	r4,r2,r3
    b104:	39004436 	bltu	r7,r4,b218 <_malloc_r+0x340>
    b108:	21c4703a 	and	r2,r4,r7
    b10c:	10000a1e 	bne	r2,zero,b138 <_malloc_r+0x260>
    b110:	2109883a 	add	r4,r4,r4
    b114:	00bfff04 	movi	r2,-4
    b118:	4884703a 	and	r2,r9,r2
    b11c:	3906703a 	and	r3,r7,r4
    b120:	12400104 	addi	r9,r2,4
    b124:	1800041e 	bne	r3,zero,b138 <_malloc_r+0x260>
    b128:	2109883a 	add	r4,r4,r4
    b12c:	3904703a 	and	r2,r7,r4
    b130:	4a400104 	addi	r9,r9,4
    b134:	103ffc26 	beq	r2,zero,b128 <_malloc_r+0x250>
    b138:	480490fa 	slli	r2,r9,3
    b13c:	4819883a 	mov	r12,r9
    b140:	023fff04 	movi	r8,-4
    b144:	589b883a 	add	r13,r11,r2
    b148:	6807883a 	mov	r3,r13
    b14c:	014003c4 	movi	r5,15
    b150:	1c000317 	ldw	r16,12(r3)
    b154:	1c00041e 	bne	r3,r16,b168 <_malloc_r+0x290>
    b158:	0000a706 	br	b3f8 <_malloc_r+0x520>
    b15c:	3000ab0e 	bge	r6,zero,b40c <_malloc_r+0x534>
    b160:	84000317 	ldw	r16,12(r16)
    b164:	1c00a426 	beq	r3,r16,b3f8 <_malloc_r+0x520>
    b168:	80800117 	ldw	r2,4(r16)
    b16c:	1204703a 	and	r2,r2,r8
    b170:	144dc83a 	sub	r6,r2,r17
    b174:	29bff90e 	bge	r5,r6,b15c <_malloc_r+0x284>
    b178:	81000317 	ldw	r4,12(r16)
    b17c:	80c00217 	ldw	r3,8(r16)
    b180:	89400054 	ori	r5,r17,1
    b184:	8445883a 	add	r2,r16,r17
    b188:	20c00215 	stw	r3,8(r4)
    b18c:	19000315 	stw	r4,12(r3)
    b190:	81400115 	stw	r5,4(r16)
    b194:	1187883a 	add	r3,r2,r6
    b198:	31000054 	ori	r4,r6,1
    b19c:	50800315 	stw	r2,12(r10)
    b1a0:	50800215 	stw	r2,8(r10)
    b1a4:	19800015 	stw	r6,0(r3)
    b1a8:	11000115 	stw	r4,4(r2)
    b1ac:	12800215 	stw	r10,8(r2)
    b1b0:	12800315 	stw	r10,12(r2)
    b1b4:	9009883a 	mov	r4,r18
    b1b8:	000eac80 	call	eac8 <__malloc_unlock>
    b1bc:	80c00204 	addi	r3,r16,8
    b1c0:	003f5906 	br	af28 <_malloc_r+0x50>
    b1c4:	8109883a 	add	r4,r16,r4
    b1c8:	20800117 	ldw	r2,4(r4)
    b1cc:	80c00217 	ldw	r3,8(r16)
    b1d0:	81400317 	ldw	r5,12(r16)
    b1d4:	10800054 	ori	r2,r2,1
    b1d8:	20800115 	stw	r2,4(r4)
    b1dc:	28c00215 	stw	r3,8(r5)
    b1e0:	19400315 	stw	r5,12(r3)
    b1e4:	9009883a 	mov	r4,r18
    b1e8:	000eac80 	call	eac8 <__malloc_unlock>
    b1ec:	80c00204 	addi	r3,r16,8
    b1f0:	003f4d06 	br	af28 <_malloc_r+0x50>
    b1f4:	80800204 	addi	r2,r16,8
    b1f8:	14000317 	ldw	r16,12(r2)
    b1fc:	143f911e 	bne	r2,r16,b044 <_malloc_r+0x16c>
    b200:	1a400084 	addi	r9,r3,2
    b204:	003f7306 	br	afd4 <_malloc_r+0xfc>
    b208:	88c00054 	ori	r3,r17,1
    b20c:	8445883a 	add	r2,r16,r17
    b210:	80c00115 	stw	r3,4(r16)
    b214:	003fdf06 	br	b194 <_malloc_r+0x2bc>
    b218:	e4000217 	ldw	r16,8(fp)
    b21c:	00bfff04 	movi	r2,-4
    b220:	80c00117 	ldw	r3,4(r16)
    b224:	802d883a 	mov	r22,r16
    b228:	18aa703a 	and	r21,r3,r2
    b22c:	ac401636 	bltu	r21,r17,b288 <_malloc_r+0x3b0>
    b230:	ac49c83a 	sub	r4,r21,r17
    b234:	008003c4 	movi	r2,15
    b238:	1100130e 	bge	r2,r4,b288 <_malloc_r+0x3b0>
    b23c:	88800054 	ori	r2,r17,1
    b240:	8447883a 	add	r3,r16,r17
    b244:	80800115 	stw	r2,4(r16)
    b248:	20800054 	ori	r2,r4,1
    b24c:	18800115 	stw	r2,4(r3)
    b250:	e0c00215 	stw	r3,8(fp)
    b254:	9009883a 	mov	r4,r18
    b258:	000eac80 	call	eac8 <__malloc_unlock>
    b25c:	80c00204 	addi	r3,r16,8
    b260:	003f3106 	br	af28 <_malloc_r+0x50>
    b264:	39c00117 	ldw	r7,4(r7)
    b268:	573ffe04 	addi	fp,r10,-8
    b26c:	003fa006 	br	b0f0 <_malloc_r+0x218>
    b270:	00801504 	movi	r2,84
    b274:	10c06736 	bltu	r2,r3,b414 <_malloc_r+0x53c>
    b278:	8804d33a 	srli	r2,r17,12
    b27c:	11801b84 	addi	r6,r2,110
    b280:	300490fa 	slli	r2,r6,3
    b284:	003f4106 	br	af8c <_malloc_r+0xb4>
    b288:	d0a03b17 	ldw	r2,-32532(gp)
    b28c:	d0e00b17 	ldw	r3,-32724(gp)
    b290:	053fffc4 	movi	r20,-1
    b294:	10800404 	addi	r2,r2,16
    b298:	88a7883a 	add	r19,r17,r2
    b29c:	1d000326 	beq	r3,r20,b2ac <_malloc_r+0x3d4>
    b2a0:	98c3ffc4 	addi	r3,r19,4095
    b2a4:	00bc0004 	movi	r2,-4096
    b2a8:	18a6703a 	and	r19,r3,r2
    b2ac:	9009883a 	mov	r4,r18
    b2b0:	980b883a 	mov	r5,r19
    b2b4:	000ce340 	call	ce34 <_sbrk_r>
    b2b8:	1009883a 	mov	r4,r2
    b2bc:	15000426 	beq	r2,r20,b2d0 <_malloc_r+0x3f8>
    b2c0:	854b883a 	add	r5,r16,r21
    b2c4:	1029883a 	mov	r20,r2
    b2c8:	11405a2e 	bgeu	r2,r5,b434 <_malloc_r+0x55c>
    b2cc:	87000c26 	beq	r16,fp,b300 <_malloc_r+0x428>
    b2d0:	e4000217 	ldw	r16,8(fp)
    b2d4:	80c00117 	ldw	r3,4(r16)
    b2d8:	00bfff04 	movi	r2,-4
    b2dc:	1884703a 	and	r2,r3,r2
    b2e0:	14400336 	bltu	r2,r17,b2f0 <_malloc_r+0x418>
    b2e4:	1449c83a 	sub	r4,r2,r17
    b2e8:	008003c4 	movi	r2,15
    b2ec:	113fd316 	blt	r2,r4,b23c <_malloc_r+0x364>
    b2f0:	9009883a 	mov	r4,r18
    b2f4:	000eac80 	call	eac8 <__malloc_unlock>
    b2f8:	0007883a 	mov	r3,zero
    b2fc:	003f0a06 	br	af28 <_malloc_r+0x50>
    b300:	05c20234 	movhi	r23,2056
    b304:	bdfdee04 	addi	r23,r23,-2120
    b308:	b8800017 	ldw	r2,0(r23)
    b30c:	988d883a 	add	r6,r19,r2
    b310:	b9800015 	stw	r6,0(r23)
    b314:	d0e00b17 	ldw	r3,-32724(gp)
    b318:	00bfffc4 	movi	r2,-1
    b31c:	18808e26 	beq	r3,r2,b558 <_malloc_r+0x680>
    b320:	2145c83a 	sub	r2,r4,r5
    b324:	3085883a 	add	r2,r6,r2
    b328:	b8800015 	stw	r2,0(r23)
    b32c:	20c001cc 	andi	r3,r4,7
    b330:	18005f1e 	bne	r3,zero,b4b0 <_malloc_r+0x5d8>
    b334:	000b883a 	mov	r5,zero
    b338:	a4c5883a 	add	r2,r20,r19
    b33c:	1083ffcc 	andi	r2,r2,4095
    b340:	00c40004 	movi	r3,4096
    b344:	1887c83a 	sub	r3,r3,r2
    b348:	28e7883a 	add	r19,r5,r3
    b34c:	9009883a 	mov	r4,r18
    b350:	980b883a 	mov	r5,r19
    b354:	000ce340 	call	ce34 <_sbrk_r>
    b358:	1007883a 	mov	r3,r2
    b35c:	00bfffc4 	movi	r2,-1
    b360:	18807a26 	beq	r3,r2,b54c <_malloc_r+0x674>
    b364:	1d05c83a 	sub	r2,r3,r20
    b368:	9885883a 	add	r2,r19,r2
    b36c:	10c00054 	ori	r3,r2,1
    b370:	b8800017 	ldw	r2,0(r23)
    b374:	a021883a 	mov	r16,r20
    b378:	a0c00115 	stw	r3,4(r20)
    b37c:	9885883a 	add	r2,r19,r2
    b380:	b8800015 	stw	r2,0(r23)
    b384:	e5000215 	stw	r20,8(fp)
    b388:	b7003626 	beq	r22,fp,b464 <_malloc_r+0x58c>
    b38c:	018003c4 	movi	r6,15
    b390:	35404b36 	bltu	r6,r21,b4c0 <_malloc_r+0x5e8>
    b394:	00800044 	movi	r2,1
    b398:	a0800115 	stw	r2,4(r20)
    b39c:	003fcd06 	br	b2d4 <_malloc_r+0x3fc>
    b3a0:	2808d27a 	srli	r4,r5,9
    b3a4:	2000371e 	bne	r4,zero,b484 <_malloc_r+0x5ac>
    b3a8:	2808d0fa 	srli	r4,r5,3
    b3ac:	200690fa 	slli	r3,r4,3
    b3b0:	1ad1883a 	add	r8,r3,r11
    b3b4:	41800217 	ldw	r6,8(r8)
    b3b8:	41805b26 	beq	r8,r6,b528 <_malloc_r+0x650>
    b3bc:	30800117 	ldw	r2,4(r6)
    b3c0:	00ffff04 	movi	r3,-4
    b3c4:	10c4703a 	and	r2,r2,r3
    b3c8:	2880022e 	bgeu	r5,r2,b3d4 <_malloc_r+0x4fc>
    b3cc:	31800217 	ldw	r6,8(r6)
    b3d0:	41bffa1e 	bne	r8,r6,b3bc <_malloc_r+0x4e4>
    b3d4:	32000317 	ldw	r8,12(r6)
    b3d8:	39c00117 	ldw	r7,4(r7)
    b3dc:	82000315 	stw	r8,12(r16)
    b3e0:	81800215 	stw	r6,8(r16)
    b3e4:	07020034 	movhi	fp,2048
    b3e8:	e702ce04 	addi	fp,fp,2872
    b3ec:	34000315 	stw	r16,12(r6)
    b3f0:	44000215 	stw	r16,8(r8)
    b3f4:	003f3e06 	br	b0f0 <_malloc_r+0x218>
    b3f8:	63000044 	addi	r12,r12,1
    b3fc:	608000cc 	andi	r2,r12,3
    b400:	10005d26 	beq	r2,zero,b578 <_malloc_r+0x6a0>
    b404:	18c00204 	addi	r3,r3,8
    b408:	003f5106 	br	b150 <_malloc_r+0x278>
    b40c:	8089883a 	add	r4,r16,r2
    b410:	003f6d06 	br	b1c8 <_malloc_r+0x2f0>
    b414:	00805504 	movi	r2,340
    b418:	10c02036 	bltu	r2,r3,b49c <_malloc_r+0x5c4>
    b41c:	8804d3fa 	srli	r2,r17,15
    b420:	11801dc4 	addi	r6,r2,119
    b424:	300490fa 	slli	r2,r6,3
    b428:	003ed806 	br	af8c <_malloc_r+0xb4>
    b42c:	48c000c4 	addi	r3,r9,3
    b430:	003f3106 	br	b0f8 <_malloc_r+0x220>
    b434:	05c20234 	movhi	r23,2056
    b438:	bdfdee04 	addi	r23,r23,-2120
    b43c:	b8800017 	ldw	r2,0(r23)
    b440:	988d883a 	add	r6,r19,r2
    b444:	b9800015 	stw	r6,0(r23)
    b448:	293fb21e 	bne	r5,r4,b314 <_malloc_r+0x43c>
    b44c:	2083ffcc 	andi	r2,r4,4095
    b450:	103fb01e 	bne	r2,zero,b314 <_malloc_r+0x43c>
    b454:	e4000217 	ldw	r16,8(fp)
    b458:	9d45883a 	add	r2,r19,r21
    b45c:	10800054 	ori	r2,r2,1
    b460:	80800115 	stw	r2,4(r16)
    b464:	b8c00017 	ldw	r3,0(r23)
    b468:	d0a03c17 	ldw	r2,-32528(gp)
    b46c:	10c0012e 	bgeu	r2,r3,b474 <_malloc_r+0x59c>
    b470:	d0e03c15 	stw	r3,-32528(gp)
    b474:	d0a03d17 	ldw	r2,-32524(gp)
    b478:	10ff962e 	bgeu	r2,r3,b2d4 <_malloc_r+0x3fc>
    b47c:	d0e03d15 	stw	r3,-32524(gp)
    b480:	003f9406 	br	b2d4 <_malloc_r+0x3fc>
    b484:	00800104 	movi	r2,4
    b488:	11001e36 	bltu	r2,r4,b504 <_malloc_r+0x62c>
    b48c:	2804d1ba 	srli	r2,r5,6
    b490:	11000e04 	addi	r4,r2,56
    b494:	200690fa 	slli	r3,r4,3
    b498:	003fc506 	br	b3b0 <_malloc_r+0x4d8>
    b49c:	00815504 	movi	r2,1364
    b4a0:	10c01d2e 	bgeu	r2,r3,b518 <_malloc_r+0x640>
    b4a4:	01801f84 	movi	r6,126
    b4a8:	0080fc04 	movi	r2,1008
    b4ac:	003eb706 	br	af8c <_malloc_r+0xb4>
    b4b0:	00800204 	movi	r2,8
    b4b4:	10cbc83a 	sub	r5,r2,r3
    b4b8:	2169883a 	add	r20,r4,r5
    b4bc:	003f9e06 	br	b338 <_malloc_r+0x460>
    b4c0:	00bffe04 	movi	r2,-8
    b4c4:	a93ffd04 	addi	r4,r21,-12
    b4c8:	2088703a 	and	r4,r4,r2
    b4cc:	b10b883a 	add	r5,r22,r4
    b4d0:	00c00144 	movi	r3,5
    b4d4:	28c00215 	stw	r3,8(r5)
    b4d8:	28c00115 	stw	r3,4(r5)
    b4dc:	b0800117 	ldw	r2,4(r22)
    b4e0:	1080004c 	andi	r2,r2,1
    b4e4:	2084b03a 	or	r2,r4,r2
    b4e8:	b0800115 	stw	r2,4(r22)
    b4ec:	313fdd2e 	bgeu	r6,r4,b464 <_malloc_r+0x58c>
    b4f0:	b1400204 	addi	r5,r22,8
    b4f4:	9009883a 	mov	r4,r18
    b4f8:	000a3500 	call	a350 <_free_r>
    b4fc:	e4000217 	ldw	r16,8(fp)
    b500:	003fd806 	br	b464 <_malloc_r+0x58c>
    b504:	00800504 	movi	r2,20
    b508:	11001536 	bltu	r2,r4,b560 <_malloc_r+0x688>
    b50c:	210016c4 	addi	r4,r4,91
    b510:	200690fa 	slli	r3,r4,3
    b514:	003fa606 	br	b3b0 <_malloc_r+0x4d8>
    b518:	8804d4ba 	srli	r2,r17,18
    b51c:	11801f04 	addi	r6,r2,124
    b520:	300490fa 	slli	r2,r6,3
    b524:	003e9906 	br	af8c <_malloc_r+0xb4>
    b528:	2009d0ba 	srai	r4,r4,2
    b52c:	01420034 	movhi	r5,2048
    b530:	2942ce04 	addi	r5,r5,2872
    b534:	00c00044 	movi	r3,1
    b538:	28800117 	ldw	r2,4(r5)
    b53c:	1906983a 	sll	r3,r3,r4
    b540:	10c4b03a 	or	r2,r2,r3
    b544:	28800115 	stw	r2,4(r5)
    b548:	003fa306 	br	b3d8 <_malloc_r+0x500>
    b54c:	0027883a 	mov	r19,zero
    b550:	00c00044 	movi	r3,1
    b554:	003f8606 	br	b370 <_malloc_r+0x498>
    b558:	d1200b15 	stw	r4,-32724(gp)
    b55c:	003f7306 	br	b32c <_malloc_r+0x454>
    b560:	00801504 	movi	r2,84
    b564:	11001936 	bltu	r2,r4,b5cc <_malloc_r+0x6f4>
    b568:	2804d33a 	srli	r2,r5,12
    b56c:	11001b84 	addi	r4,r2,110
    b570:	200690fa 	slli	r3,r4,3
    b574:	003f8e06 	br	b3b0 <_malloc_r+0x4d8>
    b578:	480b883a 	mov	r5,r9
    b57c:	6807883a 	mov	r3,r13
    b580:	288000cc 	andi	r2,r5,3
    b584:	18fffe04 	addi	r3,r3,-8
    b588:	297fffc4 	addi	r5,r5,-1
    b58c:	10001526 	beq	r2,zero,b5e4 <_malloc_r+0x70c>
    b590:	18800217 	ldw	r2,8(r3)
    b594:	10fffa26 	beq	r2,r3,b580 <_malloc_r+0x6a8>
    b598:	2109883a 	add	r4,r4,r4
    b59c:	393f1e36 	bltu	r7,r4,b218 <_malloc_r+0x340>
    b5a0:	203f1d26 	beq	r4,zero,b218 <_malloc_r+0x340>
    b5a4:	21c4703a 	and	r2,r4,r7
    b5a8:	10000226 	beq	r2,zero,b5b4 <_malloc_r+0x6dc>
    b5ac:	6013883a 	mov	r9,r12
    b5b0:	003ee106 	br	b138 <_malloc_r+0x260>
    b5b4:	2109883a 	add	r4,r4,r4
    b5b8:	3904703a 	and	r2,r7,r4
    b5bc:	63000104 	addi	r12,r12,4
    b5c0:	103ffc26 	beq	r2,zero,b5b4 <_malloc_r+0x6dc>
    b5c4:	6013883a 	mov	r9,r12
    b5c8:	003edb06 	br	b138 <_malloc_r+0x260>
    b5cc:	00805504 	movi	r2,340
    b5d0:	11000836 	bltu	r2,r4,b5f4 <_malloc_r+0x71c>
    b5d4:	2804d3fa 	srli	r2,r5,15
    b5d8:	11001dc4 	addi	r4,r2,119
    b5dc:	200690fa 	slli	r3,r4,3
    b5e0:	003f7306 	br	b3b0 <_malloc_r+0x4d8>
    b5e4:	0104303a 	nor	r2,zero,r4
    b5e8:	388e703a 	and	r7,r7,r2
    b5ec:	e1c00115 	stw	r7,4(fp)
    b5f0:	003fe906 	br	b598 <_malloc_r+0x6c0>
    b5f4:	00815504 	movi	r2,1364
    b5f8:	1100032e 	bgeu	r2,r4,b608 <_malloc_r+0x730>
    b5fc:	01001f84 	movi	r4,126
    b600:	00c0fc04 	movi	r3,1008
    b604:	003f6a06 	br	b3b0 <_malloc_r+0x4d8>
    b608:	2804d4ba 	srli	r2,r5,18
    b60c:	11001f04 	addi	r4,r2,124
    b610:	200690fa 	slli	r3,r4,3
    b614:	003f6606 	br	b3b0 <_malloc_r+0x4d8>

0000b618 <memchr>:
    b618:	008000c4 	movi	r2,3
    b61c:	29403fcc 	andi	r5,r5,255
    b620:	2007883a 	mov	r3,r4
    b624:	1180022e 	bgeu	r2,r6,b630 <memchr+0x18>
    b628:	2084703a 	and	r2,r4,r2
    b62c:	10000b26 	beq	r2,zero,b65c <memchr+0x44>
    b630:	313fffc4 	addi	r4,r6,-1
    b634:	3000051e 	bne	r6,zero,b64c <memchr+0x34>
    b638:	00002c06 	br	b6ec <memchr+0xd4>
    b63c:	213fffc4 	addi	r4,r4,-1
    b640:	00bfffc4 	movi	r2,-1
    b644:	18c00044 	addi	r3,r3,1
    b648:	20802826 	beq	r4,r2,b6ec <memchr+0xd4>
    b64c:	18800003 	ldbu	r2,0(r3)
    b650:	28bffa1e 	bne	r5,r2,b63c <memchr+0x24>
    b654:	1805883a 	mov	r2,r3
    b658:	f800283a 	ret
    b65c:	0011883a 	mov	r8,zero
    b660:	0007883a 	mov	r3,zero
    b664:	01c00104 	movi	r7,4
    b668:	4004923a 	slli	r2,r8,8
    b66c:	18c00044 	addi	r3,r3,1
    b670:	1151883a 	add	r8,r2,r5
    b674:	19fffc1e 	bne	r3,r7,b668 <memchr+0x50>
    b678:	02bfbff4 	movhi	r10,65279
    b67c:	52bfbfc4 	addi	r10,r10,-257
    b680:	02602074 	movhi	r9,32897
    b684:	4a602004 	addi	r9,r9,-32640
    b688:	02c000c4 	movi	r11,3
    b68c:	20800017 	ldw	r2,0(r4)
    b690:	31bfff04 	addi	r6,r6,-4
    b694:	200f883a 	mov	r7,r4
    b698:	1204f03a 	xor	r2,r2,r8
    b69c:	1287883a 	add	r3,r2,r10
    b6a0:	1a46703a 	and	r3,r3,r9
    b6a4:	0084303a 	nor	r2,zero,r2
    b6a8:	10c4703a 	and	r2,r2,r3
    b6ac:	10000b26 	beq	r2,zero,b6dc <memchr+0xc4>
    b6b0:	20800003 	ldbu	r2,0(r4)
    b6b4:	28800f26 	beq	r5,r2,b6f4 <memchr+0xdc>
    b6b8:	20800043 	ldbu	r2,1(r4)
    b6bc:	21c00044 	addi	r7,r4,1
    b6c0:	28800c26 	beq	r5,r2,b6f4 <memchr+0xdc>
    b6c4:	20800083 	ldbu	r2,2(r4)
    b6c8:	21c00084 	addi	r7,r4,2
    b6cc:	28800926 	beq	r5,r2,b6f4 <memchr+0xdc>
    b6d0:	208000c3 	ldbu	r2,3(r4)
    b6d4:	21c000c4 	addi	r7,r4,3
    b6d8:	28800626 	beq	r5,r2,b6f4 <memchr+0xdc>
    b6dc:	21000104 	addi	r4,r4,4
    b6e0:	59bfea36 	bltu	r11,r6,b68c <memchr+0x74>
    b6e4:	2007883a 	mov	r3,r4
    b6e8:	003fd106 	br	b630 <memchr+0x18>
    b6ec:	0005883a 	mov	r2,zero
    b6f0:	f800283a 	ret
    b6f4:	3805883a 	mov	r2,r7
    b6f8:	f800283a 	ret

0000b6fc <memmove>:
    b6fc:	2807883a 	mov	r3,r5
    b700:	2011883a 	mov	r8,r4
    b704:	29000c2e 	bgeu	r5,r4,b738 <memmove+0x3c>
    b708:	298f883a 	add	r7,r5,r6
    b70c:	21c00a2e 	bgeu	r4,r7,b738 <memmove+0x3c>
    b710:	30000726 	beq	r6,zero,b730 <memmove+0x34>
    b714:	2187883a 	add	r3,r4,r6
    b718:	198dc83a 	sub	r6,r3,r6
    b71c:	39ffffc4 	addi	r7,r7,-1
    b720:	38800003 	ldbu	r2,0(r7)
    b724:	18ffffc4 	addi	r3,r3,-1
    b728:	18800005 	stb	r2,0(r3)
    b72c:	19bffb1e 	bne	r3,r6,b71c <memmove+0x20>
    b730:	2005883a 	mov	r2,r4
    b734:	f800283a 	ret
    b738:	01c003c4 	movi	r7,15
    b73c:	39800a36 	bltu	r7,r6,b768 <memmove+0x6c>
    b740:	303ffb26 	beq	r6,zero,b730 <memmove+0x34>
    b744:	400f883a 	mov	r7,r8
    b748:	320d883a 	add	r6,r6,r8
    b74c:	28800003 	ldbu	r2,0(r5)
    b750:	29400044 	addi	r5,r5,1
    b754:	38800005 	stb	r2,0(r7)
    b758:	39c00044 	addi	r7,r7,1
    b75c:	39bffb1e 	bne	r7,r6,b74c <memmove+0x50>
    b760:	2005883a 	mov	r2,r4
    b764:	f800283a 	ret
    b768:	1904b03a 	or	r2,r3,r4
    b76c:	108000cc 	andi	r2,r2,3
    b770:	103ff31e 	bne	r2,zero,b740 <memmove+0x44>
    b774:	3811883a 	mov	r8,r7
    b778:	180b883a 	mov	r5,r3
    b77c:	200f883a 	mov	r7,r4
    b780:	28c00017 	ldw	r3,0(r5)
    b784:	31bffc04 	addi	r6,r6,-16
    b788:	38c00015 	stw	r3,0(r7)
    b78c:	28800117 	ldw	r2,4(r5)
    b790:	38800115 	stw	r2,4(r7)
    b794:	28c00217 	ldw	r3,8(r5)
    b798:	38c00215 	stw	r3,8(r7)
    b79c:	28800317 	ldw	r2,12(r5)
    b7a0:	29400404 	addi	r5,r5,16
    b7a4:	38800315 	stw	r2,12(r7)
    b7a8:	39c00404 	addi	r7,r7,16
    b7ac:	41bff436 	bltu	r8,r6,b780 <memmove+0x84>
    b7b0:	008000c4 	movi	r2,3
    b7b4:	1180072e 	bgeu	r2,r6,b7d4 <memmove+0xd8>
    b7b8:	1007883a 	mov	r3,r2
    b7bc:	28800017 	ldw	r2,0(r5)
    b7c0:	31bfff04 	addi	r6,r6,-4
    b7c4:	29400104 	addi	r5,r5,4
    b7c8:	38800015 	stw	r2,0(r7)
    b7cc:	39c00104 	addi	r7,r7,4
    b7d0:	19bffa36 	bltu	r3,r6,b7bc <memmove+0xc0>
    b7d4:	3811883a 	mov	r8,r7
    b7d8:	003fd906 	br	b740 <memmove+0x44>

0000b7dc <_Bfree>:
    b7dc:	28000826 	beq	r5,zero,b800 <_Bfree+0x24>
    b7e0:	28800117 	ldw	r2,4(r5)
    b7e4:	21001317 	ldw	r4,76(r4)
    b7e8:	1085883a 	add	r2,r2,r2
    b7ec:	1085883a 	add	r2,r2,r2
    b7f0:	1105883a 	add	r2,r2,r4
    b7f4:	10c00017 	ldw	r3,0(r2)
    b7f8:	28c00015 	stw	r3,0(r5)
    b7fc:	11400015 	stw	r5,0(r2)
    b800:	f800283a 	ret

0000b804 <__hi0bits>:
    b804:	20bfffec 	andhi	r2,r4,65535
    b808:	10001426 	beq	r2,zero,b85c <__hi0bits+0x58>
    b80c:	0007883a 	mov	r3,zero
    b810:	20bfc02c 	andhi	r2,r4,65280
    b814:	1000021e 	bne	r2,zero,b820 <__hi0bits+0x1c>
    b818:	2008923a 	slli	r4,r4,8
    b81c:	18c00204 	addi	r3,r3,8
    b820:	20bc002c 	andhi	r2,r4,61440
    b824:	1000021e 	bne	r2,zero,b830 <__hi0bits+0x2c>
    b828:	2008913a 	slli	r4,r4,4
    b82c:	18c00104 	addi	r3,r3,4
    b830:	20b0002c 	andhi	r2,r4,49152
    b834:	1000031e 	bne	r2,zero,b844 <__hi0bits+0x40>
    b838:	2105883a 	add	r2,r4,r4
    b83c:	18c00084 	addi	r3,r3,2
    b840:	1089883a 	add	r4,r2,r2
    b844:	20000316 	blt	r4,zero,b854 <__hi0bits+0x50>
    b848:	2090002c 	andhi	r2,r4,16384
    b84c:	10000626 	beq	r2,zero,b868 <__hi0bits+0x64>
    b850:	18c00044 	addi	r3,r3,1
    b854:	1805883a 	mov	r2,r3
    b858:	f800283a 	ret
    b85c:	2008943a 	slli	r4,r4,16
    b860:	00c00404 	movi	r3,16
    b864:	003fea06 	br	b810 <__hi0bits+0xc>
    b868:	00c00804 	movi	r3,32
    b86c:	1805883a 	mov	r2,r3
    b870:	f800283a 	ret

0000b874 <__lo0bits>:
    b874:	20c00017 	ldw	r3,0(r4)
    b878:	188001cc 	andi	r2,r3,7
    b87c:	10000a26 	beq	r2,zero,b8a8 <__lo0bits+0x34>
    b880:	1880004c 	andi	r2,r3,1
    b884:	1005003a 	cmpeq	r2,r2,zero
    b888:	10002126 	beq	r2,zero,b910 <__lo0bits+0x9c>
    b88c:	1880008c 	andi	r2,r3,2
    b890:	1000251e 	bne	r2,zero,b928 <__lo0bits+0xb4>
    b894:	1804d0ba 	srli	r2,r3,2
    b898:	01400084 	movi	r5,2
    b89c:	20800015 	stw	r2,0(r4)
    b8a0:	2805883a 	mov	r2,r5
    b8a4:	f800283a 	ret
    b8a8:	18bfffcc 	andi	r2,r3,65535
    b8ac:	10001526 	beq	r2,zero,b904 <__lo0bits+0x90>
    b8b0:	000b883a 	mov	r5,zero
    b8b4:	18803fcc 	andi	r2,r3,255
    b8b8:	1000021e 	bne	r2,zero,b8c4 <__lo0bits+0x50>
    b8bc:	1806d23a 	srli	r3,r3,8
    b8c0:	29400204 	addi	r5,r5,8
    b8c4:	188003cc 	andi	r2,r3,15
    b8c8:	1000021e 	bne	r2,zero,b8d4 <__lo0bits+0x60>
    b8cc:	1806d13a 	srli	r3,r3,4
    b8d0:	29400104 	addi	r5,r5,4
    b8d4:	188000cc 	andi	r2,r3,3
    b8d8:	1000021e 	bne	r2,zero,b8e4 <__lo0bits+0x70>
    b8dc:	1806d0ba 	srli	r3,r3,2
    b8e0:	29400084 	addi	r5,r5,2
    b8e4:	1880004c 	andi	r2,r3,1
    b8e8:	1000031e 	bne	r2,zero,b8f8 <__lo0bits+0x84>
    b8ec:	1806d07a 	srli	r3,r3,1
    b8f0:	18000a26 	beq	r3,zero,b91c <__lo0bits+0xa8>
    b8f4:	29400044 	addi	r5,r5,1
    b8f8:	2805883a 	mov	r2,r5
    b8fc:	20c00015 	stw	r3,0(r4)
    b900:	f800283a 	ret
    b904:	1806d43a 	srli	r3,r3,16
    b908:	01400404 	movi	r5,16
    b90c:	003fe906 	br	b8b4 <__lo0bits+0x40>
    b910:	000b883a 	mov	r5,zero
    b914:	2805883a 	mov	r2,r5
    b918:	f800283a 	ret
    b91c:	01400804 	movi	r5,32
    b920:	2805883a 	mov	r2,r5
    b924:	f800283a 	ret
    b928:	1804d07a 	srli	r2,r3,1
    b92c:	01400044 	movi	r5,1
    b930:	20800015 	stw	r2,0(r4)
    b934:	003fda06 	br	b8a0 <__lo0bits+0x2c>

0000b938 <__mcmp>:
    b938:	20800417 	ldw	r2,16(r4)
    b93c:	28c00417 	ldw	r3,16(r5)
    b940:	10cfc83a 	sub	r7,r2,r3
    b944:	38000c1e 	bne	r7,zero,b978 <__mcmp+0x40>
    b948:	18c5883a 	add	r2,r3,r3
    b94c:	1085883a 	add	r2,r2,r2
    b950:	10c00504 	addi	r3,r2,20
    b954:	21000504 	addi	r4,r4,20
    b958:	28cb883a 	add	r5,r5,r3
    b95c:	2085883a 	add	r2,r4,r2
    b960:	10bfff04 	addi	r2,r2,-4
    b964:	297fff04 	addi	r5,r5,-4
    b968:	11800017 	ldw	r6,0(r2)
    b96c:	28c00017 	ldw	r3,0(r5)
    b970:	30c0031e 	bne	r6,r3,b980 <__mcmp+0x48>
    b974:	20bffa36 	bltu	r4,r2,b960 <__mcmp+0x28>
    b978:	3805883a 	mov	r2,r7
    b97c:	f800283a 	ret
    b980:	30c00336 	bltu	r6,r3,b990 <__mcmp+0x58>
    b984:	01c00044 	movi	r7,1
    b988:	3805883a 	mov	r2,r7
    b98c:	f800283a 	ret
    b990:	01ffffc4 	movi	r7,-1
    b994:	003ff806 	br	b978 <__mcmp+0x40>

0000b998 <__ulp>:
    b998:	295ffc2c 	andhi	r5,r5,32752
    b99c:	013f3034 	movhi	r4,64704
    b9a0:	290b883a 	add	r5,r5,r4
    b9a4:	0145c83a 	sub	r2,zero,r5
    b9a8:	1007d53a 	srai	r3,r2,20
    b9ac:	000d883a 	mov	r6,zero
    b9b0:	0140040e 	bge	zero,r5,b9c4 <__ulp+0x2c>
    b9b4:	280f883a 	mov	r7,r5
    b9b8:	3807883a 	mov	r3,r7
    b9bc:	3005883a 	mov	r2,r6
    b9c0:	f800283a 	ret
    b9c4:	008004c4 	movi	r2,19
    b9c8:	193ffb04 	addi	r4,r3,-20
    b9cc:	10c00c0e 	bge	r2,r3,ba00 <__ulp+0x68>
    b9d0:	008007c4 	movi	r2,31
    b9d4:	1107c83a 	sub	r3,r2,r4
    b9d8:	00800784 	movi	r2,30
    b9dc:	01400044 	movi	r5,1
    b9e0:	11000216 	blt	r2,r4,b9ec <__ulp+0x54>
    b9e4:	00800044 	movi	r2,1
    b9e8:	10ca983a 	sll	r5,r2,r3
    b9ec:	000f883a 	mov	r7,zero
    b9f0:	280d883a 	mov	r6,r5
    b9f4:	3807883a 	mov	r3,r7
    b9f8:	3005883a 	mov	r2,r6
    b9fc:	f800283a 	ret
    ba00:	00800234 	movhi	r2,8
    ba04:	10cfd83a 	sra	r7,r2,r3
    ba08:	000d883a 	mov	r6,zero
    ba0c:	3005883a 	mov	r2,r6
    ba10:	3807883a 	mov	r3,r7
    ba14:	f800283a 	ret

0000ba18 <__b2d>:
    ba18:	20800417 	ldw	r2,16(r4)
    ba1c:	defff904 	addi	sp,sp,-28
    ba20:	dd000415 	stw	r20,16(sp)
    ba24:	1085883a 	add	r2,r2,r2
    ba28:	25000504 	addi	r20,r4,20
    ba2c:	1085883a 	add	r2,r2,r2
    ba30:	dc000015 	stw	r16,0(sp)
    ba34:	a0a1883a 	add	r16,r20,r2
    ba38:	dd400515 	stw	r21,20(sp)
    ba3c:	857fff17 	ldw	r21,-4(r16)
    ba40:	dc400115 	stw	r17,4(sp)
    ba44:	dfc00615 	stw	ra,24(sp)
    ba48:	a809883a 	mov	r4,r21
    ba4c:	2823883a 	mov	r17,r5
    ba50:	dcc00315 	stw	r19,12(sp)
    ba54:	dc800215 	stw	r18,8(sp)
    ba58:	000b8040 	call	b804 <__hi0bits>
    ba5c:	100b883a 	mov	r5,r2
    ba60:	00800804 	movi	r2,32
    ba64:	1145c83a 	sub	r2,r2,r5
    ba68:	88800015 	stw	r2,0(r17)
    ba6c:	00800284 	movi	r2,10
    ba70:	80ffff04 	addi	r3,r16,-4
    ba74:	11401416 	blt	r2,r5,bac8 <__b2d+0xb0>
    ba78:	008002c4 	movi	r2,11
    ba7c:	1149c83a 	sub	r4,r2,r5
    ba80:	a0c02736 	bltu	r20,r3,bb20 <__b2d+0x108>
    ba84:	000d883a 	mov	r6,zero
    ba88:	28800544 	addi	r2,r5,21
    ba8c:	a906d83a 	srl	r3,r21,r4
    ba90:	a884983a 	sll	r2,r21,r2
    ba94:	1ccffc34 	orhi	r19,r3,16368
    ba98:	11a4b03a 	or	r18,r2,r6
    ba9c:	9005883a 	mov	r2,r18
    baa0:	9807883a 	mov	r3,r19
    baa4:	dfc00617 	ldw	ra,24(sp)
    baa8:	dd400517 	ldw	r21,20(sp)
    baac:	dd000417 	ldw	r20,16(sp)
    bab0:	dcc00317 	ldw	r19,12(sp)
    bab4:	dc800217 	ldw	r18,8(sp)
    bab8:	dc400117 	ldw	r17,4(sp)
    babc:	dc000017 	ldw	r16,0(sp)
    bac0:	dec00704 	addi	sp,sp,28
    bac4:	f800283a 	ret
    bac8:	a0c00e36 	bltu	r20,r3,bb04 <__b2d+0xec>
    bacc:	293ffd44 	addi	r4,r5,-11
    bad0:	000d883a 	mov	r6,zero
    bad4:	20000f26 	beq	r4,zero,bb14 <__b2d+0xfc>
    bad8:	00800804 	movi	r2,32
    badc:	110bc83a 	sub	r5,r2,r4
    bae0:	a0c01236 	bltu	r20,r3,bb2c <__b2d+0x114>
    bae4:	000f883a 	mov	r7,zero
    bae8:	a904983a 	sll	r2,r21,r4
    baec:	3146d83a 	srl	r3,r6,r5
    baf0:	3108983a 	sll	r4,r6,r4
    baf4:	108ffc34 	orhi	r2,r2,16368
    baf8:	18a6b03a 	or	r19,r3,r2
    bafc:	3924b03a 	or	r18,r7,r4
    bb00:	003fe606 	br	ba9c <__b2d+0x84>
    bb04:	293ffd44 	addi	r4,r5,-11
    bb08:	81bffe17 	ldw	r6,-8(r16)
    bb0c:	80fffe04 	addi	r3,r16,-8
    bb10:	203ff11e 	bne	r4,zero,bad8 <__b2d+0xc0>
    bb14:	accffc34 	orhi	r19,r21,16368
    bb18:	3025883a 	mov	r18,r6
    bb1c:	003fdf06 	br	ba9c <__b2d+0x84>
    bb20:	18bfff17 	ldw	r2,-4(r3)
    bb24:	110cd83a 	srl	r6,r2,r4
    bb28:	003fd706 	br	ba88 <__b2d+0x70>
    bb2c:	18bfff17 	ldw	r2,-4(r3)
    bb30:	114ed83a 	srl	r7,r2,r5
    bb34:	003fec06 	br	bae8 <__b2d+0xd0>

0000bb38 <__ratio>:
    bb38:	defff904 	addi	sp,sp,-28
    bb3c:	dc400215 	stw	r17,8(sp)
    bb40:	2823883a 	mov	r17,r5
    bb44:	d80b883a 	mov	r5,sp
    bb48:	dfc00615 	stw	ra,24(sp)
    bb4c:	dd000515 	stw	r20,20(sp)
    bb50:	dcc00415 	stw	r19,16(sp)
    bb54:	dc800315 	stw	r18,12(sp)
    bb58:	2025883a 	mov	r18,r4
    bb5c:	000ba180 	call	ba18 <__b2d>
    bb60:	8809883a 	mov	r4,r17
    bb64:	d9400104 	addi	r5,sp,4
    bb68:	1027883a 	mov	r19,r2
    bb6c:	1829883a 	mov	r20,r3
    bb70:	000ba180 	call	ba18 <__b2d>
    bb74:	89000417 	ldw	r4,16(r17)
    bb78:	91c00417 	ldw	r7,16(r18)
    bb7c:	d9800117 	ldw	r6,4(sp)
    bb80:	180b883a 	mov	r5,r3
    bb84:	390fc83a 	sub	r7,r7,r4
    bb88:	1009883a 	mov	r4,r2
    bb8c:	d8800017 	ldw	r2,0(sp)
    bb90:	380e917a 	slli	r7,r7,5
    bb94:	2011883a 	mov	r8,r4
    bb98:	1185c83a 	sub	r2,r2,r6
    bb9c:	11c5883a 	add	r2,r2,r7
    bba0:	1006953a 	slli	r3,r2,20
    bba4:	2813883a 	mov	r9,r5
    bba8:	00800d0e 	bge	zero,r2,bbe0 <__ratio+0xa8>
    bbac:	1d29883a 	add	r20,r3,r20
    bbb0:	a00b883a 	mov	r5,r20
    bbb4:	480f883a 	mov	r7,r9
    bbb8:	9809883a 	mov	r4,r19
    bbbc:	400d883a 	mov	r6,r8
    bbc0:	00056200 	call	5620 <__divdf3>
    bbc4:	dfc00617 	ldw	ra,24(sp)
    bbc8:	dd000517 	ldw	r20,20(sp)
    bbcc:	dcc00417 	ldw	r19,16(sp)
    bbd0:	dc800317 	ldw	r18,12(sp)
    bbd4:	dc400217 	ldw	r17,8(sp)
    bbd8:	dec00704 	addi	sp,sp,28
    bbdc:	f800283a 	ret
    bbe0:	28d3c83a 	sub	r9,r5,r3
    bbe4:	003ff206 	br	bbb0 <__ratio+0x78>

0000bbe8 <_mprec_log10>:
    bbe8:	defffe04 	addi	sp,sp,-8
    bbec:	008005c4 	movi	r2,23
    bbf0:	dc000015 	stw	r16,0(sp)
    bbf4:	dfc00115 	stw	ra,4(sp)
    bbf8:	2021883a 	mov	r16,r4
    bbfc:	11000c16 	blt	r2,r4,bc30 <_mprec_log10+0x48>
    bc00:	200490fa 	slli	r2,r4,3
    bc04:	00c20034 	movhi	r3,2048
    bc08:	18c0a704 	addi	r3,r3,668
    bc0c:	10c5883a 	add	r2,r2,r3
    bc10:	12400117 	ldw	r9,4(r2)
    bc14:	12000017 	ldw	r8,0(r2)
    bc18:	4807883a 	mov	r3,r9
    bc1c:	4005883a 	mov	r2,r8
    bc20:	dfc00117 	ldw	ra,4(sp)
    bc24:	dc000017 	ldw	r16,0(sp)
    bc28:	dec00204 	addi	sp,sp,8
    bc2c:	f800283a 	ret
    bc30:	0011883a 	mov	r8,zero
    bc34:	024ffc34 	movhi	r9,16368
    bc38:	0005883a 	mov	r2,zero
    bc3c:	00d00934 	movhi	r3,16420
    bc40:	480b883a 	mov	r5,r9
    bc44:	4009883a 	mov	r4,r8
    bc48:	180f883a 	mov	r7,r3
    bc4c:	100d883a 	mov	r6,r2
    bc50:	000525c0 	call	525c <__muldf3>
    bc54:	843fffc4 	addi	r16,r16,-1
    bc58:	1011883a 	mov	r8,r2
    bc5c:	1813883a 	mov	r9,r3
    bc60:	803ff51e 	bne	r16,zero,bc38 <_mprec_log10+0x50>
    bc64:	4005883a 	mov	r2,r8
    bc68:	4807883a 	mov	r3,r9
    bc6c:	dfc00117 	ldw	ra,4(sp)
    bc70:	dc000017 	ldw	r16,0(sp)
    bc74:	dec00204 	addi	sp,sp,8
    bc78:	f800283a 	ret

0000bc7c <__copybits>:
    bc7c:	297fffc4 	addi	r5,r5,-1
    bc80:	30800417 	ldw	r2,16(r6)
    bc84:	280bd17a 	srai	r5,r5,5
    bc88:	31800504 	addi	r6,r6,20
    bc8c:	1085883a 	add	r2,r2,r2
    bc90:	294b883a 	add	r5,r5,r5
    bc94:	294b883a 	add	r5,r5,r5
    bc98:	1085883a 	add	r2,r2,r2
    bc9c:	290b883a 	add	r5,r5,r4
    bca0:	3087883a 	add	r3,r6,r2
    bca4:	29400104 	addi	r5,r5,4
    bca8:	30c0052e 	bgeu	r6,r3,bcc0 <__copybits+0x44>
    bcac:	30800017 	ldw	r2,0(r6)
    bcb0:	31800104 	addi	r6,r6,4
    bcb4:	20800015 	stw	r2,0(r4)
    bcb8:	21000104 	addi	r4,r4,4
    bcbc:	30fffb36 	bltu	r6,r3,bcac <__copybits+0x30>
    bcc0:	2140032e 	bgeu	r4,r5,bcd0 <__copybits+0x54>
    bcc4:	20000015 	stw	zero,0(r4)
    bcc8:	21000104 	addi	r4,r4,4
    bccc:	217ffd36 	bltu	r4,r5,bcc4 <__copybits+0x48>
    bcd0:	f800283a 	ret

0000bcd4 <__any_on>:
    bcd4:	20800417 	ldw	r2,16(r4)
    bcd8:	2807d17a 	srai	r3,r5,5
    bcdc:	21000504 	addi	r4,r4,20
    bce0:	10c00d0e 	bge	r2,r3,bd18 <__any_on+0x44>
    bce4:	1085883a 	add	r2,r2,r2
    bce8:	1085883a 	add	r2,r2,r2
    bcec:	208d883a 	add	r6,r4,r2
    bcf0:	2180182e 	bgeu	r4,r6,bd54 <__any_on+0x80>
    bcf4:	30bfff17 	ldw	r2,-4(r6)
    bcf8:	30ffff04 	addi	r3,r6,-4
    bcfc:	1000041e 	bne	r2,zero,bd10 <__any_on+0x3c>
    bd00:	20c0142e 	bgeu	r4,r3,bd54 <__any_on+0x80>
    bd04:	18ffff04 	addi	r3,r3,-4
    bd08:	18800017 	ldw	r2,0(r3)
    bd0c:	103ffc26 	beq	r2,zero,bd00 <__any_on+0x2c>
    bd10:	00800044 	movi	r2,1
    bd14:	f800283a 	ret
    bd18:	18800a0e 	bge	r3,r2,bd44 <__any_on+0x70>
    bd1c:	294007cc 	andi	r5,r5,31
    bd20:	28000826 	beq	r5,zero,bd44 <__any_on+0x70>
    bd24:	18c5883a 	add	r2,r3,r3
    bd28:	1085883a 	add	r2,r2,r2
    bd2c:	208d883a 	add	r6,r4,r2
    bd30:	30c00017 	ldw	r3,0(r6)
    bd34:	1944d83a 	srl	r2,r3,r5
    bd38:	1144983a 	sll	r2,r2,r5
    bd3c:	18bff41e 	bne	r3,r2,bd10 <__any_on+0x3c>
    bd40:	003feb06 	br	bcf0 <__any_on+0x1c>
    bd44:	18c5883a 	add	r2,r3,r3
    bd48:	1085883a 	add	r2,r2,r2
    bd4c:	208d883a 	add	r6,r4,r2
    bd50:	003fe706 	br	bcf0 <__any_on+0x1c>
    bd54:	0005883a 	mov	r2,zero
    bd58:	f800283a 	ret

0000bd5c <_Balloc>:
    bd5c:	20c01317 	ldw	r3,76(r4)
    bd60:	defffb04 	addi	sp,sp,-20
    bd64:	dcc00315 	stw	r19,12(sp)
    bd68:	dc800215 	stw	r18,8(sp)
    bd6c:	dfc00415 	stw	ra,16(sp)
    bd70:	2825883a 	mov	r18,r5
    bd74:	dc400115 	stw	r17,4(sp)
    bd78:	dc000015 	stw	r16,0(sp)
    bd7c:	2027883a 	mov	r19,r4
    bd80:	01800404 	movi	r6,16
    bd84:	01400104 	movi	r5,4
    bd88:	18001726 	beq	r3,zero,bde8 <_Balloc+0x8c>
    bd8c:	01400044 	movi	r5,1
    bd90:	9485883a 	add	r2,r18,r18
    bd94:	2ca2983a 	sll	r17,r5,r18
    bd98:	1085883a 	add	r2,r2,r2
    bd9c:	10c7883a 	add	r3,r2,r3
    bda0:	1c000017 	ldw	r16,0(r3)
    bda4:	8c4d883a 	add	r6,r17,r17
    bda8:	318d883a 	add	r6,r6,r6
    bdac:	9809883a 	mov	r4,r19
    bdb0:	31800504 	addi	r6,r6,20
    bdb4:	80001226 	beq	r16,zero,be00 <_Balloc+0xa4>
    bdb8:	80800017 	ldw	r2,0(r16)
    bdbc:	18800015 	stw	r2,0(r3)
    bdc0:	80000415 	stw	zero,16(r16)
    bdc4:	80000315 	stw	zero,12(r16)
    bdc8:	8005883a 	mov	r2,r16
    bdcc:	dfc00417 	ldw	ra,16(sp)
    bdd0:	dcc00317 	ldw	r19,12(sp)
    bdd4:	dc800217 	ldw	r18,8(sp)
    bdd8:	dc400117 	ldw	r17,4(sp)
    bddc:	dc000017 	ldw	r16,0(sp)
    bde0:	dec00504 	addi	sp,sp,20
    bde4:	f800283a 	ret
    bde8:	000d1240 	call	d124 <_calloc_r>
    bdec:	1007883a 	mov	r3,r2
    bdf0:	0021883a 	mov	r16,zero
    bdf4:	98801315 	stw	r2,76(r19)
    bdf8:	103fe41e 	bne	r2,zero,bd8c <_Balloc+0x30>
    bdfc:	003ff206 	br	bdc8 <_Balloc+0x6c>
    be00:	000d1240 	call	d124 <_calloc_r>
    be04:	103ff026 	beq	r2,zero,bdc8 <_Balloc+0x6c>
    be08:	1021883a 	mov	r16,r2
    be0c:	14800115 	stw	r18,4(r2)
    be10:	14400215 	stw	r17,8(r2)
    be14:	003fea06 	br	bdc0 <_Balloc+0x64>

0000be18 <__d2b>:
    be18:	defff504 	addi	sp,sp,-44
    be1c:	dcc00515 	stw	r19,20(sp)
    be20:	04c00044 	movi	r19,1
    be24:	dc000215 	stw	r16,8(sp)
    be28:	2821883a 	mov	r16,r5
    be2c:	980b883a 	mov	r5,r19
    be30:	ddc00915 	stw	r23,36(sp)
    be34:	dd800815 	stw	r22,32(sp)
    be38:	dd400715 	stw	r21,28(sp)
    be3c:	dd000615 	stw	r20,24(sp)
    be40:	dc800415 	stw	r18,16(sp)
    be44:	dc400315 	stw	r17,12(sp)
    be48:	dfc00a15 	stw	ra,40(sp)
    be4c:	3023883a 	mov	r17,r6
    be50:	382d883a 	mov	r22,r7
    be54:	ddc00b17 	ldw	r23,44(sp)
    be58:	000bd5c0 	call	bd5c <_Balloc>
    be5c:	1025883a 	mov	r18,r2
    be60:	00a00034 	movhi	r2,32768
    be64:	10bfffc4 	addi	r2,r2,-1
    be68:	8888703a 	and	r4,r17,r2
    be6c:	202ad53a 	srli	r21,r4,20
    be70:	00800434 	movhi	r2,16
    be74:	10bfffc4 	addi	r2,r2,-1
    be78:	8886703a 	and	r3,r17,r2
    be7c:	a829003a 	cmpeq	r20,r21,zero
    be80:	800b883a 	mov	r5,r16
    be84:	d8c00115 	stw	r3,4(sp)
    be88:	94000504 	addi	r16,r18,20
    be8c:	a000021e 	bne	r20,zero,be98 <__d2b+0x80>
    be90:	18c00434 	orhi	r3,r3,16
    be94:	d8c00115 	stw	r3,4(sp)
    be98:	28002726 	beq	r5,zero,bf38 <__d2b+0x120>
    be9c:	d809883a 	mov	r4,sp
    bea0:	d9400015 	stw	r5,0(sp)
    bea4:	000b8740 	call	b874 <__lo0bits>
    bea8:	100d883a 	mov	r6,r2
    beac:	10003526 	beq	r2,zero,bf84 <__d2b+0x16c>
    beb0:	d8c00117 	ldw	r3,4(sp)
    beb4:	00800804 	movi	r2,32
    beb8:	1185c83a 	sub	r2,r2,r6
    bebc:	d9000017 	ldw	r4,0(sp)
    bec0:	1886983a 	sll	r3,r3,r2
    bec4:	1906b03a 	or	r3,r3,r4
    bec8:	90c00515 	stw	r3,20(r18)
    becc:	d8c00117 	ldw	r3,4(sp)
    bed0:	1986d83a 	srl	r3,r3,r6
    bed4:	d8c00115 	stw	r3,4(sp)
    bed8:	180b003a 	cmpeq	r5,r3,zero
    bedc:	00800084 	movi	r2,2
    bee0:	114bc83a 	sub	r5,r2,r5
    bee4:	80c00115 	stw	r3,4(r16)
    bee8:	91400415 	stw	r5,16(r18)
    beec:	a0001a1e 	bne	r20,zero,bf58 <__d2b+0x140>
    bef0:	3545883a 	add	r2,r6,r21
    bef4:	10bef344 	addi	r2,r2,-1075
    bef8:	00c00d44 	movi	r3,53
    befc:	b0800015 	stw	r2,0(r22)
    bf00:	1987c83a 	sub	r3,r3,r6
    bf04:	b8c00015 	stw	r3,0(r23)
    bf08:	9005883a 	mov	r2,r18
    bf0c:	dfc00a17 	ldw	ra,40(sp)
    bf10:	ddc00917 	ldw	r23,36(sp)
    bf14:	dd800817 	ldw	r22,32(sp)
    bf18:	dd400717 	ldw	r21,28(sp)
    bf1c:	dd000617 	ldw	r20,24(sp)
    bf20:	dcc00517 	ldw	r19,20(sp)
    bf24:	dc800417 	ldw	r18,16(sp)
    bf28:	dc400317 	ldw	r17,12(sp)
    bf2c:	dc000217 	ldw	r16,8(sp)
    bf30:	dec00b04 	addi	sp,sp,44
    bf34:	f800283a 	ret
    bf38:	d9000104 	addi	r4,sp,4
    bf3c:	000b8740 	call	b874 <__lo0bits>
    bf40:	11800804 	addi	r6,r2,32
    bf44:	d8800117 	ldw	r2,4(sp)
    bf48:	94c00415 	stw	r19,16(r18)
    bf4c:	980b883a 	mov	r5,r19
    bf50:	90800515 	stw	r2,20(r18)
    bf54:	a03fe626 	beq	r20,zero,bef0 <__d2b+0xd8>
    bf58:	2945883a 	add	r2,r5,r5
    bf5c:	1085883a 	add	r2,r2,r2
    bf60:	1405883a 	add	r2,r2,r16
    bf64:	113fff17 	ldw	r4,-4(r2)
    bf68:	30fef384 	addi	r3,r6,-1074
    bf6c:	2820917a 	slli	r16,r5,5
    bf70:	b0c00015 	stw	r3,0(r22)
    bf74:	000b8040 	call	b804 <__hi0bits>
    bf78:	80a1c83a 	sub	r16,r16,r2
    bf7c:	bc000015 	stw	r16,0(r23)
    bf80:	003fe106 	br	bf08 <__d2b+0xf0>
    bf84:	d8800017 	ldw	r2,0(sp)
    bf88:	90800515 	stw	r2,20(r18)
    bf8c:	d8c00117 	ldw	r3,4(sp)
    bf90:	003fd106 	br	bed8 <__d2b+0xc0>

0000bf94 <__mdiff>:
    bf94:	defffb04 	addi	sp,sp,-20
    bf98:	dc000015 	stw	r16,0(sp)
    bf9c:	2821883a 	mov	r16,r5
    bfa0:	dc800215 	stw	r18,8(sp)
    bfa4:	300b883a 	mov	r5,r6
    bfa8:	2025883a 	mov	r18,r4
    bfac:	8009883a 	mov	r4,r16
    bfb0:	dc400115 	stw	r17,4(sp)
    bfb4:	dfc00415 	stw	ra,16(sp)
    bfb8:	dcc00315 	stw	r19,12(sp)
    bfbc:	3023883a 	mov	r17,r6
    bfc0:	000b9380 	call	b938 <__mcmp>
    bfc4:	10004226 	beq	r2,zero,c0d0 <__mdiff+0x13c>
    bfc8:	10005016 	blt	r2,zero,c10c <__mdiff+0x178>
    bfcc:	0027883a 	mov	r19,zero
    bfd0:	81400117 	ldw	r5,4(r16)
    bfd4:	9009883a 	mov	r4,r18
    bfd8:	000bd5c0 	call	bd5c <_Balloc>
    bfdc:	1019883a 	mov	r12,r2
    bfe0:	82800417 	ldw	r10,16(r16)
    bfe4:	88800417 	ldw	r2,16(r17)
    bfe8:	81800504 	addi	r6,r16,20
    bfec:	5287883a 	add	r3,r10,r10
    bff0:	1085883a 	add	r2,r2,r2
    bff4:	18c7883a 	add	r3,r3,r3
    bff8:	1085883a 	add	r2,r2,r2
    bffc:	8a000504 	addi	r8,r17,20
    c000:	64c00315 	stw	r19,12(r12)
    c004:	30db883a 	add	r13,r6,r3
    c008:	4097883a 	add	r11,r8,r2
    c00c:	61c00504 	addi	r7,r12,20
    c010:	0013883a 	mov	r9,zero
    c014:	31000017 	ldw	r4,0(r6)
    c018:	41400017 	ldw	r5,0(r8)
    c01c:	42000104 	addi	r8,r8,4
    c020:	20bfffcc 	andi	r2,r4,65535
    c024:	28ffffcc 	andi	r3,r5,65535
    c028:	10c5c83a 	sub	r2,r2,r3
    c02c:	1245883a 	add	r2,r2,r9
    c030:	2008d43a 	srli	r4,r4,16
    c034:	280ad43a 	srli	r5,r5,16
    c038:	1007d43a 	srai	r3,r2,16
    c03c:	3880000d 	sth	r2,0(r7)
    c040:	2149c83a 	sub	r4,r4,r5
    c044:	20c9883a 	add	r4,r4,r3
    c048:	3900008d 	sth	r4,2(r7)
    c04c:	31800104 	addi	r6,r6,4
    c050:	39c00104 	addi	r7,r7,4
    c054:	2013d43a 	srai	r9,r4,16
    c058:	42ffee36 	bltu	r8,r11,c014 <__mdiff+0x80>
    c05c:	33400c2e 	bgeu	r6,r13,c090 <__mdiff+0xfc>
    c060:	30800017 	ldw	r2,0(r6)
    c064:	31800104 	addi	r6,r6,4
    c068:	10ffffcc 	andi	r3,r2,65535
    c06c:	1a47883a 	add	r3,r3,r9
    c070:	1004d43a 	srli	r2,r2,16
    c074:	1809d43a 	srai	r4,r3,16
    c078:	38c0000d 	sth	r3,0(r7)
    c07c:	1105883a 	add	r2,r2,r4
    c080:	3880008d 	sth	r2,2(r7)
    c084:	1013d43a 	srai	r9,r2,16
    c088:	39c00104 	addi	r7,r7,4
    c08c:	337ff436 	bltu	r6,r13,c060 <__mdiff+0xcc>
    c090:	38bfff17 	ldw	r2,-4(r7)
    c094:	38ffff04 	addi	r3,r7,-4
    c098:	1000041e 	bne	r2,zero,c0ac <__mdiff+0x118>
    c09c:	18ffff04 	addi	r3,r3,-4
    c0a0:	18800017 	ldw	r2,0(r3)
    c0a4:	52bfffc4 	addi	r10,r10,-1
    c0a8:	103ffc26 	beq	r2,zero,c09c <__mdiff+0x108>
    c0ac:	6005883a 	mov	r2,r12
    c0b0:	62800415 	stw	r10,16(r12)
    c0b4:	dfc00417 	ldw	ra,16(sp)
    c0b8:	dcc00317 	ldw	r19,12(sp)
    c0bc:	dc800217 	ldw	r18,8(sp)
    c0c0:	dc400117 	ldw	r17,4(sp)
    c0c4:	dc000017 	ldw	r16,0(sp)
    c0c8:	dec00504 	addi	sp,sp,20
    c0cc:	f800283a 	ret
    c0d0:	9009883a 	mov	r4,r18
    c0d4:	000b883a 	mov	r5,zero
    c0d8:	000bd5c0 	call	bd5c <_Balloc>
    c0dc:	1019883a 	mov	r12,r2
    c0e0:	00800044 	movi	r2,1
    c0e4:	60800415 	stw	r2,16(r12)
    c0e8:	6005883a 	mov	r2,r12
    c0ec:	60000515 	stw	zero,20(r12)
    c0f0:	dfc00417 	ldw	ra,16(sp)
    c0f4:	dcc00317 	ldw	r19,12(sp)
    c0f8:	dc800217 	ldw	r18,8(sp)
    c0fc:	dc400117 	ldw	r17,4(sp)
    c100:	dc000017 	ldw	r16,0(sp)
    c104:	dec00504 	addi	sp,sp,20
    c108:	f800283a 	ret
    c10c:	880d883a 	mov	r6,r17
    c110:	04c00044 	movi	r19,1
    c114:	8023883a 	mov	r17,r16
    c118:	3021883a 	mov	r16,r6
    c11c:	003fac06 	br	bfd0 <__mdiff+0x3c>

0000c120 <__lshift>:
    c120:	defff904 	addi	sp,sp,-28
    c124:	28800417 	ldw	r2,16(r5)
    c128:	dc000015 	stw	r16,0(sp)
    c12c:	3021d17a 	srai	r16,r6,5
    c130:	28c00217 	ldw	r3,8(r5)
    c134:	10800044 	addi	r2,r2,1
    c138:	dc400115 	stw	r17,4(sp)
    c13c:	80a3883a 	add	r17,r16,r2
    c140:	dd400515 	stw	r21,20(sp)
    c144:	dd000415 	stw	r20,16(sp)
    c148:	dc800215 	stw	r18,8(sp)
    c14c:	dfc00615 	stw	ra,24(sp)
    c150:	2825883a 	mov	r18,r5
    c154:	dcc00315 	stw	r19,12(sp)
    c158:	3029883a 	mov	r20,r6
    c15c:	202b883a 	mov	r21,r4
    c160:	29400117 	ldw	r5,4(r5)
    c164:	1c40030e 	bge	r3,r17,c174 <__lshift+0x54>
    c168:	18c7883a 	add	r3,r3,r3
    c16c:	29400044 	addi	r5,r5,1
    c170:	1c7ffd16 	blt	r3,r17,c168 <__lshift+0x48>
    c174:	a809883a 	mov	r4,r21
    c178:	000bd5c0 	call	bd5c <_Balloc>
    c17c:	1027883a 	mov	r19,r2
    c180:	11400504 	addi	r5,r2,20
    c184:	0400090e 	bge	zero,r16,c1ac <__lshift+0x8c>
    c188:	2805883a 	mov	r2,r5
    c18c:	0007883a 	mov	r3,zero
    c190:	18c00044 	addi	r3,r3,1
    c194:	10000015 	stw	zero,0(r2)
    c198:	10800104 	addi	r2,r2,4
    c19c:	80fffc1e 	bne	r16,r3,c190 <__lshift+0x70>
    c1a0:	8405883a 	add	r2,r16,r16
    c1a4:	1085883a 	add	r2,r2,r2
    c1a8:	288b883a 	add	r5,r5,r2
    c1ac:	90800417 	ldw	r2,16(r18)
    c1b0:	91000504 	addi	r4,r18,20
    c1b4:	a18007cc 	andi	r6,r20,31
    c1b8:	1085883a 	add	r2,r2,r2
    c1bc:	1085883a 	add	r2,r2,r2
    c1c0:	208f883a 	add	r7,r4,r2
    c1c4:	30001e26 	beq	r6,zero,c240 <__lshift+0x120>
    c1c8:	00800804 	movi	r2,32
    c1cc:	1191c83a 	sub	r8,r2,r6
    c1d0:	0007883a 	mov	r3,zero
    c1d4:	20800017 	ldw	r2,0(r4)
    c1d8:	1184983a 	sll	r2,r2,r6
    c1dc:	1884b03a 	or	r2,r3,r2
    c1e0:	28800015 	stw	r2,0(r5)
    c1e4:	20c00017 	ldw	r3,0(r4)
    c1e8:	21000104 	addi	r4,r4,4
    c1ec:	29400104 	addi	r5,r5,4
    c1f0:	1a06d83a 	srl	r3,r3,r8
    c1f4:	21fff736 	bltu	r4,r7,c1d4 <__lshift+0xb4>
    c1f8:	28c00015 	stw	r3,0(r5)
    c1fc:	18000126 	beq	r3,zero,c204 <__lshift+0xe4>
    c200:	8c400044 	addi	r17,r17,1
    c204:	88bfffc4 	addi	r2,r17,-1
    c208:	98800415 	stw	r2,16(r19)
    c20c:	a809883a 	mov	r4,r21
    c210:	900b883a 	mov	r5,r18
    c214:	000b7dc0 	call	b7dc <_Bfree>
    c218:	9805883a 	mov	r2,r19
    c21c:	dfc00617 	ldw	ra,24(sp)
    c220:	dd400517 	ldw	r21,20(sp)
    c224:	dd000417 	ldw	r20,16(sp)
    c228:	dcc00317 	ldw	r19,12(sp)
    c22c:	dc800217 	ldw	r18,8(sp)
    c230:	dc400117 	ldw	r17,4(sp)
    c234:	dc000017 	ldw	r16,0(sp)
    c238:	dec00704 	addi	sp,sp,28
    c23c:	f800283a 	ret
    c240:	20800017 	ldw	r2,0(r4)
    c244:	21000104 	addi	r4,r4,4
    c248:	28800015 	stw	r2,0(r5)
    c24c:	29400104 	addi	r5,r5,4
    c250:	21ffec2e 	bgeu	r4,r7,c204 <__lshift+0xe4>
    c254:	20800017 	ldw	r2,0(r4)
    c258:	21000104 	addi	r4,r4,4
    c25c:	28800015 	stw	r2,0(r5)
    c260:	29400104 	addi	r5,r5,4
    c264:	21fff636 	bltu	r4,r7,c240 <__lshift+0x120>
    c268:	003fe606 	br	c204 <__lshift+0xe4>

0000c26c <__multiply>:
    c26c:	defff904 	addi	sp,sp,-28
    c270:	dcc00315 	stw	r19,12(sp)
    c274:	dc800215 	stw	r18,8(sp)
    c278:	2cc00417 	ldw	r19,16(r5)
    c27c:	34800417 	ldw	r18,16(r6)
    c280:	dd000415 	stw	r20,16(sp)
    c284:	dc400115 	stw	r17,4(sp)
    c288:	dfc00615 	stw	ra,24(sp)
    c28c:	dd400515 	stw	r21,20(sp)
    c290:	dc000015 	stw	r16,0(sp)
    c294:	2823883a 	mov	r17,r5
    c298:	3029883a 	mov	r20,r6
    c29c:	9c80040e 	bge	r19,r18,c2b0 <__multiply+0x44>
    c2a0:	9027883a 	mov	r19,r18
    c2a4:	2c800417 	ldw	r18,16(r5)
    c2a8:	2829883a 	mov	r20,r5
    c2ac:	3023883a 	mov	r17,r6
    c2b0:	88800217 	ldw	r2,8(r17)
    c2b4:	9ca1883a 	add	r16,r19,r18
    c2b8:	89400117 	ldw	r5,4(r17)
    c2bc:	1400010e 	bge	r2,r16,c2c4 <__multiply+0x58>
    c2c0:	29400044 	addi	r5,r5,1
    c2c4:	000bd5c0 	call	bd5c <_Balloc>
    c2c8:	102b883a 	mov	r21,r2
    c2cc:	8405883a 	add	r2,r16,r16
    c2d0:	1085883a 	add	r2,r2,r2
    c2d4:	a9000504 	addi	r4,r21,20
    c2d8:	209d883a 	add	r14,r4,r2
    c2dc:	2380042e 	bgeu	r4,r14,c2f0 <__multiply+0x84>
    c2e0:	2005883a 	mov	r2,r4
    c2e4:	10000015 	stw	zero,0(r2)
    c2e8:	10800104 	addi	r2,r2,4
    c2ec:	13bffd36 	bltu	r2,r14,c2e4 <__multiply+0x78>
    c2f0:	9485883a 	add	r2,r18,r18
    c2f4:	9cc7883a 	add	r3,r19,r19
    c2f8:	a1800504 	addi	r6,r20,20
    c2fc:	1085883a 	add	r2,r2,r2
    c300:	8b400504 	addi	r13,r17,20
    c304:	18c7883a 	add	r3,r3,r3
    c308:	309f883a 	add	r15,r6,r2
    c30c:	68d7883a 	add	r11,r13,r3
    c310:	33c03b2e 	bgeu	r6,r15,c400 <__multiply+0x194>
    c314:	2019883a 	mov	r12,r4
    c318:	30800017 	ldw	r2,0(r6)
    c31c:	127fffcc 	andi	r9,r2,65535
    c320:	48001826 	beq	r9,zero,c384 <__multiply+0x118>
    c324:	6811883a 	mov	r8,r13
    c328:	600f883a 	mov	r7,r12
    c32c:	0015883a 	mov	r10,zero
    c330:	40c00017 	ldw	r3,0(r8)
    c334:	39400017 	ldw	r5,0(r7)
    c338:	42000104 	addi	r8,r8,4
    c33c:	193fffcc 	andi	r4,r3,65535
    c340:	4909383a 	mul	r4,r9,r4
    c344:	1806d43a 	srli	r3,r3,16
    c348:	28bfffcc 	andi	r2,r5,65535
    c34c:	5085883a 	add	r2,r10,r2
    c350:	2089883a 	add	r4,r4,r2
    c354:	48c7383a 	mul	r3,r9,r3
    c358:	280ad43a 	srli	r5,r5,16
    c35c:	2004d43a 	srli	r2,r4,16
    c360:	3900000d 	sth	r4,0(r7)
    c364:	1947883a 	add	r3,r3,r5
    c368:	10c5883a 	add	r2,r2,r3
    c36c:	3880008d 	sth	r2,2(r7)
    c370:	1014d43a 	srli	r10,r2,16
    c374:	39c00104 	addi	r7,r7,4
    c378:	42ffed36 	bltu	r8,r11,c330 <__multiply+0xc4>
    c37c:	3a800015 	stw	r10,0(r7)
    c380:	30800017 	ldw	r2,0(r6)
    c384:	1012d43a 	srli	r9,r2,16
    c388:	48001926 	beq	r9,zero,c3f0 <__multiply+0x184>
    c38c:	60800017 	ldw	r2,0(r12)
    c390:	6811883a 	mov	r8,r13
    c394:	600f883a 	mov	r7,r12
    c398:	0015883a 	mov	r10,zero
    c39c:	100b883a 	mov	r5,r2
    c3a0:	41000017 	ldw	r4,0(r8)
    c3a4:	2806d43a 	srli	r3,r5,16
    c3a8:	3880000d 	sth	r2,0(r7)
    c3ac:	20bfffcc 	andi	r2,r4,65535
    c3b0:	4885383a 	mul	r2,r9,r2
    c3b4:	50c7883a 	add	r3,r10,r3
    c3b8:	2008d43a 	srli	r4,r4,16
    c3bc:	10c5883a 	add	r2,r2,r3
    c3c0:	3880008d 	sth	r2,2(r7)
    c3c4:	39c00104 	addi	r7,r7,4
    c3c8:	39400017 	ldw	r5,0(r7)
    c3cc:	4909383a 	mul	r4,r9,r4
    c3d0:	1004d43a 	srli	r2,r2,16
    c3d4:	28ffffcc 	andi	r3,r5,65535
    c3d8:	20c9883a 	add	r4,r4,r3
    c3dc:	1105883a 	add	r2,r2,r4
    c3e0:	42000104 	addi	r8,r8,4
    c3e4:	1014d43a 	srli	r10,r2,16
    c3e8:	42ffed36 	bltu	r8,r11,c3a0 <__multiply+0x134>
    c3ec:	38800015 	stw	r2,0(r7)
    c3f0:	31800104 	addi	r6,r6,4
    c3f4:	33c0022e 	bgeu	r6,r15,c400 <__multiply+0x194>
    c3f8:	63000104 	addi	r12,r12,4
    c3fc:	003fc606 	br	c318 <__multiply+0xac>
    c400:	0400090e 	bge	zero,r16,c428 <__multiply+0x1bc>
    c404:	70bfff17 	ldw	r2,-4(r14)
    c408:	70ffff04 	addi	r3,r14,-4
    c40c:	10000326 	beq	r2,zero,c41c <__multiply+0x1b0>
    c410:	00000506 	br	c428 <__multiply+0x1bc>
    c414:	18800017 	ldw	r2,0(r3)
    c418:	1000031e 	bne	r2,zero,c428 <__multiply+0x1bc>
    c41c:	843fffc4 	addi	r16,r16,-1
    c420:	18ffff04 	addi	r3,r3,-4
    c424:	803ffb1e 	bne	r16,zero,c414 <__multiply+0x1a8>
    c428:	a805883a 	mov	r2,r21
    c42c:	ac000415 	stw	r16,16(r21)
    c430:	dfc00617 	ldw	ra,24(sp)
    c434:	dd400517 	ldw	r21,20(sp)
    c438:	dd000417 	ldw	r20,16(sp)
    c43c:	dcc00317 	ldw	r19,12(sp)
    c440:	dc800217 	ldw	r18,8(sp)
    c444:	dc400117 	ldw	r17,4(sp)
    c448:	dc000017 	ldw	r16,0(sp)
    c44c:	dec00704 	addi	sp,sp,28
    c450:	f800283a 	ret

0000c454 <__i2b>:
    c454:	defffd04 	addi	sp,sp,-12
    c458:	dc000015 	stw	r16,0(sp)
    c45c:	04000044 	movi	r16,1
    c460:	dc800115 	stw	r18,4(sp)
    c464:	2825883a 	mov	r18,r5
    c468:	800b883a 	mov	r5,r16
    c46c:	dfc00215 	stw	ra,8(sp)
    c470:	000bd5c0 	call	bd5c <_Balloc>
    c474:	14000415 	stw	r16,16(r2)
    c478:	14800515 	stw	r18,20(r2)
    c47c:	dfc00217 	ldw	ra,8(sp)
    c480:	dc800117 	ldw	r18,4(sp)
    c484:	dc000017 	ldw	r16,0(sp)
    c488:	dec00304 	addi	sp,sp,12
    c48c:	f800283a 	ret

0000c490 <__multadd>:
    c490:	defffa04 	addi	sp,sp,-24
    c494:	dc800215 	stw	r18,8(sp)
    c498:	2c800417 	ldw	r18,16(r5)
    c49c:	dd000415 	stw	r20,16(sp)
    c4a0:	dcc00315 	stw	r19,12(sp)
    c4a4:	dc000015 	stw	r16,0(sp)
    c4a8:	dfc00515 	stw	ra,20(sp)
    c4ac:	3821883a 	mov	r16,r7
    c4b0:	dc400115 	stw	r17,4(sp)
    c4b4:	2827883a 	mov	r19,r5
    c4b8:	2029883a 	mov	r20,r4
    c4bc:	2a000504 	addi	r8,r5,20
    c4c0:	000f883a 	mov	r7,zero
    c4c4:	40800017 	ldw	r2,0(r8)
    c4c8:	39c00044 	addi	r7,r7,1
    c4cc:	10ffffcc 	andi	r3,r2,65535
    c4d0:	1987383a 	mul	r3,r3,r6
    c4d4:	1004d43a 	srli	r2,r2,16
    c4d8:	1c07883a 	add	r3,r3,r16
    c4dc:	180ad43a 	srli	r5,r3,16
    c4e0:	1185383a 	mul	r2,r2,r6
    c4e4:	18ffffcc 	andi	r3,r3,65535
    c4e8:	1145883a 	add	r2,r2,r5
    c4ec:	1008943a 	slli	r4,r2,16
    c4f0:	1020d43a 	srli	r16,r2,16
    c4f4:	20c9883a 	add	r4,r4,r3
    c4f8:	41000015 	stw	r4,0(r8)
    c4fc:	42000104 	addi	r8,r8,4
    c500:	3cbff016 	blt	r7,r18,c4c4 <__multadd+0x34>
    c504:	80000826 	beq	r16,zero,c528 <__multadd+0x98>
    c508:	98800217 	ldw	r2,8(r19)
    c50c:	90800f0e 	bge	r18,r2,c54c <__multadd+0xbc>
    c510:	9485883a 	add	r2,r18,r18
    c514:	1085883a 	add	r2,r2,r2
    c518:	14c5883a 	add	r2,r2,r19
    c51c:	90c00044 	addi	r3,r18,1
    c520:	14000515 	stw	r16,20(r2)
    c524:	98c00415 	stw	r3,16(r19)
    c528:	9805883a 	mov	r2,r19
    c52c:	dfc00517 	ldw	ra,20(sp)
    c530:	dd000417 	ldw	r20,16(sp)
    c534:	dcc00317 	ldw	r19,12(sp)
    c538:	dc800217 	ldw	r18,8(sp)
    c53c:	dc400117 	ldw	r17,4(sp)
    c540:	dc000017 	ldw	r16,0(sp)
    c544:	dec00604 	addi	sp,sp,24
    c548:	f800283a 	ret
    c54c:	99400117 	ldw	r5,4(r19)
    c550:	a009883a 	mov	r4,r20
    c554:	29400044 	addi	r5,r5,1
    c558:	000bd5c0 	call	bd5c <_Balloc>
    c55c:	99800417 	ldw	r6,16(r19)
    c560:	99400304 	addi	r5,r19,12
    c564:	11000304 	addi	r4,r2,12
    c568:	318d883a 	add	r6,r6,r6
    c56c:	318d883a 	add	r6,r6,r6
    c570:	31800204 	addi	r6,r6,8
    c574:	1023883a 	mov	r17,r2
    c578:	000622c0 	call	622c <memcpy>
    c57c:	980b883a 	mov	r5,r19
    c580:	a009883a 	mov	r4,r20
    c584:	000b7dc0 	call	b7dc <_Bfree>
    c588:	8827883a 	mov	r19,r17
    c58c:	003fe006 	br	c510 <__multadd+0x80>

0000c590 <__pow5mult>:
    c590:	defffa04 	addi	sp,sp,-24
    c594:	308000cc 	andi	r2,r6,3
    c598:	dd000415 	stw	r20,16(sp)
    c59c:	dcc00315 	stw	r19,12(sp)
    c5a0:	dc000015 	stw	r16,0(sp)
    c5a4:	dfc00515 	stw	ra,20(sp)
    c5a8:	dc800215 	stw	r18,8(sp)
    c5ac:	dc400115 	stw	r17,4(sp)
    c5b0:	3021883a 	mov	r16,r6
    c5b4:	2027883a 	mov	r19,r4
    c5b8:	2829883a 	mov	r20,r5
    c5bc:	10002b1e 	bne	r2,zero,c66c <__pow5mult+0xdc>
    c5c0:	8025d0ba 	srai	r18,r16,2
    c5c4:	90001b26 	beq	r18,zero,c634 <__pow5mult+0xa4>
    c5c8:	9c001217 	ldw	r16,72(r19)
    c5cc:	8000081e 	bne	r16,zero,c5f0 <__pow5mult+0x60>
    c5d0:	00003006 	br	c694 <__pow5mult+0x104>
    c5d4:	800b883a 	mov	r5,r16
    c5d8:	800d883a 	mov	r6,r16
    c5dc:	9809883a 	mov	r4,r19
    c5e0:	90001426 	beq	r18,zero,c634 <__pow5mult+0xa4>
    c5e4:	80800017 	ldw	r2,0(r16)
    c5e8:	10001b26 	beq	r2,zero,c658 <__pow5mult+0xc8>
    c5ec:	1021883a 	mov	r16,r2
    c5f0:	9080004c 	andi	r2,r18,1
    c5f4:	1005003a 	cmpeq	r2,r2,zero
    c5f8:	9025d07a 	srai	r18,r18,1
    c5fc:	800d883a 	mov	r6,r16
    c600:	9809883a 	mov	r4,r19
    c604:	a00b883a 	mov	r5,r20
    c608:	103ff21e 	bne	r2,zero,c5d4 <__pow5mult+0x44>
    c60c:	000c26c0 	call	c26c <__multiply>
    c610:	a00b883a 	mov	r5,r20
    c614:	9809883a 	mov	r4,r19
    c618:	1023883a 	mov	r17,r2
    c61c:	000b7dc0 	call	b7dc <_Bfree>
    c620:	8829883a 	mov	r20,r17
    c624:	800b883a 	mov	r5,r16
    c628:	800d883a 	mov	r6,r16
    c62c:	9809883a 	mov	r4,r19
    c630:	903fec1e 	bne	r18,zero,c5e4 <__pow5mult+0x54>
    c634:	a005883a 	mov	r2,r20
    c638:	dfc00517 	ldw	ra,20(sp)
    c63c:	dd000417 	ldw	r20,16(sp)
    c640:	dcc00317 	ldw	r19,12(sp)
    c644:	dc800217 	ldw	r18,8(sp)
    c648:	dc400117 	ldw	r17,4(sp)
    c64c:	dc000017 	ldw	r16,0(sp)
    c650:	dec00604 	addi	sp,sp,24
    c654:	f800283a 	ret
    c658:	000c26c0 	call	c26c <__multiply>
    c65c:	80800015 	stw	r2,0(r16)
    c660:	1021883a 	mov	r16,r2
    c664:	10000015 	stw	zero,0(r2)
    c668:	003fe106 	br	c5f0 <__pow5mult+0x60>
    c66c:	1085883a 	add	r2,r2,r2
    c670:	00c20034 	movhi	r3,2048
    c674:	18c0ed04 	addi	r3,r3,948
    c678:	1085883a 	add	r2,r2,r2
    c67c:	10c5883a 	add	r2,r2,r3
    c680:	11bfff17 	ldw	r6,-4(r2)
    c684:	000f883a 	mov	r7,zero
    c688:	000c4900 	call	c490 <__multadd>
    c68c:	1029883a 	mov	r20,r2
    c690:	003fcb06 	br	c5c0 <__pow5mult+0x30>
    c694:	9809883a 	mov	r4,r19
    c698:	01409c44 	movi	r5,625
    c69c:	000c4540 	call	c454 <__i2b>
    c6a0:	98801215 	stw	r2,72(r19)
    c6a4:	1021883a 	mov	r16,r2
    c6a8:	10000015 	stw	zero,0(r2)
    c6ac:	003fd006 	br	c5f0 <__pow5mult+0x60>

0000c6b0 <__s2b>:
    c6b0:	defff904 	addi	sp,sp,-28
    c6b4:	dcc00315 	stw	r19,12(sp)
    c6b8:	dc800215 	stw	r18,8(sp)
    c6bc:	2827883a 	mov	r19,r5
    c6c0:	2025883a 	mov	r18,r4
    c6c4:	01400244 	movi	r5,9
    c6c8:	39000204 	addi	r4,r7,8
    c6cc:	dd000415 	stw	r20,16(sp)
    c6d0:	dc400115 	stw	r17,4(sp)
    c6d4:	dfc00615 	stw	ra,24(sp)
    c6d8:	dd400515 	stw	r21,20(sp)
    c6dc:	dc000015 	stw	r16,0(sp)
    c6e0:	3829883a 	mov	r20,r7
    c6e4:	3023883a 	mov	r17,r6
    c6e8:	000e4400 	call	e440 <__divsi3>
    c6ec:	00c00044 	movi	r3,1
    c6f0:	1880350e 	bge	r3,r2,c7c8 <__s2b+0x118>
    c6f4:	000b883a 	mov	r5,zero
    c6f8:	18c7883a 	add	r3,r3,r3
    c6fc:	29400044 	addi	r5,r5,1
    c700:	18bffd16 	blt	r3,r2,c6f8 <__s2b+0x48>
    c704:	9009883a 	mov	r4,r18
    c708:	000bd5c0 	call	bd5c <_Balloc>
    c70c:	1011883a 	mov	r8,r2
    c710:	d8800717 	ldw	r2,28(sp)
    c714:	00c00044 	movi	r3,1
    c718:	01800244 	movi	r6,9
    c71c:	40800515 	stw	r2,20(r8)
    c720:	40c00415 	stw	r3,16(r8)
    c724:	3440260e 	bge	r6,r17,c7c0 <__s2b+0x110>
    c728:	3021883a 	mov	r16,r6
    c72c:	99ab883a 	add	r21,r19,r6
    c730:	9c05883a 	add	r2,r19,r16
    c734:	11c00007 	ldb	r7,0(r2)
    c738:	400b883a 	mov	r5,r8
    c73c:	9009883a 	mov	r4,r18
    c740:	39fff404 	addi	r7,r7,-48
    c744:	01800284 	movi	r6,10
    c748:	000c4900 	call	c490 <__multadd>
    c74c:	84000044 	addi	r16,r16,1
    c750:	1011883a 	mov	r8,r2
    c754:	8c3ff61e 	bne	r17,r16,c730 <__s2b+0x80>
    c758:	ac45883a 	add	r2,r21,r17
    c75c:	117ffe04 	addi	r5,r2,-8
    c760:	880d883a 	mov	r6,r17
    c764:	35000c0e 	bge	r6,r20,c798 <__s2b+0xe8>
    c768:	a185c83a 	sub	r2,r20,r6
    c76c:	2821883a 	mov	r16,r5
    c770:	28a3883a 	add	r17,r5,r2
    c774:	81c00007 	ldb	r7,0(r16)
    c778:	400b883a 	mov	r5,r8
    c77c:	9009883a 	mov	r4,r18
    c780:	39fff404 	addi	r7,r7,-48
    c784:	01800284 	movi	r6,10
    c788:	000c4900 	call	c490 <__multadd>
    c78c:	84000044 	addi	r16,r16,1
    c790:	1011883a 	mov	r8,r2
    c794:	847ff71e 	bne	r16,r17,c774 <__s2b+0xc4>
    c798:	4005883a 	mov	r2,r8
    c79c:	dfc00617 	ldw	ra,24(sp)
    c7a0:	dd400517 	ldw	r21,20(sp)
    c7a4:	dd000417 	ldw	r20,16(sp)
    c7a8:	dcc00317 	ldw	r19,12(sp)
    c7ac:	dc800217 	ldw	r18,8(sp)
    c7b0:	dc400117 	ldw	r17,4(sp)
    c7b4:	dc000017 	ldw	r16,0(sp)
    c7b8:	dec00704 	addi	sp,sp,28
    c7bc:	f800283a 	ret
    c7c0:	99400284 	addi	r5,r19,10
    c7c4:	003fe706 	br	c764 <__s2b+0xb4>
    c7c8:	000b883a 	mov	r5,zero
    c7cc:	003fcd06 	br	c704 <__s2b+0x54>

0000c7d0 <_realloc_r>:
    c7d0:	defff404 	addi	sp,sp,-48
    c7d4:	dd800815 	stw	r22,32(sp)
    c7d8:	dc800415 	stw	r18,16(sp)
    c7dc:	dc400315 	stw	r17,12(sp)
    c7e0:	dfc00b15 	stw	ra,44(sp)
    c7e4:	df000a15 	stw	fp,40(sp)
    c7e8:	ddc00915 	stw	r23,36(sp)
    c7ec:	dd400715 	stw	r21,28(sp)
    c7f0:	dd000615 	stw	r20,24(sp)
    c7f4:	dcc00515 	stw	r19,20(sp)
    c7f8:	dc000215 	stw	r16,8(sp)
    c7fc:	2825883a 	mov	r18,r5
    c800:	3023883a 	mov	r17,r6
    c804:	202d883a 	mov	r22,r4
    c808:	2800c926 	beq	r5,zero,cb30 <_realloc_r+0x360>
    c80c:	000eaa80 	call	eaa8 <__malloc_lock>
    c810:	943ffe04 	addi	r16,r18,-8
    c814:	88c002c4 	addi	r3,r17,11
    c818:	00800584 	movi	r2,22
    c81c:	82000117 	ldw	r8,4(r16)
    c820:	10c01b2e 	bgeu	r2,r3,c890 <_realloc_r+0xc0>
    c824:	00bffe04 	movi	r2,-8
    c828:	188e703a 	and	r7,r3,r2
    c82c:	3839883a 	mov	fp,r7
    c830:	38001a16 	blt	r7,zero,c89c <_realloc_r+0xcc>
    c834:	e4401936 	bltu	fp,r17,c89c <_realloc_r+0xcc>
    c838:	013fff04 	movi	r4,-4
    c83c:	4126703a 	and	r19,r8,r4
    c840:	99c02616 	blt	r19,r7,c8dc <_realloc_r+0x10c>
    c844:	802b883a 	mov	r21,r16
    c848:	9829883a 	mov	r20,r19
    c84c:	84000204 	addi	r16,r16,8
    c850:	a80f883a 	mov	r7,r21
    c854:	a70dc83a 	sub	r6,r20,fp
    c858:	008003c4 	movi	r2,15
    c85c:	1180c136 	bltu	r2,r6,cb64 <_realloc_r+0x394>
    c860:	38800117 	ldw	r2,4(r7)
    c864:	a549883a 	add	r4,r20,r21
    c868:	1080004c 	andi	r2,r2,1
    c86c:	a084b03a 	or	r2,r20,r2
    c870:	38800115 	stw	r2,4(r7)
    c874:	20c00117 	ldw	r3,4(r4)
    c878:	18c00054 	ori	r3,r3,1
    c87c:	20c00115 	stw	r3,4(r4)
    c880:	b009883a 	mov	r4,r22
    c884:	000eac80 	call	eac8 <__malloc_unlock>
    c888:	8023883a 	mov	r17,r16
    c88c:	00000606 	br	c8a8 <_realloc_r+0xd8>
    c890:	01c00404 	movi	r7,16
    c894:	3839883a 	mov	fp,r7
    c898:	e47fe72e 	bgeu	fp,r17,c838 <_realloc_r+0x68>
    c89c:	00800304 	movi	r2,12
    c8a0:	0023883a 	mov	r17,zero
    c8a4:	b0800015 	stw	r2,0(r22)
    c8a8:	8805883a 	mov	r2,r17
    c8ac:	dfc00b17 	ldw	ra,44(sp)
    c8b0:	df000a17 	ldw	fp,40(sp)
    c8b4:	ddc00917 	ldw	r23,36(sp)
    c8b8:	dd800817 	ldw	r22,32(sp)
    c8bc:	dd400717 	ldw	r21,28(sp)
    c8c0:	dd000617 	ldw	r20,24(sp)
    c8c4:	dcc00517 	ldw	r19,20(sp)
    c8c8:	dc800417 	ldw	r18,16(sp)
    c8cc:	dc400317 	ldw	r17,12(sp)
    c8d0:	dc000217 	ldw	r16,8(sp)
    c8d4:	dec00c04 	addi	sp,sp,48
    c8d8:	f800283a 	ret
    c8dc:	00820034 	movhi	r2,2048
    c8e0:	1082ce04 	addi	r2,r2,2872
    c8e4:	12400217 	ldw	r9,8(r2)
    c8e8:	84cd883a 	add	r6,r16,r19
    c8ec:	802b883a 	mov	r21,r16
    c8f0:	3240b926 	beq	r6,r9,cbd8 <_realloc_r+0x408>
    c8f4:	31400117 	ldw	r5,4(r6)
    c8f8:	00bfff84 	movi	r2,-2
    c8fc:	2884703a 	and	r2,r5,r2
    c900:	1185883a 	add	r2,r2,r6
    c904:	10c00117 	ldw	r3,4(r2)
    c908:	18c0004c 	andi	r3,r3,1
    c90c:	1807003a 	cmpeq	r3,r3,zero
    c910:	1800a326 	beq	r3,zero,cba0 <_realloc_r+0x3d0>
    c914:	2908703a 	and	r4,r5,r4
    c918:	9929883a 	add	r20,r19,r4
    c91c:	a1c0a30e 	bge	r20,r7,cbac <_realloc_r+0x3dc>
    c920:	4080004c 	andi	r2,r8,1
    c924:	1000551e 	bne	r2,zero,ca7c <_realloc_r+0x2ac>
    c928:	80800017 	ldw	r2,0(r16)
    c92c:	80afc83a 	sub	r23,r16,r2
    c930:	b8c00117 	ldw	r3,4(r23)
    c934:	00bfff04 	movi	r2,-4
    c938:	1884703a 	and	r2,r3,r2
    c93c:	30002e26 	beq	r6,zero,c9f8 <_realloc_r+0x228>
    c940:	3240b926 	beq	r6,r9,cc28 <_realloc_r+0x458>
    c944:	98a9883a 	add	r20,r19,r2
    c948:	2509883a 	add	r4,r4,r20
    c94c:	d9000015 	stw	r4,0(sp)
    c950:	21c02a16 	blt	r4,r7,c9fc <_realloc_r+0x22c>
    c954:	30800317 	ldw	r2,12(r6)
    c958:	30c00217 	ldw	r3,8(r6)
    c95c:	01400904 	movi	r5,36
    c960:	99bfff04 	addi	r6,r19,-4
    c964:	18800315 	stw	r2,12(r3)
    c968:	10c00215 	stw	r3,8(r2)
    c96c:	b9000317 	ldw	r4,12(r23)
    c970:	b8800217 	ldw	r2,8(r23)
    c974:	b82b883a 	mov	r21,r23
    c978:	bc000204 	addi	r16,r23,8
    c97c:	20800215 	stw	r2,8(r4)
    c980:	11000315 	stw	r4,12(r2)
    c984:	2980e436 	bltu	r5,r6,cd18 <_realloc_r+0x548>
    c988:	008004c4 	movi	r2,19
    c98c:	9009883a 	mov	r4,r18
    c990:	8011883a 	mov	r8,r16
    c994:	11800f2e 	bgeu	r2,r6,c9d4 <_realloc_r+0x204>
    c998:	90800017 	ldw	r2,0(r18)
    c99c:	ba000404 	addi	r8,r23,16
    c9a0:	91000204 	addi	r4,r18,8
    c9a4:	b8800215 	stw	r2,8(r23)
    c9a8:	90c00117 	ldw	r3,4(r18)
    c9ac:	008006c4 	movi	r2,27
    c9b0:	b8c00315 	stw	r3,12(r23)
    c9b4:	1180072e 	bgeu	r2,r6,c9d4 <_realloc_r+0x204>
    c9b8:	90c00217 	ldw	r3,8(r18)
    c9bc:	ba000604 	addi	r8,r23,24
    c9c0:	91000404 	addi	r4,r18,16
    c9c4:	b8c00415 	stw	r3,16(r23)
    c9c8:	90800317 	ldw	r2,12(r18)
    c9cc:	b8800515 	stw	r2,20(r23)
    c9d0:	3140e726 	beq	r6,r5,cd70 <_realloc_r+0x5a0>
    c9d4:	20800017 	ldw	r2,0(r4)
    c9d8:	dd000017 	ldw	r20,0(sp)
    c9dc:	b80f883a 	mov	r7,r23
    c9e0:	40800015 	stw	r2,0(r8)
    c9e4:	20c00117 	ldw	r3,4(r4)
    c9e8:	40c00115 	stw	r3,4(r8)
    c9ec:	20800217 	ldw	r2,8(r4)
    c9f0:	40800215 	stw	r2,8(r8)
    c9f4:	003f9706 	br	c854 <_realloc_r+0x84>
    c9f8:	98a9883a 	add	r20,r19,r2
    c9fc:	a1c01f16 	blt	r20,r7,ca7c <_realloc_r+0x2ac>
    ca00:	b8c00317 	ldw	r3,12(r23)
    ca04:	b8800217 	ldw	r2,8(r23)
    ca08:	99bfff04 	addi	r6,r19,-4
    ca0c:	01400904 	movi	r5,36
    ca10:	b82b883a 	mov	r21,r23
    ca14:	18800215 	stw	r2,8(r3)
    ca18:	10c00315 	stw	r3,12(r2)
    ca1c:	bc000204 	addi	r16,r23,8
    ca20:	2980c336 	bltu	r5,r6,cd30 <_realloc_r+0x560>
    ca24:	008004c4 	movi	r2,19
    ca28:	9009883a 	mov	r4,r18
    ca2c:	8011883a 	mov	r8,r16
    ca30:	11800f2e 	bgeu	r2,r6,ca70 <_realloc_r+0x2a0>
    ca34:	90800017 	ldw	r2,0(r18)
    ca38:	ba000404 	addi	r8,r23,16
    ca3c:	91000204 	addi	r4,r18,8
    ca40:	b8800215 	stw	r2,8(r23)
    ca44:	90c00117 	ldw	r3,4(r18)
    ca48:	008006c4 	movi	r2,27
    ca4c:	b8c00315 	stw	r3,12(r23)
    ca50:	1180072e 	bgeu	r2,r6,ca70 <_realloc_r+0x2a0>
    ca54:	90c00217 	ldw	r3,8(r18)
    ca58:	ba000604 	addi	r8,r23,24
    ca5c:	91000404 	addi	r4,r18,16
    ca60:	b8c00415 	stw	r3,16(r23)
    ca64:	90800317 	ldw	r2,12(r18)
    ca68:	b8800515 	stw	r2,20(r23)
    ca6c:	3140c726 	beq	r6,r5,cd8c <_realloc_r+0x5bc>
    ca70:	20800017 	ldw	r2,0(r4)
    ca74:	b80f883a 	mov	r7,r23
    ca78:	003fd906 	br	c9e0 <_realloc_r+0x210>
    ca7c:	880b883a 	mov	r5,r17
    ca80:	b009883a 	mov	r4,r22
    ca84:	000aed80 	call	aed8 <_malloc_r>
    ca88:	1023883a 	mov	r17,r2
    ca8c:	10002526 	beq	r2,zero,cb24 <_realloc_r+0x354>
    ca90:	80800117 	ldw	r2,4(r16)
    ca94:	00ffff84 	movi	r3,-2
    ca98:	893ffe04 	addi	r4,r17,-8
    ca9c:	10c4703a 	and	r2,r2,r3
    caa0:	8085883a 	add	r2,r16,r2
    caa4:	20809526 	beq	r4,r2,ccfc <_realloc_r+0x52c>
    caa8:	99bfff04 	addi	r6,r19,-4
    caac:	01c00904 	movi	r7,36
    cab0:	39804536 	bltu	r7,r6,cbc8 <_realloc_r+0x3f8>
    cab4:	008004c4 	movi	r2,19
    cab8:	9009883a 	mov	r4,r18
    cabc:	880b883a 	mov	r5,r17
    cac0:	11800f2e 	bgeu	r2,r6,cb00 <_realloc_r+0x330>
    cac4:	90800017 	ldw	r2,0(r18)
    cac8:	89400204 	addi	r5,r17,8
    cacc:	91000204 	addi	r4,r18,8
    cad0:	88800015 	stw	r2,0(r17)
    cad4:	90c00117 	ldw	r3,4(r18)
    cad8:	008006c4 	movi	r2,27
    cadc:	88c00115 	stw	r3,4(r17)
    cae0:	1180072e 	bgeu	r2,r6,cb00 <_realloc_r+0x330>
    cae4:	90c00217 	ldw	r3,8(r18)
    cae8:	89400404 	addi	r5,r17,16
    caec:	91000404 	addi	r4,r18,16
    caf0:	88c00215 	stw	r3,8(r17)
    caf4:	90800317 	ldw	r2,12(r18)
    caf8:	88800315 	stw	r2,12(r17)
    cafc:	31c09126 	beq	r6,r7,cd44 <_realloc_r+0x574>
    cb00:	20800017 	ldw	r2,0(r4)
    cb04:	28800015 	stw	r2,0(r5)
    cb08:	20c00117 	ldw	r3,4(r4)
    cb0c:	28c00115 	stw	r3,4(r5)
    cb10:	20800217 	ldw	r2,8(r4)
    cb14:	28800215 	stw	r2,8(r5)
    cb18:	900b883a 	mov	r5,r18
    cb1c:	b009883a 	mov	r4,r22
    cb20:	000a3500 	call	a350 <_free_r>
    cb24:	b009883a 	mov	r4,r22
    cb28:	000eac80 	call	eac8 <__malloc_unlock>
    cb2c:	003f5e06 	br	c8a8 <_realloc_r+0xd8>
    cb30:	300b883a 	mov	r5,r6
    cb34:	dfc00b17 	ldw	ra,44(sp)
    cb38:	df000a17 	ldw	fp,40(sp)
    cb3c:	ddc00917 	ldw	r23,36(sp)
    cb40:	dd800817 	ldw	r22,32(sp)
    cb44:	dd400717 	ldw	r21,28(sp)
    cb48:	dd000617 	ldw	r20,24(sp)
    cb4c:	dcc00517 	ldw	r19,20(sp)
    cb50:	dc800417 	ldw	r18,16(sp)
    cb54:	dc400317 	ldw	r17,12(sp)
    cb58:	dc000217 	ldw	r16,8(sp)
    cb5c:	dec00c04 	addi	sp,sp,48
    cb60:	000aed81 	jmpi	aed8 <_malloc_r>
    cb64:	38800117 	ldw	r2,4(r7)
    cb68:	e54b883a 	add	r5,fp,r21
    cb6c:	31000054 	ori	r4,r6,1
    cb70:	1080004c 	andi	r2,r2,1
    cb74:	1704b03a 	or	r2,r2,fp
    cb78:	38800115 	stw	r2,4(r7)
    cb7c:	29000115 	stw	r4,4(r5)
    cb80:	2987883a 	add	r3,r5,r6
    cb84:	18800117 	ldw	r2,4(r3)
    cb88:	29400204 	addi	r5,r5,8
    cb8c:	b009883a 	mov	r4,r22
    cb90:	10800054 	ori	r2,r2,1
    cb94:	18800115 	stw	r2,4(r3)
    cb98:	000a3500 	call	a350 <_free_r>
    cb9c:	003f3806 	br	c880 <_realloc_r+0xb0>
    cba0:	000d883a 	mov	r6,zero
    cba4:	0009883a 	mov	r4,zero
    cba8:	003f5d06 	br	c920 <_realloc_r+0x150>
    cbac:	30c00217 	ldw	r3,8(r6)
    cbb0:	30800317 	ldw	r2,12(r6)
    cbb4:	800f883a 	mov	r7,r16
    cbb8:	84000204 	addi	r16,r16,8
    cbbc:	10c00215 	stw	r3,8(r2)
    cbc0:	18800315 	stw	r2,12(r3)
    cbc4:	003f2306 	br	c854 <_realloc_r+0x84>
    cbc8:	8809883a 	mov	r4,r17
    cbcc:	900b883a 	mov	r5,r18
    cbd0:	000b6fc0 	call	b6fc <memmove>
    cbd4:	003fd006 	br	cb18 <_realloc_r+0x348>
    cbd8:	30800117 	ldw	r2,4(r6)
    cbdc:	e0c00404 	addi	r3,fp,16
    cbe0:	1108703a 	and	r4,r2,r4
    cbe4:	9905883a 	add	r2,r19,r4
    cbe8:	10ff4d16 	blt	r2,r3,c920 <_realloc_r+0x150>
    cbec:	1705c83a 	sub	r2,r2,fp
    cbf0:	870b883a 	add	r5,r16,fp
    cbf4:	10800054 	ori	r2,r2,1
    cbf8:	28800115 	stw	r2,4(r5)
    cbfc:	80c00117 	ldw	r3,4(r16)
    cc00:	00820034 	movhi	r2,2048
    cc04:	1082ce04 	addi	r2,r2,2872
    cc08:	b009883a 	mov	r4,r22
    cc0c:	18c0004c 	andi	r3,r3,1
    cc10:	e0c6b03a 	or	r3,fp,r3
    cc14:	11400215 	stw	r5,8(r2)
    cc18:	80c00115 	stw	r3,4(r16)
    cc1c:	000eac80 	call	eac8 <__malloc_unlock>
    cc20:	84400204 	addi	r17,r16,8
    cc24:	003f2006 	br	c8a8 <_realloc_r+0xd8>
    cc28:	98a9883a 	add	r20,r19,r2
    cc2c:	2509883a 	add	r4,r4,r20
    cc30:	e0800404 	addi	r2,fp,16
    cc34:	d9000115 	stw	r4,4(sp)
    cc38:	20bf7016 	blt	r4,r2,c9fc <_realloc_r+0x22c>
    cc3c:	b8c00317 	ldw	r3,12(r23)
    cc40:	b8800217 	ldw	r2,8(r23)
    cc44:	99bfff04 	addi	r6,r19,-4
    cc48:	01400904 	movi	r5,36
    cc4c:	18800215 	stw	r2,8(r3)
    cc50:	10c00315 	stw	r3,12(r2)
    cc54:	bc400204 	addi	r17,r23,8
    cc58:	29804136 	bltu	r5,r6,cd60 <_realloc_r+0x590>
    cc5c:	008004c4 	movi	r2,19
    cc60:	9009883a 	mov	r4,r18
    cc64:	880f883a 	mov	r7,r17
    cc68:	11800f2e 	bgeu	r2,r6,cca8 <_realloc_r+0x4d8>
    cc6c:	90800017 	ldw	r2,0(r18)
    cc70:	b9c00404 	addi	r7,r23,16
    cc74:	91000204 	addi	r4,r18,8
    cc78:	b8800215 	stw	r2,8(r23)
    cc7c:	90c00117 	ldw	r3,4(r18)
    cc80:	008006c4 	movi	r2,27
    cc84:	b8c00315 	stw	r3,12(r23)
    cc88:	1180072e 	bgeu	r2,r6,cca8 <_realloc_r+0x4d8>
    cc8c:	90c00217 	ldw	r3,8(r18)
    cc90:	b9c00604 	addi	r7,r23,24
    cc94:	91000404 	addi	r4,r18,16
    cc98:	b8c00415 	stw	r3,16(r23)
    cc9c:	90800317 	ldw	r2,12(r18)
    cca0:	b8800515 	stw	r2,20(r23)
    cca4:	31404026 	beq	r6,r5,cda8 <_realloc_r+0x5d8>
    cca8:	20800017 	ldw	r2,0(r4)
    ccac:	38800015 	stw	r2,0(r7)
    ccb0:	20c00117 	ldw	r3,4(r4)
    ccb4:	38c00115 	stw	r3,4(r7)
    ccb8:	20800217 	ldw	r2,8(r4)
    ccbc:	38800215 	stw	r2,8(r7)
    ccc0:	d8c00117 	ldw	r3,4(sp)
    ccc4:	bf0b883a 	add	r5,r23,fp
    ccc8:	b009883a 	mov	r4,r22
    cccc:	1f05c83a 	sub	r2,r3,fp
    ccd0:	10800054 	ori	r2,r2,1
    ccd4:	28800115 	stw	r2,4(r5)
    ccd8:	b8c00117 	ldw	r3,4(r23)
    ccdc:	00820034 	movhi	r2,2048
    cce0:	1082ce04 	addi	r2,r2,2872
    cce4:	11400215 	stw	r5,8(r2)
    cce8:	18c0004c 	andi	r3,r3,1
    ccec:	e0c6b03a 	or	r3,fp,r3
    ccf0:	b8c00115 	stw	r3,4(r23)
    ccf4:	000eac80 	call	eac8 <__malloc_unlock>
    ccf8:	003eeb06 	br	c8a8 <_realloc_r+0xd8>
    ccfc:	20800117 	ldw	r2,4(r4)
    cd00:	00ffff04 	movi	r3,-4
    cd04:	800f883a 	mov	r7,r16
    cd08:	10c4703a 	and	r2,r2,r3
    cd0c:	98a9883a 	add	r20,r19,r2
    cd10:	84000204 	addi	r16,r16,8
    cd14:	003ecf06 	br	c854 <_realloc_r+0x84>
    cd18:	900b883a 	mov	r5,r18
    cd1c:	8009883a 	mov	r4,r16
    cd20:	000b6fc0 	call	b6fc <memmove>
    cd24:	dd000017 	ldw	r20,0(sp)
    cd28:	b80f883a 	mov	r7,r23
    cd2c:	003ec906 	br	c854 <_realloc_r+0x84>
    cd30:	900b883a 	mov	r5,r18
    cd34:	8009883a 	mov	r4,r16
    cd38:	000b6fc0 	call	b6fc <memmove>
    cd3c:	b80f883a 	mov	r7,r23
    cd40:	003ec406 	br	c854 <_realloc_r+0x84>
    cd44:	90c00417 	ldw	r3,16(r18)
    cd48:	89400604 	addi	r5,r17,24
    cd4c:	91000604 	addi	r4,r18,24
    cd50:	88c00415 	stw	r3,16(r17)
    cd54:	90800517 	ldw	r2,20(r18)
    cd58:	88800515 	stw	r2,20(r17)
    cd5c:	003f6806 	br	cb00 <_realloc_r+0x330>
    cd60:	900b883a 	mov	r5,r18
    cd64:	8809883a 	mov	r4,r17
    cd68:	000b6fc0 	call	b6fc <memmove>
    cd6c:	003fd406 	br	ccc0 <_realloc_r+0x4f0>
    cd70:	90c00417 	ldw	r3,16(r18)
    cd74:	91000604 	addi	r4,r18,24
    cd78:	ba000804 	addi	r8,r23,32
    cd7c:	b8c00615 	stw	r3,24(r23)
    cd80:	90800517 	ldw	r2,20(r18)
    cd84:	b8800715 	stw	r2,28(r23)
    cd88:	003f1206 	br	c9d4 <_realloc_r+0x204>
    cd8c:	90c00417 	ldw	r3,16(r18)
    cd90:	91000604 	addi	r4,r18,24
    cd94:	ba000804 	addi	r8,r23,32
    cd98:	b8c00615 	stw	r3,24(r23)
    cd9c:	90800517 	ldw	r2,20(r18)
    cda0:	b8800715 	stw	r2,28(r23)
    cda4:	003f3206 	br	ca70 <_realloc_r+0x2a0>
    cda8:	90c00417 	ldw	r3,16(r18)
    cdac:	91000604 	addi	r4,r18,24
    cdb0:	b9c00804 	addi	r7,r23,32
    cdb4:	b8c00615 	stw	r3,24(r23)
    cdb8:	90800517 	ldw	r2,20(r18)
    cdbc:	b8800715 	stw	r2,28(r23)
    cdc0:	003fb906 	br	cca8 <_realloc_r+0x4d8>

0000cdc4 <__isinfd>:
    cdc4:	200d883a 	mov	r6,r4
    cdc8:	0109c83a 	sub	r4,zero,r4
    cdcc:	2188b03a 	or	r4,r4,r6
    cdd0:	2008d7fa 	srli	r4,r4,31
    cdd4:	00a00034 	movhi	r2,32768
    cdd8:	10bfffc4 	addi	r2,r2,-1
    cddc:	1144703a 	and	r2,r2,r5
    cde0:	2088b03a 	or	r4,r4,r2
    cde4:	009ffc34 	movhi	r2,32752
    cde8:	1105c83a 	sub	r2,r2,r4
    cdec:	0087c83a 	sub	r3,zero,r2
    cdf0:	10c4b03a 	or	r2,r2,r3
    cdf4:	1004d7fa 	srli	r2,r2,31
    cdf8:	00c00044 	movi	r3,1
    cdfc:	1885c83a 	sub	r2,r3,r2
    ce00:	f800283a 	ret

0000ce04 <__isnand>:
    ce04:	200d883a 	mov	r6,r4
    ce08:	0109c83a 	sub	r4,zero,r4
    ce0c:	2188b03a 	or	r4,r4,r6
    ce10:	2008d7fa 	srli	r4,r4,31
    ce14:	00a00034 	movhi	r2,32768
    ce18:	10bfffc4 	addi	r2,r2,-1
    ce1c:	1144703a 	and	r2,r2,r5
    ce20:	2088b03a 	or	r4,r4,r2
    ce24:	009ffc34 	movhi	r2,32752
    ce28:	1105c83a 	sub	r2,r2,r4
    ce2c:	1004d7fa 	srli	r2,r2,31
    ce30:	f800283a 	ret

0000ce34 <_sbrk_r>:
    ce34:	defffd04 	addi	sp,sp,-12
    ce38:	dc000015 	stw	r16,0(sp)
    ce3c:	04020034 	movhi	r16,2048
    ce40:	84097404 	addi	r16,r16,9680
    ce44:	dc400115 	stw	r17,4(sp)
    ce48:	80000015 	stw	zero,0(r16)
    ce4c:	2023883a 	mov	r17,r4
    ce50:	2809883a 	mov	r4,r5
    ce54:	dfc00215 	stw	ra,8(sp)
    ce58:	000ecc80 	call	ecc8 <sbrk>
    ce5c:	1007883a 	mov	r3,r2
    ce60:	00bfffc4 	movi	r2,-1
    ce64:	18800626 	beq	r3,r2,ce80 <_sbrk_r+0x4c>
    ce68:	1805883a 	mov	r2,r3
    ce6c:	dfc00217 	ldw	ra,8(sp)
    ce70:	dc400117 	ldw	r17,4(sp)
    ce74:	dc000017 	ldw	r16,0(sp)
    ce78:	dec00304 	addi	sp,sp,12
    ce7c:	f800283a 	ret
    ce80:	80800017 	ldw	r2,0(r16)
    ce84:	103ff826 	beq	r2,zero,ce68 <_sbrk_r+0x34>
    ce88:	88800015 	stw	r2,0(r17)
    ce8c:	1805883a 	mov	r2,r3
    ce90:	dfc00217 	ldw	ra,8(sp)
    ce94:	dc400117 	ldw	r17,4(sp)
    ce98:	dc000017 	ldw	r16,0(sp)
    ce9c:	dec00304 	addi	sp,sp,12
    cea0:	f800283a 	ret

0000cea4 <__sclose>:
    cea4:	2940038f 	ldh	r5,14(r5)
    cea8:	000d1d81 	jmpi	d1d8 <_close_r>

0000ceac <__sseek>:
    ceac:	defffe04 	addi	sp,sp,-8
    ceb0:	dc000015 	stw	r16,0(sp)
    ceb4:	2821883a 	mov	r16,r5
    ceb8:	2940038f 	ldh	r5,14(r5)
    cebc:	dfc00115 	stw	ra,4(sp)
    cec0:	000d4500 	call	d450 <_lseek_r>
    cec4:	1007883a 	mov	r3,r2
    cec8:	00bfffc4 	movi	r2,-1
    cecc:	18800926 	beq	r3,r2,cef4 <__sseek+0x48>
    ced0:	8080030b 	ldhu	r2,12(r16)
    ced4:	80c01415 	stw	r3,80(r16)
    ced8:	10840014 	ori	r2,r2,4096
    cedc:	8080030d 	sth	r2,12(r16)
    cee0:	1805883a 	mov	r2,r3
    cee4:	dfc00117 	ldw	ra,4(sp)
    cee8:	dc000017 	ldw	r16,0(sp)
    ceec:	dec00204 	addi	sp,sp,8
    cef0:	f800283a 	ret
    cef4:	8080030b 	ldhu	r2,12(r16)
    cef8:	10bbffcc 	andi	r2,r2,61439
    cefc:	8080030d 	sth	r2,12(r16)
    cf00:	1805883a 	mov	r2,r3
    cf04:	dfc00117 	ldw	ra,4(sp)
    cf08:	dc000017 	ldw	r16,0(sp)
    cf0c:	dec00204 	addi	sp,sp,8
    cf10:	f800283a 	ret

0000cf14 <__swrite>:
    cf14:	2880030b 	ldhu	r2,12(r5)
    cf18:	defffb04 	addi	sp,sp,-20
    cf1c:	dcc00315 	stw	r19,12(sp)
    cf20:	1080400c 	andi	r2,r2,256
    cf24:	dc800215 	stw	r18,8(sp)
    cf28:	dc400115 	stw	r17,4(sp)
    cf2c:	dc000015 	stw	r16,0(sp)
    cf30:	3027883a 	mov	r19,r6
    cf34:	3825883a 	mov	r18,r7
    cf38:	dfc00415 	stw	ra,16(sp)
    cf3c:	2821883a 	mov	r16,r5
    cf40:	000d883a 	mov	r6,zero
    cf44:	01c00084 	movi	r7,2
    cf48:	2023883a 	mov	r17,r4
    cf4c:	10000226 	beq	r2,zero,cf58 <__swrite+0x44>
    cf50:	2940038f 	ldh	r5,14(r5)
    cf54:	000d4500 	call	d450 <_lseek_r>
    cf58:	8080030b 	ldhu	r2,12(r16)
    cf5c:	8140038f 	ldh	r5,14(r16)
    cf60:	8809883a 	mov	r4,r17
    cf64:	10bbffcc 	andi	r2,r2,61439
    cf68:	980d883a 	mov	r6,r19
    cf6c:	900f883a 	mov	r7,r18
    cf70:	8080030d 	sth	r2,12(r16)
    cf74:	dfc00417 	ldw	ra,16(sp)
    cf78:	dcc00317 	ldw	r19,12(sp)
    cf7c:	dc800217 	ldw	r18,8(sp)
    cf80:	dc400117 	ldw	r17,4(sp)
    cf84:	dc000017 	ldw	r16,0(sp)
    cf88:	dec00504 	addi	sp,sp,20
    cf8c:	000d0ac1 	jmpi	d0ac <_write_r>

0000cf90 <__sread>:
    cf90:	defffe04 	addi	sp,sp,-8
    cf94:	dc000015 	stw	r16,0(sp)
    cf98:	2821883a 	mov	r16,r5
    cf9c:	2940038f 	ldh	r5,14(r5)
    cfa0:	dfc00115 	stw	ra,4(sp)
    cfa4:	000d4c80 	call	d4c8 <_read_r>
    cfa8:	1007883a 	mov	r3,r2
    cfac:	10000816 	blt	r2,zero,cfd0 <__sread+0x40>
    cfb0:	80801417 	ldw	r2,80(r16)
    cfb4:	10c5883a 	add	r2,r2,r3
    cfb8:	80801415 	stw	r2,80(r16)
    cfbc:	1805883a 	mov	r2,r3
    cfc0:	dfc00117 	ldw	ra,4(sp)
    cfc4:	dc000017 	ldw	r16,0(sp)
    cfc8:	dec00204 	addi	sp,sp,8
    cfcc:	f800283a 	ret
    cfd0:	8080030b 	ldhu	r2,12(r16)
    cfd4:	10bbffcc 	andi	r2,r2,61439
    cfd8:	8080030d 	sth	r2,12(r16)
    cfdc:	1805883a 	mov	r2,r3
    cfe0:	dfc00117 	ldw	ra,4(sp)
    cfe4:	dc000017 	ldw	r16,0(sp)
    cfe8:	dec00204 	addi	sp,sp,8
    cfec:	f800283a 	ret

0000cff0 <strcmp>:
    cff0:	2144b03a 	or	r2,r4,r5
    cff4:	108000cc 	andi	r2,r2,3
    cff8:	10001d1e 	bne	r2,zero,d070 <strcmp+0x80>
    cffc:	200f883a 	mov	r7,r4
    d000:	28800017 	ldw	r2,0(r5)
    d004:	21000017 	ldw	r4,0(r4)
    d008:	280d883a 	mov	r6,r5
    d00c:	2080161e 	bne	r4,r2,d068 <strcmp+0x78>
    d010:	023fbff4 	movhi	r8,65279
    d014:	423fbfc4 	addi	r8,r8,-257
    d018:	2207883a 	add	r3,r4,r8
    d01c:	01602074 	movhi	r5,32897
    d020:	29602004 	addi	r5,r5,-32640
    d024:	1946703a 	and	r3,r3,r5
    d028:	0104303a 	nor	r2,zero,r4
    d02c:	10c4703a 	and	r2,r2,r3
    d030:	10001c1e 	bne	r2,zero,d0a4 <strcmp+0xb4>
    d034:	4013883a 	mov	r9,r8
    d038:	2811883a 	mov	r8,r5
    d03c:	00000106 	br	d044 <strcmp+0x54>
    d040:	1800181e 	bne	r3,zero,d0a4 <strcmp+0xb4>
    d044:	39c00104 	addi	r7,r7,4
    d048:	39000017 	ldw	r4,0(r7)
    d04c:	31800104 	addi	r6,r6,4
    d050:	31400017 	ldw	r5,0(r6)
    d054:	2245883a 	add	r2,r4,r9
    d058:	1204703a 	and	r2,r2,r8
    d05c:	0106303a 	nor	r3,zero,r4
    d060:	1886703a 	and	r3,r3,r2
    d064:	217ff626 	beq	r4,r5,d040 <strcmp+0x50>
    d068:	3809883a 	mov	r4,r7
    d06c:	300b883a 	mov	r5,r6
    d070:	20c00007 	ldb	r3,0(r4)
    d074:	1800051e 	bne	r3,zero,d08c <strcmp+0x9c>
    d078:	00000606 	br	d094 <strcmp+0xa4>
    d07c:	21000044 	addi	r4,r4,1
    d080:	20c00007 	ldb	r3,0(r4)
    d084:	29400044 	addi	r5,r5,1
    d088:	18000226 	beq	r3,zero,d094 <strcmp+0xa4>
    d08c:	28800007 	ldb	r2,0(r5)
    d090:	18bffa26 	beq	r3,r2,d07c <strcmp+0x8c>
    d094:	20c00003 	ldbu	r3,0(r4)
    d098:	28800003 	ldbu	r2,0(r5)
    d09c:	1885c83a 	sub	r2,r3,r2
    d0a0:	f800283a 	ret
    d0a4:	0005883a 	mov	r2,zero
    d0a8:	f800283a 	ret

0000d0ac <_write_r>:
    d0ac:	defffd04 	addi	sp,sp,-12
    d0b0:	dc000015 	stw	r16,0(sp)
    d0b4:	04020034 	movhi	r16,2048
    d0b8:	84097404 	addi	r16,r16,9680
    d0bc:	dc400115 	stw	r17,4(sp)
    d0c0:	80000015 	stw	zero,0(r16)
    d0c4:	2023883a 	mov	r17,r4
    d0c8:	2809883a 	mov	r4,r5
    d0cc:	300b883a 	mov	r5,r6
    d0d0:	380d883a 	mov	r6,r7
    d0d4:	dfc00215 	stw	ra,8(sp)
    d0d8:	000ed840 	call	ed84 <write>
    d0dc:	1007883a 	mov	r3,r2
    d0e0:	00bfffc4 	movi	r2,-1
    d0e4:	18800626 	beq	r3,r2,d100 <_write_r+0x54>
    d0e8:	1805883a 	mov	r2,r3
    d0ec:	dfc00217 	ldw	ra,8(sp)
    d0f0:	dc400117 	ldw	r17,4(sp)
    d0f4:	dc000017 	ldw	r16,0(sp)
    d0f8:	dec00304 	addi	sp,sp,12
    d0fc:	f800283a 	ret
    d100:	80800017 	ldw	r2,0(r16)
    d104:	103ff826 	beq	r2,zero,d0e8 <_write_r+0x3c>
    d108:	88800015 	stw	r2,0(r17)
    d10c:	1805883a 	mov	r2,r3
    d110:	dfc00217 	ldw	ra,8(sp)
    d114:	dc400117 	ldw	r17,4(sp)
    d118:	dc000017 	ldw	r16,0(sp)
    d11c:	dec00304 	addi	sp,sp,12
    d120:	f800283a 	ret

0000d124 <_calloc_r>:
    d124:	298b383a 	mul	r5,r5,r6
    d128:	defffe04 	addi	sp,sp,-8
    d12c:	dc000015 	stw	r16,0(sp)
    d130:	dfc00115 	stw	ra,4(sp)
    d134:	000aed80 	call	aed8 <_malloc_r>
    d138:	1021883a 	mov	r16,r2
    d13c:	01c00904 	movi	r7,36
    d140:	10000d26 	beq	r2,zero,d178 <_calloc_r+0x54>
    d144:	10ffff17 	ldw	r3,-4(r2)
    d148:	1009883a 	mov	r4,r2
    d14c:	00bfff04 	movi	r2,-4
    d150:	1886703a 	and	r3,r3,r2
    d154:	1887883a 	add	r3,r3,r2
    d158:	180d883a 	mov	r6,r3
    d15c:	000b883a 	mov	r5,zero
    d160:	38c01736 	bltu	r7,r3,d1c0 <_calloc_r+0x9c>
    d164:	008004c4 	movi	r2,19
    d168:	10c00836 	bltu	r2,r3,d18c <_calloc_r+0x68>
    d16c:	20000215 	stw	zero,8(r4)
    d170:	20000015 	stw	zero,0(r4)
    d174:	20000115 	stw	zero,4(r4)
    d178:	8005883a 	mov	r2,r16
    d17c:	dfc00117 	ldw	ra,4(sp)
    d180:	dc000017 	ldw	r16,0(sp)
    d184:	dec00204 	addi	sp,sp,8
    d188:	f800283a 	ret
    d18c:	008006c4 	movi	r2,27
    d190:	80000015 	stw	zero,0(r16)
    d194:	80000115 	stw	zero,4(r16)
    d198:	81000204 	addi	r4,r16,8
    d19c:	10fff32e 	bgeu	r2,r3,d16c <_calloc_r+0x48>
    d1a0:	80000215 	stw	zero,8(r16)
    d1a4:	80000315 	stw	zero,12(r16)
    d1a8:	81000404 	addi	r4,r16,16
    d1ac:	19ffef1e 	bne	r3,r7,d16c <_calloc_r+0x48>
    d1b0:	81000604 	addi	r4,r16,24
    d1b4:	80000415 	stw	zero,16(r16)
    d1b8:	80000515 	stw	zero,20(r16)
    d1bc:	003feb06 	br	d16c <_calloc_r+0x48>
    d1c0:	00062cc0 	call	62cc <memset>
    d1c4:	8005883a 	mov	r2,r16
    d1c8:	dfc00117 	ldw	ra,4(sp)
    d1cc:	dc000017 	ldw	r16,0(sp)
    d1d0:	dec00204 	addi	sp,sp,8
    d1d4:	f800283a 	ret

0000d1d8 <_close_r>:
    d1d8:	defffd04 	addi	sp,sp,-12
    d1dc:	dc000015 	stw	r16,0(sp)
    d1e0:	04020034 	movhi	r16,2048
    d1e4:	84097404 	addi	r16,r16,9680
    d1e8:	dc400115 	stw	r17,4(sp)
    d1ec:	80000015 	stw	zero,0(r16)
    d1f0:	2023883a 	mov	r17,r4
    d1f4:	2809883a 	mov	r4,r5
    d1f8:	dfc00215 	stw	ra,8(sp)
    d1fc:	000e5100 	call	e510 <close>
    d200:	1007883a 	mov	r3,r2
    d204:	00bfffc4 	movi	r2,-1
    d208:	18800626 	beq	r3,r2,d224 <_close_r+0x4c>
    d20c:	1805883a 	mov	r2,r3
    d210:	dfc00217 	ldw	ra,8(sp)
    d214:	dc400117 	ldw	r17,4(sp)
    d218:	dc000017 	ldw	r16,0(sp)
    d21c:	dec00304 	addi	sp,sp,12
    d220:	f800283a 	ret
    d224:	80800017 	ldw	r2,0(r16)
    d228:	103ff826 	beq	r2,zero,d20c <_close_r+0x34>
    d22c:	88800015 	stw	r2,0(r17)
    d230:	1805883a 	mov	r2,r3
    d234:	dfc00217 	ldw	ra,8(sp)
    d238:	dc400117 	ldw	r17,4(sp)
    d23c:	dc000017 	ldw	r16,0(sp)
    d240:	dec00304 	addi	sp,sp,12
    d244:	f800283a 	ret

0000d248 <_fclose_r>:
    d248:	defffc04 	addi	sp,sp,-16
    d24c:	dc400115 	stw	r17,4(sp)
    d250:	dc000015 	stw	r16,0(sp)
    d254:	dfc00315 	stw	ra,12(sp)
    d258:	dc800215 	stw	r18,8(sp)
    d25c:	2821883a 	mov	r16,r5
    d260:	2023883a 	mov	r17,r4
    d264:	28002926 	beq	r5,zero,d30c <_fclose_r+0xc4>
    d268:	0009fbc0 	call	9fbc <__sfp_lock_acquire>
    d26c:	88000226 	beq	r17,zero,d278 <_fclose_r+0x30>
    d270:	88800e17 	ldw	r2,56(r17)
    d274:	10002d26 	beq	r2,zero,d32c <_fclose_r+0xe4>
    d278:	8080030f 	ldh	r2,12(r16)
    d27c:	10002226 	beq	r2,zero,d308 <_fclose_r+0xc0>
    d280:	8809883a 	mov	r4,r17
    d284:	800b883a 	mov	r5,r16
    d288:	0009d340 	call	9d34 <_fflush_r>
    d28c:	1025883a 	mov	r18,r2
    d290:	80800b17 	ldw	r2,44(r16)
    d294:	10000426 	beq	r2,zero,d2a8 <_fclose_r+0x60>
    d298:	81400717 	ldw	r5,28(r16)
    d29c:	8809883a 	mov	r4,r17
    d2a0:	103ee83a 	callr	r2
    d2a4:	10002a16 	blt	r2,zero,d350 <_fclose_r+0x108>
    d2a8:	8080030b 	ldhu	r2,12(r16)
    d2ac:	1080200c 	andi	r2,r2,128
    d2b0:	1000231e 	bne	r2,zero,d340 <_fclose_r+0xf8>
    d2b4:	81400c17 	ldw	r5,48(r16)
    d2b8:	28000526 	beq	r5,zero,d2d0 <_fclose_r+0x88>
    d2bc:	80801004 	addi	r2,r16,64
    d2c0:	28800226 	beq	r5,r2,d2cc <_fclose_r+0x84>
    d2c4:	8809883a 	mov	r4,r17
    d2c8:	000a3500 	call	a350 <_free_r>
    d2cc:	80000c15 	stw	zero,48(r16)
    d2d0:	81401117 	ldw	r5,68(r16)
    d2d4:	28000326 	beq	r5,zero,d2e4 <_fclose_r+0x9c>
    d2d8:	8809883a 	mov	r4,r17
    d2dc:	000a3500 	call	a350 <_free_r>
    d2e0:	80001115 	stw	zero,68(r16)
    d2e4:	8000030d 	sth	zero,12(r16)
    d2e8:	0009fc00 	call	9fc0 <__sfp_lock_release>
    d2ec:	9005883a 	mov	r2,r18
    d2f0:	dfc00317 	ldw	ra,12(sp)
    d2f4:	dc800217 	ldw	r18,8(sp)
    d2f8:	dc400117 	ldw	r17,4(sp)
    d2fc:	dc000017 	ldw	r16,0(sp)
    d300:	dec00404 	addi	sp,sp,16
    d304:	f800283a 	ret
    d308:	0009fc00 	call	9fc0 <__sfp_lock_release>
    d30c:	0025883a 	mov	r18,zero
    d310:	9005883a 	mov	r2,r18
    d314:	dfc00317 	ldw	ra,12(sp)
    d318:	dc800217 	ldw	r18,8(sp)
    d31c:	dc400117 	ldw	r17,4(sp)
    d320:	dc000017 	ldw	r16,0(sp)
    d324:	dec00404 	addi	sp,sp,16
    d328:	f800283a 	ret
    d32c:	8809883a 	mov	r4,r17
    d330:	0009fcc0 	call	9fcc <__sinit>
    d334:	8080030f 	ldh	r2,12(r16)
    d338:	103fd11e 	bne	r2,zero,d280 <_fclose_r+0x38>
    d33c:	003ff206 	br	d308 <_fclose_r+0xc0>
    d340:	81400417 	ldw	r5,16(r16)
    d344:	8809883a 	mov	r4,r17
    d348:	000a3500 	call	a350 <_free_r>
    d34c:	003fd906 	br	d2b4 <_fclose_r+0x6c>
    d350:	04bfffc4 	movi	r18,-1
    d354:	003fd406 	br	d2a8 <_fclose_r+0x60>

0000d358 <fclose>:
    d358:	00820034 	movhi	r2,2048
    d35c:	10893c04 	addi	r2,r2,9456
    d360:	200b883a 	mov	r5,r4
    d364:	11000017 	ldw	r4,0(r2)
    d368:	000d2481 	jmpi	d248 <_fclose_r>

0000d36c <_fstat_r>:
    d36c:	defffd04 	addi	sp,sp,-12
    d370:	dc000015 	stw	r16,0(sp)
    d374:	04020034 	movhi	r16,2048
    d378:	84097404 	addi	r16,r16,9680
    d37c:	dc400115 	stw	r17,4(sp)
    d380:	80000015 	stw	zero,0(r16)
    d384:	2023883a 	mov	r17,r4
    d388:	2809883a 	mov	r4,r5
    d38c:	300b883a 	mov	r5,r6
    d390:	dfc00215 	stw	ra,8(sp)
    d394:	000e6980 	call	e698 <fstat>
    d398:	1007883a 	mov	r3,r2
    d39c:	00bfffc4 	movi	r2,-1
    d3a0:	18800626 	beq	r3,r2,d3bc <_fstat_r+0x50>
    d3a4:	1805883a 	mov	r2,r3
    d3a8:	dfc00217 	ldw	ra,8(sp)
    d3ac:	dc400117 	ldw	r17,4(sp)
    d3b0:	dc000017 	ldw	r16,0(sp)
    d3b4:	dec00304 	addi	sp,sp,12
    d3b8:	f800283a 	ret
    d3bc:	80800017 	ldw	r2,0(r16)
    d3c0:	103ff826 	beq	r2,zero,d3a4 <_fstat_r+0x38>
    d3c4:	88800015 	stw	r2,0(r17)
    d3c8:	1805883a 	mov	r2,r3
    d3cc:	dfc00217 	ldw	ra,8(sp)
    d3d0:	dc400117 	ldw	r17,4(sp)
    d3d4:	dc000017 	ldw	r16,0(sp)
    d3d8:	dec00304 	addi	sp,sp,12
    d3dc:	f800283a 	ret

0000d3e0 <_isatty_r>:
    d3e0:	defffd04 	addi	sp,sp,-12
    d3e4:	dc000015 	stw	r16,0(sp)
    d3e8:	04020034 	movhi	r16,2048
    d3ec:	84097404 	addi	r16,r16,9680
    d3f0:	dc400115 	stw	r17,4(sp)
    d3f4:	80000015 	stw	zero,0(r16)
    d3f8:	2023883a 	mov	r17,r4
    d3fc:	2809883a 	mov	r4,r5
    d400:	dfc00215 	stw	ra,8(sp)
    d404:	000e7cc0 	call	e7cc <isatty>
    d408:	1007883a 	mov	r3,r2
    d40c:	00bfffc4 	movi	r2,-1
    d410:	18800626 	beq	r3,r2,d42c <_isatty_r+0x4c>
    d414:	1805883a 	mov	r2,r3
    d418:	dfc00217 	ldw	ra,8(sp)
    d41c:	dc400117 	ldw	r17,4(sp)
    d420:	dc000017 	ldw	r16,0(sp)
    d424:	dec00304 	addi	sp,sp,12
    d428:	f800283a 	ret
    d42c:	80800017 	ldw	r2,0(r16)
    d430:	103ff826 	beq	r2,zero,d414 <_isatty_r+0x34>
    d434:	88800015 	stw	r2,0(r17)
    d438:	1805883a 	mov	r2,r3
    d43c:	dfc00217 	ldw	ra,8(sp)
    d440:	dc400117 	ldw	r17,4(sp)
    d444:	dc000017 	ldw	r16,0(sp)
    d448:	dec00304 	addi	sp,sp,12
    d44c:	f800283a 	ret

0000d450 <_lseek_r>:
    d450:	defffd04 	addi	sp,sp,-12
    d454:	dc000015 	stw	r16,0(sp)
    d458:	04020034 	movhi	r16,2048
    d45c:	84097404 	addi	r16,r16,9680
    d460:	dc400115 	stw	r17,4(sp)
    d464:	80000015 	stw	zero,0(r16)
    d468:	2023883a 	mov	r17,r4
    d46c:	2809883a 	mov	r4,r5
    d470:	300b883a 	mov	r5,r6
    d474:	380d883a 	mov	r6,r7
    d478:	dfc00215 	stw	ra,8(sp)
    d47c:	000e8ec0 	call	e8ec <lseek>
    d480:	1007883a 	mov	r3,r2
    d484:	00bfffc4 	movi	r2,-1
    d488:	18800626 	beq	r3,r2,d4a4 <_lseek_r+0x54>
    d48c:	1805883a 	mov	r2,r3
    d490:	dfc00217 	ldw	ra,8(sp)
    d494:	dc400117 	ldw	r17,4(sp)
    d498:	dc000017 	ldw	r16,0(sp)
    d49c:	dec00304 	addi	sp,sp,12
    d4a0:	f800283a 	ret
    d4a4:	80800017 	ldw	r2,0(r16)
    d4a8:	103ff826 	beq	r2,zero,d48c <_lseek_r+0x3c>
    d4ac:	88800015 	stw	r2,0(r17)
    d4b0:	1805883a 	mov	r2,r3
    d4b4:	dfc00217 	ldw	ra,8(sp)
    d4b8:	dc400117 	ldw	r17,4(sp)
    d4bc:	dc000017 	ldw	r16,0(sp)
    d4c0:	dec00304 	addi	sp,sp,12
    d4c4:	f800283a 	ret

0000d4c8 <_read_r>:
    d4c8:	defffd04 	addi	sp,sp,-12
    d4cc:	dc000015 	stw	r16,0(sp)
    d4d0:	04020034 	movhi	r16,2048
    d4d4:	84097404 	addi	r16,r16,9680
    d4d8:	dc400115 	stw	r17,4(sp)
    d4dc:	80000015 	stw	zero,0(r16)
    d4e0:	2023883a 	mov	r17,r4
    d4e4:	2809883a 	mov	r4,r5
    d4e8:	300b883a 	mov	r5,r6
    d4ec:	380d883a 	mov	r6,r7
    d4f0:	dfc00215 	stw	ra,8(sp)
    d4f4:	000eae80 	call	eae8 <read>
    d4f8:	1007883a 	mov	r3,r2
    d4fc:	00bfffc4 	movi	r2,-1
    d500:	18800626 	beq	r3,r2,d51c <_read_r+0x54>
    d504:	1805883a 	mov	r2,r3
    d508:	dfc00217 	ldw	ra,8(sp)
    d50c:	dc400117 	ldw	r17,4(sp)
    d510:	dc000017 	ldw	r16,0(sp)
    d514:	dec00304 	addi	sp,sp,12
    d518:	f800283a 	ret
    d51c:	80800017 	ldw	r2,0(r16)
    d520:	103ff826 	beq	r2,zero,d504 <_read_r+0x3c>
    d524:	88800015 	stw	r2,0(r17)
    d528:	1805883a 	mov	r2,r3
    d52c:	dfc00217 	ldw	ra,8(sp)
    d530:	dc400117 	ldw	r17,4(sp)
    d534:	dc000017 	ldw	r16,0(sp)
    d538:	dec00304 	addi	sp,sp,12
    d53c:	f800283a 	ret

0000d540 <__udivdi3>:
    d540:	defff004 	addi	sp,sp,-64
    d544:	2005883a 	mov	r2,r4
    d548:	3011883a 	mov	r8,r6
    d54c:	df000e15 	stw	fp,56(sp)
    d550:	dd000a15 	stw	r20,40(sp)
    d554:	dc000615 	stw	r16,24(sp)
    d558:	dfc00f15 	stw	ra,60(sp)
    d55c:	ddc00d15 	stw	r23,52(sp)
    d560:	dd800c15 	stw	r22,48(sp)
    d564:	dd400b15 	stw	r21,44(sp)
    d568:	dcc00915 	stw	r19,36(sp)
    d56c:	dc800815 	stw	r18,32(sp)
    d570:	dc400715 	stw	r17,28(sp)
    d574:	4021883a 	mov	r16,r8
    d578:	1039883a 	mov	fp,r2
    d57c:	2829883a 	mov	r20,r5
    d580:	38003b1e 	bne	r7,zero,d670 <__udivdi3+0x130>
    d584:	2a005c36 	bltu	r5,r8,d6f8 <__udivdi3+0x1b8>
    d588:	4000a626 	beq	r8,zero,d824 <__udivdi3+0x2e4>
    d58c:	00bfffd4 	movui	r2,65535
    d590:	14009e36 	bltu	r2,r16,d80c <__udivdi3+0x2cc>
    d594:	00803fc4 	movi	r2,255
    d598:	14013d36 	bltu	r2,r16,da90 <__udivdi3+0x550>
    d59c:	000b883a 	mov	r5,zero
    d5a0:	0005883a 	mov	r2,zero
    d5a4:	8084d83a 	srl	r2,r16,r2
    d5a8:	01020034 	movhi	r4,2048
    d5ac:	21003104 	addi	r4,r4,196
    d5b0:	01800804 	movi	r6,32
    d5b4:	1105883a 	add	r2,r2,r4
    d5b8:	10c00003 	ldbu	r3,0(r2)
    d5bc:	28c7883a 	add	r3,r5,r3
    d5c0:	30edc83a 	sub	r22,r6,r3
    d5c4:	b000ee1e 	bne	r22,zero,d980 <__udivdi3+0x440>
    d5c8:	802ad43a 	srli	r21,r16,16
    d5cc:	00800044 	movi	r2,1
    d5d0:	a423c83a 	sub	r17,r20,r16
    d5d4:	85ffffcc 	andi	r23,r16,65535
    d5d8:	d8800315 	stw	r2,12(sp)
    d5dc:	8809883a 	mov	r4,r17
    d5e0:	a80b883a 	mov	r5,r21
    d5e4:	000e5000 	call	e500 <__udivsi3>
    d5e8:	8809883a 	mov	r4,r17
    d5ec:	a80b883a 	mov	r5,r21
    d5f0:	102d883a 	mov	r22,r2
    d5f4:	000e5080 	call	e508 <__umodsi3>
    d5f8:	1004943a 	slli	r2,r2,16
    d5fc:	e006d43a 	srli	r3,fp,16
    d600:	bda3383a 	mul	r17,r23,r22
    d604:	10c4b03a 	or	r2,r2,r3
    d608:	1440042e 	bgeu	r2,r17,d61c <__udivdi3+0xdc>
    d60c:	1405883a 	add	r2,r2,r16
    d610:	b5bfffc4 	addi	r22,r22,-1
    d614:	14000136 	bltu	r2,r16,d61c <__udivdi3+0xdc>
    d618:	14413d36 	bltu	r2,r17,db10 <__udivdi3+0x5d0>
    d61c:	1463c83a 	sub	r17,r2,r17
    d620:	8809883a 	mov	r4,r17
    d624:	a80b883a 	mov	r5,r21
    d628:	000e5000 	call	e500 <__udivsi3>
    d62c:	8809883a 	mov	r4,r17
    d630:	a80b883a 	mov	r5,r21
    d634:	1029883a 	mov	r20,r2
    d638:	000e5080 	call	e508 <__umodsi3>
    d63c:	1004943a 	slli	r2,r2,16
    d640:	bd09383a 	mul	r4,r23,r20
    d644:	e0ffffcc 	andi	r3,fp,65535
    d648:	10c4b03a 	or	r2,r2,r3
    d64c:	1100042e 	bgeu	r2,r4,d660 <__udivdi3+0x120>
    d650:	8085883a 	add	r2,r16,r2
    d654:	a53fffc4 	addi	r20,r20,-1
    d658:	14000136 	bltu	r2,r16,d660 <__udivdi3+0x120>
    d65c:	11012036 	bltu	r2,r4,dae0 <__udivdi3+0x5a0>
    d660:	b004943a 	slli	r2,r22,16
    d664:	d9000317 	ldw	r4,12(sp)
    d668:	a084b03a 	or	r2,r20,r2
    d66c:	00001506 	br	d6c4 <__udivdi3+0x184>
    d670:	380d883a 	mov	r6,r7
    d674:	29c06236 	bltu	r5,r7,d800 <__udivdi3+0x2c0>
    d678:	00bfffd4 	movui	r2,65535
    d67c:	11c05a36 	bltu	r2,r7,d7e8 <__udivdi3+0x2a8>
    d680:	00803fc4 	movi	r2,255
    d684:	11c0fc36 	bltu	r2,r7,da78 <__udivdi3+0x538>
    d688:	000b883a 	mov	r5,zero
    d68c:	0005883a 	mov	r2,zero
    d690:	3084d83a 	srl	r2,r6,r2
    d694:	01020034 	movhi	r4,2048
    d698:	21003104 	addi	r4,r4,196
    d69c:	01c00804 	movi	r7,32
    d6a0:	1105883a 	add	r2,r2,r4
    d6a4:	10c00003 	ldbu	r3,0(r2)
    d6a8:	28c7883a 	add	r3,r5,r3
    d6ac:	38efc83a 	sub	r23,r7,r3
    d6b0:	b800691e 	bne	r23,zero,d858 <__udivdi3+0x318>
    d6b4:	35000136 	bltu	r6,r20,d6bc <__udivdi3+0x17c>
    d6b8:	e4005136 	bltu	fp,r16,d800 <__udivdi3+0x2c0>
    d6bc:	00800044 	movi	r2,1
    d6c0:	0009883a 	mov	r4,zero
    d6c4:	2007883a 	mov	r3,r4
    d6c8:	dfc00f17 	ldw	ra,60(sp)
    d6cc:	df000e17 	ldw	fp,56(sp)
    d6d0:	ddc00d17 	ldw	r23,52(sp)
    d6d4:	dd800c17 	ldw	r22,48(sp)
    d6d8:	dd400b17 	ldw	r21,44(sp)
    d6dc:	dd000a17 	ldw	r20,40(sp)
    d6e0:	dcc00917 	ldw	r19,36(sp)
    d6e4:	dc800817 	ldw	r18,32(sp)
    d6e8:	dc400717 	ldw	r17,28(sp)
    d6ec:	dc000617 	ldw	r16,24(sp)
    d6f0:	dec01004 	addi	sp,sp,64
    d6f4:	f800283a 	ret
    d6f8:	00bfffd4 	movui	r2,65535
    d6fc:	12005036 	bltu	r2,r8,d840 <__udivdi3+0x300>
    d700:	00803fc4 	movi	r2,255
    d704:	1200e836 	bltu	r2,r8,daa8 <__udivdi3+0x568>
    d708:	000b883a 	mov	r5,zero
    d70c:	0005883a 	mov	r2,zero
    d710:	8084d83a 	srl	r2,r16,r2
    d714:	01020034 	movhi	r4,2048
    d718:	21003104 	addi	r4,r4,196
    d71c:	01800804 	movi	r6,32
    d720:	1105883a 	add	r2,r2,r4
    d724:	10c00003 	ldbu	r3,0(r2)
    d728:	28c7883a 	add	r3,r5,r3
    d72c:	30cbc83a 	sub	r5,r6,r3
    d730:	28000626 	beq	r5,zero,d74c <__udivdi3+0x20c>
    d734:	3145c83a 	sub	r2,r6,r5
    d738:	e084d83a 	srl	r2,fp,r2
    d73c:	a146983a 	sll	r3,r20,r5
    d740:	e178983a 	sll	fp,fp,r5
    d744:	8160983a 	sll	r16,r16,r5
    d748:	18a8b03a 	or	r20,r3,r2
    d74c:	802ad43a 	srli	r21,r16,16
    d750:	a009883a 	mov	r4,r20
    d754:	85ffffcc 	andi	r23,r16,65535
    d758:	a80b883a 	mov	r5,r21
    d75c:	000e5000 	call	e500 <__udivsi3>
    d760:	a009883a 	mov	r4,r20
    d764:	a80b883a 	mov	r5,r21
    d768:	102d883a 	mov	r22,r2
    d76c:	000e5080 	call	e508 <__umodsi3>
    d770:	1004943a 	slli	r2,r2,16
    d774:	e006d43a 	srli	r3,fp,16
    d778:	bda3383a 	mul	r17,r23,r22
    d77c:	10c4b03a 	or	r2,r2,r3
    d780:	1440042e 	bgeu	r2,r17,d794 <__udivdi3+0x254>
    d784:	1405883a 	add	r2,r2,r16
    d788:	b5bfffc4 	addi	r22,r22,-1
    d78c:	14000136 	bltu	r2,r16,d794 <__udivdi3+0x254>
    d790:	1440d536 	bltu	r2,r17,dae8 <__udivdi3+0x5a8>
    d794:	1463c83a 	sub	r17,r2,r17
    d798:	8809883a 	mov	r4,r17
    d79c:	a80b883a 	mov	r5,r21
    d7a0:	000e5000 	call	e500 <__udivsi3>
    d7a4:	8809883a 	mov	r4,r17
    d7a8:	a80b883a 	mov	r5,r21
    d7ac:	1029883a 	mov	r20,r2
    d7b0:	000e5080 	call	e508 <__umodsi3>
    d7b4:	1004943a 	slli	r2,r2,16
    d7b8:	bd09383a 	mul	r4,r23,r20
    d7bc:	e0ffffcc 	andi	r3,fp,65535
    d7c0:	10c4b03a 	or	r2,r2,r3
    d7c4:	1100042e 	bgeu	r2,r4,d7d8 <__udivdi3+0x298>
    d7c8:	8085883a 	add	r2,r16,r2
    d7cc:	a53fffc4 	addi	r20,r20,-1
    d7d0:	14000136 	bltu	r2,r16,d7d8 <__udivdi3+0x298>
    d7d4:	1100c736 	bltu	r2,r4,daf4 <__udivdi3+0x5b4>
    d7d8:	b004943a 	slli	r2,r22,16
    d7dc:	0009883a 	mov	r4,zero
    d7e0:	a084b03a 	or	r2,r20,r2
    d7e4:	003fb706 	br	d6c4 <__udivdi3+0x184>
    d7e8:	00804034 	movhi	r2,256
    d7ec:	10bfffc4 	addi	r2,r2,-1
    d7f0:	11c0a436 	bltu	r2,r7,da84 <__udivdi3+0x544>
    d7f4:	01400404 	movi	r5,16
    d7f8:	2805883a 	mov	r2,r5
    d7fc:	003fa406 	br	d690 <__udivdi3+0x150>
    d800:	0005883a 	mov	r2,zero
    d804:	0009883a 	mov	r4,zero
    d808:	003fae06 	br	d6c4 <__udivdi3+0x184>
    d80c:	00804034 	movhi	r2,256
    d810:	10bfffc4 	addi	r2,r2,-1
    d814:	1400a136 	bltu	r2,r16,da9c <__udivdi3+0x55c>
    d818:	01400404 	movi	r5,16
    d81c:	2805883a 	mov	r2,r5
    d820:	003f6006 	br	d5a4 <__udivdi3+0x64>
    d824:	01000044 	movi	r4,1
    d828:	000b883a 	mov	r5,zero
    d82c:	000e5000 	call	e500 <__udivsi3>
    d830:	1021883a 	mov	r16,r2
    d834:	00bfffd4 	movui	r2,65535
    d838:	143ff436 	bltu	r2,r16,d80c <__udivdi3+0x2cc>
    d83c:	003f5506 	br	d594 <__udivdi3+0x54>
    d840:	00804034 	movhi	r2,256
    d844:	10bfffc4 	addi	r2,r2,-1
    d848:	12009a36 	bltu	r2,r8,dab4 <__udivdi3+0x574>
    d84c:	01400404 	movi	r5,16
    d850:	2805883a 	mov	r2,r5
    d854:	003fae06 	br	d710 <__udivdi3+0x1d0>
    d858:	3dc5c83a 	sub	r2,r7,r23
    d85c:	35c8983a 	sll	r4,r6,r23
    d860:	8086d83a 	srl	r3,r16,r2
    d864:	a0a2d83a 	srl	r17,r20,r2
    d868:	e084d83a 	srl	r2,fp,r2
    d86c:	20eab03a 	or	r21,r4,r3
    d870:	a82cd43a 	srli	r22,r21,16
    d874:	a5c6983a 	sll	r3,r20,r23
    d878:	8809883a 	mov	r4,r17
    d87c:	b00b883a 	mov	r5,r22
    d880:	1886b03a 	or	r3,r3,r2
    d884:	d8c00215 	stw	r3,8(sp)
    d888:	000e5000 	call	e500 <__udivsi3>
    d88c:	8809883a 	mov	r4,r17
    d890:	b00b883a 	mov	r5,r22
    d894:	1029883a 	mov	r20,r2
    d898:	000e5080 	call	e508 <__umodsi3>
    d89c:	a8ffffcc 	andi	r3,r21,65535
    d8a0:	d8c00515 	stw	r3,20(sp)
    d8a4:	d9000217 	ldw	r4,8(sp)
    d8a8:	d9400517 	ldw	r5,20(sp)
    d8ac:	1004943a 	slli	r2,r2,16
    d8b0:	2006d43a 	srli	r3,r4,16
    d8b4:	85e0983a 	sll	r16,r16,r23
    d8b8:	2d23383a 	mul	r17,r5,r20
    d8bc:	10c4b03a 	or	r2,r2,r3
    d8c0:	dc000015 	stw	r16,0(sp)
    d8c4:	1440032e 	bgeu	r2,r17,d8d4 <__udivdi3+0x394>
    d8c8:	1545883a 	add	r2,r2,r21
    d8cc:	a53fffc4 	addi	r20,r20,-1
    d8d0:	15407f2e 	bgeu	r2,r21,dad0 <__udivdi3+0x590>
    d8d4:	1463c83a 	sub	r17,r2,r17
    d8d8:	8809883a 	mov	r4,r17
    d8dc:	b00b883a 	mov	r5,r22
    d8e0:	000e5000 	call	e500 <__udivsi3>
    d8e4:	8809883a 	mov	r4,r17
    d8e8:	b00b883a 	mov	r5,r22
    d8ec:	1021883a 	mov	r16,r2
    d8f0:	000e5080 	call	e508 <__umodsi3>
    d8f4:	d8c00517 	ldw	r3,20(sp)
    d8f8:	d9000217 	ldw	r4,8(sp)
    d8fc:	1004943a 	slli	r2,r2,16
    d900:	1c0f383a 	mul	r7,r3,r16
    d904:	20ffffcc 	andi	r3,r4,65535
    d908:	10e2b03a 	or	r17,r2,r3
    d90c:	89c0032e 	bgeu	r17,r7,d91c <__udivdi3+0x3dc>
    d910:	8d63883a 	add	r17,r17,r21
    d914:	843fffc4 	addi	r16,r16,-1
    d918:	8d40692e 	bgeu	r17,r21,dac0 <__udivdi3+0x580>
    d91c:	a008943a 	slli	r4,r20,16
    d920:	d9400017 	ldw	r5,0(sp)
    d924:	89e3c83a 	sub	r17,r17,r7
    d928:	8110b03a 	or	r8,r16,r4
    d92c:	280cd43a 	srli	r6,r5,16
    d930:	28ffffcc 	andi	r3,r5,65535
    d934:	40bfffcc 	andi	r2,r8,65535
    d938:	400ad43a 	srli	r5,r8,16
    d93c:	10d3383a 	mul	r9,r2,r3
    d940:	1185383a 	mul	r2,r2,r6
    d944:	28c7383a 	mul	r3,r5,r3
    d948:	4808d43a 	srli	r4,r9,16
    d94c:	298b383a 	mul	r5,r5,r6
    d950:	10c5883a 	add	r2,r2,r3
    d954:	2089883a 	add	r4,r4,r2
    d958:	20c0022e 	bgeu	r4,r3,d964 <__udivdi3+0x424>
    d95c:	00800074 	movhi	r2,1
    d960:	288b883a 	add	r5,r5,r2
    d964:	2004d43a 	srli	r2,r4,16
    d968:	288b883a 	add	r5,r5,r2
    d96c:	89403f36 	bltu	r17,r5,da6c <__udivdi3+0x52c>
    d970:	89403926 	beq	r17,r5,da58 <__udivdi3+0x518>
    d974:	4005883a 	mov	r2,r8
    d978:	0009883a 	mov	r4,zero
    d97c:	003f5106 	br	d6c4 <__udivdi3+0x184>
    d980:	85a0983a 	sll	r16,r16,r22
    d984:	3585c83a 	sub	r2,r6,r22
    d988:	a0a2d83a 	srl	r17,r20,r2
    d98c:	802ad43a 	srli	r21,r16,16
    d990:	e084d83a 	srl	r2,fp,r2
    d994:	a586983a 	sll	r3,r20,r22
    d998:	8809883a 	mov	r4,r17
    d99c:	a80b883a 	mov	r5,r21
    d9a0:	1886b03a 	or	r3,r3,r2
    d9a4:	d8c00115 	stw	r3,4(sp)
    d9a8:	000e5000 	call	e500 <__udivsi3>
    d9ac:	8809883a 	mov	r4,r17
    d9b0:	a80b883a 	mov	r5,r21
    d9b4:	d8800415 	stw	r2,16(sp)
    d9b8:	000e5080 	call	e508 <__umodsi3>
    d9bc:	d9000117 	ldw	r4,4(sp)
    d9c0:	d9400417 	ldw	r5,16(sp)
    d9c4:	1004943a 	slli	r2,r2,16
    d9c8:	85ffffcc 	andi	r23,r16,65535
    d9cc:	2006d43a 	srli	r3,r4,16
    d9d0:	b963383a 	mul	r17,r23,r5
    d9d4:	10c4b03a 	or	r2,r2,r3
    d9d8:	1440042e 	bgeu	r2,r17,d9ec <__udivdi3+0x4ac>
    d9dc:	297fffc4 	addi	r5,r5,-1
    d9e0:	1405883a 	add	r2,r2,r16
    d9e4:	d9400415 	stw	r5,16(sp)
    d9e8:	1400442e 	bgeu	r2,r16,dafc <__udivdi3+0x5bc>
    d9ec:	1463c83a 	sub	r17,r2,r17
    d9f0:	8809883a 	mov	r4,r17
    d9f4:	a80b883a 	mov	r5,r21
    d9f8:	000e5000 	call	e500 <__udivsi3>
    d9fc:	8809883a 	mov	r4,r17
    da00:	a80b883a 	mov	r5,r21
    da04:	1029883a 	mov	r20,r2
    da08:	000e5080 	call	e508 <__umodsi3>
    da0c:	d9400117 	ldw	r5,4(sp)
    da10:	1004943a 	slli	r2,r2,16
    da14:	bd09383a 	mul	r4,r23,r20
    da18:	28ffffcc 	andi	r3,r5,65535
    da1c:	10c6b03a 	or	r3,r2,r3
    da20:	1900062e 	bgeu	r3,r4,da3c <__udivdi3+0x4fc>
    da24:	1c07883a 	add	r3,r3,r16
    da28:	a53fffc4 	addi	r20,r20,-1
    da2c:	1c000336 	bltu	r3,r16,da3c <__udivdi3+0x4fc>
    da30:	1900022e 	bgeu	r3,r4,da3c <__udivdi3+0x4fc>
    da34:	a53fffc4 	addi	r20,r20,-1
    da38:	1c07883a 	add	r3,r3,r16
    da3c:	d9400417 	ldw	r5,16(sp)
    da40:	e5b8983a 	sll	fp,fp,r22
    da44:	1923c83a 	sub	r17,r3,r4
    da48:	2804943a 	slli	r2,r5,16
    da4c:	a0a8b03a 	or	r20,r20,r2
    da50:	dd000315 	stw	r20,12(sp)
    da54:	003ee106 	br	d5dc <__udivdi3+0x9c>
    da58:	2004943a 	slli	r2,r4,16
    da5c:	e5c8983a 	sll	r4,fp,r23
    da60:	48ffffcc 	andi	r3,r9,65535
    da64:	10c5883a 	add	r2,r2,r3
    da68:	20bfc22e 	bgeu	r4,r2,d974 <__udivdi3+0x434>
    da6c:	40bfffc4 	addi	r2,r8,-1
    da70:	0009883a 	mov	r4,zero
    da74:	003f1306 	br	d6c4 <__udivdi3+0x184>
    da78:	01400204 	movi	r5,8
    da7c:	2805883a 	mov	r2,r5
    da80:	003f0306 	br	d690 <__udivdi3+0x150>
    da84:	01400604 	movi	r5,24
    da88:	2805883a 	mov	r2,r5
    da8c:	003f0006 	br	d690 <__udivdi3+0x150>
    da90:	01400204 	movi	r5,8
    da94:	2805883a 	mov	r2,r5
    da98:	003ec206 	br	d5a4 <__udivdi3+0x64>
    da9c:	01400604 	movi	r5,24
    daa0:	2805883a 	mov	r2,r5
    daa4:	003ebf06 	br	d5a4 <__udivdi3+0x64>
    daa8:	01400204 	movi	r5,8
    daac:	2805883a 	mov	r2,r5
    dab0:	003f1706 	br	d710 <__udivdi3+0x1d0>
    dab4:	01400604 	movi	r5,24
    dab8:	2805883a 	mov	r2,r5
    dabc:	003f1406 	br	d710 <__udivdi3+0x1d0>
    dac0:	89ff962e 	bgeu	r17,r7,d91c <__udivdi3+0x3dc>
    dac4:	8d63883a 	add	r17,r17,r21
    dac8:	843fffc4 	addi	r16,r16,-1
    dacc:	003f9306 	br	d91c <__udivdi3+0x3dc>
    dad0:	147f802e 	bgeu	r2,r17,d8d4 <__udivdi3+0x394>
    dad4:	a53fffc4 	addi	r20,r20,-1
    dad8:	1545883a 	add	r2,r2,r21
    dadc:	003f7d06 	br	d8d4 <__udivdi3+0x394>
    dae0:	a53fffc4 	addi	r20,r20,-1
    dae4:	003ede06 	br	d660 <__udivdi3+0x120>
    dae8:	b5bfffc4 	addi	r22,r22,-1
    daec:	1405883a 	add	r2,r2,r16
    daf0:	003f2806 	br	d794 <__udivdi3+0x254>
    daf4:	a53fffc4 	addi	r20,r20,-1
    daf8:	003f3706 	br	d7d8 <__udivdi3+0x298>
    dafc:	147fbb2e 	bgeu	r2,r17,d9ec <__udivdi3+0x4ac>
    db00:	297fffc4 	addi	r5,r5,-1
    db04:	1405883a 	add	r2,r2,r16
    db08:	d9400415 	stw	r5,16(sp)
    db0c:	003fb706 	br	d9ec <__udivdi3+0x4ac>
    db10:	b5bfffc4 	addi	r22,r22,-1
    db14:	1405883a 	add	r2,r2,r16
    db18:	003ec006 	br	d61c <__udivdi3+0xdc>

0000db1c <__umoddi3>:
    db1c:	defff104 	addi	sp,sp,-60
    db20:	dd800b15 	stw	r22,44(sp)
    db24:	dd000915 	stw	r20,36(sp)
    db28:	dc000515 	stw	r16,20(sp)
    db2c:	dfc00e15 	stw	ra,56(sp)
    db30:	df000d15 	stw	fp,52(sp)
    db34:	ddc00c15 	stw	r23,48(sp)
    db38:	dd400a15 	stw	r21,40(sp)
    db3c:	dcc00815 	stw	r19,32(sp)
    db40:	dc800715 	stw	r18,28(sp)
    db44:	dc400615 	stw	r17,24(sp)
    db48:	3021883a 	mov	r16,r6
    db4c:	202d883a 	mov	r22,r4
    db50:	2829883a 	mov	r20,r5
    db54:	38002b1e 	bne	r7,zero,dc04 <__umoddi3+0xe8>
    db58:	29805036 	bltu	r5,r6,dc9c <__umoddi3+0x180>
    db5c:	30008a26 	beq	r6,zero,dd88 <__umoddi3+0x26c>
    db60:	00bfffd4 	movui	r2,65535
    db64:	14008236 	bltu	r2,r16,dd70 <__umoddi3+0x254>
    db68:	00803fc4 	movi	r2,255
    db6c:	14013636 	bltu	r2,r16,e048 <__umoddi3+0x52c>
    db70:	000b883a 	mov	r5,zero
    db74:	0005883a 	mov	r2,zero
    db78:	8084d83a 	srl	r2,r16,r2
    db7c:	01020034 	movhi	r4,2048
    db80:	21003104 	addi	r4,r4,196
    db84:	01800804 	movi	r6,32
    db88:	1105883a 	add	r2,r2,r4
    db8c:	10c00003 	ldbu	r3,0(r2)
    db90:	28c7883a 	add	r3,r5,r3
    db94:	30efc83a 	sub	r23,r6,r3
    db98:	b800941e 	bne	r23,zero,ddec <__umoddi3+0x2d0>
    db9c:	802ad43a 	srli	r21,r16,16
    dba0:	a423c83a 	sub	r17,r20,r16
    dba4:	0039883a 	mov	fp,zero
    dba8:	853fffcc 	andi	r20,r16,65535
    dbac:	8809883a 	mov	r4,r17
    dbb0:	a80b883a 	mov	r5,r21
    dbb4:	000e5000 	call	e500 <__udivsi3>
    dbb8:	8809883a 	mov	r4,r17
    dbbc:	a80b883a 	mov	r5,r21
    dbc0:	a0a3383a 	mul	r17,r20,r2
    dbc4:	000e5080 	call	e508 <__umodsi3>
    dbc8:	1004943a 	slli	r2,r2,16
    dbcc:	b006d43a 	srli	r3,r22,16
    dbd0:	10c4b03a 	or	r2,r2,r3
    dbd4:	1440032e 	bgeu	r2,r17,dbe4 <__umoddi3+0xc8>
    dbd8:	1405883a 	add	r2,r2,r16
    dbdc:	14000136 	bltu	r2,r16,dbe4 <__umoddi3+0xc8>
    dbe0:	14413536 	bltu	r2,r17,e0b8 <__umoddi3+0x59c>
    dbe4:	1463c83a 	sub	r17,r2,r17
    dbe8:	8809883a 	mov	r4,r17
    dbec:	a80b883a 	mov	r5,r21
    dbf0:	000e5000 	call	e500 <__udivsi3>
    dbf4:	8809883a 	mov	r4,r17
    dbf8:	a0a3383a 	mul	r17,r20,r2
    dbfc:	a80b883a 	mov	r5,r21
    dc00:	00004d06 	br	dd38 <__umoddi3+0x21c>
    dc04:	380d883a 	mov	r6,r7
    dc08:	29c0102e 	bgeu	r5,r7,dc4c <__umoddi3+0x130>
    dc0c:	2011883a 	mov	r8,r4
    dc10:	2813883a 	mov	r9,r5
    dc14:	4005883a 	mov	r2,r8
    dc18:	4807883a 	mov	r3,r9
    dc1c:	dfc00e17 	ldw	ra,56(sp)
    dc20:	df000d17 	ldw	fp,52(sp)
    dc24:	ddc00c17 	ldw	r23,48(sp)
    dc28:	dd800b17 	ldw	r22,44(sp)
    dc2c:	dd400a17 	ldw	r21,40(sp)
    dc30:	dd000917 	ldw	r20,36(sp)
    dc34:	dcc00817 	ldw	r19,32(sp)
    dc38:	dc800717 	ldw	r18,28(sp)
    dc3c:	dc400617 	ldw	r17,24(sp)
    dc40:	dc000517 	ldw	r16,20(sp)
    dc44:	dec00f04 	addi	sp,sp,60
    dc48:	f800283a 	ret
    dc4c:	00bfffd4 	movui	r2,65535
    dc50:	11c05a36 	bltu	r2,r7,ddbc <__umoddi3+0x2a0>
    dc54:	00803fc4 	movi	r2,255
    dc58:	11c0fe36 	bltu	r2,r7,e054 <__umoddi3+0x538>
    dc5c:	000b883a 	mov	r5,zero
    dc60:	0005883a 	mov	r2,zero
    dc64:	3084d83a 	srl	r2,r6,r2
    dc68:	01020034 	movhi	r4,2048
    dc6c:	21003104 	addi	r4,r4,196
    dc70:	01c00804 	movi	r7,32
    dc74:	1105883a 	add	r2,r2,r4
    dc78:	10c00003 	ldbu	r3,0(r2)
    dc7c:	28c7883a 	add	r3,r5,r3
    dc80:	38ebc83a 	sub	r21,r7,r3
    dc84:	a800851e 	bne	r21,zero,de9c <__umoddi3+0x380>
    dc88:	35005236 	bltu	r6,r20,ddd4 <__umoddi3+0x2b8>
    dc8c:	b400512e 	bgeu	r22,r16,ddd4 <__umoddi3+0x2b8>
    dc90:	b011883a 	mov	r8,r22
    dc94:	a013883a 	mov	r9,r20
    dc98:	003fde06 	br	dc14 <__umoddi3+0xf8>
    dc9c:	00bfffd4 	movui	r2,65535
    dca0:	11804036 	bltu	r2,r6,dda4 <__umoddi3+0x288>
    dca4:	00803fc4 	movi	r2,255
    dca8:	1180ed36 	bltu	r2,r6,e060 <__umoddi3+0x544>
    dcac:	000b883a 	mov	r5,zero
    dcb0:	0005883a 	mov	r2,zero
    dcb4:	8084d83a 	srl	r2,r16,r2
    dcb8:	01020034 	movhi	r4,2048
    dcbc:	21003104 	addi	r4,r4,196
    dcc0:	01800804 	movi	r6,32
    dcc4:	1105883a 	add	r2,r2,r4
    dcc8:	10c00003 	ldbu	r3,0(r2)
    dccc:	28c7883a 	add	r3,r5,r3
    dcd0:	30c7c83a 	sub	r3,r6,r3
    dcd4:	1800bf1e 	bne	r3,zero,dfd4 <__umoddi3+0x4b8>
    dcd8:	0039883a 	mov	fp,zero
    dcdc:	802ad43a 	srli	r21,r16,16
    dce0:	a009883a 	mov	r4,r20
    dce4:	85ffffcc 	andi	r23,r16,65535
    dce8:	a80b883a 	mov	r5,r21
    dcec:	000e5000 	call	e500 <__udivsi3>
    dcf0:	a009883a 	mov	r4,r20
    dcf4:	a80b883a 	mov	r5,r21
    dcf8:	b8a3383a 	mul	r17,r23,r2
    dcfc:	000e5080 	call	e508 <__umodsi3>
    dd00:	1004943a 	slli	r2,r2,16
    dd04:	b006d43a 	srli	r3,r22,16
    dd08:	10c4b03a 	or	r2,r2,r3
    dd0c:	1440032e 	bgeu	r2,r17,dd1c <__umoddi3+0x200>
    dd10:	1405883a 	add	r2,r2,r16
    dd14:	14000136 	bltu	r2,r16,dd1c <__umoddi3+0x200>
    dd18:	1440e536 	bltu	r2,r17,e0b0 <__umoddi3+0x594>
    dd1c:	1463c83a 	sub	r17,r2,r17
    dd20:	8809883a 	mov	r4,r17
    dd24:	a80b883a 	mov	r5,r21
    dd28:	000e5000 	call	e500 <__udivsi3>
    dd2c:	8809883a 	mov	r4,r17
    dd30:	b8a3383a 	mul	r17,r23,r2
    dd34:	a80b883a 	mov	r5,r21
    dd38:	000e5080 	call	e508 <__umodsi3>
    dd3c:	1004943a 	slli	r2,r2,16
    dd40:	b0ffffcc 	andi	r3,r22,65535
    dd44:	10c4b03a 	or	r2,r2,r3
    dd48:	1440042e 	bgeu	r2,r17,dd5c <__umoddi3+0x240>
    dd4c:	1405883a 	add	r2,r2,r16
    dd50:	14000236 	bltu	r2,r16,dd5c <__umoddi3+0x240>
    dd54:	1440012e 	bgeu	r2,r17,dd5c <__umoddi3+0x240>
    dd58:	1405883a 	add	r2,r2,r16
    dd5c:	1445c83a 	sub	r2,r2,r17
    dd60:	1724d83a 	srl	r18,r2,fp
    dd64:	0013883a 	mov	r9,zero
    dd68:	9011883a 	mov	r8,r18
    dd6c:	003fa906 	br	dc14 <__umoddi3+0xf8>
    dd70:	00804034 	movhi	r2,256
    dd74:	10bfffc4 	addi	r2,r2,-1
    dd78:	1400b036 	bltu	r2,r16,e03c <__umoddi3+0x520>
    dd7c:	01400404 	movi	r5,16
    dd80:	2805883a 	mov	r2,r5
    dd84:	003f7c06 	br	db78 <__umoddi3+0x5c>
    dd88:	01000044 	movi	r4,1
    dd8c:	000b883a 	mov	r5,zero
    dd90:	000e5000 	call	e500 <__udivsi3>
    dd94:	1021883a 	mov	r16,r2
    dd98:	00bfffd4 	movui	r2,65535
    dd9c:	143ff436 	bltu	r2,r16,dd70 <__umoddi3+0x254>
    dda0:	003f7106 	br	db68 <__umoddi3+0x4c>
    dda4:	00804034 	movhi	r2,256
    dda8:	10bfffc4 	addi	r2,r2,-1
    ddac:	1180af36 	bltu	r2,r6,e06c <__umoddi3+0x550>
    ddb0:	01400404 	movi	r5,16
    ddb4:	2805883a 	mov	r2,r5
    ddb8:	003fbe06 	br	dcb4 <__umoddi3+0x198>
    ddbc:	00804034 	movhi	r2,256
    ddc0:	10bfffc4 	addi	r2,r2,-1
    ddc4:	11c0ac36 	bltu	r2,r7,e078 <__umoddi3+0x55c>
    ddc8:	01400404 	movi	r5,16
    ddcc:	2805883a 	mov	r2,r5
    ddd0:	003fa406 	br	dc64 <__umoddi3+0x148>
    ddd4:	b409c83a 	sub	r4,r22,r16
    ddd8:	b105803a 	cmpltu	r2,r22,r4
    dddc:	a187c83a 	sub	r3,r20,r6
    dde0:	18a9c83a 	sub	r20,r3,r2
    dde4:	202d883a 	mov	r22,r4
    dde8:	003fa906 	br	dc90 <__umoddi3+0x174>
    ddec:	85e0983a 	sll	r16,r16,r23
    ddf0:	35c5c83a 	sub	r2,r6,r23
    ddf4:	a0a2d83a 	srl	r17,r20,r2
    ddf8:	802ad43a 	srli	r21,r16,16
    ddfc:	b084d83a 	srl	r2,r22,r2
    de00:	a5c6983a 	sll	r3,r20,r23
    de04:	8809883a 	mov	r4,r17
    de08:	a80b883a 	mov	r5,r21
    de0c:	1886b03a 	or	r3,r3,r2
    de10:	d8c00115 	stw	r3,4(sp)
    de14:	853fffcc 	andi	r20,r16,65535
    de18:	000e5000 	call	e500 <__udivsi3>
    de1c:	8809883a 	mov	r4,r17
    de20:	a80b883a 	mov	r5,r21
    de24:	a0a3383a 	mul	r17,r20,r2
    de28:	000e5080 	call	e508 <__umodsi3>
    de2c:	d9000117 	ldw	r4,4(sp)
    de30:	1004943a 	slli	r2,r2,16
    de34:	b839883a 	mov	fp,r23
    de38:	2006d43a 	srli	r3,r4,16
    de3c:	10c4b03a 	or	r2,r2,r3
    de40:	1440022e 	bgeu	r2,r17,de4c <__umoddi3+0x330>
    de44:	1405883a 	add	r2,r2,r16
    de48:	1400962e 	bgeu	r2,r16,e0a4 <__umoddi3+0x588>
    de4c:	1463c83a 	sub	r17,r2,r17
    de50:	8809883a 	mov	r4,r17
    de54:	a80b883a 	mov	r5,r21
    de58:	000e5000 	call	e500 <__udivsi3>
    de5c:	8809883a 	mov	r4,r17
    de60:	a80b883a 	mov	r5,r21
    de64:	a0a3383a 	mul	r17,r20,r2
    de68:	000e5080 	call	e508 <__umodsi3>
    de6c:	d9400117 	ldw	r5,4(sp)
    de70:	1004943a 	slli	r2,r2,16
    de74:	28ffffcc 	andi	r3,r5,65535
    de78:	10c4b03a 	or	r2,r2,r3
    de7c:	1440042e 	bgeu	r2,r17,de90 <__umoddi3+0x374>
    de80:	1405883a 	add	r2,r2,r16
    de84:	14000236 	bltu	r2,r16,de90 <__umoddi3+0x374>
    de88:	1440012e 	bgeu	r2,r17,de90 <__umoddi3+0x374>
    de8c:	1405883a 	add	r2,r2,r16
    de90:	b5ec983a 	sll	r22,r22,r23
    de94:	1463c83a 	sub	r17,r2,r17
    de98:	003f4406 	br	dbac <__umoddi3+0x90>
    de9c:	3d4fc83a 	sub	r7,r7,r21
    dea0:	3546983a 	sll	r3,r6,r21
    dea4:	81c4d83a 	srl	r2,r16,r7
    dea8:	a1e2d83a 	srl	r17,r20,r7
    deac:	a54c983a 	sll	r6,r20,r21
    deb0:	18aeb03a 	or	r23,r3,r2
    deb4:	b828d43a 	srli	r20,r23,16
    deb8:	b1c4d83a 	srl	r2,r22,r7
    debc:	8809883a 	mov	r4,r17
    dec0:	a00b883a 	mov	r5,r20
    dec4:	308cb03a 	or	r6,r6,r2
    dec8:	d9c00315 	stw	r7,12(sp)
    decc:	d9800215 	stw	r6,8(sp)
    ded0:	000e5000 	call	e500 <__udivsi3>
    ded4:	8809883a 	mov	r4,r17
    ded8:	a00b883a 	mov	r5,r20
    dedc:	1039883a 	mov	fp,r2
    dee0:	000e5080 	call	e508 <__umodsi3>
    dee4:	b8ffffcc 	andi	r3,r23,65535
    dee8:	d8c00415 	stw	r3,16(sp)
    deec:	d9000217 	ldw	r4,8(sp)
    def0:	d9400417 	ldw	r5,16(sp)
    def4:	1004943a 	slli	r2,r2,16
    def8:	2006d43a 	srli	r3,r4,16
    defc:	8560983a 	sll	r16,r16,r21
    df00:	2f23383a 	mul	r17,r5,fp
    df04:	10c4b03a 	or	r2,r2,r3
    df08:	dc000015 	stw	r16,0(sp)
    df0c:	b56c983a 	sll	r22,r22,r21
    df10:	1440032e 	bgeu	r2,r17,df20 <__umoddi3+0x404>
    df14:	15c5883a 	add	r2,r2,r23
    df18:	e73fffc4 	addi	fp,fp,-1
    df1c:	15c05d2e 	bgeu	r2,r23,e094 <__umoddi3+0x578>
    df20:	1463c83a 	sub	r17,r2,r17
    df24:	8809883a 	mov	r4,r17
    df28:	a00b883a 	mov	r5,r20
    df2c:	000e5000 	call	e500 <__udivsi3>
    df30:	8809883a 	mov	r4,r17
    df34:	a00b883a 	mov	r5,r20
    df38:	1021883a 	mov	r16,r2
    df3c:	000e5080 	call	e508 <__umodsi3>
    df40:	d8c00417 	ldw	r3,16(sp)
    df44:	d9000217 	ldw	r4,8(sp)
    df48:	1004943a 	slli	r2,r2,16
    df4c:	1c23383a 	mul	r17,r3,r16
    df50:	20ffffcc 	andi	r3,r4,65535
    df54:	10ceb03a 	or	r7,r2,r3
    df58:	3c40032e 	bgeu	r7,r17,df68 <__umoddi3+0x44c>
    df5c:	3dcf883a 	add	r7,r7,r23
    df60:	843fffc4 	addi	r16,r16,-1
    df64:	3dc0472e 	bgeu	r7,r23,e084 <__umoddi3+0x568>
    df68:	e004943a 	slli	r2,fp,16
    df6c:	d9400017 	ldw	r5,0(sp)
    df70:	3c4fc83a 	sub	r7,r7,r17
    df74:	8084b03a 	or	r2,r16,r2
    df78:	28ffffcc 	andi	r3,r5,65535
    df7c:	280cd43a 	srli	r6,r5,16
    df80:	100ad43a 	srli	r5,r2,16
    df84:	10bfffcc 	andi	r2,r2,65535
    df88:	10d1383a 	mul	r8,r2,r3
    df8c:	28c7383a 	mul	r3,r5,r3
    df90:	1185383a 	mul	r2,r2,r6
    df94:	4008d43a 	srli	r4,r8,16
    df98:	298b383a 	mul	r5,r5,r6
    df9c:	10c5883a 	add	r2,r2,r3
    dfa0:	2089883a 	add	r4,r4,r2
    dfa4:	20c0022e 	bgeu	r4,r3,dfb0 <__umoddi3+0x494>
    dfa8:	00800074 	movhi	r2,1
    dfac:	288b883a 	add	r5,r5,r2
    dfb0:	2004d43a 	srli	r2,r4,16
    dfb4:	2008943a 	slli	r4,r4,16
    dfb8:	40ffffcc 	andi	r3,r8,65535
    dfbc:	288b883a 	add	r5,r5,r2
    dfc0:	20c9883a 	add	r4,r4,r3
    dfc4:	39400b36 	bltu	r7,r5,dff4 <__umoddi3+0x4d8>
    dfc8:	39403d26 	beq	r7,r5,e0c0 <__umoddi3+0x5a4>
    dfcc:	394bc83a 	sub	r5,r7,r5
    dfd0:	00000f06 	br	e010 <__umoddi3+0x4f4>
    dfd4:	30c5c83a 	sub	r2,r6,r3
    dfd8:	1839883a 	mov	fp,r3
    dfdc:	b084d83a 	srl	r2,r22,r2
    dfe0:	a0c6983a 	sll	r3,r20,r3
    dfe4:	8720983a 	sll	r16,r16,fp
    dfe8:	b72c983a 	sll	r22,r22,fp
    dfec:	18a8b03a 	or	r20,r3,r2
    dff0:	003f3a06 	br	dcdc <__umoddi3+0x1c0>
    dff4:	d8c00017 	ldw	r3,0(sp)
    dff8:	20c5c83a 	sub	r2,r4,r3
    dffc:	2089803a 	cmpltu	r4,r4,r2
    e000:	2dc7c83a 	sub	r3,r5,r23
    e004:	1907c83a 	sub	r3,r3,r4
    e008:	38cbc83a 	sub	r5,r7,r3
    e00c:	1009883a 	mov	r4,r2
    e010:	b105c83a 	sub	r2,r22,r4
    e014:	b087803a 	cmpltu	r3,r22,r2
    e018:	28c7c83a 	sub	r3,r5,r3
    e01c:	d9400317 	ldw	r5,12(sp)
    e020:	1544d83a 	srl	r2,r2,r21
    e024:	1948983a 	sll	r4,r3,r5
    e028:	1d46d83a 	srl	r3,r3,r21
    e02c:	20a4b03a 	or	r18,r4,r2
    e030:	9011883a 	mov	r8,r18
    e034:	1813883a 	mov	r9,r3
    e038:	003ef606 	br	dc14 <__umoddi3+0xf8>
    e03c:	01400604 	movi	r5,24
    e040:	2805883a 	mov	r2,r5
    e044:	003ecc06 	br	db78 <__umoddi3+0x5c>
    e048:	01400204 	movi	r5,8
    e04c:	2805883a 	mov	r2,r5
    e050:	003ec906 	br	db78 <__umoddi3+0x5c>
    e054:	01400204 	movi	r5,8
    e058:	2805883a 	mov	r2,r5
    e05c:	003f0106 	br	dc64 <__umoddi3+0x148>
    e060:	01400204 	movi	r5,8
    e064:	2805883a 	mov	r2,r5
    e068:	003f1206 	br	dcb4 <__umoddi3+0x198>
    e06c:	01400604 	movi	r5,24
    e070:	2805883a 	mov	r2,r5
    e074:	003f0f06 	br	dcb4 <__umoddi3+0x198>
    e078:	01400604 	movi	r5,24
    e07c:	2805883a 	mov	r2,r5
    e080:	003ef806 	br	dc64 <__umoddi3+0x148>
    e084:	3c7fb82e 	bgeu	r7,r17,df68 <__umoddi3+0x44c>
    e088:	843fffc4 	addi	r16,r16,-1
    e08c:	3dcf883a 	add	r7,r7,r23
    e090:	003fb506 	br	df68 <__umoddi3+0x44c>
    e094:	147fa22e 	bgeu	r2,r17,df20 <__umoddi3+0x404>
    e098:	e73fffc4 	addi	fp,fp,-1
    e09c:	15c5883a 	add	r2,r2,r23
    e0a0:	003f9f06 	br	df20 <__umoddi3+0x404>
    e0a4:	147f692e 	bgeu	r2,r17,de4c <__umoddi3+0x330>
    e0a8:	1405883a 	add	r2,r2,r16
    e0ac:	003f6706 	br	de4c <__umoddi3+0x330>
    e0b0:	1405883a 	add	r2,r2,r16
    e0b4:	003f1906 	br	dd1c <__umoddi3+0x200>
    e0b8:	1405883a 	add	r2,r2,r16
    e0bc:	003ec906 	br	dbe4 <__umoddi3+0xc8>
    e0c0:	b13fcc36 	bltu	r22,r4,dff4 <__umoddi3+0x4d8>
    e0c4:	000b883a 	mov	r5,zero
    e0c8:	003fd106 	br	e010 <__umoddi3+0x4f4>

0000e0cc <__nedf2>:
    e0cc:	deffef04 	addi	sp,sp,-68
    e0d0:	dc400f15 	stw	r17,60(sp)
    e0d4:	dc400404 	addi	r17,sp,16
    e0d8:	2005883a 	mov	r2,r4
    e0dc:	2807883a 	mov	r3,r5
    e0e0:	dc000e15 	stw	r16,56(sp)
    e0e4:	d809883a 	mov	r4,sp
    e0e8:	880b883a 	mov	r5,r17
    e0ec:	dc000904 	addi	r16,sp,36
    e0f0:	d8c00115 	stw	r3,4(sp)
    e0f4:	d8800015 	stw	r2,0(sp)
    e0f8:	d9800215 	stw	r6,8(sp)
    e0fc:	dfc01015 	stw	ra,64(sp)
    e100:	d9c00315 	stw	r7,12(sp)
    e104:	0005fb80 	call	5fb8 <__unpack_d>
    e108:	d9000204 	addi	r4,sp,8
    e10c:	800b883a 	mov	r5,r16
    e110:	0005fb80 	call	5fb8 <__unpack_d>
    e114:	d8800417 	ldw	r2,16(sp)
    e118:	00c00044 	movi	r3,1
    e11c:	180d883a 	mov	r6,r3
    e120:	1880062e 	bgeu	r3,r2,e13c <__nedf2+0x70>
    e124:	d8800917 	ldw	r2,36(sp)
    e128:	8809883a 	mov	r4,r17
    e12c:	800b883a 	mov	r5,r16
    e130:	1880022e 	bgeu	r3,r2,e13c <__nedf2+0x70>
    e134:	00060f00 	call	60f0 <__fpcmp_parts_d>
    e138:	100d883a 	mov	r6,r2
    e13c:	3005883a 	mov	r2,r6
    e140:	dfc01017 	ldw	ra,64(sp)
    e144:	dc400f17 	ldw	r17,60(sp)
    e148:	dc000e17 	ldw	r16,56(sp)
    e14c:	dec01104 	addi	sp,sp,68
    e150:	f800283a 	ret

0000e154 <__gtdf2>:
    e154:	deffef04 	addi	sp,sp,-68
    e158:	dc400f15 	stw	r17,60(sp)
    e15c:	dc400404 	addi	r17,sp,16
    e160:	2005883a 	mov	r2,r4
    e164:	2807883a 	mov	r3,r5
    e168:	dc000e15 	stw	r16,56(sp)
    e16c:	d809883a 	mov	r4,sp
    e170:	880b883a 	mov	r5,r17
    e174:	dc000904 	addi	r16,sp,36
    e178:	d8c00115 	stw	r3,4(sp)
    e17c:	d8800015 	stw	r2,0(sp)
    e180:	d9800215 	stw	r6,8(sp)
    e184:	dfc01015 	stw	ra,64(sp)
    e188:	d9c00315 	stw	r7,12(sp)
    e18c:	0005fb80 	call	5fb8 <__unpack_d>
    e190:	d9000204 	addi	r4,sp,8
    e194:	800b883a 	mov	r5,r16
    e198:	0005fb80 	call	5fb8 <__unpack_d>
    e19c:	d8800417 	ldw	r2,16(sp)
    e1a0:	00c00044 	movi	r3,1
    e1a4:	01bfffc4 	movi	r6,-1
    e1a8:	1880062e 	bgeu	r3,r2,e1c4 <__gtdf2+0x70>
    e1ac:	d8800917 	ldw	r2,36(sp)
    e1b0:	8809883a 	mov	r4,r17
    e1b4:	800b883a 	mov	r5,r16
    e1b8:	1880022e 	bgeu	r3,r2,e1c4 <__gtdf2+0x70>
    e1bc:	00060f00 	call	60f0 <__fpcmp_parts_d>
    e1c0:	100d883a 	mov	r6,r2
    e1c4:	3005883a 	mov	r2,r6
    e1c8:	dfc01017 	ldw	ra,64(sp)
    e1cc:	dc400f17 	ldw	r17,60(sp)
    e1d0:	dc000e17 	ldw	r16,56(sp)
    e1d4:	dec01104 	addi	sp,sp,68
    e1d8:	f800283a 	ret

0000e1dc <__gedf2>:
    e1dc:	deffef04 	addi	sp,sp,-68
    e1e0:	dc400f15 	stw	r17,60(sp)
    e1e4:	dc400404 	addi	r17,sp,16
    e1e8:	2005883a 	mov	r2,r4
    e1ec:	2807883a 	mov	r3,r5
    e1f0:	dc000e15 	stw	r16,56(sp)
    e1f4:	d809883a 	mov	r4,sp
    e1f8:	880b883a 	mov	r5,r17
    e1fc:	dc000904 	addi	r16,sp,36
    e200:	d8c00115 	stw	r3,4(sp)
    e204:	d8800015 	stw	r2,0(sp)
    e208:	d9800215 	stw	r6,8(sp)
    e20c:	dfc01015 	stw	ra,64(sp)
    e210:	d9c00315 	stw	r7,12(sp)
    e214:	0005fb80 	call	5fb8 <__unpack_d>
    e218:	d9000204 	addi	r4,sp,8
    e21c:	800b883a 	mov	r5,r16
    e220:	0005fb80 	call	5fb8 <__unpack_d>
    e224:	d8800417 	ldw	r2,16(sp)
    e228:	00c00044 	movi	r3,1
    e22c:	01bfffc4 	movi	r6,-1
    e230:	1880062e 	bgeu	r3,r2,e24c <__gedf2+0x70>
    e234:	d8800917 	ldw	r2,36(sp)
    e238:	8809883a 	mov	r4,r17
    e23c:	800b883a 	mov	r5,r16
    e240:	1880022e 	bgeu	r3,r2,e24c <__gedf2+0x70>
    e244:	00060f00 	call	60f0 <__fpcmp_parts_d>
    e248:	100d883a 	mov	r6,r2
    e24c:	3005883a 	mov	r2,r6
    e250:	dfc01017 	ldw	ra,64(sp)
    e254:	dc400f17 	ldw	r17,60(sp)
    e258:	dc000e17 	ldw	r16,56(sp)
    e25c:	dec01104 	addi	sp,sp,68
    e260:	f800283a 	ret

0000e264 <__ltdf2>:
    e264:	deffef04 	addi	sp,sp,-68
    e268:	dc400f15 	stw	r17,60(sp)
    e26c:	dc400404 	addi	r17,sp,16
    e270:	2005883a 	mov	r2,r4
    e274:	2807883a 	mov	r3,r5
    e278:	dc000e15 	stw	r16,56(sp)
    e27c:	d809883a 	mov	r4,sp
    e280:	880b883a 	mov	r5,r17
    e284:	dc000904 	addi	r16,sp,36
    e288:	d8c00115 	stw	r3,4(sp)
    e28c:	d8800015 	stw	r2,0(sp)
    e290:	d9800215 	stw	r6,8(sp)
    e294:	dfc01015 	stw	ra,64(sp)
    e298:	d9c00315 	stw	r7,12(sp)
    e29c:	0005fb80 	call	5fb8 <__unpack_d>
    e2a0:	d9000204 	addi	r4,sp,8
    e2a4:	800b883a 	mov	r5,r16
    e2a8:	0005fb80 	call	5fb8 <__unpack_d>
    e2ac:	d8800417 	ldw	r2,16(sp)
    e2b0:	00c00044 	movi	r3,1
    e2b4:	180d883a 	mov	r6,r3
    e2b8:	1880062e 	bgeu	r3,r2,e2d4 <__ltdf2+0x70>
    e2bc:	d8800917 	ldw	r2,36(sp)
    e2c0:	8809883a 	mov	r4,r17
    e2c4:	800b883a 	mov	r5,r16
    e2c8:	1880022e 	bgeu	r3,r2,e2d4 <__ltdf2+0x70>
    e2cc:	00060f00 	call	60f0 <__fpcmp_parts_d>
    e2d0:	100d883a 	mov	r6,r2
    e2d4:	3005883a 	mov	r2,r6
    e2d8:	dfc01017 	ldw	ra,64(sp)
    e2dc:	dc400f17 	ldw	r17,60(sp)
    e2e0:	dc000e17 	ldw	r16,56(sp)
    e2e4:	dec01104 	addi	sp,sp,68
    e2e8:	f800283a 	ret

0000e2ec <__fixdfsi>:
    e2ec:	defff804 	addi	sp,sp,-32
    e2f0:	2005883a 	mov	r2,r4
    e2f4:	2807883a 	mov	r3,r5
    e2f8:	d809883a 	mov	r4,sp
    e2fc:	d9400204 	addi	r5,sp,8
    e300:	d8c00115 	stw	r3,4(sp)
    e304:	d8800015 	stw	r2,0(sp)
    e308:	dfc00715 	stw	ra,28(sp)
    e30c:	0005fb80 	call	5fb8 <__unpack_d>
    e310:	d8c00217 	ldw	r3,8(sp)
    e314:	00800084 	movi	r2,2
    e318:	1880051e 	bne	r3,r2,e330 <__fixdfsi+0x44>
    e31c:	0007883a 	mov	r3,zero
    e320:	1805883a 	mov	r2,r3
    e324:	dfc00717 	ldw	ra,28(sp)
    e328:	dec00804 	addi	sp,sp,32
    e32c:	f800283a 	ret
    e330:	00800044 	movi	r2,1
    e334:	10fff92e 	bgeu	r2,r3,e31c <__fixdfsi+0x30>
    e338:	00800104 	movi	r2,4
    e33c:	18800426 	beq	r3,r2,e350 <__fixdfsi+0x64>
    e340:	d8c00417 	ldw	r3,16(sp)
    e344:	183ff516 	blt	r3,zero,e31c <__fixdfsi+0x30>
    e348:	00800784 	movi	r2,30
    e34c:	10c0080e 	bge	r2,r3,e370 <__fixdfsi+0x84>
    e350:	d8800317 	ldw	r2,12(sp)
    e354:	1000121e 	bne	r2,zero,e3a0 <__fixdfsi+0xb4>
    e358:	00e00034 	movhi	r3,32768
    e35c:	18ffffc4 	addi	r3,r3,-1
    e360:	1805883a 	mov	r2,r3
    e364:	dfc00717 	ldw	ra,28(sp)
    e368:	dec00804 	addi	sp,sp,32
    e36c:	f800283a 	ret
    e370:	00800f04 	movi	r2,60
    e374:	10d1c83a 	sub	r8,r2,r3
    e378:	40bff804 	addi	r2,r8,-32
    e37c:	d9800517 	ldw	r6,20(sp)
    e380:	d9c00617 	ldw	r7,24(sp)
    e384:	10000816 	blt	r2,zero,e3a8 <__fixdfsi+0xbc>
    e388:	3888d83a 	srl	r4,r7,r2
    e38c:	d8800317 	ldw	r2,12(sp)
    e390:	2007883a 	mov	r3,r4
    e394:	103fe226 	beq	r2,zero,e320 <__fixdfsi+0x34>
    e398:	0107c83a 	sub	r3,zero,r4
    e39c:	003fe006 	br	e320 <__fixdfsi+0x34>
    e3a0:	00e00034 	movhi	r3,32768
    e3a4:	003fde06 	br	e320 <__fixdfsi+0x34>
    e3a8:	39c7883a 	add	r3,r7,r7
    e3ac:	008007c4 	movi	r2,31
    e3b0:	1205c83a 	sub	r2,r2,r8
    e3b4:	1886983a 	sll	r3,r3,r2
    e3b8:	3208d83a 	srl	r4,r6,r8
    e3bc:	1908b03a 	or	r4,r3,r4
    e3c0:	003ff206 	br	e38c <__fixdfsi+0xa0>

0000e3c4 <udivmodsi4>:
    e3c4:	29001b2e 	bgeu	r5,r4,e434 <udivmodsi4+0x70>
    e3c8:	28001a16 	blt	r5,zero,e434 <udivmodsi4+0x70>
    e3cc:	00800044 	movi	r2,1
    e3d0:	0007883a 	mov	r3,zero
    e3d4:	01c007c4 	movi	r7,31
    e3d8:	00000306 	br	e3e8 <udivmodsi4+0x24>
    e3dc:	19c01326 	beq	r3,r7,e42c <udivmodsi4+0x68>
    e3e0:	18c00044 	addi	r3,r3,1
    e3e4:	28000416 	blt	r5,zero,e3f8 <udivmodsi4+0x34>
    e3e8:	294b883a 	add	r5,r5,r5
    e3ec:	1085883a 	add	r2,r2,r2
    e3f0:	293ffa36 	bltu	r5,r4,e3dc <udivmodsi4+0x18>
    e3f4:	10000d26 	beq	r2,zero,e42c <udivmodsi4+0x68>
    e3f8:	0007883a 	mov	r3,zero
    e3fc:	21400236 	bltu	r4,r5,e408 <udivmodsi4+0x44>
    e400:	2149c83a 	sub	r4,r4,r5
    e404:	1886b03a 	or	r3,r3,r2
    e408:	1004d07a 	srli	r2,r2,1
    e40c:	280ad07a 	srli	r5,r5,1
    e410:	103ffa1e 	bne	r2,zero,e3fc <udivmodsi4+0x38>
    e414:	30000226 	beq	r6,zero,e420 <udivmodsi4+0x5c>
    e418:	2005883a 	mov	r2,r4
    e41c:	f800283a 	ret
    e420:	1809883a 	mov	r4,r3
    e424:	2005883a 	mov	r2,r4
    e428:	f800283a 	ret
    e42c:	0007883a 	mov	r3,zero
    e430:	003ff806 	br	e414 <udivmodsi4+0x50>
    e434:	00800044 	movi	r2,1
    e438:	0007883a 	mov	r3,zero
    e43c:	003fef06 	br	e3fc <udivmodsi4+0x38>

0000e440 <__divsi3>:
    e440:	defffe04 	addi	sp,sp,-8
    e444:	dc000015 	stw	r16,0(sp)
    e448:	dfc00115 	stw	ra,4(sp)
    e44c:	0021883a 	mov	r16,zero
    e450:	20000c16 	blt	r4,zero,e484 <__divsi3+0x44>
    e454:	000d883a 	mov	r6,zero
    e458:	28000e16 	blt	r5,zero,e494 <__divsi3+0x54>
    e45c:	000e3c40 	call	e3c4 <udivmodsi4>
    e460:	1007883a 	mov	r3,r2
    e464:	8005003a 	cmpeq	r2,r16,zero
    e468:	1000011e 	bne	r2,zero,e470 <__divsi3+0x30>
    e46c:	00c7c83a 	sub	r3,zero,r3
    e470:	1805883a 	mov	r2,r3
    e474:	dfc00117 	ldw	ra,4(sp)
    e478:	dc000017 	ldw	r16,0(sp)
    e47c:	dec00204 	addi	sp,sp,8
    e480:	f800283a 	ret
    e484:	0109c83a 	sub	r4,zero,r4
    e488:	04000044 	movi	r16,1
    e48c:	000d883a 	mov	r6,zero
    e490:	283ff20e 	bge	r5,zero,e45c <__divsi3+0x1c>
    e494:	014bc83a 	sub	r5,zero,r5
    e498:	8021003a 	cmpeq	r16,r16,zero
    e49c:	003fef06 	br	e45c <__divsi3+0x1c>

0000e4a0 <__modsi3>:
    e4a0:	deffff04 	addi	sp,sp,-4
    e4a4:	dfc00015 	stw	ra,0(sp)
    e4a8:	01800044 	movi	r6,1
    e4ac:	2807883a 	mov	r3,r5
    e4b0:	20000416 	blt	r4,zero,e4c4 <__modsi3+0x24>
    e4b4:	28000c16 	blt	r5,zero,e4e8 <__modsi3+0x48>
    e4b8:	dfc00017 	ldw	ra,0(sp)
    e4bc:	dec00104 	addi	sp,sp,4
    e4c0:	000e3c41 	jmpi	e3c4 <udivmodsi4>
    e4c4:	0109c83a 	sub	r4,zero,r4
    e4c8:	28000b16 	blt	r5,zero,e4f8 <__modsi3+0x58>
    e4cc:	180b883a 	mov	r5,r3
    e4d0:	01800044 	movi	r6,1
    e4d4:	000e3c40 	call	e3c4 <udivmodsi4>
    e4d8:	0085c83a 	sub	r2,zero,r2
    e4dc:	dfc00017 	ldw	ra,0(sp)
    e4e0:	dec00104 	addi	sp,sp,4
    e4e4:	f800283a 	ret
    e4e8:	014bc83a 	sub	r5,zero,r5
    e4ec:	dfc00017 	ldw	ra,0(sp)
    e4f0:	dec00104 	addi	sp,sp,4
    e4f4:	000e3c41 	jmpi	e3c4 <udivmodsi4>
    e4f8:	0147c83a 	sub	r3,zero,r5
    e4fc:	003ff306 	br	e4cc <__modsi3+0x2c>

0000e500 <__udivsi3>:
    e500:	000d883a 	mov	r6,zero
    e504:	000e3c41 	jmpi	e3c4 <udivmodsi4>

0000e508 <__umodsi3>:
    e508:	01800044 	movi	r6,1
    e50c:	000e3c41 	jmpi	e3c4 <udivmodsi4>

0000e510 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    e510:	defff804 	addi	sp,sp,-32
    e514:	dfc00715 	stw	ra,28(sp)
    e518:	df000615 	stw	fp,24(sp)
    e51c:	df000604 	addi	fp,sp,24
    e520:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    e524:	e0bffc17 	ldw	r2,-16(fp)
    e528:	1004803a 	cmplt	r2,r2,zero
    e52c:	1000081e 	bne	r2,zero,e550 <close+0x40>
    e530:	e0bffc17 	ldw	r2,-16(fp)
    e534:	10800324 	muli	r2,r2,12
    e538:	1007883a 	mov	r3,r2
    e53c:	00820034 	movhi	r2,2048
    e540:	1083da04 	addi	r2,r2,3944
    e544:	1887883a 	add	r3,r3,r2
    e548:	e0ffff15 	stw	r3,-4(fp)
    e54c:	00000106 	br	e554 <close+0x44>
    e550:	e03fff15 	stw	zero,-4(fp)
    e554:	e0bfff17 	ldw	r2,-4(fp)
    e558:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    e55c:	e0bffb17 	ldw	r2,-20(fp)
    e560:	1005003a 	cmpeq	r2,r2,zero
    e564:	10001d1e 	bne	r2,zero,e5dc <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    e568:	e0bffb17 	ldw	r2,-20(fp)
    e56c:	10800017 	ldw	r2,0(r2)
    e570:	10800417 	ldw	r2,16(r2)
    e574:	1005003a 	cmpeq	r2,r2,zero
    e578:	1000071e 	bne	r2,zero,e598 <close+0x88>
    e57c:	e0bffb17 	ldw	r2,-20(fp)
    e580:	10800017 	ldw	r2,0(r2)
    e584:	10800417 	ldw	r2,16(r2)
    e588:	e13ffb17 	ldw	r4,-20(fp)
    e58c:	103ee83a 	callr	r2
    e590:	e0bffe15 	stw	r2,-8(fp)
    e594:	00000106 	br	e59c <close+0x8c>
    e598:	e03ffe15 	stw	zero,-8(fp)
    e59c:	e0bffe17 	ldw	r2,-8(fp)
    e5a0:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    e5a4:	e13ffc17 	ldw	r4,-16(fp)
    e5a8:	000ec680 	call	ec68 <alt_release_fd>
    if (rval < 0)
    e5ac:	e0bffa17 	ldw	r2,-24(fp)
    e5b0:	1004403a 	cmpge	r2,r2,zero
    e5b4:	1000071e 	bne	r2,zero,e5d4 <close+0xc4>
    {
      ALT_ERRNO = -rval;
    e5b8:	000e60c0 	call	e60c <alt_get_errno>
    e5bc:	e0fffa17 	ldw	r3,-24(fp)
    e5c0:	00c7c83a 	sub	r3,zero,r3
    e5c4:	10c00015 	stw	r3,0(r2)
      return -1;
    e5c8:	00bfffc4 	movi	r2,-1
    e5cc:	e0bffd15 	stw	r2,-12(fp)
    e5d0:	00000806 	br	e5f4 <close+0xe4>
    }
    return 0;
    e5d4:	e03ffd15 	stw	zero,-12(fp)
    e5d8:	00000606 	br	e5f4 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    e5dc:	000e60c0 	call	e60c <alt_get_errno>
    e5e0:	1007883a 	mov	r3,r2
    e5e4:	00801444 	movi	r2,81
    e5e8:	18800015 	stw	r2,0(r3)
    return -1;
    e5ec:	00bfffc4 	movi	r2,-1
    e5f0:	e0bffd15 	stw	r2,-12(fp)
    e5f4:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    e5f8:	e037883a 	mov	sp,fp
    e5fc:	dfc00117 	ldw	ra,4(sp)
    e600:	df000017 	ldw	fp,0(sp)
    e604:	dec00204 	addi	sp,sp,8
    e608:	f800283a 	ret

0000e60c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    e60c:	defffd04 	addi	sp,sp,-12
    e610:	dfc00215 	stw	ra,8(sp)
    e614:	df000115 	stw	fp,4(sp)
    e618:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    e61c:	00820034 	movhi	r2,2048
    e620:	10894704 	addi	r2,r2,9500
    e624:	10800017 	ldw	r2,0(r2)
    e628:	1005003a 	cmpeq	r2,r2,zero
    e62c:	1000061e 	bne	r2,zero,e648 <alt_get_errno+0x3c>
    e630:	00820034 	movhi	r2,2048
    e634:	10894704 	addi	r2,r2,9500
    e638:	10800017 	ldw	r2,0(r2)
    e63c:	103ee83a 	callr	r2
    e640:	e0bfff15 	stw	r2,-4(fp)
    e644:	00000306 	br	e654 <alt_get_errno+0x48>
    e648:	00820034 	movhi	r2,2048
    e64c:	10897404 	addi	r2,r2,9680
    e650:	e0bfff15 	stw	r2,-4(fp)
    e654:	e0bfff17 	ldw	r2,-4(fp)
}
    e658:	e037883a 	mov	sp,fp
    e65c:	dfc00117 	ldw	ra,4(sp)
    e660:	df000017 	ldw	fp,0(sp)
    e664:	dec00204 	addi	sp,sp,8
    e668:	f800283a 	ret

0000e66c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    e66c:	defffc04 	addi	sp,sp,-16
    e670:	df000315 	stw	fp,12(sp)
    e674:	df000304 	addi	fp,sp,12
    e678:	e13ffd15 	stw	r4,-12(fp)
    e67c:	e17ffe15 	stw	r5,-8(fp)
    e680:	e1bfff15 	stw	r6,-4(fp)
  return len;
    e684:	e0bfff17 	ldw	r2,-4(fp)
}
    e688:	e037883a 	mov	sp,fp
    e68c:	df000017 	ldw	fp,0(sp)
    e690:	dec00104 	addi	sp,sp,4
    e694:	f800283a 	ret

0000e698 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
    e698:	defff904 	addi	sp,sp,-28
    e69c:	dfc00615 	stw	ra,24(sp)
    e6a0:	df000515 	stw	fp,20(sp)
    e6a4:	df000504 	addi	fp,sp,20
    e6a8:	e13ffc15 	stw	r4,-16(fp)
    e6ac:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    e6b0:	e0bffc17 	ldw	r2,-16(fp)
    e6b4:	1004803a 	cmplt	r2,r2,zero
    e6b8:	1000081e 	bne	r2,zero,e6dc <fstat+0x44>
    e6bc:	e0bffc17 	ldw	r2,-16(fp)
    e6c0:	10800324 	muli	r2,r2,12
    e6c4:	1007883a 	mov	r3,r2
    e6c8:	00820034 	movhi	r2,2048
    e6cc:	1083da04 	addi	r2,r2,3944
    e6d0:	1887883a 	add	r3,r3,r2
    e6d4:	e0ffff15 	stw	r3,-4(fp)
    e6d8:	00000106 	br	e6e0 <fstat+0x48>
    e6dc:	e03fff15 	stw	zero,-4(fp)
    e6e0:	e0bfff17 	ldw	r2,-4(fp)
    e6e4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    e6e8:	e0bffb17 	ldw	r2,-20(fp)
    e6ec:	1005003a 	cmpeq	r2,r2,zero
    e6f0:	1000121e 	bne	r2,zero,e73c <fstat+0xa4>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
    e6f4:	e0bffb17 	ldw	r2,-20(fp)
    e6f8:	10800017 	ldw	r2,0(r2)
    e6fc:	10800817 	ldw	r2,32(r2)
    e700:	1005003a 	cmpeq	r2,r2,zero
    e704:	1000081e 	bne	r2,zero,e728 <fstat+0x90>
    {
      return fd->dev->fstat(fd, st);
    e708:	e0bffb17 	ldw	r2,-20(fp)
    e70c:	10800017 	ldw	r2,0(r2)
    e710:	10800817 	ldw	r2,32(r2)
    e714:	e13ffb17 	ldw	r4,-20(fp)
    e718:	e17ffd17 	ldw	r5,-12(fp)
    e71c:	103ee83a 	callr	r2
    e720:	e0bffe15 	stw	r2,-8(fp)
    e724:	00000b06 	br	e754 <fstat+0xbc>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
    e728:	e0fffd17 	ldw	r3,-12(fp)
    e72c:	00880004 	movi	r2,8192
    e730:	18800115 	stw	r2,4(r3)
      return 0;
    e734:	e03ffe15 	stw	zero,-8(fp)
    e738:	00000606 	br	e754 <fstat+0xbc>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    e73c:	000e76c0 	call	e76c <alt_get_errno>
    e740:	1007883a 	mov	r3,r2
    e744:	00801444 	movi	r2,81
    e748:	18800015 	stw	r2,0(r3)
    return -1;
    e74c:	00bfffc4 	movi	r2,-1
    e750:	e0bffe15 	stw	r2,-8(fp)
    e754:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    e758:	e037883a 	mov	sp,fp
    e75c:	dfc00117 	ldw	ra,4(sp)
    e760:	df000017 	ldw	fp,0(sp)
    e764:	dec00204 	addi	sp,sp,8
    e768:	f800283a 	ret

0000e76c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    e76c:	defffd04 	addi	sp,sp,-12
    e770:	dfc00215 	stw	ra,8(sp)
    e774:	df000115 	stw	fp,4(sp)
    e778:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    e77c:	00820034 	movhi	r2,2048
    e780:	10894704 	addi	r2,r2,9500
    e784:	10800017 	ldw	r2,0(r2)
    e788:	1005003a 	cmpeq	r2,r2,zero
    e78c:	1000061e 	bne	r2,zero,e7a8 <alt_get_errno+0x3c>
    e790:	00820034 	movhi	r2,2048
    e794:	10894704 	addi	r2,r2,9500
    e798:	10800017 	ldw	r2,0(r2)
    e79c:	103ee83a 	callr	r2
    e7a0:	e0bfff15 	stw	r2,-4(fp)
    e7a4:	00000306 	br	e7b4 <alt_get_errno+0x48>
    e7a8:	00820034 	movhi	r2,2048
    e7ac:	10897404 	addi	r2,r2,9680
    e7b0:	e0bfff15 	stw	r2,-4(fp)
    e7b4:	e0bfff17 	ldw	r2,-4(fp)
}
    e7b8:	e037883a 	mov	sp,fp
    e7bc:	dfc00117 	ldw	ra,4(sp)
    e7c0:	df000017 	ldw	fp,0(sp)
    e7c4:	dec00204 	addi	sp,sp,8
    e7c8:	f800283a 	ret

0000e7cc <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
    e7cc:	deffeb04 	addi	sp,sp,-84
    e7d0:	dfc01415 	stw	ra,80(sp)
    e7d4:	df001315 	stw	fp,76(sp)
    e7d8:	df001304 	addi	fp,sp,76
    e7dc:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    e7e0:	e0bffd17 	ldw	r2,-12(fp)
    e7e4:	1004803a 	cmplt	r2,r2,zero
    e7e8:	1000081e 	bne	r2,zero,e80c <isatty+0x40>
    e7ec:	e0bffd17 	ldw	r2,-12(fp)
    e7f0:	10800324 	muli	r2,r2,12
    e7f4:	1007883a 	mov	r3,r2
    e7f8:	00820034 	movhi	r2,2048
    e7fc:	1083da04 	addi	r2,r2,3944
    e800:	1887883a 	add	r3,r3,r2
    e804:	e0ffff15 	stw	r3,-4(fp)
    e808:	00000106 	br	e810 <isatty+0x44>
    e80c:	e03fff15 	stw	zero,-4(fp)
    e810:	e0bfff17 	ldw	r2,-4(fp)
    e814:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
    e818:	e0bfed17 	ldw	r2,-76(fp)
    e81c:	1005003a 	cmpeq	r2,r2,zero
    e820:	10000f1e 	bne	r2,zero,e860 <isatty+0x94>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    e824:	e0bfed17 	ldw	r2,-76(fp)
    e828:	10800017 	ldw	r2,0(r2)
    e82c:	10800817 	ldw	r2,32(r2)
    e830:	1004c03a 	cmpne	r2,r2,zero
    e834:	1000031e 	bne	r2,zero,e844 <isatty+0x78>
    {
      return 1;
    e838:	00800044 	movi	r2,1
    e83c:	e0bffe15 	stw	r2,-8(fp)
    e840:	00000c06 	br	e874 <isatty+0xa8>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
    e844:	e17fee04 	addi	r5,fp,-72
    e848:	e13ffd17 	ldw	r4,-12(fp)
    e84c:	000e6980 	call	e698 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    e850:	e0bfef17 	ldw	r2,-68(fp)
    e854:	10880020 	cmpeqi	r2,r2,8192
    e858:	e0bffe15 	stw	r2,-8(fp)
    e85c:	00000506 	br	e874 <isatty+0xa8>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    e860:	000e88c0 	call	e88c <alt_get_errno>
    e864:	1007883a 	mov	r3,r2
    e868:	00801444 	movi	r2,81
    e86c:	18800015 	stw	r2,0(r3)
    return 0;
    e870:	e03ffe15 	stw	zero,-8(fp)
    e874:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    e878:	e037883a 	mov	sp,fp
    e87c:	dfc00117 	ldw	ra,4(sp)
    e880:	df000017 	ldw	fp,0(sp)
    e884:	dec00204 	addi	sp,sp,8
    e888:	f800283a 	ret

0000e88c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    e88c:	defffd04 	addi	sp,sp,-12
    e890:	dfc00215 	stw	ra,8(sp)
    e894:	df000115 	stw	fp,4(sp)
    e898:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    e89c:	00820034 	movhi	r2,2048
    e8a0:	10894704 	addi	r2,r2,9500
    e8a4:	10800017 	ldw	r2,0(r2)
    e8a8:	1005003a 	cmpeq	r2,r2,zero
    e8ac:	1000061e 	bne	r2,zero,e8c8 <alt_get_errno+0x3c>
    e8b0:	00820034 	movhi	r2,2048
    e8b4:	10894704 	addi	r2,r2,9500
    e8b8:	10800017 	ldw	r2,0(r2)
    e8bc:	103ee83a 	callr	r2
    e8c0:	e0bfff15 	stw	r2,-4(fp)
    e8c4:	00000306 	br	e8d4 <alt_get_errno+0x48>
    e8c8:	00820034 	movhi	r2,2048
    e8cc:	10897404 	addi	r2,r2,9680
    e8d0:	e0bfff15 	stw	r2,-4(fp)
    e8d4:	e0bfff17 	ldw	r2,-4(fp)
}
    e8d8:	e037883a 	mov	sp,fp
    e8dc:	dfc00117 	ldw	ra,4(sp)
    e8e0:	df000017 	ldw	fp,0(sp)
    e8e4:	dec00204 	addi	sp,sp,8
    e8e8:	f800283a 	ret

0000e8ec <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
    e8ec:	defff804 	addi	sp,sp,-32
    e8f0:	dfc00715 	stw	ra,28(sp)
    e8f4:	df000615 	stw	fp,24(sp)
    e8f8:	df000604 	addi	fp,sp,24
    e8fc:	e13ffc15 	stw	r4,-16(fp)
    e900:	e17ffd15 	stw	r5,-12(fp)
    e904:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
    e908:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    e90c:	e0bffc17 	ldw	r2,-16(fp)
    e910:	1004803a 	cmplt	r2,r2,zero
    e914:	1000081e 	bne	r2,zero,e938 <lseek+0x4c>
    e918:	e0bffc17 	ldw	r2,-16(fp)
    e91c:	10800324 	muli	r2,r2,12
    e920:	1007883a 	mov	r3,r2
    e924:	00820034 	movhi	r2,2048
    e928:	1083da04 	addi	r2,r2,3944
    e92c:	1887883a 	add	r3,r3,r2
    e930:	e0ffff15 	stw	r3,-4(fp)
    e934:	00000106 	br	e93c <lseek+0x50>
    e938:	e03fff15 	stw	zero,-4(fp)
    e93c:	e0bfff17 	ldw	r2,-4(fp)
    e940:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
    e944:	e0bffb17 	ldw	r2,-20(fp)
    e948:	1005003a 	cmpeq	r2,r2,zero
    e94c:	1000111e 	bne	r2,zero,e994 <lseek+0xa8>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
    e950:	e0bffb17 	ldw	r2,-20(fp)
    e954:	10800017 	ldw	r2,0(r2)
    e958:	10800717 	ldw	r2,28(r2)
    e95c:	1005003a 	cmpeq	r2,r2,zero
    e960:	1000091e 	bne	r2,zero,e988 <lseek+0x9c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
    e964:	e0bffb17 	ldw	r2,-20(fp)
    e968:	10800017 	ldw	r2,0(r2)
    e96c:	10800717 	ldw	r2,28(r2)
    e970:	e13ffb17 	ldw	r4,-20(fp)
    e974:	e17ffd17 	ldw	r5,-12(fp)
    e978:	e1bffe17 	ldw	r6,-8(fp)
    e97c:	103ee83a 	callr	r2
    e980:	e0bffa15 	stw	r2,-24(fp)
    e984:	00000506 	br	e99c <lseek+0xb0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
    e988:	00bfde84 	movi	r2,-134
    e98c:	e0bffa15 	stw	r2,-24(fp)
    e990:	00000206 	br	e99c <lseek+0xb0>
    }
  }
  else  
  {
    rc = -EBADFD;
    e994:	00bfebc4 	movi	r2,-81
    e998:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
    e99c:	e0bffa17 	ldw	r2,-24(fp)
    e9a0:	1004403a 	cmpge	r2,r2,zero
    e9a4:	1000071e 	bne	r2,zero,e9c4 <lseek+0xd8>
  {
    ALT_ERRNO = -rc;
    e9a8:	000e9dc0 	call	e9dc <alt_get_errno>
    e9ac:	1007883a 	mov	r3,r2
    e9b0:	e0bffa17 	ldw	r2,-24(fp)
    e9b4:	0085c83a 	sub	r2,zero,r2
    e9b8:	18800015 	stw	r2,0(r3)
    rc = -1;
    e9bc:	00bfffc4 	movi	r2,-1
    e9c0:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
    e9c4:	e0bffa17 	ldw	r2,-24(fp)
}
    e9c8:	e037883a 	mov	sp,fp
    e9cc:	dfc00117 	ldw	ra,4(sp)
    e9d0:	df000017 	ldw	fp,0(sp)
    e9d4:	dec00204 	addi	sp,sp,8
    e9d8:	f800283a 	ret

0000e9dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    e9dc:	defffd04 	addi	sp,sp,-12
    e9e0:	dfc00215 	stw	ra,8(sp)
    e9e4:	df000115 	stw	fp,4(sp)
    e9e8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    e9ec:	00820034 	movhi	r2,2048
    e9f0:	10894704 	addi	r2,r2,9500
    e9f4:	10800017 	ldw	r2,0(r2)
    e9f8:	1005003a 	cmpeq	r2,r2,zero
    e9fc:	1000061e 	bne	r2,zero,ea18 <alt_get_errno+0x3c>
    ea00:	00820034 	movhi	r2,2048
    ea04:	10894704 	addi	r2,r2,9500
    ea08:	10800017 	ldw	r2,0(r2)
    ea0c:	103ee83a 	callr	r2
    ea10:	e0bfff15 	stw	r2,-4(fp)
    ea14:	00000306 	br	ea24 <alt_get_errno+0x48>
    ea18:	00820034 	movhi	r2,2048
    ea1c:	10897404 	addi	r2,r2,9680
    ea20:	e0bfff15 	stw	r2,-4(fp)
    ea24:	e0bfff17 	ldw	r2,-4(fp)
}
    ea28:	e037883a 	mov	sp,fp
    ea2c:	dfc00117 	ldw	ra,4(sp)
    ea30:	df000017 	ldw	fp,0(sp)
    ea34:	dec00204 	addi	sp,sp,8
    ea38:	f800283a 	ret

0000ea3c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    ea3c:	defffd04 	addi	sp,sp,-12
    ea40:	dfc00215 	stw	ra,8(sp)
    ea44:	df000115 	stw	fp,4(sp)
    ea48:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    ea4c:	0009883a 	mov	r4,zero
    ea50:	000ef040 	call	ef04 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    ea54:	000ef380 	call	ef38 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    ea58:	01020034 	movhi	r4,2048
    ea5c:	2100f304 	addi	r4,r4,972
    ea60:	01420034 	movhi	r5,2048
    ea64:	2940f304 	addi	r5,r5,972
    ea68:	01820034 	movhi	r6,2048
    ea6c:	3180f304 	addi	r6,r6,972
    ea70:	00144b80 	call	144b8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    ea74:	00141c80 	call	141c8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    ea78:	01000074 	movhi	r4,1
    ea7c:	21108b04 	addi	r4,r4,16940
    ea80:	00155ac0 	call	155ac <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    ea84:	d1204017 	ldw	r4,-32512(gp)
    ea88:	d1604117 	ldw	r5,-32508(gp)
    ea8c:	d1a04217 	ldw	r6,-32504(gp)
    ea90:	0004cc00 	call	4cc0 <main>
    ea94:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    ea98:	01000044 	movi	r4,1
    ea9c:	000e5100 	call	e510 <close>
  exit (result);
    eaa0:	e13fff17 	ldw	r4,-4(fp)
    eaa4:	00155c00 	call	155c0 <exit>

0000eaa8 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
    eaa8:	defffe04 	addi	sp,sp,-8
    eaac:	df000115 	stw	fp,4(sp)
    eab0:	df000104 	addi	fp,sp,4
    eab4:	e13fff15 	stw	r4,-4(fp)
}
    eab8:	e037883a 	mov	sp,fp
    eabc:	df000017 	ldw	fp,0(sp)
    eac0:	dec00104 	addi	sp,sp,4
    eac4:	f800283a 	ret

0000eac8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
    eac8:	defffe04 	addi	sp,sp,-8
    eacc:	df000115 	stw	fp,4(sp)
    ead0:	df000104 	addi	fp,sp,4
    ead4:	e13fff15 	stw	r4,-4(fp)
}
    ead8:	e037883a 	mov	sp,fp
    eadc:	df000017 	ldw	fp,0(sp)
    eae0:	dec00104 	addi	sp,sp,4
    eae4:	f800283a 	ret

0000eae8 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    eae8:	defff704 	addi	sp,sp,-36
    eaec:	dfc00815 	stw	ra,32(sp)
    eaf0:	df000715 	stw	fp,28(sp)
    eaf4:	df000704 	addi	fp,sp,28
    eaf8:	e13ffb15 	stw	r4,-20(fp)
    eafc:	e17ffc15 	stw	r5,-16(fp)
    eb00:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    eb04:	e0bffb17 	ldw	r2,-20(fp)
    eb08:	1004803a 	cmplt	r2,r2,zero
    eb0c:	1000081e 	bne	r2,zero,eb30 <read+0x48>
    eb10:	e0bffb17 	ldw	r2,-20(fp)
    eb14:	10800324 	muli	r2,r2,12
    eb18:	1007883a 	mov	r3,r2
    eb1c:	00820034 	movhi	r2,2048
    eb20:	1083da04 	addi	r2,r2,3944
    eb24:	1887883a 	add	r3,r3,r2
    eb28:	e0ffff15 	stw	r3,-4(fp)
    eb2c:	00000106 	br	eb34 <read+0x4c>
    eb30:	e03fff15 	stw	zero,-4(fp)
    eb34:	e0bfff17 	ldw	r2,-4(fp)
    eb38:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    eb3c:	e0bffa17 	ldw	r2,-24(fp)
    eb40:	1005003a 	cmpeq	r2,r2,zero
    eb44:	1000241e 	bne	r2,zero,ebd8 <read+0xf0>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    eb48:	e0bffa17 	ldw	r2,-24(fp)
    eb4c:	10800217 	ldw	r2,8(r2)
    eb50:	108000cc 	andi	r2,r2,3
    eb54:	10800060 	cmpeqi	r2,r2,1
    eb58:	10001a1e 	bne	r2,zero,ebc4 <read+0xdc>
    eb5c:	e0bffa17 	ldw	r2,-24(fp)
    eb60:	10800017 	ldw	r2,0(r2)
    eb64:	10800517 	ldw	r2,20(r2)
    eb68:	1005003a 	cmpeq	r2,r2,zero
    eb6c:	1000151e 	bne	r2,zero,ebc4 <read+0xdc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    eb70:	e0bffa17 	ldw	r2,-24(fp)
    eb74:	10800017 	ldw	r2,0(r2)
    eb78:	10800517 	ldw	r2,20(r2)
    eb7c:	e17ffc17 	ldw	r5,-16(fp)
    eb80:	e1bffd17 	ldw	r6,-12(fp)
    eb84:	e13ffa17 	ldw	r4,-24(fp)
    eb88:	103ee83a 	callr	r2
    eb8c:	e0bff915 	stw	r2,-28(fp)
    eb90:	e0bff917 	ldw	r2,-28(fp)
    eb94:	1004403a 	cmpge	r2,r2,zero
    eb98:	1000071e 	bne	r2,zero,ebb8 <read+0xd0>
        {
          ALT_ERRNO = -rval;
    eb9c:	000ec080 	call	ec08 <alt_get_errno>
    eba0:	e0fff917 	ldw	r3,-28(fp)
    eba4:	00c7c83a 	sub	r3,zero,r3
    eba8:	10c00015 	stw	r3,0(r2)
          return -1;
    ebac:	00bfffc4 	movi	r2,-1
    ebb0:	e0bffe15 	stw	r2,-8(fp)
    ebb4:	00000e06 	br	ebf0 <read+0x108>
        }
        return rval;
    ebb8:	e0bff917 	ldw	r2,-28(fp)
    ebbc:	e0bffe15 	stw	r2,-8(fp)
    ebc0:	00000b06 	br	ebf0 <read+0x108>
      }
      else
      {
        ALT_ERRNO = EACCES;
    ebc4:	000ec080 	call	ec08 <alt_get_errno>
    ebc8:	1007883a 	mov	r3,r2
    ebcc:	00800344 	movi	r2,13
    ebd0:	18800015 	stw	r2,0(r3)
    ebd4:	00000406 	br	ebe8 <read+0x100>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    ebd8:	000ec080 	call	ec08 <alt_get_errno>
    ebdc:	1007883a 	mov	r3,r2
    ebe0:	00801444 	movi	r2,81
    ebe4:	18800015 	stw	r2,0(r3)
  }
  return -1;
    ebe8:	00bfffc4 	movi	r2,-1
    ebec:	e0bffe15 	stw	r2,-8(fp)
    ebf0:	e0bffe17 	ldw	r2,-8(fp)
}
    ebf4:	e037883a 	mov	sp,fp
    ebf8:	dfc00117 	ldw	ra,4(sp)
    ebfc:	df000017 	ldw	fp,0(sp)
    ec00:	dec00204 	addi	sp,sp,8
    ec04:	f800283a 	ret

0000ec08 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ec08:	defffd04 	addi	sp,sp,-12
    ec0c:	dfc00215 	stw	ra,8(sp)
    ec10:	df000115 	stw	fp,4(sp)
    ec14:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ec18:	00820034 	movhi	r2,2048
    ec1c:	10894704 	addi	r2,r2,9500
    ec20:	10800017 	ldw	r2,0(r2)
    ec24:	1005003a 	cmpeq	r2,r2,zero
    ec28:	1000061e 	bne	r2,zero,ec44 <alt_get_errno+0x3c>
    ec2c:	00820034 	movhi	r2,2048
    ec30:	10894704 	addi	r2,r2,9500
    ec34:	10800017 	ldw	r2,0(r2)
    ec38:	103ee83a 	callr	r2
    ec3c:	e0bfff15 	stw	r2,-4(fp)
    ec40:	00000306 	br	ec50 <alt_get_errno+0x48>
    ec44:	00820034 	movhi	r2,2048
    ec48:	10897404 	addi	r2,r2,9680
    ec4c:	e0bfff15 	stw	r2,-4(fp)
    ec50:	e0bfff17 	ldw	r2,-4(fp)
}
    ec54:	e037883a 	mov	sp,fp
    ec58:	dfc00117 	ldw	ra,4(sp)
    ec5c:	df000017 	ldw	fp,0(sp)
    ec60:	dec00204 	addi	sp,sp,8
    ec64:	f800283a 	ret

0000ec68 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    ec68:	defffe04 	addi	sp,sp,-8
    ec6c:	df000115 	stw	fp,4(sp)
    ec70:	df000104 	addi	fp,sp,4
    ec74:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    ec78:	e0bfff17 	ldw	r2,-4(fp)
    ec7c:	108000d0 	cmplti	r2,r2,3
    ec80:	10000d1e 	bne	r2,zero,ecb8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    ec84:	e0bfff17 	ldw	r2,-4(fp)
    ec88:	00c20034 	movhi	r3,2048
    ec8c:	18c3da04 	addi	r3,r3,3944
    ec90:	10800324 	muli	r2,r2,12
    ec94:	10c5883a 	add	r2,r2,r3
    ec98:	10800204 	addi	r2,r2,8
    ec9c:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    eca0:	e0bfff17 	ldw	r2,-4(fp)
    eca4:	00c20034 	movhi	r3,2048
    eca8:	18c3da04 	addi	r3,r3,3944
    ecac:	10800324 	muli	r2,r2,12
    ecb0:	10c5883a 	add	r2,r2,r3
    ecb4:	10000015 	stw	zero,0(r2)
  }
}
    ecb8:	e037883a 	mov	sp,fp
    ecbc:	df000017 	ldw	fp,0(sp)
    ecc0:	dec00104 	addi	sp,sp,4
    ecc4:	f800283a 	ret

0000ecc8 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
    ecc8:	defff804 	addi	sp,sp,-32
    eccc:	df000715 	stw	fp,28(sp)
    ecd0:	df000704 	addi	fp,sp,28
    ecd4:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    ecd8:	0005303a 	rdctl	r2,status
    ecdc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    ece0:	e0fffb17 	ldw	r3,-20(fp)
    ece4:	00bfff84 	movi	r2,-2
    ece8:	1884703a 	and	r2,r3,r2
    ecec:	1001703a 	wrctl	status,r2
  
  return context;
    ecf0:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
    ecf4:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
    ecf8:	d0a01317 	ldw	r2,-32692(gp)
    ecfc:	10c000c4 	addi	r3,r2,3
    ed00:	00bfff04 	movi	r2,-4
    ed04:	1884703a 	and	r2,r3,r2
    ed08:	d0a01315 	stw	r2,-32692(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    ed0c:	d0e01317 	ldw	r3,-32692(gp)
    ed10:	e0bffe17 	ldw	r2,-8(fp)
    ed14:	1887883a 	add	r3,r3,r2
    ed18:	00840034 	movhi	r2,4096
    ed1c:	10800004 	addi	r2,r2,0
    ed20:	10c0072e 	bgeu	r2,r3,ed40 <sbrk+0x78>
    ed24:	e0bffd17 	ldw	r2,-12(fp)
    ed28:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    ed2c:	e0bffa17 	ldw	r2,-24(fp)
    ed30:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
    ed34:	00bfffc4 	movi	r2,-1
    ed38:	e0bfff15 	stw	r2,-4(fp)
    ed3c:	00000c06 	br	ed70 <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
    ed40:	d0a01317 	ldw	r2,-32692(gp)
    ed44:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
    ed48:	d0e01317 	ldw	r3,-32692(gp)
    ed4c:	e0bffe17 	ldw	r2,-8(fp)
    ed50:	1885883a 	add	r2,r3,r2
    ed54:	d0a01315 	stw	r2,-32692(gp)
    ed58:	e0bffd17 	ldw	r2,-12(fp)
    ed5c:	e0bff915 	stw	r2,-28(fp)
    ed60:	e0bff917 	ldw	r2,-28(fp)
    ed64:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
    ed68:	e0bffc17 	ldw	r2,-16(fp)
    ed6c:	e0bfff15 	stw	r2,-4(fp)
    ed70:	e0bfff17 	ldw	r2,-4(fp)
} 
    ed74:	e037883a 	mov	sp,fp
    ed78:	df000017 	ldw	fp,0(sp)
    ed7c:	dec00104 	addi	sp,sp,4
    ed80:	f800283a 	ret

0000ed84 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    ed84:	defff704 	addi	sp,sp,-36
    ed88:	dfc00815 	stw	ra,32(sp)
    ed8c:	df000715 	stw	fp,28(sp)
    ed90:	df000704 	addi	fp,sp,28
    ed94:	e13ffb15 	stw	r4,-20(fp)
    ed98:	e17ffc15 	stw	r5,-16(fp)
    ed9c:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    eda0:	e0bffb17 	ldw	r2,-20(fp)
    eda4:	1004803a 	cmplt	r2,r2,zero
    eda8:	1000081e 	bne	r2,zero,edcc <write+0x48>
    edac:	e0bffb17 	ldw	r2,-20(fp)
    edb0:	10800324 	muli	r2,r2,12
    edb4:	1007883a 	mov	r3,r2
    edb8:	00820034 	movhi	r2,2048
    edbc:	1083da04 	addi	r2,r2,3944
    edc0:	1887883a 	add	r3,r3,r2
    edc4:	e0ffff15 	stw	r3,-4(fp)
    edc8:	00000106 	br	edd0 <write+0x4c>
    edcc:	e03fff15 	stw	zero,-4(fp)
    edd0:	e0bfff17 	ldw	r2,-4(fp)
    edd4:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    edd8:	e0bffa17 	ldw	r2,-24(fp)
    eddc:	1005003a 	cmpeq	r2,r2,zero
    ede0:	1000241e 	bne	r2,zero,ee74 <write+0xf0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    ede4:	e0bffa17 	ldw	r2,-24(fp)
    ede8:	10800217 	ldw	r2,8(r2)
    edec:	108000cc 	andi	r2,r2,3
    edf0:	1005003a 	cmpeq	r2,r2,zero
    edf4:	10001a1e 	bne	r2,zero,ee60 <write+0xdc>
    edf8:	e0bffa17 	ldw	r2,-24(fp)
    edfc:	10800017 	ldw	r2,0(r2)
    ee00:	10800617 	ldw	r2,24(r2)
    ee04:	1005003a 	cmpeq	r2,r2,zero
    ee08:	1000151e 	bne	r2,zero,ee60 <write+0xdc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    ee0c:	e0bffa17 	ldw	r2,-24(fp)
    ee10:	10800017 	ldw	r2,0(r2)
    ee14:	10800617 	ldw	r2,24(r2)
    ee18:	e17ffc17 	ldw	r5,-16(fp)
    ee1c:	e1bffd17 	ldw	r6,-12(fp)
    ee20:	e13ffa17 	ldw	r4,-24(fp)
    ee24:	103ee83a 	callr	r2
    ee28:	e0bff915 	stw	r2,-28(fp)
    ee2c:	e0bff917 	ldw	r2,-28(fp)
    ee30:	1004403a 	cmpge	r2,r2,zero
    ee34:	1000071e 	bne	r2,zero,ee54 <write+0xd0>
      {
        ALT_ERRNO = -rval;
    ee38:	000eea40 	call	eea4 <alt_get_errno>
    ee3c:	e0fff917 	ldw	r3,-28(fp)
    ee40:	00c7c83a 	sub	r3,zero,r3
    ee44:	10c00015 	stw	r3,0(r2)
        return -1;
    ee48:	00bfffc4 	movi	r2,-1
    ee4c:	e0bffe15 	stw	r2,-8(fp)
    ee50:	00000e06 	br	ee8c <write+0x108>
      }
      return rval;
    ee54:	e0bff917 	ldw	r2,-28(fp)
    ee58:	e0bffe15 	stw	r2,-8(fp)
    ee5c:	00000b06 	br	ee8c <write+0x108>
    }
    else
    {
      ALT_ERRNO = EACCES;
    ee60:	000eea40 	call	eea4 <alt_get_errno>
    ee64:	1007883a 	mov	r3,r2
    ee68:	00800344 	movi	r2,13
    ee6c:	18800015 	stw	r2,0(r3)
    ee70:	00000406 	br	ee84 <write+0x100>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    ee74:	000eea40 	call	eea4 <alt_get_errno>
    ee78:	1007883a 	mov	r3,r2
    ee7c:	00801444 	movi	r2,81
    ee80:	18800015 	stw	r2,0(r3)
  }
  return -1;
    ee84:	00bfffc4 	movi	r2,-1
    ee88:	e0bffe15 	stw	r2,-8(fp)
    ee8c:	e0bffe17 	ldw	r2,-8(fp)
}
    ee90:	e037883a 	mov	sp,fp
    ee94:	dfc00117 	ldw	ra,4(sp)
    ee98:	df000017 	ldw	fp,0(sp)
    ee9c:	dec00204 	addi	sp,sp,8
    eea0:	f800283a 	ret

0000eea4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    eea4:	defffd04 	addi	sp,sp,-12
    eea8:	dfc00215 	stw	ra,8(sp)
    eeac:	df000115 	stw	fp,4(sp)
    eeb0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    eeb4:	00820034 	movhi	r2,2048
    eeb8:	10894704 	addi	r2,r2,9500
    eebc:	10800017 	ldw	r2,0(r2)
    eec0:	1005003a 	cmpeq	r2,r2,zero
    eec4:	1000061e 	bne	r2,zero,eee0 <alt_get_errno+0x3c>
    eec8:	00820034 	movhi	r2,2048
    eecc:	10894704 	addi	r2,r2,9500
    eed0:	10800017 	ldw	r2,0(r2)
    eed4:	103ee83a 	callr	r2
    eed8:	e0bfff15 	stw	r2,-4(fp)
    eedc:	00000306 	br	eeec <alt_get_errno+0x48>
    eee0:	00820034 	movhi	r2,2048
    eee4:	10897404 	addi	r2,r2,9680
    eee8:	e0bfff15 	stw	r2,-4(fp)
    eeec:	e0bfff17 	ldw	r2,-4(fp)
}
    eef0:	e037883a 	mov	sp,fp
    eef4:	dfc00117 	ldw	ra,4(sp)
    eef8:	df000017 	ldw	fp,0(sp)
    eefc:	dec00204 	addi	sp,sp,8
    ef00:	f800283a 	ret

0000ef04 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    ef04:	defffd04 	addi	sp,sp,-12
    ef08:	dfc00215 	stw	ra,8(sp)
    ef0c:	df000115 	stw	fp,4(sp)
    ef10:	df000104 	addi	fp,sp,4
    ef14:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
    ef18:	00149c80 	call	149c8 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    ef1c:	00800044 	movi	r2,1
    ef20:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    ef24:	e037883a 	mov	sp,fp
    ef28:	dfc00117 	ldw	ra,4(sp)
    ef2c:	df000017 	ldw	fp,0(sp)
    ef30:	dec00204 	addi	sp,sp,8
    ef34:	f800283a 	ret

0000ef38 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    ef38:	defffd04 	addi	sp,sp,-12
    ef3c:	dfc00215 	stw	ra,8(sp)
    ef40:	df000115 	stw	fp,4(sp)
    ef44:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
    ef48:	01000134 	movhi	r4,4
    ef4c:	210c1004 	addi	r4,r4,12352
    ef50:	000b883a 	mov	r5,zero
    ef54:	000d883a 	mov	r6,zero
    ef58:	01c0fa04 	movi	r7,1000
    ef5c:	0012ab00 	call	12ab0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
    ef60:	01020034 	movhi	r4,2048
    ef64:	21043a04 	addi	r4,r4,4328
    ef68:	000f2dc0 	call	f2dc <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    ef6c:	01020034 	movhi	r4,2048
    ef70:	21047a04 	addi	r4,r4,4584
    ef74:	000b883a 	mov	r5,zero
    ef78:	01800144 	movi	r6,5
    ef7c:	00111a40 	call	111a4 <altera_avalon_jtag_uart_init>
    ef80:	01020034 	movhi	r4,2048
    ef84:	21047004 	addi	r4,r4,4544
    ef88:	000f2a40 	call	f2a4 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
    ef8c:	01020034 	movhi	r4,2048
    ef90:	21089204 	addi	r4,r4,8776
    ef94:	00128a80 	call	128a8 <altera_avalon_lcd_16207_init>
    ef98:	01020034 	movhi	r4,2048
    ef9c:	21088804 	addi	r4,r4,8736
    efa0:	000f2a40 	call	f2a4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
    ALTERA_AVALON_UART_INIT ( UART, uart);
    efa4:	01020034 	movhi	r4,2048
    efa8:	2108da04 	addi	r4,r4,9064
    efac:	000b883a 	mov	r5,zero
    efb0:	018000c4 	movi	r6,3
    efb4:	0012c300 	call	12c30 <altera_avalon_uart_init>
    efb8:	01020034 	movhi	r4,2048
    efbc:	2108d004 	addi	r4,r4,9024
    efc0:	000f2a40 	call	f2a4 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
    efc4:	01020034 	movhi	r4,2048
    efc8:	21090104 	addi	r4,r4,9220
    efcc:	00136100 	call	13610 <alt_up_ps2_init>
    efd0:	01020034 	movhi	r4,2048
    efd4:	21090104 	addi	r4,r4,9220
    efd8:	000f2a40 	call	f2a4 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
    efdc:	00820034 	movhi	r2,2048
    efe0:	10890f04 	addi	r2,r2,9276
    efe4:	10800a17 	ldw	r2,40(r2)
    efe8:	10800104 	addi	r2,r2,4
    efec:	10800017 	ldw	r2,0(r2)
    eff0:	10ffffcc 	andi	r3,r2,65535
    eff4:	00820034 	movhi	r2,2048
    eff8:	10890f04 	addi	r2,r2,9276
    effc:	10c00c15 	stw	r3,48(r2)
    f000:	00820034 	movhi	r2,2048
    f004:	10890f04 	addi	r2,r2,9276
    f008:	10800a17 	ldw	r2,40(r2)
    f00c:	10800104 	addi	r2,r2,4
    f010:	10800017 	ldw	r2,0(r2)
    f014:	1005d43a 	srai	r2,r2,16
    f018:	10ffffcc 	andi	r3,r2,65535
    f01c:	00820034 	movhi	r2,2048
    f020:	10890f04 	addi	r2,r2,9276
    f024:	10c00d15 	stw	r3,52(r2)
    f028:	00820034 	movhi	r2,2048
    f02c:	10890f04 	addi	r2,r2,9276
    f030:	10800c17 	ldw	r2,48(r2)
    f034:	10801068 	cmpgeui	r2,r2,65
    f038:	1000081e 	bne	r2,zero,f05c <alt_sys_init+0x124>
    f03c:	00c20034 	movhi	r3,2048
    f040:	18c90f04 	addi	r3,r3,9276
    f044:	00800fc4 	movi	r2,63
    f048:	18800f15 	stw	r2,60(r3)
    f04c:	00c20034 	movhi	r3,2048
    f050:	18c90f04 	addi	r3,r3,9276
    f054:	00800184 	movi	r2,6
    f058:	18801015 	stw	r2,64(r3)
    f05c:	00820034 	movhi	r2,2048
    f060:	10890f04 	addi	r2,r2,9276
    f064:	10800d17 	ldw	r2,52(r2)
    f068:	10800868 	cmpgeui	r2,r2,33
    f06c:	1000041e 	bne	r2,zero,f080 <alt_sys_init+0x148>
    f070:	00c20034 	movhi	r3,2048
    f074:	18c90f04 	addi	r3,r3,9276
    f078:	008007c4 	movi	r2,31
    f07c:	18801115 	stw	r2,68(r3)
    f080:	01020034 	movhi	r4,2048
    f084:	21090f04 	addi	r4,r4,9276
    f088:	0013be40 	call	13be4 <alt_up_char_buffer_init>
    f08c:	01020034 	movhi	r4,2048
    f090:	21090f04 	addi	r4,r4,9276
    f094:	000f2a40 	call	f2a4 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
    f098:	00820034 	movhi	r2,2048
    f09c:	10892104 	addi	r2,r2,9348
    f0a0:	10800a17 	ldw	r2,40(r2)
    f0a4:	10800017 	ldw	r2,0(r2)
    f0a8:	1007883a 	mov	r3,r2
    f0ac:	00820034 	movhi	r2,2048
    f0b0:	10892104 	addi	r2,r2,9348
    f0b4:	10c00b15 	stw	r3,44(r2)
    f0b8:	00820034 	movhi	r2,2048
    f0bc:	10892104 	addi	r2,r2,9348
    f0c0:	10800a17 	ldw	r2,40(r2)
    f0c4:	10800104 	addi	r2,r2,4
    f0c8:	10800017 	ldw	r2,0(r2)
    f0cc:	1007883a 	mov	r3,r2
    f0d0:	00820034 	movhi	r2,2048
    f0d4:	10892104 	addi	r2,r2,9348
    f0d8:	10c00c15 	stw	r3,48(r2)
    f0dc:	00820034 	movhi	r2,2048
    f0e0:	10892104 	addi	r2,r2,9348
    f0e4:	10800a17 	ldw	r2,40(r2)
    f0e8:	10800204 	addi	r2,r2,8
    f0ec:	10800017 	ldw	r2,0(r2)
    f0f0:	10ffffcc 	andi	r3,r2,65535
    f0f4:	00820034 	movhi	r2,2048
    f0f8:	10892104 	addi	r2,r2,9348
    f0fc:	10c00f15 	stw	r3,60(r2)
    f100:	00820034 	movhi	r2,2048
    f104:	10892104 	addi	r2,r2,9348
    f108:	10800a17 	ldw	r2,40(r2)
    f10c:	10800204 	addi	r2,r2,8
    f110:	10800017 	ldw	r2,0(r2)
    f114:	1005d43a 	srai	r2,r2,16
    f118:	10ffffcc 	andi	r3,r2,65535
    f11c:	00820034 	movhi	r2,2048
    f120:	10892104 	addi	r2,r2,9348
    f124:	10c01015 	stw	r3,64(r2)
    f128:	00820034 	movhi	r2,2048
    f12c:	10892104 	addi	r2,r2,9348
    f130:	10800a17 	ldw	r2,40(r2)
    f134:	10800304 	addi	r2,r2,12
    f138:	10800017 	ldw	r2,0(r2)
    f13c:	1005d07a 	srai	r2,r2,1
    f140:	10c0004c 	andi	r3,r2,1
    f144:	00820034 	movhi	r2,2048
    f148:	10892104 	addi	r2,r2,9348
    f14c:	10c00d15 	stw	r3,52(r2)
    f150:	00820034 	movhi	r2,2048
    f154:	10892104 	addi	r2,r2,9348
    f158:	10800a17 	ldw	r2,40(r2)
    f15c:	10800304 	addi	r2,r2,12
    f160:	10800017 	ldw	r2,0(r2)
    f164:	1005d13a 	srai	r2,r2,4
    f168:	10c003cc 	andi	r3,r2,15
    f16c:	00820034 	movhi	r2,2048
    f170:	10892104 	addi	r2,r2,9348
    f174:	10c00e15 	stw	r3,56(r2)
    f178:	00820034 	movhi	r2,2048
    f17c:	10892104 	addi	r2,r2,9348
    f180:	10800a17 	ldw	r2,40(r2)
    f184:	10800304 	addi	r2,r2,12
    f188:	10800017 	ldw	r2,0(r2)
    f18c:	1005d43a 	srai	r2,r2,16
    f190:	1007883a 	mov	r3,r2
    f194:	00bfffc4 	movi	r2,-1
    f198:	1884703a 	and	r2,r3,r2
    f19c:	e0bfff45 	stb	r2,-3(fp)
    f1a0:	00820034 	movhi	r2,2048
    f1a4:	10892104 	addi	r2,r2,9348
    f1a8:	10800a17 	ldw	r2,40(r2)
    f1ac:	10800304 	addi	r2,r2,12
    f1b0:	10800017 	ldw	r2,0(r2)
    f1b4:	1005d63a 	srai	r2,r2,24
    f1b8:	1007883a 	mov	r3,r2
    f1bc:	00bfffc4 	movi	r2,-1
    f1c0:	1884703a 	and	r2,r3,r2
    f1c4:	e0bfff05 	stb	r2,-4(fp)
    f1c8:	00820034 	movhi	r2,2048
    f1cc:	10892104 	addi	r2,r2,9348
    f1d0:	10800e17 	ldw	r2,56(r2)
    f1d4:	10800058 	cmpnei	r2,r2,1
    f1d8:	1000041e 	bne	r2,zero,f1ec <alt_sys_init+0x2b4>
    f1dc:	00820034 	movhi	r2,2048
    f1e0:	10892104 	addi	r2,r2,9348
    f1e4:	10001115 	stw	zero,68(r2)
    f1e8:	00000e06 	br	f224 <alt_sys_init+0x2ec>
    f1ec:	00820034 	movhi	r2,2048
    f1f0:	10892104 	addi	r2,r2,9348
    f1f4:	10800e17 	ldw	r2,56(r2)
    f1f8:	10800098 	cmpnei	r2,r2,2
    f1fc:	1000051e 	bne	r2,zero,f214 <alt_sys_init+0x2dc>
    f200:	00c20034 	movhi	r3,2048
    f204:	18c92104 	addi	r3,r3,9348
    f208:	00800044 	movi	r2,1
    f20c:	18801115 	stw	r2,68(r3)
    f210:	00000406 	br	f224 <alt_sys_init+0x2ec>
    f214:	00c20034 	movhi	r3,2048
    f218:	18c92104 	addi	r3,r3,9348
    f21c:	00800084 	movi	r2,2
    f220:	18801115 	stw	r2,68(r3)
    f224:	e0ffff43 	ldbu	r3,-3(fp)
    f228:	00800804 	movi	r2,32
    f22c:	10c7c83a 	sub	r3,r2,r3
    f230:	00bfffc4 	movi	r2,-1
    f234:	10c6d83a 	srl	r3,r2,r3
    f238:	00820034 	movhi	r2,2048
    f23c:	10892104 	addi	r2,r2,9348
    f240:	10c01215 	stw	r3,72(r2)
    f244:	e0ffff43 	ldbu	r3,-3(fp)
    f248:	00820034 	movhi	r2,2048
    f24c:	10892104 	addi	r2,r2,9348
    f250:	10801117 	ldw	r2,68(r2)
    f254:	1887883a 	add	r3,r3,r2
    f258:	00820034 	movhi	r2,2048
    f25c:	10892104 	addi	r2,r2,9348
    f260:	10c01315 	stw	r3,76(r2)
    f264:	e0ffff03 	ldbu	r3,-4(fp)
    f268:	00800804 	movi	r2,32
    f26c:	10c7c83a 	sub	r3,r2,r3
    f270:	00bfffc4 	movi	r2,-1
    f274:	10c6d83a 	srl	r3,r2,r3
    f278:	00820034 	movhi	r2,2048
    f27c:	10892104 	addi	r2,r2,9348
    f280:	10c01415 	stw	r3,80(r2)
    f284:	01020034 	movhi	r4,2048
    f288:	21092104 	addi	r4,r4,9348
    f28c:	000f2a40 	call	f2a4 <alt_dev_reg>
}
    f290:	e037883a 	mov	sp,fp
    f294:	dfc00117 	ldw	ra,4(sp)
    f298:	df000017 	ldw	fp,0(sp)
    f29c:	dec00204 	addi	sp,sp,8
    f2a0:	f800283a 	ret

0000f2a4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    f2a4:	defffd04 	addi	sp,sp,-12
    f2a8:	dfc00215 	stw	ra,8(sp)
    f2ac:	df000115 	stw	fp,4(sp)
    f2b0:	df000104 	addi	fp,sp,4
    f2b4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    f2b8:	e13fff17 	ldw	r4,-4(fp)
    f2bc:	01420034 	movhi	r5,2048
    f2c0:	29494404 	addi	r5,r5,9488
    f2c4:	00140b40 	call	140b4 <alt_dev_llist_insert>
}
    f2c8:	e037883a 	mov	sp,fp
    f2cc:	dfc00117 	ldw	ra,4(sp)
    f2d0:	df000017 	ldw	fp,0(sp)
    f2d4:	dec00204 	addi	sp,sp,8
    f2d8:	f800283a 	ret

0000f2dc <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
    f2dc:	defffc04 	addi	sp,sp,-16
    f2e0:	dfc00315 	stw	ra,12(sp)
    f2e4:	df000215 	stw	fp,8(sp)
    f2e8:	df000204 	addi	fp,sp,8
    f2ec:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    f2f0:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
    f2f4:	e13fff17 	ldw	r4,-4(fp)
    f2f8:	00107d40 	call	107d4 <alt_read_cfi_width>
    f2fc:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f300:	e0bffe17 	ldw	r2,-8(fp)
    f304:	1004c03a 	cmpne	r2,r2,zero
    f308:	1000031e 	bne	r2,zero,f318 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
    f30c:	e13fff17 	ldw	r4,-4(fp)
    f310:	000feec0 	call	feec <alt_set_flash_width_func>
    f314:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f318:	e0bffe17 	ldw	r2,-8(fp)
    f31c:	1004c03a 	cmpne	r2,r2,zero
    f320:	1000031e 	bne	r2,zero,f330 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
    f324:	e13fff17 	ldw	r4,-4(fp)
    f328:	00101f40 	call	101f4 <alt_read_cfi_table>
    f32c:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
    f330:	e0bffe17 	ldw	r2,-8(fp)
    f334:	1004c03a 	cmpne	r2,r2,zero
    f338:	1000031e 	bne	r2,zero,f348 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
    f33c:	e13fff17 	ldw	r4,-4(fp)
    f340:	00100cc0 	call	100cc <alt_set_flash_algorithm_func>
    f344:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
    f348:	e0bffe17 	ldw	r2,-8(fp)
    f34c:	1004c03a 	cmpne	r2,r2,zero
    f350:	1000031e 	bne	r2,zero,f360 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
    f354:	e13fff17 	ldw	r4,-4(fp)
    f358:	000f3780 	call	f378 <alt_flash_device_register>
    f35c:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
    f360:	e0bffe17 	ldw	r2,-8(fp)
}
    f364:	e037883a 	mov	sp,fp
    f368:	dfc00117 	ldw	ra,4(sp)
    f36c:	df000017 	ldw	fp,0(sp)
    f370:	dec00204 	addi	sp,sp,8
    f374:	f800283a 	ret

0000f378 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    f378:	defffd04 	addi	sp,sp,-12
    f37c:	dfc00215 	stw	ra,8(sp)
    f380:	df000115 	stw	fp,4(sp)
    f384:	df000104 	addi	fp,sp,4
    f388:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    f38c:	e13fff17 	ldw	r4,-4(fp)
    f390:	01420034 	movhi	r5,2048
    f394:	29494b04 	addi	r5,r5,9516
    f398:	00140b40 	call	140b4 <alt_dev_llist_insert>
}
    f39c:	e037883a 	mov	sp,fp
    f3a0:	dfc00117 	ldw	ra,4(sp)
    f3a4:	df000017 	ldw	fp,0(sp)
    f3a8:	dec00204 	addi	sp,sp,8
    f3ac:	f800283a 	ret

0000f3b0 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
    f3b0:	deffef04 	addi	sp,sp,-68
    f3b4:	dfc01015 	stw	ra,64(sp)
    f3b8:	df000f15 	stw	fp,60(sp)
    f3bc:	df000f04 	addi	fp,sp,60
    f3c0:	e13ffa15 	stw	r4,-24(fp)
    f3c4:	e17ffb15 	stw	r5,-20(fp)
    f3c8:	e1bffc15 	stw	r6,-16(fp)
    f3cc:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
    f3d0:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
    f3d4:	e0bffd17 	ldw	r2,-12(fp)
    f3d8:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
    f3dc:	e0bffb17 	ldw	r2,-20(fp)
    f3e0:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    f3e4:	e0bffa17 	ldw	r2,-24(fp)
    f3e8:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    f3ec:	e03ff815 	stw	zero,-32(fp)
    f3f0:	00008e06 	br	f62c <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
    f3f4:	e0bff817 	ldw	r2,-32(fp)
    f3f8:	e0fff217 	ldw	r3,-56(fp)
    f3fc:	1004913a 	slli	r2,r2,4
    f400:	10c5883a 	add	r2,r2,r3
    f404:	10800d04 	addi	r2,r2,52
    f408:	10c00017 	ldw	r3,0(r2)
    f40c:	e0bffb17 	ldw	r2,-20(fp)
    f410:	10c08316 	blt	r2,r3,f620 <alt_flash_cfi_write+0x270>
    f414:	e0bff817 	ldw	r2,-32(fp)
    f418:	e0fff217 	ldw	r3,-56(fp)
    f41c:	1004913a 	slli	r2,r2,4
    f420:	10c5883a 	add	r2,r2,r3
    f424:	10800d04 	addi	r2,r2,52
    f428:	11000017 	ldw	r4,0(r2)
    f42c:	e0bff817 	ldw	r2,-32(fp)
    f430:	e0fff217 	ldw	r3,-56(fp)
    f434:	1004913a 	slli	r2,r2,4
    f438:	10c5883a 	add	r2,r2,r3
    f43c:	10800e04 	addi	r2,r2,56
    f440:	10800017 	ldw	r2,0(r2)
    f444:	2087883a 	add	r3,r4,r2
    f448:	e0bffb17 	ldw	r2,-20(fp)
    f44c:	10c0740e 	bge	r2,r3,f620 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
    f450:	e0bff817 	ldw	r2,-32(fp)
    f454:	e0fff217 	ldw	r3,-56(fp)
    f458:	1004913a 	slli	r2,r2,4
    f45c:	10c5883a 	add	r2,r2,r3
    f460:	10800d04 	addi	r2,r2,52
    f464:	10800017 	ldw	r2,0(r2)
    f468:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    f46c:	e03ff715 	stw	zero,-36(fp)
    f470:	00006306 	br	f600 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
    f474:	e0fffb17 	ldw	r3,-20(fp)
    f478:	e0bff417 	ldw	r2,-48(fp)
    f47c:	18805416 	blt	r3,r2,f5d0 <alt_flash_cfi_write+0x220>
    f480:	e0bff817 	ldw	r2,-32(fp)
    f484:	e0fff217 	ldw	r3,-56(fp)
    f488:	1004913a 	slli	r2,r2,4
    f48c:	10c5883a 	add	r2,r2,r3
    f490:	10801004 	addi	r2,r2,64
    f494:	10c00017 	ldw	r3,0(r2)
    f498:	e0bff417 	ldw	r2,-48(fp)
    f49c:	1887883a 	add	r3,r3,r2
    f4a0:	e0bffb17 	ldw	r2,-20(fp)
    f4a4:	10c04a0e 	bge	r2,r3,f5d0 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
    f4a8:	e0bff817 	ldw	r2,-32(fp)
    f4ac:	e0fff217 	ldw	r3,-56(fp)
    f4b0:	1004913a 	slli	r2,r2,4
    f4b4:	10c5883a 	add	r2,r2,r3
    f4b8:	10801004 	addi	r2,r2,64
    f4bc:	10c00017 	ldw	r3,0(r2)
    f4c0:	e0bff417 	ldw	r2,-48(fp)
    f4c4:	1887883a 	add	r3,r3,r2
    f4c8:	e0bffb17 	ldw	r2,-20(fp)
    f4cc:	1885c83a 	sub	r2,r3,r2
    f4d0:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
    f4d4:	e0bff617 	ldw	r2,-40(fp)
    f4d8:	e0bfff15 	stw	r2,-4(fp)
    f4dc:	e0fffd17 	ldw	r3,-12(fp)
    f4e0:	e0fffe15 	stw	r3,-8(fp)
    f4e4:	e0bfff17 	ldw	r2,-4(fp)
    f4e8:	e0fffe17 	ldw	r3,-8(fp)
    f4ec:	10c0020e 	bge	r2,r3,f4f8 <alt_flash_cfi_write+0x148>
    f4f0:	e0bfff17 	ldw	r2,-4(fp)
    f4f4:	e0bffe15 	stw	r2,-8(fp)
    f4f8:	e0fffe17 	ldw	r3,-8(fp)
    f4fc:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
    f500:	e0bff217 	ldw	r2,-56(fp)
    f504:	10800a17 	ldw	r2,40(r2)
    f508:	1007883a 	mov	r3,r2
    f50c:	e0bffb17 	ldw	r2,-20(fp)
    f510:	188b883a 	add	r5,r3,r2
    f514:	e1bff617 	ldw	r6,-40(fp)
    f518:	e13ffc17 	ldw	r4,-16(fp)
    f51c:	00061b80 	call	61b8 <memcmp>
    f520:	1005003a 	cmpeq	r2,r2,zero
    f524:	1000131e 	bne	r2,zero,f574 <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
    f528:	e0bff217 	ldw	r2,-56(fp)
    f52c:	10800817 	ldw	r2,32(r2)
    f530:	e13ff217 	ldw	r4,-56(fp)
    f534:	e17ff417 	ldw	r5,-48(fp)
    f538:	103ee83a 	callr	r2
    f53c:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
    f540:	e0bff917 	ldw	r2,-28(fp)
    f544:	1004c03a 	cmpne	r2,r2,zero
    f548:	10000a1e 	bne	r2,zero,f574 <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
    f54c:	e0bff217 	ldw	r2,-56(fp)
    f550:	10c00917 	ldw	r3,36(r2)
    f554:	e13ff217 	ldw	r4,-56(fp)
    f558:	e0bff617 	ldw	r2,-40(fp)
    f55c:	d8800015 	stw	r2,0(sp)
    f560:	e17ff417 	ldw	r5,-48(fp)
    f564:	e1bffb17 	ldw	r6,-20(fp)
    f568:	e1fffc17 	ldw	r7,-16(fp)
    f56c:	183ee83a 	callr	r3
    f570:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
    f574:	e0fffd17 	ldw	r3,-12(fp)
    f578:	e0bff617 	ldw	r2,-40(fp)
    f57c:	18802f26 	beq	r3,r2,f63c <alt_flash_cfi_write+0x28c>
    f580:	e0bff917 	ldw	r2,-28(fp)
    f584:	1004c03a 	cmpne	r2,r2,zero
    f588:	10002c1e 	bne	r2,zero,f63c <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
    f58c:	e0fffd17 	ldw	r3,-12(fp)
    f590:	e0bff617 	ldw	r2,-40(fp)
    f594:	1885c83a 	sub	r2,r3,r2
    f598:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
    f59c:	e0bff817 	ldw	r2,-32(fp)
    f5a0:	e0fff217 	ldw	r3,-56(fp)
    f5a4:	1004913a 	slli	r2,r2,4
    f5a8:	10c5883a 	add	r2,r2,r3
    f5ac:	10801004 	addi	r2,r2,64
    f5b0:	10c00017 	ldw	r3,0(r2)
    f5b4:	e0bff417 	ldw	r2,-48(fp)
    f5b8:	1885883a 	add	r2,r3,r2
    f5bc:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    f5c0:	e0fffc17 	ldw	r3,-16(fp)
    f5c4:	e0bff617 	ldw	r2,-40(fp)
    f5c8:	1885883a 	add	r2,r3,r2
    f5cc:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
    f5d0:	e0bff817 	ldw	r2,-32(fp)
    f5d4:	e0fff217 	ldw	r3,-56(fp)
    f5d8:	1004913a 	slli	r2,r2,4
    f5dc:	10c5883a 	add	r2,r2,r3
    f5e0:	10801004 	addi	r2,r2,64
    f5e4:	10c00017 	ldw	r3,0(r2)
    f5e8:	e0bff417 	ldw	r2,-48(fp)
    f5ec:	10c5883a 	add	r2,r2,r3
    f5f0:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    f5f4:	e0bff717 	ldw	r2,-36(fp)
    f5f8:	10800044 	addi	r2,r2,1
    f5fc:	e0bff715 	stw	r2,-36(fp)
    f600:	e0bff817 	ldw	r2,-32(fp)
    f604:	e0fff217 	ldw	r3,-56(fp)
    f608:	1004913a 	slli	r2,r2,4
    f60c:	10c5883a 	add	r2,r2,r3
    f610:	10800f04 	addi	r2,r2,60
    f614:	10c00017 	ldw	r3,0(r2)
    f618:	e0bff717 	ldw	r2,-36(fp)
    f61c:	10ff9516 	blt	r2,r3,f474 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    f620:	e0bff817 	ldw	r2,-32(fp)
    f624:	10800044 	addi	r2,r2,1
    f628:	e0bff815 	stw	r2,-32(fp)
    f62c:	e0bff217 	ldw	r2,-56(fp)
    f630:	10c00c17 	ldw	r3,48(r2)
    f634:	e0bff817 	ldw	r2,-32(fp)
    f638:	10ff6e16 	blt	r2,r3,f3f4 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
    f63c:	e0bff217 	ldw	r2,-56(fp)
    f640:	10800a17 	ldw	r2,40(r2)
    f644:	1007883a 	mov	r3,r2
    f648:	e0bff317 	ldw	r2,-52(fp)
    f64c:	1889883a 	add	r4,r3,r2
    f650:	e17ff517 	ldw	r5,-44(fp)
    f654:	001403c0 	call	1403c <alt_dcache_flush>
  return ret_code;
    f658:	e0bff917 	ldw	r2,-28(fp)
}
    f65c:	e037883a 	mov	sp,fp
    f660:	dfc00117 	ldw	ra,4(sp)
    f664:	df000017 	ldw	fp,0(sp)
    f668:	dec00204 	addi	sp,sp,8
    f66c:	f800283a 	ret

0000f670 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
    f670:	defffa04 	addi	sp,sp,-24
    f674:	df000515 	stw	fp,20(sp)
    f678:	df000504 	addi	fp,sp,20
    f67c:	e13ffd15 	stw	r4,-12(fp)
    f680:	e17ffe15 	stw	r5,-8(fp)
    f684:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    f688:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
    f68c:	e0bffd17 	ldw	r2,-12(fp)
    f690:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
    f694:	e0bffb17 	ldw	r2,-20(fp)
    f698:	10c00c17 	ldw	r3,48(r2)
    f69c:	e0bfff17 	ldw	r2,-4(fp)
    f6a0:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    f6a4:	e0bffb17 	ldw	r2,-20(fp)
    f6a8:	10800c17 	ldw	r2,48(r2)
    f6ac:	1004c03a 	cmpne	r2,r2,zero
    f6b0:	1000031e 	bne	r2,zero,f6c0 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
    f6b4:	00bffec4 	movi	r2,-5
    f6b8:	e0bffc15 	stw	r2,-16(fp)
    f6bc:	00000b06 	br	f6ec <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    f6c0:	e0bffb17 	ldw	r2,-20(fp)
    f6c4:	10800c17 	ldw	r2,48(r2)
    f6c8:	10800250 	cmplti	r2,r2,9
    f6cc:	1000031e 	bne	r2,zero,f6dc <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
    f6d0:	00bffd04 	movi	r2,-12
    f6d4:	e0bffc15 	stw	r2,-16(fp)
    f6d8:	00000406 	br	f6ec <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
    f6dc:	e0bffb17 	ldw	r2,-20(fp)
    f6e0:	10c00d04 	addi	r3,r2,52
    f6e4:	e0bffe17 	ldw	r2,-8(fp)
    f6e8:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    f6ec:	e0bffc17 	ldw	r2,-16(fp)
}
    f6f0:	e037883a 	mov	sp,fp
    f6f4:	df000017 	ldw	fp,0(sp)
    f6f8:	dec00104 	addi	sp,sp,4
    f6fc:	f800283a 	ret

0000f700 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
    f700:	defff904 	addi	sp,sp,-28
    f704:	dfc00615 	stw	ra,24(sp)
    f708:	df000515 	stw	fp,20(sp)
    f70c:	df000504 	addi	fp,sp,20
    f710:	e13ffc15 	stw	r4,-16(fp)
    f714:	e17ffd15 	stw	r5,-12(fp)
    f718:	e1bffe15 	stw	r6,-8(fp)
    f71c:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    f720:	e0bffc17 	ldw	r2,-16(fp)
    f724:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
    f728:	e0bffb17 	ldw	r2,-20(fp)
    f72c:	10800a17 	ldw	r2,40(r2)
    f730:	1007883a 	mov	r3,r2
    f734:	e0bffd17 	ldw	r2,-12(fp)
    f738:	1887883a 	add	r3,r3,r2
    f73c:	e1bfff17 	ldw	r6,-4(fp)
    f740:	e0bffe17 	ldw	r2,-8(fp)
    f744:	1009883a 	mov	r4,r2
    f748:	180b883a 	mov	r5,r3
    f74c:	000622c0 	call	622c <memcpy>
  return 0;
    f750:	0005883a 	mov	r2,zero
}
    f754:	e037883a 	mov	sp,fp
    f758:	dfc00117 	ldw	ra,4(sp)
    f75c:	df000017 	ldw	fp,0(sp)
    f760:	dec00204 	addi	sp,sp,8
    f764:	f800283a 	ret

0000f768 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
    f768:	defffa04 	addi	sp,sp,-24
    f76c:	df000515 	stw	fp,20(sp)
    f770:	df000504 	addi	fp,sp,20
    f774:	e13ffd15 	stw	r4,-12(fp)
    f778:	e17ffe15 	stw	r5,-8(fp)
    f77c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
    f780:	e0bffd17 	ldw	r2,-12(fp)
    f784:	10802e17 	ldw	r2,184(r2)
    f788:	10800058 	cmpnei	r2,r2,1
    f78c:	10000b1e 	bne	r2,zero,f7bc <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
    f790:	e0bffd17 	ldw	r2,-12(fp)
    f794:	10800a17 	ldw	r2,40(r2)
    f798:	1007883a 	mov	r3,r2
    f79c:	e0bffe17 	ldw	r2,-8(fp)
    f7a0:	1889883a 	add	r4,r3,r2
    f7a4:	e0bfff17 	ldw	r2,-4(fp)
    f7a8:	10800003 	ldbu	r2,0(r2)
    f7ac:	10c03fcc 	andi	r3,r2,255
    f7b0:	2005883a 	mov	r2,r4
    f7b4:	10c00025 	stbio	r3,0(r2)
    f7b8:	00004006 	br	f8bc <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
    f7bc:	e0bffd17 	ldw	r2,-12(fp)
    f7c0:	10802e17 	ldw	r2,184(r2)
    f7c4:	10800098 	cmpnei	r2,r2,2
    f7c8:	1000151e 	bne	r2,zero,f820 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
    f7cc:	e0bfff17 	ldw	r2,-4(fp)
    f7d0:	10800003 	ldbu	r2,0(r2)
    f7d4:	10803fcc 	andi	r2,r2,255
    f7d8:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    f7dc:	e0bfff17 	ldw	r2,-4(fp)
    f7e0:	10800044 	addi	r2,r2,1
    f7e4:	10800003 	ldbu	r2,0(r2)
    f7e8:	10803fcc 	andi	r2,r2,255
    f7ec:	1004923a 	slli	r2,r2,8
    f7f0:	1007883a 	mov	r3,r2
    f7f4:	e0bffc0b 	ldhu	r2,-16(fp)
    f7f8:	1884b03a 	or	r2,r3,r2
    f7fc:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
    f800:	e0bffd17 	ldw	r2,-12(fp)
    f804:	10800a17 	ldw	r2,40(r2)
    f808:	1007883a 	mov	r3,r2
    f80c:	e0bffe17 	ldw	r2,-8(fp)
    f810:	1885883a 	add	r2,r3,r2
    f814:	e0fffc0b 	ldhu	r3,-16(fp)
    f818:	10c0002d 	sthio	r3,0(r2)
    f81c:	00002706 	br	f8bc <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
    f820:	e0bffd17 	ldw	r2,-12(fp)
    f824:	10802e17 	ldw	r2,184(r2)
    f828:	10800118 	cmpnei	r2,r2,4
    f82c:	1000231e 	bne	r2,zero,f8bc <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
    f830:	e0bfff17 	ldw	r2,-4(fp)
    f834:	10800003 	ldbu	r2,0(r2)
    f838:	10803fcc 	andi	r2,r2,255
    f83c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
    f840:	e0bfff17 	ldw	r2,-4(fp)
    f844:	10800044 	addi	r2,r2,1
    f848:	10800003 	ldbu	r2,0(r2)
    f84c:	10803fcc 	andi	r2,r2,255
    f850:	1006923a 	slli	r3,r2,8
    f854:	e0bffb17 	ldw	r2,-20(fp)
    f858:	10c4b03a 	or	r2,r2,r3
    f85c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    f860:	e0bfff17 	ldw	r2,-4(fp)
    f864:	10800084 	addi	r2,r2,2
    f868:	10800003 	ldbu	r2,0(r2)
    f86c:	10803fcc 	andi	r2,r2,255
    f870:	1006943a 	slli	r3,r2,16
    f874:	e0bffb17 	ldw	r2,-20(fp)
    f878:	10c4b03a 	or	r2,r2,r3
    f87c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    f880:	e0bfff17 	ldw	r2,-4(fp)
    f884:	108000c4 	addi	r2,r2,3
    f888:	10800003 	ldbu	r2,0(r2)
    f88c:	10803fcc 	andi	r2,r2,255
    f890:	1006963a 	slli	r3,r2,24
    f894:	e0bffb17 	ldw	r2,-20(fp)
    f898:	10c4b03a 	or	r2,r2,r3
    f89c:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
    f8a0:	e0bffd17 	ldw	r2,-12(fp)
    f8a4:	10800a17 	ldw	r2,40(r2)
    f8a8:	1007883a 	mov	r3,r2
    f8ac:	e0bffe17 	ldw	r2,-8(fp)
    f8b0:	1885883a 	add	r2,r3,r2
    f8b4:	e0fffb17 	ldw	r3,-20(fp)
    f8b8:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
    f8bc:	e037883a 	mov	sp,fp
    f8c0:	df000017 	ldw	fp,0(sp)
    f8c4:	dec00104 	addi	sp,sp,4
    f8c8:	f800283a 	ret

0000f8cc <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
    f8cc:	defff304 	addi	sp,sp,-52
    f8d0:	dfc00c15 	stw	ra,48(sp)
    f8d4:	df000b15 	stw	fp,44(sp)
    f8d8:	df000b04 	addi	fp,sp,44
    f8dc:	e13ffc15 	stw	r4,-16(fp)
    f8e0:	e17ffd15 	stw	r5,-12(fp)
    f8e4:	e1bffe15 	stw	r6,-8(fp)
    f8e8:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
    f8ec:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
    f8f0:	e0bffc17 	ldw	r2,-16(fp)
    f8f4:	10800a17 	ldw	r2,40(r2)
    f8f8:	1007883a 	mov	r3,r2
    f8fc:	e0bffd17 	ldw	r2,-12(fp)
    f900:	1885883a 	add	r2,r3,r2
    f904:	1009883a 	mov	r4,r2
    f908:	e0bffc17 	ldw	r2,-16(fp)
    f90c:	10c02e17 	ldw	r3,184(r2)
    f910:	20c5283a 	div	r2,r4,r3
    f914:	10c5383a 	mul	r2,r2,r3
    f918:	2085c83a 	sub	r2,r4,r2
    f91c:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
    f920:	e0bff917 	ldw	r2,-28(fp)
    f924:	1005003a 	cmpeq	r2,r2,zero
    f928:	10003a1e 	bne	r2,zero,fa14 <alt_flash_program_block+0x148>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    f92c:	e0bffc17 	ldw	r2,-16(fp)
    f930:	10c02e17 	ldw	r3,184(r2)
    f934:	e0bff917 	ldw	r2,-28(fp)
    f938:	1885c83a 	sub	r2,r3,r2
    f93c:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    f940:	e03ff615 	stw	zero,-40(fp)
    f944:	00001206 	br	f990 <alt_flash_program_block+0xc4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
    f948:	e17ff617 	ldw	r5,-40(fp)
    f94c:	e0bffc17 	ldw	r2,-16(fp)
    f950:	10800a17 	ldw	r2,40(r2)
    f954:	1009883a 	mov	r4,r2
    f958:	e0fffd17 	ldw	r3,-12(fp)
    f95c:	e0bff917 	ldw	r2,-28(fp)
    f960:	1887c83a 	sub	r3,r3,r2
    f964:	e0bff617 	ldw	r2,-40(fp)
    f968:	1885883a 	add	r2,r3,r2
    f96c:	2085883a 	add	r2,r4,r2
    f970:	10800023 	ldbuio	r2,0(r2)
    f974:	1007883a 	mov	r3,r2
    f978:	e0bffb04 	addi	r2,fp,-20
    f97c:	1145883a 	add	r2,r2,r5
    f980:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    f984:	e0bff617 	ldw	r2,-40(fp)
    f988:	10800044 	addi	r2,r2,1
    f98c:	e0bff615 	stw	r2,-40(fp)
    f990:	e0fff617 	ldw	r3,-40(fp)
    f994:	e0bff917 	ldw	r2,-28(fp)
    f998:	18bfeb16 	blt	r3,r2,f948 <alt_flash_program_block+0x7c>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    f99c:	e03ff615 	stw	zero,-40(fp)
    f9a0:	00000e06 	br	f9dc <alt_flash_program_block+0x110>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    f9a4:	e0fff917 	ldw	r3,-28(fp)
    f9a8:	e0bff617 	ldw	r2,-40(fp)
    f9ac:	1889883a 	add	r4,r3,r2
    f9b0:	e0bff617 	ldw	r2,-40(fp)
    f9b4:	1007883a 	mov	r3,r2
    f9b8:	e0bffe17 	ldw	r2,-8(fp)
    f9bc:	1885883a 	add	r2,r3,r2
    f9c0:	10c00003 	ldbu	r3,0(r2)
    f9c4:	e0bffb04 	addi	r2,fp,-20
    f9c8:	1105883a 	add	r2,r2,r4
    f9cc:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    f9d0:	e0bff617 	ldw	r2,-40(fp)
    f9d4:	10800044 	addi	r2,r2,1
    f9d8:	e0bff615 	stw	r2,-40(fp)
    f9dc:	e0fff617 	ldw	r3,-40(fp)
    f9e0:	e0bff817 	ldw	r2,-32(fp)
    f9e4:	18bfef16 	blt	r3,r2,f9a4 <alt_flash_program_block+0xd8>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
    f9e8:	e0fffd17 	ldw	r3,-12(fp)
    f9ec:	e0bff917 	ldw	r2,-28(fp)
    f9f0:	188bc83a 	sub	r5,r3,r2
    f9f4:	e1bffb04 	addi	r6,fp,-20
    f9f8:	e0800217 	ldw	r2,8(fp)
    f9fc:	e13ffc17 	ldw	r4,-16(fp)
    fa00:	103ee83a 	callr	r2
    fa04:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
    fa08:	e0bff817 	ldw	r2,-32(fp)
    fa0c:	e0bff615 	stw	r2,-40(fp)
    fa10:	00000106 	br	fa18 <alt_flash_program_block+0x14c>
  }
  else
  {
    i = 0;
    fa14:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
    fa18:	e0fffd17 	ldw	r3,-12(fp)
    fa1c:	e0bfff17 	ldw	r2,-4(fp)
    fa20:	1889883a 	add	r4,r3,r2
    fa24:	e0bffc17 	ldw	r2,-16(fp)
    fa28:	10c02e17 	ldw	r3,184(r2)
    fa2c:	20c5283a 	div	r2,r4,r3
    fa30:	10c5383a 	mul	r2,r2,r3
    fa34:	2085c83a 	sub	r2,r4,r2
    fa38:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    fa3c:	00001006 	br	fa80 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
    fa40:	e0fffd17 	ldw	r3,-12(fp)
    fa44:	e0bff617 	ldw	r2,-40(fp)
    fa48:	188b883a 	add	r5,r3,r2
    fa4c:	e0bff617 	ldw	r2,-40(fp)
    fa50:	1007883a 	mov	r3,r2
    fa54:	e0bffe17 	ldw	r2,-8(fp)
    fa58:	188d883a 	add	r6,r3,r2
    fa5c:	e0800217 	ldw	r2,8(fp)
    fa60:	e13ffc17 	ldw	r4,-16(fp)
    fa64:	103ee83a 	callr	r2
    fa68:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
    fa6c:	e0bffc17 	ldw	r2,-16(fp)
    fa70:	10c02e17 	ldw	r3,184(r2)
    fa74:	e0bff617 	ldw	r2,-40(fp)
    fa78:	10c5883a 	add	r2,r2,r3
    fa7c:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    fa80:	e0bffa17 	ldw	r2,-24(fp)
    fa84:	1004c03a 	cmpne	r2,r2,zero
    fa88:	1000051e 	bne	r2,zero,faa0 <alt_flash_program_block+0x1d4>
    fa8c:	e0ffff17 	ldw	r3,-4(fp)
    fa90:	e0bff717 	ldw	r2,-36(fp)
    fa94:	1887c83a 	sub	r3,r3,r2
    fa98:	e0bff617 	ldw	r2,-40(fp)
    fa9c:	10ffe816 	blt	r2,r3,fa40 <alt_flash_program_block+0x174>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
    faa0:	e0bff717 	ldw	r2,-36(fp)
    faa4:	1005003a 	cmpeq	r2,r2,zero
    faa8:	10003c1e 	bne	r2,zero,fb9c <alt_flash_program_block+0x2d0>
    faac:	e0bffa17 	ldw	r2,-24(fp)
    fab0:	1004c03a 	cmpne	r2,r2,zero
    fab4:	1000391e 	bne	r2,zero,fb9c <alt_flash_program_block+0x2d0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    fab8:	e0bffc17 	ldw	r2,-16(fp)
    fabc:	10c02e17 	ldw	r3,184(r2)
    fac0:	e0bff717 	ldw	r2,-36(fp)
    fac4:	1885c83a 	sub	r2,r3,r2
    fac8:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
    facc:	e03ff515 	stw	zero,-44(fp)
    fad0:	00000e06 	br	fb0c <alt_flash_program_block+0x240>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    fad4:	e13ff517 	ldw	r4,-44(fp)
    fad8:	e0bff617 	ldw	r2,-40(fp)
    fadc:	1007883a 	mov	r3,r2
    fae0:	e0bffe17 	ldw	r2,-8(fp)
    fae4:	1887883a 	add	r3,r3,r2
    fae8:	e0bff517 	ldw	r2,-44(fp)
    faec:	1885883a 	add	r2,r3,r2
    faf0:	10c00003 	ldbu	r3,0(r2)
    faf4:	e0bffb04 	addi	r2,fp,-20
    faf8:	1105883a 	add	r2,r2,r4
    fafc:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
    fb00:	e0bff517 	ldw	r2,-44(fp)
    fb04:	10800044 	addi	r2,r2,1
    fb08:	e0bff515 	stw	r2,-44(fp)
    fb0c:	e0fff517 	ldw	r3,-44(fp)
    fb10:	e0bff717 	ldw	r2,-36(fp)
    fb14:	18bfef16 	blt	r3,r2,fad4 <alt_flash_program_block+0x208>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    fb18:	e03ff515 	stw	zero,-44(fp)
    fb1c:	00001406 	br	fb70 <alt_flash_program_block+0x2a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
    fb20:	e0fff717 	ldw	r3,-36(fp)
    fb24:	e0bff517 	ldw	r2,-44(fp)
    fb28:	188b883a 	add	r5,r3,r2
    fb2c:	e0bffc17 	ldw	r2,-16(fp)
    fb30:	10800a17 	ldw	r2,40(r2)
    fb34:	1009883a 	mov	r4,r2
    fb38:	e0fffd17 	ldw	r3,-12(fp)
    fb3c:	e0bfff17 	ldw	r2,-4(fp)
    fb40:	1887883a 	add	r3,r3,r2
    fb44:	e0bff517 	ldw	r2,-44(fp)
    fb48:	1885883a 	add	r2,r3,r2
    fb4c:	2085883a 	add	r2,r4,r2
    fb50:	10800023 	ldbuio	r2,0(r2)
    fb54:	1007883a 	mov	r3,r2
    fb58:	e0bffb04 	addi	r2,fp,-20
    fb5c:	1145883a 	add	r2,r2,r5
    fb60:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    fb64:	e0bff517 	ldw	r2,-44(fp)
    fb68:	10800044 	addi	r2,r2,1
    fb6c:	e0bff515 	stw	r2,-44(fp)
    fb70:	e0fff517 	ldw	r3,-44(fp)
    fb74:	e0bff917 	ldw	r2,-28(fp)
    fb78:	18bfe916 	blt	r3,r2,fb20 <alt_flash_program_block+0x254>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
    fb7c:	e0fffd17 	ldw	r3,-12(fp)
    fb80:	e0bff617 	ldw	r2,-40(fp)
    fb84:	188b883a 	add	r5,r3,r2
    fb88:	e1bffb04 	addi	r6,fp,-20
    fb8c:	e0800217 	ldw	r2,8(fp)
    fb90:	e13ffc17 	ldw	r4,-16(fp)
    fb94:	103ee83a 	callr	r2
    fb98:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
    fb9c:	e0bffa17 	ldw	r2,-24(fp)
}
    fba0:	e037883a 	mov	sp,fp
    fba4:	dfc00117 	ldw	ra,4(sp)
    fba8:	df000017 	ldw	fp,0(sp)
    fbac:	dec00204 	addi	sp,sp,8
    fbb0:	f800283a 	ret

0000fbb4 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
    fbb4:	defffd04 	addi	sp,sp,-12
    fbb8:	df000215 	stw	fp,8(sp)
    fbbc:	df000204 	addi	fp,sp,8
    fbc0:	e13ffe15 	stw	r4,-8(fp)
    fbc4:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
    fbc8:	e0bffe17 	ldw	r2,-8(fp)
    fbcc:	10800a17 	ldw	r2,40(r2)
    fbd0:	1007883a 	mov	r3,r2
    fbd4:	e0bfff17 	ldw	r2,-4(fp)
    fbd8:	1885883a 	add	r2,r3,r2
    fbdc:	10800023 	ldbuio	r2,0(r2)
    fbe0:	10803fcc 	andi	r2,r2,255
}
    fbe4:	e037883a 	mov	sp,fp
    fbe8:	df000017 	ldw	fp,0(sp)
    fbec:	dec00104 	addi	sp,sp,4
    fbf0:	f800283a 	ret

0000fbf4 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
    fbf4:	defffd04 	addi	sp,sp,-12
    fbf8:	df000215 	stw	fp,8(sp)
    fbfc:	df000204 	addi	fp,sp,8
    fc00:	e13ffe15 	stw	r4,-8(fp)
    fc04:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
    fc08:	e0bffe17 	ldw	r2,-8(fp)
    fc0c:	10800a17 	ldw	r2,40(r2)
    fc10:	1007883a 	mov	r3,r2
    fc14:	e0bfff17 	ldw	r2,-4(fp)
    fc18:	1085883a 	add	r2,r2,r2
    fc1c:	1885883a 	add	r2,r3,r2
    fc20:	1080002b 	ldhuio	r2,0(r2)
    fc24:	10803fcc 	andi	r2,r2,255
}
    fc28:	e037883a 	mov	sp,fp
    fc2c:	df000017 	ldw	fp,0(sp)
    fc30:	dec00104 	addi	sp,sp,4
    fc34:	f800283a 	ret

0000fc38 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
    fc38:	defffd04 	addi	sp,sp,-12
    fc3c:	df000215 	stw	fp,8(sp)
    fc40:	df000204 	addi	fp,sp,8
    fc44:	e13ffe15 	stw	r4,-8(fp)
    fc48:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
    fc4c:	e0bffe17 	ldw	r2,-8(fp)
    fc50:	10800a17 	ldw	r2,40(r2)
    fc54:	1007883a 	mov	r3,r2
    fc58:	e0bfff17 	ldw	r2,-4(fp)
    fc5c:	1085883a 	add	r2,r2,r2
    fc60:	1085883a 	add	r2,r2,r2
    fc64:	1885883a 	add	r2,r3,r2
    fc68:	10800037 	ldwio	r2,0(r2)
    fc6c:	10803fcc 	andi	r2,r2,255
}
    fc70:	e037883a 	mov	sp,fp
    fc74:	df000017 	ldw	fp,0(sp)
    fc78:	dec00104 	addi	sp,sp,4
    fc7c:	f800283a 	ret

0000fc80 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
    fc80:	defffc04 	addi	sp,sp,-16
    fc84:	df000315 	stw	fp,12(sp)
    fc88:	df000304 	addi	fp,sp,12
    fc8c:	e13ffd15 	stw	r4,-12(fp)
    fc90:	e17ffe15 	stw	r5,-8(fp)
    fc94:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
    fc98:	e0fffd17 	ldw	r3,-12(fp)
    fc9c:	e0bffe17 	ldw	r2,-8(fp)
    fca0:	1885883a 	add	r2,r3,r2
    fca4:	e0ffff03 	ldbu	r3,-4(fp)
    fca8:	10c00025 	stbio	r3,0(r2)
  return;
}
    fcac:	e037883a 	mov	sp,fp
    fcb0:	df000017 	ldw	fp,0(sp)
    fcb4:	dec00104 	addi	sp,sp,4
    fcb8:	f800283a 	ret

0000fcbc <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
    fcbc:	defffc04 	addi	sp,sp,-16
    fcc0:	df000315 	stw	fp,12(sp)
    fcc4:	df000304 	addi	fp,sp,12
    fcc8:	e13ffd15 	stw	r4,-12(fp)
    fccc:	e17ffe15 	stw	r5,-8(fp)
    fcd0:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
    fcd4:	e0bffe17 	ldw	r2,-8(fp)
    fcd8:	1080004c 	andi	r2,r2,1
    fcdc:	10803fcc 	andi	r2,r2,255
    fce0:	1005003a 	cmpeq	r2,r2,zero
    fce4:	1000081e 	bne	r2,zero,fd08 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
    fce8:	e0bffe17 	ldw	r2,-8(fp)
    fcec:	1085883a 	add	r2,r2,r2
    fcf0:	1007883a 	mov	r3,r2
    fcf4:	e0bffd17 	ldw	r2,-12(fp)
    fcf8:	1885883a 	add	r2,r3,r2
    fcfc:	e0ffff03 	ldbu	r3,-4(fp)
    fd00:	10c00025 	stbio	r3,0(r2)
    fd04:	00000806 	br	fd28 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
    fd08:	e0bffe17 	ldw	r2,-8(fp)
    fd0c:	1085883a 	add	r2,r2,r2
    fd10:	1007883a 	mov	r3,r2
    fd14:	e0bffd17 	ldw	r2,-12(fp)
    fd18:	1885883a 	add	r2,r3,r2
    fd1c:	10800044 	addi	r2,r2,1
    fd20:	e0ffff03 	ldbu	r3,-4(fp)
    fd24:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
    fd28:	e037883a 	mov	sp,fp
    fd2c:	df000017 	ldw	fp,0(sp)
    fd30:	dec00104 	addi	sp,sp,4
    fd34:	f800283a 	ret

0000fd38 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
    fd38:	defffc04 	addi	sp,sp,-16
    fd3c:	df000315 	stw	fp,12(sp)
    fd40:	df000304 	addi	fp,sp,12
    fd44:	e13ffd15 	stw	r4,-12(fp)
    fd48:	e17ffe15 	stw	r5,-8(fp)
    fd4c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
    fd50:	e0bffe17 	ldw	r2,-8(fp)
    fd54:	1085883a 	add	r2,r2,r2
    fd58:	1085883a 	add	r2,r2,r2
    fd5c:	1007883a 	mov	r3,r2
    fd60:	e0bffd17 	ldw	r2,-12(fp)
    fd64:	1885883a 	add	r2,r3,r2
    fd68:	e0ffff03 	ldbu	r3,-4(fp)
    fd6c:	10c00025 	stbio	r3,0(r2)
  return;
}
    fd70:	e037883a 	mov	sp,fp
    fd74:	df000017 	ldw	fp,0(sp)
    fd78:	dec00104 	addi	sp,sp,4
    fd7c:	f800283a 	ret

0000fd80 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
    fd80:	defffc04 	addi	sp,sp,-16
    fd84:	df000315 	stw	fp,12(sp)
    fd88:	df000304 	addi	fp,sp,12
    fd8c:	e13ffd15 	stw	r4,-12(fp)
    fd90:	e17ffe15 	stw	r5,-8(fp)
    fd94:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
    fd98:	e0bffe17 	ldw	r2,-8(fp)
    fd9c:	1085883a 	add	r2,r2,r2
    fda0:	1007883a 	mov	r3,r2
    fda4:	e0bffd17 	ldw	r2,-12(fp)
    fda8:	1885883a 	add	r2,r3,r2
    fdac:	e0ffff03 	ldbu	r3,-4(fp)
    fdb0:	10c0002d 	sthio	r3,0(r2)
  return;
}
    fdb4:	e037883a 	mov	sp,fp
    fdb8:	df000017 	ldw	fp,0(sp)
    fdbc:	dec00104 	addi	sp,sp,4
    fdc0:	f800283a 	ret

0000fdc4 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
    fdc4:	defffc04 	addi	sp,sp,-16
    fdc8:	df000315 	stw	fp,12(sp)
    fdcc:	df000304 	addi	fp,sp,12
    fdd0:	e13ffd15 	stw	r4,-12(fp)
    fdd4:	e17ffe15 	stw	r5,-8(fp)
    fdd8:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
    fddc:	e0bffe17 	ldw	r2,-8(fp)
    fde0:	1085883a 	add	r2,r2,r2
    fde4:	1085883a 	add	r2,r2,r2
    fde8:	1007883a 	mov	r3,r2
    fdec:	e0bffd17 	ldw	r2,-12(fp)
    fdf0:	1885883a 	add	r2,r3,r2
    fdf4:	e0ffff03 	ldbu	r3,-4(fp)
    fdf8:	10c0002d 	sthio	r3,0(r2)
  return;
}
    fdfc:	e037883a 	mov	sp,fp
    fe00:	df000017 	ldw	fp,0(sp)
    fe04:	dec00104 	addi	sp,sp,4
    fe08:	f800283a 	ret

0000fe0c <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
    fe0c:	defffc04 	addi	sp,sp,-16
    fe10:	df000315 	stw	fp,12(sp)
    fe14:	df000304 	addi	fp,sp,12
    fe18:	e13ffd15 	stw	r4,-12(fp)
    fe1c:	e17ffe15 	stw	r5,-8(fp)
    fe20:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
    fe24:	e0bffe17 	ldw	r2,-8(fp)
    fe28:	1085883a 	add	r2,r2,r2
    fe2c:	1085883a 	add	r2,r2,r2
    fe30:	1007883a 	mov	r3,r2
    fe34:	e0bffd17 	ldw	r2,-12(fp)
    fe38:	1885883a 	add	r2,r3,r2
    fe3c:	e0ffff03 	ldbu	r3,-4(fp)
    fe40:	10c00035 	stwio	r3,0(r2)
  return;
}
    fe44:	e037883a 	mov	sp,fp
    fe48:	df000017 	ldw	fp,0(sp)
    fe4c:	dec00104 	addi	sp,sp,4
    fe50:	f800283a 	ret

0000fe54 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
    fe54:	defffd04 	addi	sp,sp,-12
    fe58:	df000215 	stw	fp,8(sp)
    fe5c:	df000204 	addi	fp,sp,8
    fe60:	e13ffe15 	stw	r4,-8(fp)
    fe64:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
    fe68:	e0bfff17 	ldw	r2,-4(fp)
    fe6c:	10c03fcc 	andi	r3,r2,255
    fe70:	e0bffe17 	ldw	r2,-8(fp)
    fe74:	10c00025 	stbio	r3,0(r2)
  return;
}
    fe78:	e037883a 	mov	sp,fp
    fe7c:	df000017 	ldw	fp,0(sp)
    fe80:	dec00104 	addi	sp,sp,4
    fe84:	f800283a 	ret

0000fe88 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
    fe88:	defffd04 	addi	sp,sp,-12
    fe8c:	df000215 	stw	fp,8(sp)
    fe90:	df000204 	addi	fp,sp,8
    fe94:	e13ffe15 	stw	r4,-8(fp)
    fe98:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
    fe9c:	e0bfff17 	ldw	r2,-4(fp)
    fea0:	10ffffcc 	andi	r3,r2,65535
    fea4:	e0bffe17 	ldw	r2,-8(fp)
    fea8:	10c0002d 	sthio	r3,0(r2)
  return;
}
    feac:	e037883a 	mov	sp,fp
    feb0:	df000017 	ldw	fp,0(sp)
    feb4:	dec00104 	addi	sp,sp,4
    feb8:	f800283a 	ret

0000febc <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
    febc:	defffd04 	addi	sp,sp,-12
    fec0:	df000215 	stw	fp,8(sp)
    fec4:	df000204 	addi	fp,sp,8
    fec8:	e13ffe15 	stw	r4,-8(fp)
    fecc:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
    fed0:	e0ffff17 	ldw	r3,-4(fp)
    fed4:	e0bffe17 	ldw	r2,-8(fp)
    fed8:	10c00035 	stwio	r3,0(r2)
  return;
}
    fedc:	e037883a 	mov	sp,fp
    fee0:	df000017 	ldw	fp,0(sp)
    fee4:	dec00104 	addi	sp,sp,4
    fee8:	f800283a 	ret

0000feec <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
    feec:	defffb04 	addi	sp,sp,-20
    fef0:	df000415 	stw	fp,16(sp)
    fef4:	df000404 	addi	fp,sp,16
    fef8:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
    fefc:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
    ff00:	e0bffd17 	ldw	r2,-12(fp)
    ff04:	10802e17 	ldw	r2,184(r2)
    ff08:	e0bfff15 	stw	r2,-4(fp)
    ff0c:	e0ffff17 	ldw	r3,-4(fp)
    ff10:	188000a0 	cmpeqi	r2,r3,2
    ff14:	1000261e 	bne	r2,zero,ffb0 <alt_set_flash_width_func+0xc4>
    ff18:	e0ffff17 	ldw	r3,-4(fp)
    ff1c:	18800120 	cmpeqi	r2,r3,4
    ff20:	1000391e 	bne	r2,zero,10008 <alt_set_flash_width_func+0x11c>
    ff24:	e0ffff17 	ldw	r3,-4(fp)
    ff28:	18800060 	cmpeqi	r2,r3,1
    ff2c:	1000011e 	bne	r2,zero,ff34 <alt_set_flash_width_func+0x48>
    ff30:	00003e06 	br	1002c <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
    ff34:	e0fffd17 	ldw	r3,-12(fp)
    ff38:	00800074 	movhi	r2,1
    ff3c:	10bf9504 	addi	r2,r2,-428
    ff40:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
    ff44:	e0bffd17 	ldw	r2,-12(fp)
    ff48:	10802f17 	ldw	r2,188(r2)
    ff4c:	10800058 	cmpnei	r2,r2,1
    ff50:	1000051e 	bne	r2,zero,ff68 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
    ff54:	e0fffd17 	ldw	r3,-12(fp)
    ff58:	00800074 	movhi	r2,1
    ff5c:	10bf2004 	addi	r2,r2,-896
    ff60:	18803315 	stw	r2,204(r3)
    ff64:	00003306 	br	10034 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
    ff68:	e0bffd17 	ldw	r2,-12(fp)
    ff6c:	10802f17 	ldw	r2,188(r2)
    ff70:	10800098 	cmpnei	r2,r2,2
    ff74:	1000051e 	bne	r2,zero,ff8c <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
    ff78:	e0fffd17 	ldw	r3,-12(fp)
    ff7c:	00800074 	movhi	r2,1
    ff80:	10bf2f04 	addi	r2,r2,-836
    ff84:	18803315 	stw	r2,204(r3)
    ff88:	00002a06 	br	10034 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
    ff8c:	e0bffd17 	ldw	r2,-12(fp)
    ff90:	10802f17 	ldw	r2,188(r2)
    ff94:	10800118 	cmpnei	r2,r2,4
    ff98:	1000261e 	bne	r2,zero,10034 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
    ff9c:	e0fffd17 	ldw	r3,-12(fp)
    ffa0:	00800074 	movhi	r2,1
    ffa4:	10bf4e04 	addi	r2,r2,-712
    ffa8:	18803315 	stw	r2,204(r3)
      }
      break;
    ffac:	00002106 	br	10034 <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
    ffb0:	e0fffd17 	ldw	r3,-12(fp)
    ffb4:	00800074 	movhi	r2,1
    ffb8:	10bfa204 	addi	r2,r2,-376
    ffbc:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
    ffc0:	e0bffd17 	ldw	r2,-12(fp)
    ffc4:	10802f17 	ldw	r2,188(r2)
    ffc8:	10800098 	cmpnei	r2,r2,2
    ffcc:	1000051e 	bne	r2,zero,ffe4 <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
    ffd0:	e0fffd17 	ldw	r3,-12(fp)
    ffd4:	00800074 	movhi	r2,1
    ffd8:	10bf6004 	addi	r2,r2,-640
    ffdc:	18803315 	stw	r2,204(r3)
    ffe0:	00001406 	br	10034 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
    ffe4:	e0bffd17 	ldw	r2,-12(fp)
    ffe8:	10802f17 	ldw	r2,188(r2)
    ffec:	10800118 	cmpnei	r2,r2,4
    fff0:	1000101e 	bne	r2,zero,10034 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
    fff4:	e0fffd17 	ldw	r3,-12(fp)
    fff8:	00800074 	movhi	r2,1
    fffc:	10bf7104 	addi	r2,r2,-572
   10000:	18803315 	stw	r2,204(r3)
      }

      break;
   10004:	00000b06 	br	10034 <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   10008:	e0fffd17 	ldw	r3,-12(fp)
   1000c:	00800074 	movhi	r2,1
   10010:	10bfaf04 	addi	r2,r2,-324
   10014:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   10018:	e0fffd17 	ldw	r3,-12(fp)
   1001c:	00800074 	movhi	r2,1
   10020:	10bf8304 	addi	r2,r2,-500
   10024:	18803315 	stw	r2,204(r3)
      break;
   10028:	00000206 	br	10034 <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
   1002c:	00bffcc4 	movi	r2,-13
   10030:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
   10034:	e0bffc17 	ldw	r2,-16(fp)
   10038:	1004c03a 	cmpne	r2,r2,zero
   1003c:	10001e1e 	bne	r2,zero,100b8 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
   10040:	e0bffd17 	ldw	r2,-12(fp)
   10044:	10802f17 	ldw	r2,188(r2)
   10048:	e0bffe15 	stw	r2,-8(fp)
   1004c:	e0fffe17 	ldw	r3,-8(fp)
   10050:	188000a0 	cmpeqi	r2,r3,2
   10054:	10000c1e 	bne	r2,zero,10088 <alt_set_flash_width_func+0x19c>
   10058:	e0fffe17 	ldw	r3,-8(fp)
   1005c:	18800120 	cmpeqi	r2,r3,4
   10060:	10000e1e 	bne	r2,zero,1009c <alt_set_flash_width_func+0x1b0>
   10064:	e0fffe17 	ldw	r3,-8(fp)
   10068:	18800060 	cmpeqi	r2,r3,1
   1006c:	1000011e 	bne	r2,zero,10074 <alt_set_flash_width_func+0x188>
   10070:	00000f06 	br	100b0 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   10074:	e0fffd17 	ldw	r3,-12(fp)
   10078:	00800074 	movhi	r2,1
   1007c:	10beed04 	addi	r2,r2,-1100
   10080:	18803415 	stw	r2,208(r3)
        break;
   10084:	00000c06 	br	100b8 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   10088:	e0fffd17 	ldw	r3,-12(fp)
   1008c:	00800074 	movhi	r2,1
   10090:	10befd04 	addi	r2,r2,-1036
   10094:	18803415 	stw	r2,208(r3)
        break;
   10098:	00000706 	br	100b8 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   1009c:	e0fffd17 	ldw	r3,-12(fp)
   100a0:	00800074 	movhi	r2,1
   100a4:	10bf0e04 	addi	r2,r2,-968
   100a8:	18803415 	stw	r2,208(r3)
        break;
   100ac:	00000206 	br	100b8 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
   100b0:	00bffcc4 	movi	r2,-13
   100b4:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
   100b8:	e0bffc17 	ldw	r2,-16(fp)
}
   100bc:	e037883a 	mov	sp,fp
   100c0:	df000017 	ldw	fp,0(sp)
   100c4:	dec00104 	addi	sp,sp,4
   100c8:	f800283a 	ret

000100cc <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   100cc:	defffc04 	addi	sp,sp,-16
   100d0:	df000315 	stw	fp,12(sp)
   100d4:	df000304 	addi	fp,sp,12
   100d8:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
   100dc:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
   100e0:	e0bffe17 	ldw	r2,-8(fp)
   100e4:	10802d17 	ldw	r2,180(r2)
   100e8:	e0bfff15 	stw	r2,-4(fp)
   100ec:	e0ffff17 	ldw	r3,-4(fp)
   100f0:	188000a0 	cmpeqi	r2,r3,2
   100f4:	1000071e 	bne	r2,zero,10114 <alt_set_flash_algorithm_func+0x48>
   100f8:	e0ffff17 	ldw	r3,-4(fp)
   100fc:	188000e0 	cmpeqi	r2,r3,3
   10100:	10000d1e 	bne	r2,zero,10138 <alt_set_flash_algorithm_func+0x6c>
   10104:	e0ffff17 	ldw	r3,-4(fp)
   10108:	18800060 	cmpeqi	r2,r3,1
   1010c:	10000a1e 	bne	r2,zero,10138 <alt_set_flash_algorithm_func+0x6c>
   10110:	00001206 	br	1015c <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   10114:	e0fffe17 	ldw	r3,-8(fp)
   10118:	00800074 	movhi	r2,1
   1011c:	10929404 	addi	r2,r2,19024
   10120:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   10124:	e0fffe17 	ldw	r3,-8(fp)
   10128:	00800074 	movhi	r2,1
   1012c:	10927a04 	addi	r2,r2,18920
   10130:	18800915 	stw	r2,36(r3)
      break;
   10134:	00000b06 	br	10164 <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   10138:	e0fffe17 	ldw	r3,-8(fp)
   1013c:	00800074 	movhi	r2,1
   10140:	1093b304 	addi	r2,r2,20172
   10144:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   10148:	e0fffe17 	ldw	r3,-8(fp)
   1014c:	00800074 	movhi	r2,1
   10150:	10939204 	addi	r2,r2,20040
   10154:	18800915 	stw	r2,36(r3)
      break;
   10158:	00000206 	br	10164 <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
   1015c:	00bffec4 	movi	r2,-5
   10160:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
   10164:	e0bffd17 	ldw	r2,-12(fp)
}
   10168:	e037883a 	mov	sp,fp
   1016c:	df000017 	ldw	fp,0(sp)
   10170:	dec00104 	addi	sp,sp,4
   10174:	f800283a 	ret

00010178 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   10178:	defffb04 	addi	sp,sp,-20
   1017c:	dfc00415 	stw	ra,16(sp)
   10180:	df000315 	stw	fp,12(sp)
   10184:	df000304 	addi	fp,sp,12
   10188:	e13ffe15 	stw	r4,-8(fp)
   1018c:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   10190:	e0bffe17 	ldw	r2,-8(fp)
   10194:	10803417 	ldw	r2,208(r2)
   10198:	e13ffe17 	ldw	r4,-8(fp)
   1019c:	e17fff17 	ldw	r5,-4(fp)
   101a0:	103ee83a 	callr	r2
   101a4:	10803fcc 	andi	r2,r2,255
   101a8:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   101ac:	e0bffe17 	ldw	r2,-8(fp)
   101b0:	10c03417 	ldw	r3,208(r2)
   101b4:	e0bfff17 	ldw	r2,-4(fp)
   101b8:	11400044 	addi	r5,r2,1
   101bc:	e13ffe17 	ldw	r4,-8(fp)
   101c0:	183ee83a 	callr	r3
   101c4:	10803fcc 	andi	r2,r2,255
   101c8:	1004923a 	slli	r2,r2,8
   101cc:	1007883a 	mov	r3,r2
   101d0:	e0bffd0b 	ldhu	r2,-12(fp)
   101d4:	1884b03a 	or	r2,r3,r2
   101d8:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   101dc:	e0bffd0b 	ldhu	r2,-12(fp)
}
   101e0:	e037883a 	mov	sp,fp
   101e4:	dfc00117 	ldw	ra,4(sp)
   101e8:	df000017 	ldw	fp,0(sp)
   101ec:	dec00204 	addi	sp,sp,8
   101f0:	f800283a 	ret

000101f4 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   101f4:	defff104 	addi	sp,sp,-60
   101f8:	dfc00e15 	stw	ra,56(sp)
   101fc:	df000d15 	stw	fp,52(sp)
   10200:	dc000c15 	stw	r16,48(sp)
   10204:	df000c04 	addi	fp,sp,48
   10208:	e13ffe15 	stw	r4,-8(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   1020c:	e03ffa15 	stw	zero,-24(fp)
  int   size = 0;
   10210:	e03ff915 	stw	zero,-28(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   10214:	e03ff515 	stw	zero,-44(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   10218:	e13ffe17 	ldw	r4,-8(fp)
   1021c:	0010f800 	call	10f80 <alt_check_primary_table>
   10220:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   10224:	e0bffa17 	ldw	r2,-24(fp)
   10228:	1004c03a 	cmpne	r2,r2,zero
   1022c:	1001621e 	bne	r2,zero,107b8 <alt_read_cfi_table+0x5c4>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   10230:	e0bffe17 	ldw	r2,-8(fp)
   10234:	10803417 	ldw	r2,208(r2)
   10238:	e13ffe17 	ldw	r4,-8(fp)
   1023c:	014004c4 	movi	r5,19
   10240:	103ee83a 	callr	r2
   10244:	10c03fcc 	andi	r3,r2,255
   10248:	e0bffe17 	ldw	r2,-8(fp)
   1024c:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   10250:	e0bffe17 	ldw	r2,-8(fp)
   10254:	10803417 	ldw	r2,208(r2)
   10258:	e13ffe17 	ldw	r4,-8(fp)
   1025c:	014007c4 	movi	r5,31
   10260:	103ee83a 	callr	r2
   10264:	10803fcc 	andi	r2,r2,255
   10268:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   1026c:	e0bffe17 	ldw	r2,-8(fp)
   10270:	10803417 	ldw	r2,208(r2)
   10274:	e13ffe17 	ldw	r4,-8(fp)
   10278:	014008c4 	movi	r5,35
   1027c:	103ee83a 	callr	r2
   10280:	10803fcc 	andi	r2,r2,255
   10284:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10288:	e0bff717 	ldw	r2,-36(fp)
   1028c:	1005003a 	cmpeq	r2,r2,zero
   10290:	1000031e 	bne	r2,zero,102a0 <alt_read_cfi_table+0xac>
   10294:	e0bff617 	ldw	r2,-40(fp)
   10298:	1004c03a 	cmpne	r2,r2,zero
   1029c:	1000041e 	bne	r2,zero,102b0 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   102a0:	e0fffe17 	ldw	r3,-8(fp)
   102a4:	0080fa04 	movi	r2,1000
   102a8:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   102ac:	00000706 	br	102cc <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   102b0:	00c00044 	movi	r3,1
   102b4:	e0bff717 	ldw	r2,-36(fp)
   102b8:	1886983a 	sll	r3,r3,r2
   102bc:	e0bff617 	ldw	r2,-40(fp)
   102c0:	1886983a 	sll	r3,r3,r2
   102c4:	e0bffe17 	ldw	r2,-8(fp)
   102c8:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   102cc:	e0bffe17 	ldw	r2,-8(fp)
   102d0:	10803417 	ldw	r2,208(r2)
   102d4:	e13ffe17 	ldw	r4,-8(fp)
   102d8:	01400844 	movi	r5,33
   102dc:	103ee83a 	callr	r2
   102e0:	10803fcc 	andi	r2,r2,255
   102e4:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   102e8:	e0bffe17 	ldw	r2,-8(fp)
   102ec:	10803417 	ldw	r2,208(r2)
   102f0:	e13ffe17 	ldw	r4,-8(fp)
   102f4:	01400944 	movi	r5,37
   102f8:	103ee83a 	callr	r2
   102fc:	10803fcc 	andi	r2,r2,255
   10300:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10304:	e0bff717 	ldw	r2,-36(fp)
   10308:	1005003a 	cmpeq	r2,r2,zero
   1030c:	1000031e 	bne	r2,zero,1031c <alt_read_cfi_table+0x128>
   10310:	e0bff617 	ldw	r2,-40(fp)
   10314:	1004c03a 	cmpne	r2,r2,zero
   10318:	1000051e 	bne	r2,zero,10330 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   1031c:	e0fffe17 	ldw	r3,-8(fp)
   10320:	00804c74 	movhi	r2,305
   10324:	108b4004 	addi	r2,r2,11520
   10328:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   1032c:	00000806 	br	10350 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   10330:	00c00044 	movi	r3,1
   10334:	e0bff717 	ldw	r2,-36(fp)
   10338:	1886983a 	sll	r3,r3,r2
   1033c:	e0bff617 	ldw	r2,-40(fp)
   10340:	1884983a 	sll	r2,r3,r2
   10344:	10c0fa24 	muli	r3,r2,1000
   10348:	e0bffe17 	ldw	r2,-8(fp)
   1034c:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   10350:	e0bffe17 	ldw	r2,-8(fp)
   10354:	10803417 	ldw	r2,208(r2)
   10358:	e13ffe17 	ldw	r4,-8(fp)
   1035c:	014009c4 	movi	r5,39
   10360:	103ee83a 	callr	r2
   10364:	10c03fcc 	andi	r3,r2,255
   10368:	00800044 	movi	r2,1
   1036c:	10c4983a 	sll	r2,r2,r3
   10370:	e0bffb15 	stw	r2,-20(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   10374:	e0bffe17 	ldw	r2,-8(fp)
   10378:	10803417 	ldw	r2,208(r2)
   1037c:	e13ffe17 	ldw	r4,-8(fp)
   10380:	01400b04 	movi	r5,44
   10384:	103ee83a 	callr	r2
   10388:	10c03fcc 	andi	r3,r2,255
   1038c:	e0bffe17 	ldw	r2,-8(fp)
   10390:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   10394:	e0bffe17 	ldw	r2,-8(fp)
   10398:	10800c17 	ldw	r2,48(r2)
   1039c:	10800250 	cmplti	r2,r2,9
   103a0:	1000031e 	bne	r2,zero,103b0 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
   103a4:	00bffd04 	movi	r2,-12
   103a8:	e0bffa15 	stw	r2,-24(fp)
   103ac:	00005e06 	br	10528 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   103b0:	e03ffd15 	stw	zero,-12(fp)
   103b4:	00005306 	br	10504 <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   103b8:	e43ffd17 	ldw	r16,-12(fp)
   103bc:	e0bffd17 	ldw	r2,-12(fp)
   103c0:	1085883a 	add	r2,r2,r2
   103c4:	1085883a 	add	r2,r2,r2
   103c8:	11400b44 	addi	r5,r2,45
   103cc:	e13ffe17 	ldw	r4,-8(fp)
   103d0:	00101780 	call	10178 <alt_read_16bit_query_entry>
   103d4:	113fffcc 	andi	r4,r2,65535
   103d8:	e0fffe17 	ldw	r3,-8(fp)
   103dc:	8004913a 	slli	r2,r16,4
   103e0:	10c5883a 	add	r2,r2,r3
   103e4:	10800f04 	addi	r2,r2,60
   103e8:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   103ec:	e17ffd17 	ldw	r5,-12(fp)
   103f0:	e0bffd17 	ldw	r2,-12(fp)
   103f4:	e0fffe17 	ldw	r3,-8(fp)
   103f8:	1004913a 	slli	r2,r2,4
   103fc:	10c5883a 	add	r2,r2,r3
   10400:	10800f04 	addi	r2,r2,60
   10404:	10800017 	ldw	r2,0(r2)
   10408:	11000044 	addi	r4,r2,1
   1040c:	e0fffe17 	ldw	r3,-8(fp)
   10410:	2804913a 	slli	r2,r5,4
   10414:	10c5883a 	add	r2,r2,r3
   10418:	10800f04 	addi	r2,r2,60
   1041c:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   10420:	e43ffd17 	ldw	r16,-12(fp)
   10424:	e0bffd17 	ldw	r2,-12(fp)
   10428:	1085883a 	add	r2,r2,r2
   1042c:	1085883a 	add	r2,r2,r2
   10430:	11400bc4 	addi	r5,r2,47
   10434:	e13ffe17 	ldw	r4,-8(fp)
   10438:	00101780 	call	10178 <alt_read_16bit_query_entry>
   1043c:	113fffcc 	andi	r4,r2,65535
   10440:	e0fffe17 	ldw	r3,-8(fp)
   10444:	8004913a 	slli	r2,r16,4
   10448:	10c5883a 	add	r2,r2,r3
   1044c:	10801004 	addi	r2,r2,64
   10450:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   10454:	e17ffd17 	ldw	r5,-12(fp)
   10458:	e0bffd17 	ldw	r2,-12(fp)
   1045c:	e0fffe17 	ldw	r3,-8(fp)
   10460:	1004913a 	slli	r2,r2,4
   10464:	10c5883a 	add	r2,r2,r3
   10468:	10801004 	addi	r2,r2,64
   1046c:	10800017 	ldw	r2,0(r2)
   10470:	1008923a 	slli	r4,r2,8
   10474:	e0fffe17 	ldw	r3,-8(fp)
   10478:	2804913a 	slli	r2,r5,4
   1047c:	10c5883a 	add	r2,r2,r3
   10480:	10801004 	addi	r2,r2,64
   10484:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
   10488:	e17ffd17 	ldw	r5,-12(fp)
   1048c:	e0bffd17 	ldw	r2,-12(fp)
   10490:	e0fffe17 	ldw	r3,-8(fp)
   10494:	1004913a 	slli	r2,r2,4
   10498:	10c5883a 	add	r2,r2,r3
   1049c:	10800f04 	addi	r2,r2,60
   104a0:	11000017 	ldw	r4,0(r2)
   104a4:	e0bffd17 	ldw	r2,-12(fp)
   104a8:	e0fffe17 	ldw	r3,-8(fp)
   104ac:	1004913a 	slli	r2,r2,4
   104b0:	10c5883a 	add	r2,r2,r3
   104b4:	10801004 	addi	r2,r2,64
   104b8:	10800017 	ldw	r2,0(r2)
   104bc:	2089383a 	mul	r4,r4,r2
   104c0:	e0fffe17 	ldw	r3,-8(fp)
   104c4:	2804913a 	slli	r2,r5,4
   104c8:	10c5883a 	add	r2,r2,r3
   104cc:	10800e04 	addi	r2,r2,56
   104d0:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   104d4:	e0bffd17 	ldw	r2,-12(fp)
   104d8:	e0fffe17 	ldw	r3,-8(fp)
   104dc:	1004913a 	slli	r2,r2,4
   104e0:	10c5883a 	add	r2,r2,r3
   104e4:	10800e04 	addi	r2,r2,56
   104e8:	10c00017 	ldw	r3,0(r2)
   104ec:	e0bff917 	ldw	r2,-28(fp)
   104f0:	10c5883a 	add	r2,r2,r3
   104f4:	e0bff915 	stw	r2,-28(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   104f8:	e0bffd17 	ldw	r2,-12(fp)
   104fc:	10800044 	addi	r2,r2,1
   10500:	e0bffd15 	stw	r2,-12(fp)
   10504:	e0bffe17 	ldw	r2,-8(fp)
   10508:	10c00c17 	ldw	r3,48(r2)
   1050c:	e0bffd17 	ldw	r2,-12(fp)
   10510:	10ffa916 	blt	r2,r3,103b8 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   10514:	e0fff917 	ldw	r3,-28(fp)
   10518:	e0bffb17 	ldw	r2,-20(fp)
   1051c:	18800226 	beq	r3,r2,10528 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
   10520:	00bffb44 	movi	r2,-19
   10524:	e0bffa15 	stw	r2,-24(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   10528:	e0bffe17 	ldw	r2,-8(fp)
   1052c:	10c03417 	ldw	r3,208(r2)
   10530:	e0bffe17 	ldw	r2,-8(fp)
   10534:	10803217 	ldw	r2,200(r2)
   10538:	114003c4 	addi	r5,r2,15
   1053c:	e13ffe17 	ldw	r4,-8(fp)
   10540:	183ee83a 	callr	r3
   10544:	e0bff405 	stb	r2,-48(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   10548:	e0bffe17 	ldw	r2,-8(fp)
   1054c:	10802d17 	ldw	r2,180(r2)
   10550:	10800098 	cmpnei	r2,r2,2
   10554:	1000601e 	bne	r2,zero,106d8 <alt_read_cfi_table+0x4e4>
   10558:	e0bff403 	ldbu	r2,-48(fp)
   1055c:	108000d8 	cmpnei	r2,r2,3
   10560:	10005d1e 	bne	r2,zero,106d8 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   10564:	e0bffe17 	ldw	r2,-8(fp)
   10568:	10800c17 	ldw	r2,48(r2)
   1056c:	10bfffc4 	addi	r2,r2,-1
   10570:	e0bffd15 	stw	r2,-12(fp)
   10574:	e03ffc15 	stw	zero,-16(fp)
          j<=i;i--,j++)
   10578:	00005406 	br	106cc <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
   1057c:	e0bffd17 	ldw	r2,-12(fp)
   10580:	e0fffe17 	ldw	r3,-8(fp)
   10584:	1004913a 	slli	r2,r2,4
   10588:	10c5883a 	add	r2,r2,r3
   1058c:	10800e04 	addi	r2,r2,56
   10590:	10800017 	ldw	r2,0(r2)
   10594:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].region_size =  
   10598:	e17ffd17 	ldw	r5,-12(fp)
   1059c:	e0bffc17 	ldw	r2,-16(fp)
   105a0:	e0fffe17 	ldw	r3,-8(fp)
   105a4:	1004913a 	slli	r2,r2,4
   105a8:	10c5883a 	add	r2,r2,r3
   105ac:	10800e04 	addi	r2,r2,56
   105b0:	11000017 	ldw	r4,0(r2)
   105b4:	e0fffe17 	ldw	r3,-8(fp)
   105b8:	2804913a 	slli	r2,r5,4
   105bc:	10c5883a 	add	r2,r2,r3
   105c0:	10800e04 	addi	r2,r2,56
   105c4:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   105c8:	e0bffc17 	ldw	r2,-16(fp)
   105cc:	e0fffe17 	ldw	r3,-8(fp)
   105d0:	1004913a 	slli	r2,r2,4
   105d4:	10c5883a 	add	r2,r2,r3
   105d8:	10c00e04 	addi	r3,r2,56
   105dc:	e0bff817 	ldw	r2,-32(fp)
   105e0:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
   105e4:	e0bffd17 	ldw	r2,-12(fp)
   105e8:	e0fffe17 	ldw	r3,-8(fp)
   105ec:	1004913a 	slli	r2,r2,4
   105f0:	10c5883a 	add	r2,r2,r3
   105f4:	10801004 	addi	r2,r2,64
   105f8:	10800017 	ldw	r2,0(r2)
   105fc:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].block_size =  
   10600:	e17ffd17 	ldw	r5,-12(fp)
   10604:	e0bffc17 	ldw	r2,-16(fp)
   10608:	e0fffe17 	ldw	r3,-8(fp)
   1060c:	1004913a 	slli	r2,r2,4
   10610:	10c5883a 	add	r2,r2,r3
   10614:	10801004 	addi	r2,r2,64
   10618:	11000017 	ldw	r4,0(r2)
   1061c:	e0fffe17 	ldw	r3,-8(fp)
   10620:	2804913a 	slli	r2,r5,4
   10624:	10c5883a 	add	r2,r2,r3
   10628:	10801004 	addi	r2,r2,64
   1062c:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   10630:	e0bffc17 	ldw	r2,-16(fp)
   10634:	e0fffe17 	ldw	r3,-8(fp)
   10638:	1004913a 	slli	r2,r2,4
   1063c:	10c5883a 	add	r2,r2,r3
   10640:	10c01004 	addi	r3,r2,64
   10644:	e0bff817 	ldw	r2,-32(fp)
   10648:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   1064c:	e0bffd17 	ldw	r2,-12(fp)
   10650:	e0fffe17 	ldw	r3,-8(fp)
   10654:	1004913a 	slli	r2,r2,4
   10658:	10c5883a 	add	r2,r2,r3
   1065c:	10800f04 	addi	r2,r2,60
   10660:	10800017 	ldw	r2,0(r2)
   10664:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].number_of_blocks =  
   10668:	e17ffd17 	ldw	r5,-12(fp)
   1066c:	e0bffc17 	ldw	r2,-16(fp)
   10670:	e0fffe17 	ldw	r3,-8(fp)
   10674:	1004913a 	slli	r2,r2,4
   10678:	10c5883a 	add	r2,r2,r3
   1067c:	10800f04 	addi	r2,r2,60
   10680:	11000017 	ldw	r4,0(r2)
   10684:	e0fffe17 	ldw	r3,-8(fp)
   10688:	2804913a 	slli	r2,r5,4
   1068c:	10c5883a 	add	r2,r2,r3
   10690:	10800f04 	addi	r2,r2,60
   10694:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   10698:	e0bffc17 	ldw	r2,-16(fp)
   1069c:	e0fffe17 	ldw	r3,-8(fp)
   106a0:	1004913a 	slli	r2,r2,4
   106a4:	10c5883a 	add	r2,r2,r3
   106a8:	10c00f04 	addi	r3,r2,60
   106ac:	e0bff817 	ldw	r2,-32(fp)
   106b0:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   106b4:	e0bffd17 	ldw	r2,-12(fp)
   106b8:	10bfffc4 	addi	r2,r2,-1
   106bc:	e0bffd15 	stw	r2,-12(fp)
   106c0:	e0bffc17 	ldw	r2,-16(fp)
   106c4:	10800044 	addi	r2,r2,1
   106c8:	e0bffc15 	stw	r2,-16(fp)
   106cc:	e0fffc17 	ldw	r3,-16(fp)
   106d0:	e0bffd17 	ldw	r2,-12(fp)
   106d4:	10ffa90e 	bge	r2,r3,1057c <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   106d8:	e03ffd15 	stw	zero,-12(fp)
   106dc:	00001306 	br	1072c <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
   106e0:	e0bffd17 	ldw	r2,-12(fp)
   106e4:	e0fffe17 	ldw	r3,-8(fp)
   106e8:	1004913a 	slli	r2,r2,4
   106ec:	10c5883a 	add	r2,r2,r3
   106f0:	10c00d04 	addi	r3,r2,52
   106f4:	e0bff517 	ldw	r2,-44(fp)
   106f8:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
   106fc:	e0bffd17 	ldw	r2,-12(fp)
   10700:	e0fffe17 	ldw	r3,-8(fp)
   10704:	1004913a 	slli	r2,r2,4
   10708:	10c5883a 	add	r2,r2,r3
   1070c:	10800e04 	addi	r2,r2,56
   10710:	10c00017 	ldw	r3,0(r2)
   10714:	e0bff517 	ldw	r2,-44(fp)
   10718:	10c5883a 	add	r2,r2,r3
   1071c:	e0bff515 	stw	r2,-44(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10720:	e0bffd17 	ldw	r2,-12(fp)
   10724:	10800044 	addi	r2,r2,1
   10728:	e0bffd15 	stw	r2,-12(fp)
   1072c:	e0bffe17 	ldw	r2,-8(fp)
   10730:	10c00c17 	ldw	r3,48(r2)
   10734:	e0bffd17 	ldw	r2,-12(fp)
   10738:	10ffe916 	blt	r2,r3,106e0 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   1073c:	e0bffe17 	ldw	r2,-8(fp)
   10740:	10802d17 	ldw	r2,180(r2)
   10744:	e0bfff15 	stw	r2,-4(fp)
   10748:	e0ffff17 	ldw	r3,-4(fp)
   1074c:	188000a0 	cmpeqi	r2,r3,2
   10750:	1000071e 	bne	r2,zero,10770 <alt_read_cfi_table+0x57c>
   10754:	e0ffff17 	ldw	r3,-4(fp)
   10758:	188000e0 	cmpeqi	r2,r3,3
   1075c:	10000c1e 	bne	r2,zero,10790 <alt_read_cfi_table+0x59c>
   10760:	e0ffff17 	ldw	r3,-4(fp)
   10764:	18800060 	cmpeqi	r2,r3,1
   10768:	1000091e 	bne	r2,zero,10790 <alt_read_cfi_table+0x59c>
   1076c:	00001006 	br	107b0 <alt_read_cfi_table+0x5bc>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10770:	e0bffe17 	ldw	r2,-8(fp)
   10774:	10c03317 	ldw	r3,204(r2)
   10778:	e0bffe17 	ldw	r2,-8(fp)
   1077c:	11000a17 	ldw	r4,40(r2)
   10780:	01401544 	movi	r5,85
   10784:	01803c04 	movi	r6,240
   10788:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   1078c:	00000a06 	br	107b8 <alt_read_cfi_table+0x5c4>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10790:	e0bffe17 	ldw	r2,-8(fp)
   10794:	10c03317 	ldw	r3,204(r2)
   10798:	e0bffe17 	ldw	r2,-8(fp)
   1079c:	11000a17 	ldw	r4,40(r2)
   107a0:	01401544 	movi	r5,85
   107a4:	01803fc4 	movi	r6,255
   107a8:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   107ac:	00000206 	br	107b8 <alt_read_cfi_table+0x5c4>
      }
      default:
      {
        ret_code = -EIO;
   107b0:	00bffec4 	movi	r2,-5
   107b4:	e0bffa15 	stw	r2,-24(fp)
      }
    } 
  }  

  return ret_code;
   107b8:	e0bffa17 	ldw	r2,-24(fp)
}
   107bc:	e037883a 	mov	sp,fp
   107c0:	dfc00217 	ldw	ra,8(sp)
   107c4:	df000117 	ldw	fp,4(sp)
   107c8:	dc000017 	ldw	r16,0(sp)
   107cc:	dec00304 	addi	sp,sp,12
   107d0:	f800283a 	ret

000107d4 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   107d4:	defff704 	addi	sp,sp,-36
   107d8:	dfc00815 	stw	ra,32(sp)
   107dc:	df000715 	stw	fp,28(sp)
   107e0:	df000704 	addi	fp,sp,28
   107e4:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   107e8:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   107ec:	e0bfff17 	ldw	r2,-4(fp)
   107f0:	11000a17 	ldw	r4,40(r2)
   107f4:	01401544 	movi	r5,85
   107f8:	01802604 	movi	r6,152
   107fc:	000fc800 	call	fc80 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   10800:	e03ffb15 	stw	zero,-20(fp)
   10804:	00000f06 	br	10844 <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   10808:	e13ffb17 	ldw	r4,-20(fp)
   1080c:	e0bfff17 	ldw	r2,-4(fp)
   10810:	10800a17 	ldw	r2,40(r2)
   10814:	1007883a 	mov	r3,r2
   10818:	e0bffb17 	ldw	r2,-20(fp)
   1081c:	1885883a 	add	r2,r3,r2
   10820:	10800404 	addi	r2,r2,16
   10824:	10800023 	ldbuio	r2,0(r2)
   10828:	1007883a 	mov	r3,r2
   1082c:	e0bffc04 	addi	r2,fp,-16
   10830:	1105883a 	add	r2,r2,r4
   10834:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   10838:	e0bffb17 	ldw	r2,-20(fp)
   1083c:	10800044 	addi	r2,r2,1
   10840:	e0bffb15 	stw	r2,-20(fp)
   10844:	e0bffb17 	ldw	r2,-20(fp)
   10848:	108000d0 	cmplti	r2,r2,3
   1084c:	103fee1e 	bne	r2,zero,10808 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10850:	e0bffc03 	ldbu	r2,-16(fp)
   10854:	10803fcc 	andi	r2,r2,255
   10858:	10801458 	cmpnei	r2,r2,81
   1085c:	10001d1e 	bne	r2,zero,108d4 <alt_read_cfi_width+0x100>
   10860:	e0bffc43 	ldbu	r2,-15(fp)
   10864:	10803fcc 	andi	r2,r2,255
   10868:	10801498 	cmpnei	r2,r2,82
   1086c:	1000191e 	bne	r2,zero,108d4 <alt_read_cfi_width+0x100>
   10870:	e0bffc83 	ldbu	r2,-14(fp)
   10874:	10803fcc 	andi	r2,r2,255
   10878:	10801658 	cmpnei	r2,r2,89
   1087c:	1000151e 	bne	r2,zero,108d4 <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   10880:	e0ffff17 	ldw	r3,-4(fp)
   10884:	00800044 	movi	r2,1
   10888:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
   1088c:	e0ffff17 	ldw	r3,-4(fp)
   10890:	00800044 	movi	r2,1
   10894:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   10898:	e0bfff17 	ldw	r2,-4(fp)
   1089c:	10800a17 	ldw	r2,40(r2)
   108a0:	10800a04 	addi	r2,r2,40
   108a4:	1080002b 	ldhuio	r2,0(r2)
   108a8:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
   108ac:	e0bffa0b 	ldhu	r2,-24(fp)
   108b0:	10800044 	addi	r2,r2,1
   108b4:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
   108b8:	e0bffa0b 	ldhu	r2,-24(fp)
   108bc:	1080004c 	andi	r2,r2,1
   108c0:	1004c03a 	cmpne	r2,r2,zero
   108c4:	1001a81e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
   108c8:	00bffb44 	movi	r2,-19
   108cc:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   108d0:	0001a506 	br	10f68 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   108d4:	e0bfff17 	ldw	r2,-4(fp)
   108d8:	11000a17 	ldw	r4,40(r2)
   108dc:	01401544 	movi	r5,85
   108e0:	01802604 	movi	r6,152
   108e4:	000fcbc0 	call	fcbc <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   108e8:	e03ffb15 	stw	zero,-20(fp)
   108ec:	00000f06 	br	1092c <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   108f0:	e13ffb17 	ldw	r4,-20(fp)
   108f4:	e0bfff17 	ldw	r2,-4(fp)
   108f8:	10800a17 	ldw	r2,40(r2)
   108fc:	1007883a 	mov	r3,r2
   10900:	e0bffb17 	ldw	r2,-20(fp)
   10904:	1885883a 	add	r2,r3,r2
   10908:	10800804 	addi	r2,r2,32
   1090c:	10800023 	ldbuio	r2,0(r2)
   10910:	1007883a 	mov	r3,r2
   10914:	e0bffc04 	addi	r2,fp,-16
   10918:	1105883a 	add	r2,r2,r4
   1091c:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   10920:	e0bffb17 	ldw	r2,-20(fp)
   10924:	10800044 	addi	r2,r2,1
   10928:	e0bffb15 	stw	r2,-20(fp)
   1092c:	e0bffb17 	ldw	r2,-20(fp)
   10930:	10800190 	cmplti	r2,r2,6
   10934:	103fee1e 	bne	r2,zero,108f0 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10938:	e0bffc03 	ldbu	r2,-16(fp)
   1093c:	10803fcc 	andi	r2,r2,255
   10940:	10801458 	cmpnei	r2,r2,81
   10944:	1000291e 	bne	r2,zero,109ec <alt_read_cfi_width+0x218>
   10948:	e0bffc43 	ldbu	r2,-15(fp)
   1094c:	10803fcc 	andi	r2,r2,255
   10950:	10801458 	cmpnei	r2,r2,81
   10954:	1000251e 	bne	r2,zero,109ec <alt_read_cfi_width+0x218>
   10958:	e0bffc83 	ldbu	r2,-14(fp)
   1095c:	10803fcc 	andi	r2,r2,255
   10960:	10801498 	cmpnei	r2,r2,82
   10964:	1000211e 	bne	r2,zero,109ec <alt_read_cfi_width+0x218>
   10968:	e0bffcc3 	ldbu	r2,-13(fp)
   1096c:	10803fcc 	andi	r2,r2,255
   10970:	10801498 	cmpnei	r2,r2,82
   10974:	10001d1e 	bne	r2,zero,109ec <alt_read_cfi_width+0x218>
   10978:	e0bffd03 	ldbu	r2,-12(fp)
   1097c:	10803fcc 	andi	r2,r2,255
   10980:	10801658 	cmpnei	r2,r2,89
   10984:	1000191e 	bne	r2,zero,109ec <alt_read_cfi_width+0x218>
   10988:	e0bffd43 	ldbu	r2,-11(fp)
   1098c:	10803fcc 	andi	r2,r2,255
   10990:	10801658 	cmpnei	r2,r2,89
   10994:	1000151e 	bne	r2,zero,109ec <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   10998:	e0ffff17 	ldw	r3,-4(fp)
   1099c:	00800044 	movi	r2,1
   109a0:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
   109a4:	e0ffff17 	ldw	r3,-4(fp)
   109a8:	00800084 	movi	r2,2
   109ac:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   109b0:	e0bfff17 	ldw	r2,-4(fp)
   109b4:	10800a17 	ldw	r2,40(r2)
   109b8:	10801404 	addi	r2,r2,80
   109bc:	1080002b 	ldhuio	r2,0(r2)
   109c0:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
   109c4:	e0bffa0b 	ldhu	r2,-24(fp)
   109c8:	10800044 	addi	r2,r2,1
   109cc:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
   109d0:	e0bffa0b 	ldhu	r2,-24(fp)
   109d4:	1080004c 	andi	r2,r2,1
   109d8:	1004c03a 	cmpne	r2,r2,zero
   109dc:	1001621e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
   109e0:	00bffb44 	movi	r2,-19
   109e4:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   109e8:	00015f06 	br	10f68 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   109ec:	e0bfff17 	ldw	r2,-4(fp)
   109f0:	11000a17 	ldw	r4,40(r2)
   109f4:	01401544 	movi	r5,85
   109f8:	01802604 	movi	r6,152
   109fc:	000fd800 	call	fd80 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   10a00:	e03ffb15 	stw	zero,-20(fp)
   10a04:	00000f06 	br	10a44 <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10a08:	e13ffb17 	ldw	r4,-20(fp)
   10a0c:	e0bfff17 	ldw	r2,-4(fp)
   10a10:	10800a17 	ldw	r2,40(r2)
   10a14:	1007883a 	mov	r3,r2
   10a18:	e0bffb17 	ldw	r2,-20(fp)
   10a1c:	1885883a 	add	r2,r3,r2
   10a20:	10800804 	addi	r2,r2,32
   10a24:	10800023 	ldbuio	r2,0(r2)
   10a28:	1007883a 	mov	r3,r2
   10a2c:	e0bffc04 	addi	r2,fp,-16
   10a30:	1105883a 	add	r2,r2,r4
   10a34:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   10a38:	e0bffb17 	ldw	r2,-20(fp)
   10a3c:	10800044 	addi	r2,r2,1
   10a40:	e0bffb15 	stw	r2,-20(fp)
   10a44:	e0bffb17 	ldw	r2,-20(fp)
   10a48:	10800190 	cmplti	r2,r2,6
   10a4c:	103fee1e 	bne	r2,zero,10a08 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   10a50:	e0bffc03 	ldbu	r2,-16(fp)
   10a54:	10803fcc 	andi	r2,r2,255
   10a58:	10801458 	cmpnei	r2,r2,81
   10a5c:	1000291e 	bne	r2,zero,10b04 <alt_read_cfi_width+0x330>
   10a60:	e0bffc43 	ldbu	r2,-15(fp)
   10a64:	10803fcc 	andi	r2,r2,255
   10a68:	1004c03a 	cmpne	r2,r2,zero
   10a6c:	1000251e 	bne	r2,zero,10b04 <alt_read_cfi_width+0x330>
   10a70:	e0bffc83 	ldbu	r2,-14(fp)
   10a74:	10803fcc 	andi	r2,r2,255
   10a78:	10801498 	cmpnei	r2,r2,82
   10a7c:	1000211e 	bne	r2,zero,10b04 <alt_read_cfi_width+0x330>
   10a80:	e0bffcc3 	ldbu	r2,-13(fp)
   10a84:	10803fcc 	andi	r2,r2,255
   10a88:	1004c03a 	cmpne	r2,r2,zero
   10a8c:	10001d1e 	bne	r2,zero,10b04 <alt_read_cfi_width+0x330>
   10a90:	e0bffd03 	ldbu	r2,-12(fp)
   10a94:	10803fcc 	andi	r2,r2,255
   10a98:	10801658 	cmpnei	r2,r2,89
   10a9c:	1000191e 	bne	r2,zero,10b04 <alt_read_cfi_width+0x330>
   10aa0:	e0bffd43 	ldbu	r2,-11(fp)
   10aa4:	10803fcc 	andi	r2,r2,255
   10aa8:	1004c03a 	cmpne	r2,r2,zero
   10aac:	1000151e 	bne	r2,zero,10b04 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   10ab0:	e0ffff17 	ldw	r3,-4(fp)
   10ab4:	00800084 	movi	r2,2
   10ab8:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
   10abc:	e0ffff17 	ldw	r3,-4(fp)
   10ac0:	00800084 	movi	r2,2
   10ac4:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   10ac8:	e0bfff17 	ldw	r2,-4(fp)
   10acc:	10800a17 	ldw	r2,40(r2)
   10ad0:	10801404 	addi	r2,r2,80
   10ad4:	1080002b 	ldhuio	r2,0(r2)
   10ad8:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
   10adc:	e0bffa0b 	ldhu	r2,-24(fp)
   10ae0:	10800044 	addi	r2,r2,1
   10ae4:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
   10ae8:	e0bffa0b 	ldhu	r2,-24(fp)
   10aec:	1080008c 	andi	r2,r2,2
   10af0:	1004c03a 	cmpne	r2,r2,zero
   10af4:	10011c1e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
   10af8:	00bffb44 	movi	r2,-19
   10afc:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   10b00:	00011906 	br	10f68 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10b04:	e0bfff17 	ldw	r2,-4(fp)
   10b08:	11000a17 	ldw	r4,40(r2)
   10b0c:	01401544 	movi	r5,85
   10b10:	01802604 	movi	r6,152
   10b14:	000fe0c0 	call	fe0c <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   10b18:	e03ffb15 	stw	zero,-20(fp)
   10b1c:	00000f06 	br	10b5c <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   10b20:	e13ffb17 	ldw	r4,-20(fp)
   10b24:	e0bfff17 	ldw	r2,-4(fp)
   10b28:	10800a17 	ldw	r2,40(r2)
   10b2c:	1007883a 	mov	r3,r2
   10b30:	e0bffb17 	ldw	r2,-20(fp)
   10b34:	1885883a 	add	r2,r3,r2
   10b38:	10801004 	addi	r2,r2,64
   10b3c:	10800023 	ldbuio	r2,0(r2)
   10b40:	1007883a 	mov	r3,r2
   10b44:	e0bffc04 	addi	r2,fp,-16
   10b48:	1105883a 	add	r2,r2,r4
   10b4c:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   10b50:	e0bffb17 	ldw	r2,-20(fp)
   10b54:	10800044 	addi	r2,r2,1
   10b58:	e0bffb15 	stw	r2,-20(fp)
   10b5c:	e0bffb17 	ldw	r2,-20(fp)
   10b60:	10800310 	cmplti	r2,r2,12
   10b64:	103fee1e 	bne	r2,zero,10b20 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   10b68:	e0bffc03 	ldbu	r2,-16(fp)
   10b6c:	10803fcc 	andi	r2,r2,255
   10b70:	10801458 	cmpnei	r2,r2,81
   10b74:	1000411e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10b78:	e0bffc43 	ldbu	r2,-15(fp)
   10b7c:	10803fcc 	andi	r2,r2,255
   10b80:	1004c03a 	cmpne	r2,r2,zero
   10b84:	10003d1e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10b88:	e0bffc83 	ldbu	r2,-14(fp)
   10b8c:	10803fcc 	andi	r2,r2,255
   10b90:	1004c03a 	cmpne	r2,r2,zero
   10b94:	1000391e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10b98:	e0bffcc3 	ldbu	r2,-13(fp)
   10b9c:	10803fcc 	andi	r2,r2,255
   10ba0:	1004c03a 	cmpne	r2,r2,zero
   10ba4:	1000351e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10ba8:	e0bffd03 	ldbu	r2,-12(fp)
   10bac:	10803fcc 	andi	r2,r2,255
   10bb0:	10801498 	cmpnei	r2,r2,82
   10bb4:	1000311e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10bb8:	e0bffd43 	ldbu	r2,-11(fp)
   10bbc:	10803fcc 	andi	r2,r2,255
   10bc0:	1004c03a 	cmpne	r2,r2,zero
   10bc4:	10002d1e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10bc8:	e0bffd83 	ldbu	r2,-10(fp)
   10bcc:	10803fcc 	andi	r2,r2,255
   10bd0:	1004c03a 	cmpne	r2,r2,zero
   10bd4:	1000291e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10bd8:	e0bffdc3 	ldbu	r2,-9(fp)
   10bdc:	10803fcc 	andi	r2,r2,255
   10be0:	1004c03a 	cmpne	r2,r2,zero
   10be4:	1000251e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10be8:	e0bffe03 	ldbu	r2,-8(fp)
   10bec:	10803fcc 	andi	r2,r2,255
   10bf0:	10801658 	cmpnei	r2,r2,89
   10bf4:	1000211e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10bf8:	e0bffe43 	ldbu	r2,-7(fp)
   10bfc:	10803fcc 	andi	r2,r2,255
   10c00:	1004c03a 	cmpne	r2,r2,zero
   10c04:	10001d1e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10c08:	e0bffe83 	ldbu	r2,-6(fp)
   10c0c:	10803fcc 	andi	r2,r2,255
   10c10:	1004c03a 	cmpne	r2,r2,zero
   10c14:	1000191e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
   10c18:	e0bffec3 	ldbu	r2,-5(fp)
   10c1c:	10803fcc 	andi	r2,r2,255
   10c20:	1004c03a 	cmpne	r2,r2,zero
   10c24:	1000151e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   10c28:	e0ffff17 	ldw	r3,-4(fp)
   10c2c:	00800104 	movi	r2,4
   10c30:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
   10c34:	e0ffff17 	ldw	r3,-4(fp)
   10c38:	00800104 	movi	r2,4
   10c3c:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   10c40:	e0bfff17 	ldw	r2,-4(fp)
   10c44:	10800a17 	ldw	r2,40(r2)
   10c48:	10802804 	addi	r2,r2,160
   10c4c:	10800037 	ldwio	r2,0(r2)
   10c50:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
   10c54:	e0bffa0b 	ldhu	r2,-24(fp)
   10c58:	10800044 	addi	r2,r2,1
   10c5c:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
   10c60:	e0bffa0b 	ldhu	r2,-24(fp)
   10c64:	1080010c 	andi	r2,r2,4
   10c68:	1004c03a 	cmpne	r2,r2,zero
   10c6c:	1000be1e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
   10c70:	00bffb44 	movi	r2,-19
   10c74:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   10c78:	0000bb06 	br	10f68 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10c7c:	e0bfff17 	ldw	r2,-4(fp)
   10c80:	11000a17 	ldw	r4,40(r2)
   10c84:	01401544 	movi	r5,85
   10c88:	01802604 	movi	r6,152
   10c8c:	000fdc40 	call	fdc4 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   10c90:	e03ffb15 	stw	zero,-20(fp)
   10c94:	00000f06 	br	10cd4 <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   10c98:	e13ffb17 	ldw	r4,-20(fp)
   10c9c:	e0bfff17 	ldw	r2,-4(fp)
   10ca0:	10800a17 	ldw	r2,40(r2)
   10ca4:	1007883a 	mov	r3,r2
   10ca8:	e0bffb17 	ldw	r2,-20(fp)
   10cac:	1885883a 	add	r2,r3,r2
   10cb0:	10801004 	addi	r2,r2,64
   10cb4:	10800023 	ldbuio	r2,0(r2)
   10cb8:	1007883a 	mov	r3,r2
   10cbc:	e0bffc04 	addi	r2,fp,-16
   10cc0:	1105883a 	add	r2,r2,r4
   10cc4:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   10cc8:	e0bffb17 	ldw	r2,-20(fp)
   10ccc:	10800044 	addi	r2,r2,1
   10cd0:	e0bffb15 	stw	r2,-20(fp)
   10cd4:	e0bffb17 	ldw	r2,-20(fp)
   10cd8:	10800310 	cmplti	r2,r2,12
   10cdc:	103fee1e 	bne	r2,zero,10c98 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   10ce0:	e0bffc03 	ldbu	r2,-16(fp)
   10ce4:	10803fcc 	andi	r2,r2,255
   10ce8:	10801458 	cmpnei	r2,r2,81
   10cec:	1000411e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10cf0:	e0bffc43 	ldbu	r2,-15(fp)
   10cf4:	10803fcc 	andi	r2,r2,255
   10cf8:	1004c03a 	cmpne	r2,r2,zero
   10cfc:	10003d1e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d00:	e0bffc83 	ldbu	r2,-14(fp)
   10d04:	10803fcc 	andi	r2,r2,255
   10d08:	10801458 	cmpnei	r2,r2,81
   10d0c:	1000391e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d10:	e0bffcc3 	ldbu	r2,-13(fp)
   10d14:	10803fcc 	andi	r2,r2,255
   10d18:	1004c03a 	cmpne	r2,r2,zero
   10d1c:	1000351e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d20:	e0bffd03 	ldbu	r2,-12(fp)
   10d24:	10803fcc 	andi	r2,r2,255
   10d28:	10801498 	cmpnei	r2,r2,82
   10d2c:	1000311e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d30:	e0bffd43 	ldbu	r2,-11(fp)
   10d34:	10803fcc 	andi	r2,r2,255
   10d38:	1004c03a 	cmpne	r2,r2,zero
   10d3c:	10002d1e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d40:	e0bffd83 	ldbu	r2,-10(fp)
   10d44:	10803fcc 	andi	r2,r2,255
   10d48:	10801498 	cmpnei	r2,r2,82
   10d4c:	1000291e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d50:	e0bffdc3 	ldbu	r2,-9(fp)
   10d54:	10803fcc 	andi	r2,r2,255
   10d58:	1004c03a 	cmpne	r2,r2,zero
   10d5c:	1000251e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d60:	e0bffe03 	ldbu	r2,-8(fp)
   10d64:	10803fcc 	andi	r2,r2,255
   10d68:	10801658 	cmpnei	r2,r2,89
   10d6c:	1000211e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d70:	e0bffe43 	ldbu	r2,-7(fp)
   10d74:	10803fcc 	andi	r2,r2,255
   10d78:	1004c03a 	cmpne	r2,r2,zero
   10d7c:	10001d1e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d80:	e0bffe83 	ldbu	r2,-6(fp)
   10d84:	10803fcc 	andi	r2,r2,255
   10d88:	10801658 	cmpnei	r2,r2,89
   10d8c:	1000191e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
   10d90:	e0bffec3 	ldbu	r2,-5(fp)
   10d94:	10803fcc 	andi	r2,r2,255
   10d98:	1004c03a 	cmpne	r2,r2,zero
   10d9c:	1000151e 	bne	r2,zero,10df4 <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   10da0:	e0ffff17 	ldw	r3,-4(fp)
   10da4:	00800084 	movi	r2,2
   10da8:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
   10dac:	e0ffff17 	ldw	r3,-4(fp)
   10db0:	00800104 	movi	r2,4
   10db4:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   10db8:	e0bfff17 	ldw	r2,-4(fp)
   10dbc:	10800a17 	ldw	r2,40(r2)
   10dc0:	10802804 	addi	r2,r2,160
   10dc4:	10800037 	ldwio	r2,0(r2)
   10dc8:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
   10dcc:	e0bffa0b 	ldhu	r2,-24(fp)
   10dd0:	10800044 	addi	r2,r2,1
   10dd4:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
   10dd8:	e0bffa0b 	ldhu	r2,-24(fp)
   10ddc:	1080010c 	andi	r2,r2,4
   10de0:	1004c03a 	cmpne	r2,r2,zero
   10de4:	1000601e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
   10de8:	00bffb44 	movi	r2,-19
   10dec:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   10df0:	00005d06 	br	10f68 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10df4:	e0bfff17 	ldw	r2,-4(fp)
   10df8:	11000a17 	ldw	r4,40(r2)
   10dfc:	01401544 	movi	r5,85
   10e00:	01802604 	movi	r6,152
   10e04:	000fd380 	call	fd38 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   10e08:	e03ffb15 	stw	zero,-20(fp)
   10e0c:	00000f06 	br	10e4c <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   10e10:	e13ffb17 	ldw	r4,-20(fp)
   10e14:	e0bfff17 	ldw	r2,-4(fp)
   10e18:	10800a17 	ldw	r2,40(r2)
   10e1c:	1007883a 	mov	r3,r2
   10e20:	e0bffb17 	ldw	r2,-20(fp)
   10e24:	1885883a 	add	r2,r3,r2
   10e28:	10801004 	addi	r2,r2,64
   10e2c:	10800023 	ldbuio	r2,0(r2)
   10e30:	1007883a 	mov	r3,r2
   10e34:	e0bffc04 	addi	r2,fp,-16
   10e38:	1105883a 	add	r2,r2,r4
   10e3c:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   10e40:	e0bffb17 	ldw	r2,-20(fp)
   10e44:	10800044 	addi	r2,r2,1
   10e48:	e0bffb15 	stw	r2,-20(fp)
   10e4c:	e0bffb17 	ldw	r2,-20(fp)
   10e50:	10800310 	cmplti	r2,r2,12
   10e54:	103fee1e 	bne	r2,zero,10e10 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   10e58:	e0bffc03 	ldbu	r2,-16(fp)
   10e5c:	10803fcc 	andi	r2,r2,255
   10e60:	10801458 	cmpnei	r2,r2,81
   10e64:	1000401e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10e68:	e0bffc43 	ldbu	r2,-15(fp)
   10e6c:	10803fcc 	andi	r2,r2,255
   10e70:	10801458 	cmpnei	r2,r2,81
   10e74:	10003c1e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10e78:	e0bffc83 	ldbu	r2,-14(fp)
   10e7c:	10803fcc 	andi	r2,r2,255
   10e80:	10801458 	cmpnei	r2,r2,81
   10e84:	1000381e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10e88:	e0bffcc3 	ldbu	r2,-13(fp)
   10e8c:	10803fcc 	andi	r2,r2,255
   10e90:	10801458 	cmpnei	r2,r2,81
   10e94:	1000341e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10e98:	e0bffd03 	ldbu	r2,-12(fp)
   10e9c:	10803fcc 	andi	r2,r2,255
   10ea0:	10801498 	cmpnei	r2,r2,82
   10ea4:	1000301e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10ea8:	e0bffd43 	ldbu	r2,-11(fp)
   10eac:	10803fcc 	andi	r2,r2,255
   10eb0:	10801498 	cmpnei	r2,r2,82
   10eb4:	10002c1e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10eb8:	e0bffd83 	ldbu	r2,-10(fp)
   10ebc:	10803fcc 	andi	r2,r2,255
   10ec0:	10801498 	cmpnei	r2,r2,82
   10ec4:	1000281e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10ec8:	e0bffdc3 	ldbu	r2,-9(fp)
   10ecc:	10803fcc 	andi	r2,r2,255
   10ed0:	10801498 	cmpnei	r2,r2,82
   10ed4:	1000241e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10ed8:	e0bffe03 	ldbu	r2,-8(fp)
   10edc:	10803fcc 	andi	r2,r2,255
   10ee0:	10801658 	cmpnei	r2,r2,89
   10ee4:	1000201e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10ee8:	e0bffe43 	ldbu	r2,-7(fp)
   10eec:	10803fcc 	andi	r2,r2,255
   10ef0:	10801658 	cmpnei	r2,r2,89
   10ef4:	10001c1e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10ef8:	e0bffe83 	ldbu	r2,-6(fp)
   10efc:	10803fcc 	andi	r2,r2,255
   10f00:	10801658 	cmpnei	r2,r2,89
   10f04:	1000181e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
   10f08:	e0bffec3 	ldbu	r2,-5(fp)
   10f0c:	10803fcc 	andi	r2,r2,255
   10f10:	10801658 	cmpnei	r2,r2,89
   10f14:	1000141e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   10f18:	e0ffff17 	ldw	r3,-4(fp)
   10f1c:	00800044 	movi	r2,1
   10f20:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
   10f24:	e0ffff17 	ldw	r3,-4(fp)
   10f28:	00800104 	movi	r2,4
   10f2c:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   10f30:	e0bfff17 	ldw	r2,-4(fp)
   10f34:	10800a17 	ldw	r2,40(r2)
   10f38:	10802804 	addi	r2,r2,160
   10f3c:	10800037 	ldwio	r2,0(r2)
   10f40:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
   10f44:	e0bffa0b 	ldhu	r2,-24(fp)
   10f48:	10800044 	addi	r2,r2,1
   10f4c:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
   10f50:	e0bffa0b 	ldhu	r2,-24(fp)
   10f54:	1080010c 	andi	r2,r2,4
   10f58:	1004c03a 	cmpne	r2,r2,zero
   10f5c:	1000021e 	bne	r2,zero,10f68 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
   10f60:	00bffb44 	movi	r2,-19
   10f64:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
   10f68:	e0bff917 	ldw	r2,-28(fp)
}
   10f6c:	e037883a 	mov	sp,fp
   10f70:	dfc00117 	ldw	ra,4(sp)
   10f74:	df000017 	ldw	fp,0(sp)
   10f78:	dec00204 	addi	sp,sp,8
   10f7c:	f800283a 	ret

00010f80 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   10f80:	defff904 	addi	sp,sp,-28
   10f84:	dfc00615 	stw	ra,24(sp)
   10f88:	df000515 	stw	fp,20(sp)
   10f8c:	dc000415 	stw	r16,16(sp)
   10f90:	df000404 	addi	fp,sp,16
   10f94:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   10f98:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   10f9c:	e13fff17 	ldw	r4,-4(fp)
   10fa0:	01400544 	movi	r5,21
   10fa4:	00101780 	call	10178 <alt_read_16bit_query_entry>
   10fa8:	10ffffcc 	andi	r3,r2,65535
   10fac:	e0bfff17 	ldw	r2,-4(fp)
   10fb0:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   10fb4:	e03ffd15 	stw	zero,-12(fp)
   10fb8:	00001006 	br	10ffc <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
   10fbc:	e43ffd17 	ldw	r16,-12(fp)
   10fc0:	e0bfff17 	ldw	r2,-4(fp)
   10fc4:	11803417 	ldw	r6,208(r2)
   10fc8:	e0bfff17 	ldw	r2,-4(fp)
   10fcc:	10c03217 	ldw	r3,200(r2)
   10fd0:	e0bffd17 	ldw	r2,-12(fp)
   10fd4:	188b883a 	add	r5,r3,r2
   10fd8:	e13fff17 	ldw	r4,-4(fp)
   10fdc:	303ee83a 	callr	r6
   10fe0:	1007883a 	mov	r3,r2
   10fe4:	e0bffe04 	addi	r2,fp,-8
   10fe8:	1405883a 	add	r2,r2,r16
   10fec:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   10ff0:	e0bffd17 	ldw	r2,-12(fp)
   10ff4:	10800044 	addi	r2,r2,1
   10ff8:	e0bffd15 	stw	r2,-12(fp)
   10ffc:	e0bffd17 	ldw	r2,-12(fp)
   11000:	108000d0 	cmplti	r2,r2,3
   11004:	103fed1e 	bne	r2,zero,10fbc <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   11008:	e0bffe03 	ldbu	r2,-8(fp)
   1100c:	10803fcc 	andi	r2,r2,255
   11010:	10801418 	cmpnei	r2,r2,80
   11014:	1000081e 	bne	r2,zero,11038 <alt_check_primary_table+0xb8>
   11018:	e0bffe43 	ldbu	r2,-7(fp)
   1101c:	10803fcc 	andi	r2,r2,255
   11020:	10801498 	cmpnei	r2,r2,82
   11024:	1000041e 	bne	r2,zero,11038 <alt_check_primary_table+0xb8>
   11028:	e0bffe83 	ldbu	r2,-6(fp)
   1102c:	10803fcc 	andi	r2,r2,255
   11030:	10801260 	cmpeqi	r2,r2,73
   11034:	1000021e 	bne	r2,zero,11040 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   11038:	00bffb44 	movi	r2,-19
   1103c:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
   11040:	e0bffc17 	ldw	r2,-16(fp)
}
   11044:	e037883a 	mov	sp,fp
   11048:	dfc00217 	ldw	ra,8(sp)
   1104c:	df000117 	ldw	fp,4(sp)
   11050:	dc000017 	ldw	r16,0(sp)
   11054:	dec00304 	addi	sp,sp,12
   11058:	f800283a 	ret

0001105c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1105c:	defffa04 	addi	sp,sp,-24
   11060:	dfc00515 	stw	ra,20(sp)
   11064:	df000415 	stw	fp,16(sp)
   11068:	df000404 	addi	fp,sp,16
   1106c:	e13ffd15 	stw	r4,-12(fp)
   11070:	e17ffe15 	stw	r5,-8(fp)
   11074:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11078:	e0bffd17 	ldw	r2,-12(fp)
   1107c:	10800017 	ldw	r2,0(r2)
   11080:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   11084:	e0bffc17 	ldw	r2,-16(fp)
   11088:	11000a04 	addi	r4,r2,40
   1108c:	e0bffd17 	ldw	r2,-12(fp)
   11090:	11c00217 	ldw	r7,8(r2)
   11094:	e17ffe17 	ldw	r5,-8(fp)
   11098:	e1bfff17 	ldw	r6,-4(fp)
   1109c:	00116a00 	call	116a0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   110a0:	e037883a 	mov	sp,fp
   110a4:	dfc00117 	ldw	ra,4(sp)
   110a8:	df000017 	ldw	fp,0(sp)
   110ac:	dec00204 	addi	sp,sp,8
   110b0:	f800283a 	ret

000110b4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   110b4:	defffa04 	addi	sp,sp,-24
   110b8:	dfc00515 	stw	ra,20(sp)
   110bc:	df000415 	stw	fp,16(sp)
   110c0:	df000404 	addi	fp,sp,16
   110c4:	e13ffd15 	stw	r4,-12(fp)
   110c8:	e17ffe15 	stw	r5,-8(fp)
   110cc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   110d0:	e0bffd17 	ldw	r2,-12(fp)
   110d4:	10800017 	ldw	r2,0(r2)
   110d8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   110dc:	e0bffc17 	ldw	r2,-16(fp)
   110e0:	11000a04 	addi	r4,r2,40
   110e4:	e0bffd17 	ldw	r2,-12(fp)
   110e8:	11c00217 	ldw	r7,8(r2)
   110ec:	e17ffe17 	ldw	r5,-8(fp)
   110f0:	e1bfff17 	ldw	r6,-4(fp)
   110f4:	00118c40 	call	118c4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   110f8:	e037883a 	mov	sp,fp
   110fc:	dfc00117 	ldw	ra,4(sp)
   11100:	df000017 	ldw	fp,0(sp)
   11104:	dec00204 	addi	sp,sp,8
   11108:	f800283a 	ret

0001110c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   1110c:	defffc04 	addi	sp,sp,-16
   11110:	dfc00315 	stw	ra,12(sp)
   11114:	df000215 	stw	fp,8(sp)
   11118:	df000204 	addi	fp,sp,8
   1111c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11120:	e0bfff17 	ldw	r2,-4(fp)
   11124:	10800017 	ldw	r2,0(r2)
   11128:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   1112c:	e0bffe17 	ldw	r2,-8(fp)
   11130:	11000a04 	addi	r4,r2,40
   11134:	e0bfff17 	ldw	r2,-4(fp)
   11138:	11400217 	ldw	r5,8(r2)
   1113c:	00115380 	call	11538 <altera_avalon_jtag_uart_close>
}
   11140:	e037883a 	mov	sp,fp
   11144:	dfc00117 	ldw	ra,4(sp)
   11148:	df000017 	ldw	fp,0(sp)
   1114c:	dec00204 	addi	sp,sp,8
   11150:	f800283a 	ret

00011154 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   11154:	defffa04 	addi	sp,sp,-24
   11158:	dfc00515 	stw	ra,20(sp)
   1115c:	df000415 	stw	fp,16(sp)
   11160:	df000404 	addi	fp,sp,16
   11164:	e13ffd15 	stw	r4,-12(fp)
   11168:	e17ffe15 	stw	r5,-8(fp)
   1116c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   11170:	e0bffd17 	ldw	r2,-12(fp)
   11174:	10800017 	ldw	r2,0(r2)
   11178:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   1117c:	e0bffc17 	ldw	r2,-16(fp)
   11180:	11000a04 	addi	r4,r2,40
   11184:	e17ffe17 	ldw	r5,-8(fp)
   11188:	e1bfff17 	ldw	r6,-4(fp)
   1118c:	00115ac0 	call	115ac <altera_avalon_jtag_uart_ioctl>
}
   11190:	e037883a 	mov	sp,fp
   11194:	dfc00117 	ldw	ra,4(sp)
   11198:	df000017 	ldw	fp,0(sp)
   1119c:	dec00204 	addi	sp,sp,8
   111a0:	f800283a 	ret

000111a4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   111a4:	defffb04 	addi	sp,sp,-20
   111a8:	dfc00415 	stw	ra,16(sp)
   111ac:	df000315 	stw	fp,12(sp)
   111b0:	df000304 	addi	fp,sp,12
   111b4:	e13ffd15 	stw	r4,-12(fp)
   111b8:	e17ffe15 	stw	r5,-8(fp)
   111bc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   111c0:	e0fffd17 	ldw	r3,-12(fp)
   111c4:	00800044 	movi	r2,1
   111c8:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   111cc:	e0bffd17 	ldw	r2,-12(fp)
   111d0:	10800017 	ldw	r2,0(r2)
   111d4:	11000104 	addi	r4,r2,4
   111d8:	e0bffd17 	ldw	r2,-12(fp)
   111dc:	10800817 	ldw	r2,32(r2)
   111e0:	1007883a 	mov	r3,r2
   111e4:	2005883a 	mov	r2,r4
   111e8:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   111ec:	e13fff17 	ldw	r4,-4(fp)
   111f0:	e17ffd17 	ldw	r5,-12(fp)
   111f4:	01800074 	movhi	r6,1
   111f8:	31849704 	addi	r6,r6,4700
   111fc:	00011f40 	call	11f4 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   11200:	e0bffd17 	ldw	r2,-12(fp)
   11204:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   11208:	e0bffd17 	ldw	r2,-12(fp)
   1120c:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   11210:	00820034 	movhi	r2,2048
   11214:	10897904 	addi	r2,r2,9700
   11218:	10800017 	ldw	r2,0(r2)
   1121c:	100b883a 	mov	r5,r2
   11220:	01800074 	movhi	r6,1
   11224:	31852204 	addi	r6,r6,5256
   11228:	e1fffd17 	ldw	r7,-12(fp)
   1122c:	0013ee80 	call	13ee8 <alt_alarm_start>
   11230:	1004403a 	cmpge	r2,r2,zero
   11234:	1000041e 	bne	r2,zero,11248 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   11238:	e0fffd17 	ldw	r3,-12(fp)
   1123c:	00a00034 	movhi	r2,32768
   11240:	10bfffc4 	addi	r2,r2,-1
   11244:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   11248:	e037883a 	mov	sp,fp
   1124c:	dfc00117 	ldw	ra,4(sp)
   11250:	df000017 	ldw	fp,0(sp)
   11254:	dec00204 	addi	sp,sp,8
   11258:	f800283a 	ret

0001125c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   1125c:	defff704 	addi	sp,sp,-36
   11260:	df000815 	stw	fp,32(sp)
   11264:	df000804 	addi	fp,sp,32
   11268:	e13ffe15 	stw	r4,-8(fp)
   1126c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   11270:	e0bffe17 	ldw	r2,-8(fp)
   11274:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
   11278:	e0bffd17 	ldw	r2,-12(fp)
   1127c:	10800017 	ldw	r2,0(r2)
   11280:	e0bffc15 	stw	r2,-16(fp)
   11284:	00000006 	br	11288 <altera_avalon_jtag_uart_irq+0x2c>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11288:	e0bffc17 	ldw	r2,-16(fp)
   1128c:	10800104 	addi	r2,r2,4
   11290:	10800037 	ldwio	r2,0(r2)
   11294:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   11298:	e0bffb17 	ldw	r2,-20(fp)
   1129c:	1080c00c 	andi	r2,r2,768
   112a0:	1005003a 	cmpeq	r2,r2,zero
   112a4:	1000741e 	bne	r2,zero,11478 <altera_avalon_jtag_uart_irq+0x21c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   112a8:	e0bffb17 	ldw	r2,-20(fp)
   112ac:	1080400c 	andi	r2,r2,256
   112b0:	1005003a 	cmpeq	r2,r2,zero
   112b4:	1000351e 	bne	r2,zero,1138c <altera_avalon_jtag_uart_irq+0x130>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   112b8:	00800074 	movhi	r2,1
   112bc:	e0bffa15 	stw	r2,-24(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   112c0:	e0bffd17 	ldw	r2,-12(fp)
   112c4:	10800a17 	ldw	r2,40(r2)
   112c8:	10800044 	addi	r2,r2,1
   112cc:	1081ffcc 	andi	r2,r2,2047
   112d0:	e0bff915 	stw	r2,-28(fp)
        if (next == sp->rx_out)
   112d4:	e0bffd17 	ldw	r2,-12(fp)
   112d8:	10c00b17 	ldw	r3,44(r2)
   112dc:	e0bff917 	ldw	r2,-28(fp)
   112e0:	18801626 	beq	r3,r2,1133c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   112e4:	e0bffc17 	ldw	r2,-16(fp)
   112e8:	10800037 	ldwio	r2,0(r2)
   112ec:	e0bffa15 	stw	r2,-24(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   112f0:	e0bffa17 	ldw	r2,-24(fp)
   112f4:	10a0000c 	andi	r2,r2,32768
   112f8:	1005003a 	cmpeq	r2,r2,zero
   112fc:	10000f1e 	bne	r2,zero,1133c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   11300:	e0bffd17 	ldw	r2,-12(fp)
   11304:	10c00a17 	ldw	r3,40(r2)
   11308:	e0bffa17 	ldw	r2,-24(fp)
   1130c:	1009883a 	mov	r4,r2
   11310:	e0bffd17 	ldw	r2,-12(fp)
   11314:	1885883a 	add	r2,r3,r2
   11318:	10800e04 	addi	r2,r2,56
   1131c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11320:	e0bffd17 	ldw	r2,-12(fp)
   11324:	10800a17 	ldw	r2,40(r2)
   11328:	10800044 	addi	r2,r2,1
   1132c:	10c1ffcc 	andi	r3,r2,2047
   11330:	e0bffd17 	ldw	r2,-12(fp)
   11334:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   11338:	003fe106 	br	112c0 <altera_avalon_jtag_uart_irq+0x64>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   1133c:	e0bffa17 	ldw	r2,-24(fp)
   11340:	10bfffec 	andhi	r2,r2,65535
   11344:	1005003a 	cmpeq	r2,r2,zero
   11348:	1000101e 	bne	r2,zero,1138c <altera_avalon_jtag_uart_irq+0x130>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1134c:	e0bffd17 	ldw	r2,-12(fp)
   11350:	10c00817 	ldw	r3,32(r2)
   11354:	00bfff84 	movi	r2,-2
   11358:	1886703a 	and	r3,r3,r2
   1135c:	e0bffd17 	ldw	r2,-12(fp)
   11360:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   11364:	e0bffc17 	ldw	r2,-16(fp)
   11368:	11000104 	addi	r4,r2,4
   1136c:	e0bffd17 	ldw	r2,-12(fp)
   11370:	10800817 	ldw	r2,32(r2)
   11374:	1007883a 	mov	r3,r2
   11378:	2005883a 	mov	r2,r4
   1137c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11380:	e0bffc17 	ldw	r2,-16(fp)
   11384:	10800104 	addi	r2,r2,4
   11388:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   1138c:	e0bffb17 	ldw	r2,-20(fp)
   11390:	1080800c 	andi	r2,r2,512
   11394:	1005003a 	cmpeq	r2,r2,zero
   11398:	103fbb1e 	bne	r2,zero,11288 <altera_avalon_jtag_uart_irq+0x2c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   1139c:	e0bffb17 	ldw	r2,-20(fp)
   113a0:	10bfffec 	andhi	r2,r2,65535
   113a4:	1004d43a 	srli	r2,r2,16
   113a8:	e0bff815 	stw	r2,-32(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   113ac:	00001506 	br	11404 <altera_avalon_jtag_uart_irq+0x1a8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   113b0:	e13ffc17 	ldw	r4,-16(fp)
   113b4:	e0bffd17 	ldw	r2,-12(fp)
   113b8:	10c00d17 	ldw	r3,52(r2)
   113bc:	e0bffd17 	ldw	r2,-12(fp)
   113c0:	1885883a 	add	r2,r3,r2
   113c4:	10820e04 	addi	r2,r2,2104
   113c8:	10800003 	ldbu	r2,0(r2)
   113cc:	10c03fcc 	andi	r3,r2,255
   113d0:	18c0201c 	xori	r3,r3,128
   113d4:	18ffe004 	addi	r3,r3,-128
   113d8:	2005883a 	mov	r2,r4
   113dc:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   113e0:	e0bffd17 	ldw	r2,-12(fp)
   113e4:	10800d17 	ldw	r2,52(r2)
   113e8:	10800044 	addi	r2,r2,1
   113ec:	10c1ffcc 	andi	r3,r2,2047
   113f0:	e0bffd17 	ldw	r2,-12(fp)
   113f4:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   113f8:	e0bff817 	ldw	r2,-32(fp)
   113fc:	10bfffc4 	addi	r2,r2,-1
   11400:	e0bff815 	stw	r2,-32(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   11404:	e0bff817 	ldw	r2,-32(fp)
   11408:	1005003a 	cmpeq	r2,r2,zero
   1140c:	1000051e 	bne	r2,zero,11424 <altera_avalon_jtag_uart_irq+0x1c8>
   11410:	e0bffd17 	ldw	r2,-12(fp)
   11414:	10c00d17 	ldw	r3,52(r2)
   11418:	e0bffd17 	ldw	r2,-12(fp)
   1141c:	10800c17 	ldw	r2,48(r2)
   11420:	18bfe31e 	bne	r3,r2,113b0 <altera_avalon_jtag_uart_irq+0x154>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   11424:	e0bff817 	ldw	r2,-32(fp)
   11428:	1005003a 	cmpeq	r2,r2,zero
   1142c:	103f961e 	bne	r2,zero,11288 <altera_avalon_jtag_uart_irq+0x2c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11430:	e0bffd17 	ldw	r2,-12(fp)
   11434:	10c00817 	ldw	r3,32(r2)
   11438:	00bfff44 	movi	r2,-3
   1143c:	1886703a 	and	r3,r3,r2
   11440:	e0bffd17 	ldw	r2,-12(fp)
   11444:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11448:	e0bffd17 	ldw	r2,-12(fp)
   1144c:	10800017 	ldw	r2,0(r2)
   11450:	11000104 	addi	r4,r2,4
   11454:	e0bffd17 	ldw	r2,-12(fp)
   11458:	10800817 	ldw	r2,32(r2)
   1145c:	1007883a 	mov	r3,r2
   11460:	2005883a 	mov	r2,r4
   11464:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11468:	e0bffc17 	ldw	r2,-16(fp)
   1146c:	10800104 	addi	r2,r2,4
   11470:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   11474:	003f8406 	br	11288 <altera_avalon_jtag_uart_irq+0x2c>
}
   11478:	e037883a 	mov	sp,fp
   1147c:	df000017 	ldw	fp,0(sp)
   11480:	dec00104 	addi	sp,sp,4
   11484:	f800283a 	ret

00011488 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   11488:	defffc04 	addi	sp,sp,-16
   1148c:	df000315 	stw	fp,12(sp)
   11490:	df000304 	addi	fp,sp,12
   11494:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   11498:	e0bfff17 	ldw	r2,-4(fp)
   1149c:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   114a0:	e0bffe17 	ldw	r2,-8(fp)
   114a4:	10800017 	ldw	r2,0(r2)
   114a8:	10800104 	addi	r2,r2,4
   114ac:	10800037 	ldwio	r2,0(r2)
   114b0:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   114b4:	e0bffd17 	ldw	r2,-12(fp)
   114b8:	1081000c 	andi	r2,r2,1024
   114bc:	1005003a 	cmpeq	r2,r2,zero
   114c0:	10000c1e 	bne	r2,zero,114f4 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   114c4:	e0bffe17 	ldw	r2,-8(fp)
   114c8:	10800017 	ldw	r2,0(r2)
   114cc:	11000104 	addi	r4,r2,4
   114d0:	e0bffe17 	ldw	r2,-8(fp)
   114d4:	10800817 	ldw	r2,32(r2)
   114d8:	10810014 	ori	r2,r2,1024
   114dc:	1007883a 	mov	r3,r2
   114e0:	2005883a 	mov	r2,r4
   114e4:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
   114e8:	e0bffe17 	ldw	r2,-8(fp)
   114ec:	10000915 	stw	zero,36(r2)
   114f0:	00000a06 	br	1151c <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   114f4:	e0bffe17 	ldw	r2,-8(fp)
   114f8:	10c00917 	ldw	r3,36(r2)
   114fc:	00a00034 	movhi	r2,32768
   11500:	10bfff04 	addi	r2,r2,-4
   11504:	10c00536 	bltu	r2,r3,1151c <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
   11508:	e0bffe17 	ldw	r2,-8(fp)
   1150c:	10800917 	ldw	r2,36(r2)
   11510:	10c00044 	addi	r3,r2,1
   11514:	e0bffe17 	ldw	r2,-8(fp)
   11518:	10c00915 	stw	r3,36(r2)
   1151c:	00820034 	movhi	r2,2048
   11520:	10897904 	addi	r2,r2,9700
   11524:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   11528:	e037883a 	mov	sp,fp
   1152c:	df000017 	ldw	fp,0(sp)
   11530:	dec00104 	addi	sp,sp,4
   11534:	f800283a 	ret

00011538 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   11538:	defffc04 	addi	sp,sp,-16
   1153c:	df000315 	stw	fp,12(sp)
   11540:	df000304 	addi	fp,sp,12
   11544:	e13ffd15 	stw	r4,-12(fp)
   11548:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   1154c:	00000706 	br	1156c <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   11550:	e0bffe17 	ldw	r2,-8(fp)
   11554:	1090000c 	andi	r2,r2,16384
   11558:	1005003a 	cmpeq	r2,r2,zero
   1155c:	1000031e 	bne	r2,zero,1156c <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
   11560:	00bffd44 	movi	r2,-11
   11564:	e0bfff15 	stw	r2,-4(fp)
   11568:	00000b06 	br	11598 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   1156c:	e0bffd17 	ldw	r2,-12(fp)
   11570:	10c00d17 	ldw	r3,52(r2)
   11574:	e0bffd17 	ldw	r2,-12(fp)
   11578:	10800c17 	ldw	r2,48(r2)
   1157c:	18800526 	beq	r3,r2,11594 <altera_avalon_jtag_uart_close+0x5c>
   11580:	e0bffd17 	ldw	r2,-12(fp)
   11584:	10c00917 	ldw	r3,36(r2)
   11588:	e0bffd17 	ldw	r2,-12(fp)
   1158c:	10800117 	ldw	r2,4(r2)
   11590:	18bfef36 	bltu	r3,r2,11550 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   11594:	e03fff15 	stw	zero,-4(fp)
   11598:	e0bfff17 	ldw	r2,-4(fp)
}
   1159c:	e037883a 	mov	sp,fp
   115a0:	df000017 	ldw	fp,0(sp)
   115a4:	dec00104 	addi	sp,sp,4
   115a8:	f800283a 	ret

000115ac <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   115ac:	defff804 	addi	sp,sp,-32
   115b0:	df000715 	stw	fp,28(sp)
   115b4:	df000704 	addi	fp,sp,28
   115b8:	e13ffb15 	stw	r4,-20(fp)
   115bc:	e17ffc15 	stw	r5,-16(fp)
   115c0:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
   115c4:	00bff9c4 	movi	r2,-25
   115c8:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
   115cc:	e0bffc17 	ldw	r2,-16(fp)
   115d0:	e0bfff15 	stw	r2,-4(fp)
   115d4:	e0ffff17 	ldw	r3,-4(fp)
   115d8:	189a8060 	cmpeqi	r2,r3,27137
   115dc:	1000041e 	bne	r2,zero,115f0 <altera_avalon_jtag_uart_ioctl+0x44>
   115e0:	e0ffff17 	ldw	r3,-4(fp)
   115e4:	189a80a0 	cmpeqi	r2,r3,27138
   115e8:	10001b1e 	bne	r2,zero,11658 <altera_avalon_jtag_uart_ioctl+0xac>
   115ec:	00002706 	br	1168c <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   115f0:	e0bffb17 	ldw	r2,-20(fp)
   115f4:	10c00117 	ldw	r3,4(r2)
   115f8:	00a00034 	movhi	r2,32768
   115fc:	10bfffc4 	addi	r2,r2,-1
   11600:	18802226 	beq	r3,r2,1168c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
   11604:	e0bffd17 	ldw	r2,-12(fp)
   11608:	10800017 	ldw	r2,0(r2)
   1160c:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   11610:	e0bff917 	ldw	r2,-28(fp)
   11614:	10800090 	cmplti	r2,r2,2
   11618:	1000071e 	bne	r2,zero,11638 <altera_avalon_jtag_uart_ioctl+0x8c>
   1161c:	e0fff917 	ldw	r3,-28(fp)
   11620:	00a00034 	movhi	r2,32768
   11624:	10bfffc4 	addi	r2,r2,-1
   11628:	18800326 	beq	r3,r2,11638 <altera_avalon_jtag_uart_ioctl+0x8c>
   1162c:	e0bff917 	ldw	r2,-28(fp)
   11630:	e0bffe15 	stw	r2,-8(fp)
   11634:	00000306 	br	11644 <altera_avalon_jtag_uart_ioctl+0x98>
   11638:	00e00034 	movhi	r3,32768
   1163c:	18ffff84 	addi	r3,r3,-2
   11640:	e0fffe15 	stw	r3,-8(fp)
   11644:	e0bffb17 	ldw	r2,-20(fp)
   11648:	e0fffe17 	ldw	r3,-8(fp)
   1164c:	10c00115 	stw	r3,4(r2)
      rc = 0;
   11650:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
   11654:	00000d06 	br	1168c <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   11658:	e0bffb17 	ldw	r2,-20(fp)
   1165c:	10c00117 	ldw	r3,4(r2)
   11660:	00a00034 	movhi	r2,32768
   11664:	10bfffc4 	addi	r2,r2,-1
   11668:	18800826 	beq	r3,r2,1168c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   1166c:	e13ffd17 	ldw	r4,-12(fp)
   11670:	e0bffb17 	ldw	r2,-20(fp)
   11674:	10c00917 	ldw	r3,36(r2)
   11678:	e0bffb17 	ldw	r2,-20(fp)
   1167c:	10800117 	ldw	r2,4(r2)
   11680:	1885803a 	cmpltu	r2,r3,r2
   11684:	20800015 	stw	r2,0(r4)
      rc = 0;
   11688:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
   1168c:	e0bffa17 	ldw	r2,-24(fp)
}
   11690:	e037883a 	mov	sp,fp
   11694:	df000017 	ldw	fp,0(sp)
   11698:	dec00104 	addi	sp,sp,4
   1169c:	f800283a 	ret

000116a0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   116a0:	defff204 	addi	sp,sp,-56
   116a4:	dfc00d15 	stw	ra,52(sp)
   116a8:	df000c15 	stw	fp,48(sp)
   116ac:	df000c04 	addi	fp,sp,48
   116b0:	e13ffb15 	stw	r4,-20(fp)
   116b4:	e17ffc15 	stw	r5,-16(fp)
   116b8:	e1bffd15 	stw	r6,-12(fp)
   116bc:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
   116c0:	e0bffc17 	ldw	r2,-16(fp)
   116c4:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   116c8:	00004806 	br	117ec <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   116cc:	e0bffb17 	ldw	r2,-20(fp)
   116d0:	10800a17 	ldw	r2,40(r2)
   116d4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   116d8:	e0bffb17 	ldw	r2,-20(fp)
   116dc:	10800b17 	ldw	r2,44(r2)
   116e0:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
   116e4:	e0fff717 	ldw	r3,-36(fp)
   116e8:	e0bff617 	ldw	r2,-40(fp)
   116ec:	18800536 	bltu	r3,r2,11704 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   116f0:	e0bff717 	ldw	r2,-36(fp)
   116f4:	e0fff617 	ldw	r3,-40(fp)
   116f8:	10c5c83a 	sub	r2,r2,r3
   116fc:	e0bff815 	stw	r2,-32(fp)
   11700:	00000406 	br	11714 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   11704:	00820004 	movi	r2,2048
   11708:	e0fff617 	ldw	r3,-40(fp)
   1170c:	10c5c83a 	sub	r2,r2,r3
   11710:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11714:	e0bff817 	ldw	r2,-32(fp)
   11718:	1005003a 	cmpeq	r2,r2,zero
   1171c:	10001f1e 	bne	r2,zero,1179c <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
   11720:	e0fffd17 	ldw	r3,-12(fp)
   11724:	e0bff817 	ldw	r2,-32(fp)
   11728:	1880022e 	bgeu	r3,r2,11734 <altera_avalon_jtag_uart_read+0x94>
        n = space;
   1172c:	e0bffd17 	ldw	r2,-12(fp)
   11730:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   11734:	e0bffb17 	ldw	r2,-20(fp)
   11738:	10c00e04 	addi	r3,r2,56
   1173c:	e0bff617 	ldw	r2,-40(fp)
   11740:	1887883a 	add	r3,r3,r2
   11744:	e0bffa17 	ldw	r2,-24(fp)
   11748:	1009883a 	mov	r4,r2
   1174c:	180b883a 	mov	r5,r3
   11750:	e1bff817 	ldw	r6,-32(fp)
   11754:	000622c0 	call	622c <memcpy>
      ptr   += n;
   11758:	e0fff817 	ldw	r3,-32(fp)
   1175c:	e0bffa17 	ldw	r2,-24(fp)
   11760:	10c5883a 	add	r2,r2,r3
   11764:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
   11768:	e0fffd17 	ldw	r3,-12(fp)
   1176c:	e0bff817 	ldw	r2,-32(fp)
   11770:	1885c83a 	sub	r2,r3,r2
   11774:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11778:	e0fff617 	ldw	r3,-40(fp)
   1177c:	e0bff817 	ldw	r2,-32(fp)
   11780:	1885883a 	add	r2,r3,r2
   11784:	10c1ffcc 	andi	r3,r2,2047
   11788:	e0bffb17 	ldw	r2,-20(fp)
   1178c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   11790:	e0bffd17 	ldw	r2,-12(fp)
   11794:	10800048 	cmpgei	r2,r2,1
   11798:	103fcc1e 	bne	r2,zero,116cc <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
   1179c:	e0fffa17 	ldw	r3,-24(fp)
   117a0:	e0bffc17 	ldw	r2,-16(fp)
   117a4:	1880141e 	bne	r3,r2,117f8 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   117a8:	e0bffe17 	ldw	r2,-8(fp)
   117ac:	1090000c 	andi	r2,r2,16384
   117b0:	1004c03a 	cmpne	r2,r2,zero
   117b4:	1000101e 	bne	r2,zero,117f8 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   117b8:	e0bffb17 	ldw	r2,-20(fp)
   117bc:	10c00a17 	ldw	r3,40(r2)
   117c0:	e0bff717 	ldw	r2,-36(fp)
   117c4:	1880051e 	bne	r3,r2,117dc <altera_avalon_jtag_uart_read+0x13c>
   117c8:	e0bffb17 	ldw	r2,-20(fp)
   117cc:	10c00917 	ldw	r3,36(r2)
   117d0:	e0bffb17 	ldw	r2,-20(fp)
   117d4:	10800117 	ldw	r2,4(r2)
   117d8:	18bff736 	bltu	r3,r2,117b8 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   117dc:	e0bffb17 	ldw	r2,-20(fp)
   117e0:	10c00a17 	ldw	r3,40(r2)
   117e4:	e0bff717 	ldw	r2,-36(fp)
   117e8:	18800326 	beq	r3,r2,117f8 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   117ec:	e0bffd17 	ldw	r2,-12(fp)
   117f0:	10800048 	cmpgei	r2,r2,1
   117f4:	103fb51e 	bne	r2,zero,116cc <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   117f8:	e0fffa17 	ldw	r3,-24(fp)
   117fc:	e0bffc17 	ldw	r2,-16(fp)
   11800:	18801926 	beq	r3,r2,11868 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11804:	0005303a 	rdctl	r2,status
   11808:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1180c:	e0fff517 	ldw	r3,-44(fp)
   11810:	00bfff84 	movi	r2,-2
   11814:	1884703a 	and	r2,r3,r2
   11818:	1001703a 	wrctl	status,r2
  
  return context;
   1181c:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   11820:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   11824:	e0bffb17 	ldw	r2,-20(fp)
   11828:	10800817 	ldw	r2,32(r2)
   1182c:	10c00054 	ori	r3,r2,1
   11830:	e0bffb17 	ldw	r2,-20(fp)
   11834:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11838:	e0bffb17 	ldw	r2,-20(fp)
   1183c:	10800017 	ldw	r2,0(r2)
   11840:	11000104 	addi	r4,r2,4
   11844:	e0bffb17 	ldw	r2,-20(fp)
   11848:	10800817 	ldw	r2,32(r2)
   1184c:	1007883a 	mov	r3,r2
   11850:	2005883a 	mov	r2,r4
   11854:	10c00035 	stwio	r3,0(r2)
   11858:	e0bff917 	ldw	r2,-28(fp)
   1185c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11860:	e0bff417 	ldw	r2,-48(fp)
   11864:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   11868:	e0fffa17 	ldw	r3,-24(fp)
   1186c:	e0bffc17 	ldw	r2,-16(fp)
   11870:	18800526 	beq	r3,r2,11888 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
   11874:	e0fffa17 	ldw	r3,-24(fp)
   11878:	e0bffc17 	ldw	r2,-16(fp)
   1187c:	1887c83a 	sub	r3,r3,r2
   11880:	e0ffff15 	stw	r3,-4(fp)
   11884:	00000906 	br	118ac <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
   11888:	e0bffe17 	ldw	r2,-8(fp)
   1188c:	1090000c 	andi	r2,r2,16384
   11890:	1005003a 	cmpeq	r2,r2,zero
   11894:	1000031e 	bne	r2,zero,118a4 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   11898:	00bffd44 	movi	r2,-11
   1189c:	e0bfff15 	stw	r2,-4(fp)
   118a0:	00000206 	br	118ac <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
   118a4:	00bffec4 	movi	r2,-5
   118a8:	e0bfff15 	stw	r2,-4(fp)
   118ac:	e0bfff17 	ldw	r2,-4(fp)
}
   118b0:	e037883a 	mov	sp,fp
   118b4:	dfc00117 	ldw	ra,4(sp)
   118b8:	df000017 	ldw	fp,0(sp)
   118bc:	dec00204 	addi	sp,sp,8
   118c0:	f800283a 	ret

000118c4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   118c4:	defff204 	addi	sp,sp,-56
   118c8:	dfc00d15 	stw	ra,52(sp)
   118cc:	df000c15 	stw	fp,48(sp)
   118d0:	df000c04 	addi	fp,sp,48
   118d4:	e13ffb15 	stw	r4,-20(fp)
   118d8:	e17ffc15 	stw	r5,-16(fp)
   118dc:	e1bffd15 	stw	r6,-12(fp)
   118e0:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   118e4:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   118e8:	e0bffc17 	ldw	r2,-16(fp)
   118ec:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   118f0:	00003a06 	br	119dc <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   118f4:	e0bffb17 	ldw	r2,-20(fp)
   118f8:	10800c17 	ldw	r2,48(r2)
   118fc:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
   11900:	e0bffb17 	ldw	r2,-20(fp)
   11904:	10800d17 	ldw	r2,52(r2)
   11908:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
   1190c:	e0fffa17 	ldw	r3,-24(fp)
   11910:	e0bff917 	ldw	r2,-28(fp)
   11914:	1880062e 	bgeu	r3,r2,11930 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   11918:	e0fff917 	ldw	r3,-28(fp)
   1191c:	e0bffa17 	ldw	r2,-24(fp)
   11920:	1885c83a 	sub	r2,r3,r2
   11924:	10bfffc4 	addi	r2,r2,-1
   11928:	e0bff815 	stw	r2,-32(fp)
   1192c:	00000c06 	br	11960 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
   11930:	e0bff917 	ldw	r2,-28(fp)
   11934:	1005003a 	cmpeq	r2,r2,zero
   11938:	1000051e 	bne	r2,zero,11950 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   1193c:	00820004 	movi	r2,2048
   11940:	e0fffa17 	ldw	r3,-24(fp)
   11944:	10c5c83a 	sub	r2,r2,r3
   11948:	e0bff815 	stw	r2,-32(fp)
   1194c:	00000406 	br	11960 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   11950:	0081ffc4 	movi	r2,2047
   11954:	e0fffa17 	ldw	r3,-24(fp)
   11958:	10c5c83a 	sub	r2,r2,r3
   1195c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11960:	e0bff817 	ldw	r2,-32(fp)
   11964:	1005003a 	cmpeq	r2,r2,zero
   11968:	10001f1e 	bne	r2,zero,119e8 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
   1196c:	e0fffd17 	ldw	r3,-12(fp)
   11970:	e0bff817 	ldw	r2,-32(fp)
   11974:	1880022e 	bgeu	r3,r2,11980 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
   11978:	e0bffd17 	ldw	r2,-12(fp)
   1197c:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   11980:	e0bffb17 	ldw	r2,-20(fp)
   11984:	10c20e04 	addi	r3,r2,2104
   11988:	e0bffa17 	ldw	r2,-24(fp)
   1198c:	1885883a 	add	r2,r3,r2
   11990:	e0fffc17 	ldw	r3,-16(fp)
   11994:	1009883a 	mov	r4,r2
   11998:	180b883a 	mov	r5,r3
   1199c:	e1bff817 	ldw	r6,-32(fp)
   119a0:	000622c0 	call	622c <memcpy>
      ptr   += n;
   119a4:	e0fff817 	ldw	r3,-32(fp)
   119a8:	e0bffc17 	ldw	r2,-16(fp)
   119ac:	10c5883a 	add	r2,r2,r3
   119b0:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
   119b4:	e0fffd17 	ldw	r3,-12(fp)
   119b8:	e0bff817 	ldw	r2,-32(fp)
   119bc:	1885c83a 	sub	r2,r3,r2
   119c0:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   119c4:	e0fffa17 	ldw	r3,-24(fp)
   119c8:	e0bff817 	ldw	r2,-32(fp)
   119cc:	1885883a 	add	r2,r3,r2
   119d0:	10c1ffcc 	andi	r3,r2,2047
   119d4:	e0bffb17 	ldw	r2,-20(fp)
   119d8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   119dc:	e0bffd17 	ldw	r2,-12(fp)
   119e0:	10800048 	cmpgei	r2,r2,1
   119e4:	103fc31e 	bne	r2,zero,118f4 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   119e8:	0005303a 	rdctl	r2,status
   119ec:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   119f0:	e0fff517 	ldw	r3,-44(fp)
   119f4:	00bfff84 	movi	r2,-2
   119f8:	1884703a 	and	r2,r3,r2
   119fc:	1001703a 	wrctl	status,r2
  
  return context;
   11a00:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   11a04:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11a08:	e0bffb17 	ldw	r2,-20(fp)
   11a0c:	10800817 	ldw	r2,32(r2)
   11a10:	10c00094 	ori	r3,r2,2
   11a14:	e0bffb17 	ldw	r2,-20(fp)
   11a18:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11a1c:	e0bffb17 	ldw	r2,-20(fp)
   11a20:	10800017 	ldw	r2,0(r2)
   11a24:	11000104 	addi	r4,r2,4
   11a28:	e0bffb17 	ldw	r2,-20(fp)
   11a2c:	10800817 	ldw	r2,32(r2)
   11a30:	1007883a 	mov	r3,r2
   11a34:	2005883a 	mov	r2,r4
   11a38:	10c00035 	stwio	r3,0(r2)
   11a3c:	e0bff717 	ldw	r2,-36(fp)
   11a40:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11a44:	e0bff417 	ldw	r2,-48(fp)
   11a48:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   11a4c:	e0bffd17 	ldw	r2,-12(fp)
   11a50:	10800050 	cmplti	r2,r2,1
   11a54:	1000111e 	bne	r2,zero,11a9c <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
   11a58:	e0bffe17 	ldw	r2,-8(fp)
   11a5c:	1090000c 	andi	r2,r2,16384
   11a60:	1004c03a 	cmpne	r2,r2,zero
   11a64:	1000101e 	bne	r2,zero,11aa8 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   11a68:	e0bffb17 	ldw	r2,-20(fp)
   11a6c:	10c00d17 	ldw	r3,52(r2)
   11a70:	e0bff917 	ldw	r2,-28(fp)
   11a74:	1880051e 	bne	r3,r2,11a8c <altera_avalon_jtag_uart_write+0x1c8>
   11a78:	e0bffb17 	ldw	r2,-20(fp)
   11a7c:	10c00917 	ldw	r3,36(r2)
   11a80:	e0bffb17 	ldw	r2,-20(fp)
   11a84:	10800117 	ldw	r2,4(r2)
   11a88:	18bff736 	bltu	r3,r2,11a68 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
   11a8c:	e0bffb17 	ldw	r2,-20(fp)
   11a90:	10c00d17 	ldw	r3,52(r2)
   11a94:	e0bff917 	ldw	r2,-28(fp)
   11a98:	18800326 	beq	r3,r2,11aa8 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
   11a9c:	e0bffd17 	ldw	r2,-12(fp)
   11aa0:	10800048 	cmpgei	r2,r2,1
   11aa4:	103fcd1e 	bne	r2,zero,119dc <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   11aa8:	e0fffc17 	ldw	r3,-16(fp)
   11aac:	e0bff617 	ldw	r2,-40(fp)
   11ab0:	18800526 	beq	r3,r2,11ac8 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
   11ab4:	e0fffc17 	ldw	r3,-16(fp)
   11ab8:	e0bff617 	ldw	r2,-40(fp)
   11abc:	1887c83a 	sub	r3,r3,r2
   11ac0:	e0ffff15 	stw	r3,-4(fp)
   11ac4:	00000906 	br	11aec <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
   11ac8:	e0bffe17 	ldw	r2,-8(fp)
   11acc:	1090000c 	andi	r2,r2,16384
   11ad0:	1005003a 	cmpeq	r2,r2,zero
   11ad4:	1000031e 	bne	r2,zero,11ae4 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
   11ad8:	00bffd44 	movi	r2,-11
   11adc:	e0bfff15 	stw	r2,-4(fp)
   11ae0:	00000206 	br	11aec <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   11ae4:	00bffec4 	movi	r2,-5
   11ae8:	e0bfff15 	stw	r2,-4(fp)
   11aec:	e0bfff17 	ldw	r2,-4(fp)
}
   11af0:	e037883a 	mov	sp,fp
   11af4:	dfc00117 	ldw	ra,4(sp)
   11af8:	df000017 	ldw	fp,0(sp)
   11afc:	dec00204 	addi	sp,sp,8
   11b00:	f800283a 	ret

00011b04 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   11b04:	defffa04 	addi	sp,sp,-24
   11b08:	dfc00515 	stw	ra,20(sp)
   11b0c:	df000415 	stw	fp,16(sp)
   11b10:	df000404 	addi	fp,sp,16
   11b14:	e13ffe15 	stw	r4,-8(fp)
   11b18:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   11b1c:	e0bffe17 	ldw	r2,-8(fp)
   11b20:	10800017 	ldw	r2,0(r2)
   11b24:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   11b28:	008003f4 	movhi	r2,15
   11b2c:	10909004 	addi	r2,r2,16960
   11b30:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   11b34:	e0bffe17 	ldw	r2,-8(fp)
   11b38:	10800803 	ldbu	r2,32(r2)
   11b3c:	10803fcc 	andi	r2,r2,255
   11b40:	1080201c 	xori	r2,r2,128
   11b44:	10bfe004 	addi	r2,r2,-128
   11b48:	1004c03a 	cmpne	r2,r2,zero
   11b4c:	1000161e 	bne	r2,zero,11ba8 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   11b50:	00000a06 	br	11b7c <lcd_write_command+0x78>
    if (--i == 0)
   11b54:	e0bffc17 	ldw	r2,-16(fp)
   11b58:	10bfffc4 	addi	r2,r2,-1
   11b5c:	e0bffc15 	stw	r2,-16(fp)
   11b60:	e0bffc17 	ldw	r2,-16(fp)
   11b64:	1004c03a 	cmpne	r2,r2,zero
   11b68:	1000041e 	bne	r2,zero,11b7c <lcd_write_command+0x78>
    {
      sp->broken = 1;
   11b6c:	e0fffe17 	ldw	r3,-8(fp)
   11b70:	00800044 	movi	r2,1
   11b74:	18800805 	stb	r2,32(r3)
      return;
   11b78:	00000b06 	br	11ba8 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   11b7c:	e0bffd17 	ldw	r2,-12(fp)
   11b80:	10800104 	addi	r2,r2,4
   11b84:	10800037 	ldwio	r2,0(r2)
   11b88:	1080200c 	andi	r2,r2,128
   11b8c:	1004c03a 	cmpne	r2,r2,zero
   11b90:	103ff01e 	bne	r2,zero,11b54 <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   11b94:	01001904 	movi	r4,100
   11b98:	00149980 	call	14998 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   11b9c:	e0bffd17 	ldw	r2,-12(fp)
   11ba0:	e0ffff03 	ldbu	r3,-4(fp)
   11ba4:	10c00035 	stwio	r3,0(r2)
}
   11ba8:	e037883a 	mov	sp,fp
   11bac:	dfc00117 	ldw	ra,4(sp)
   11bb0:	df000017 	ldw	fp,0(sp)
   11bb4:	dec00204 	addi	sp,sp,8
   11bb8:	f800283a 	ret

00011bbc <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   11bbc:	defffa04 	addi	sp,sp,-24
   11bc0:	dfc00515 	stw	ra,20(sp)
   11bc4:	df000415 	stw	fp,16(sp)
   11bc8:	df000404 	addi	fp,sp,16
   11bcc:	e13ffe15 	stw	r4,-8(fp)
   11bd0:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   11bd4:	e0bffe17 	ldw	r2,-8(fp)
   11bd8:	10800017 	ldw	r2,0(r2)
   11bdc:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   11be0:	008003f4 	movhi	r2,15
   11be4:	10909004 	addi	r2,r2,16960
   11be8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   11bec:	e0bffe17 	ldw	r2,-8(fp)
   11bf0:	10800803 	ldbu	r2,32(r2)
   11bf4:	10803fcc 	andi	r2,r2,255
   11bf8:	1080201c 	xori	r2,r2,128
   11bfc:	10bfe004 	addi	r2,r2,-128
   11c00:	1004c03a 	cmpne	r2,r2,zero
   11c04:	10001d1e 	bne	r2,zero,11c7c <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   11c08:	00000a06 	br	11c34 <lcd_write_data+0x78>
    if (--i == 0)
   11c0c:	e0bffc17 	ldw	r2,-16(fp)
   11c10:	10bfffc4 	addi	r2,r2,-1
   11c14:	e0bffc15 	stw	r2,-16(fp)
   11c18:	e0bffc17 	ldw	r2,-16(fp)
   11c1c:	1004c03a 	cmpne	r2,r2,zero
   11c20:	1000041e 	bne	r2,zero,11c34 <lcd_write_data+0x78>
    {
      sp->broken = 1;
   11c24:	e0fffe17 	ldw	r3,-8(fp)
   11c28:	00800044 	movi	r2,1
   11c2c:	18800805 	stb	r2,32(r3)
      return;
   11c30:	00001206 	br	11c7c <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   11c34:	e0bffd17 	ldw	r2,-12(fp)
   11c38:	10800104 	addi	r2,r2,4
   11c3c:	10800037 	ldwio	r2,0(r2)
   11c40:	1080200c 	andi	r2,r2,128
   11c44:	1004c03a 	cmpne	r2,r2,zero
   11c48:	103ff01e 	bne	r2,zero,11c0c <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   11c4c:	01001904 	movi	r4,100
   11c50:	00149980 	call	14998 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   11c54:	e0bffd17 	ldw	r2,-12(fp)
   11c58:	10800204 	addi	r2,r2,8
   11c5c:	e0ffff03 	ldbu	r3,-4(fp)
   11c60:	10c00035 	stwio	r3,0(r2)

  sp->address++;
   11c64:	e0bffe17 	ldw	r2,-8(fp)
   11c68:	108008c3 	ldbu	r2,35(r2)
   11c6c:	10800044 	addi	r2,r2,1
   11c70:	1007883a 	mov	r3,r2
   11c74:	e0bffe17 	ldw	r2,-8(fp)
   11c78:	10c008c5 	stb	r3,35(r2)
}
   11c7c:	e037883a 	mov	sp,fp
   11c80:	dfc00117 	ldw	ra,4(sp)
   11c84:	df000017 	ldw	fp,0(sp)
   11c88:	dec00204 	addi	sp,sp,8
   11c8c:	f800283a 	ret

00011c90 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   11c90:	defffc04 	addi	sp,sp,-16
   11c94:	dfc00315 	stw	ra,12(sp)
   11c98:	df000215 	stw	fp,8(sp)
   11c9c:	df000204 	addi	fp,sp,8
   11ca0:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   11ca4:	e13fff17 	ldw	r4,-4(fp)
   11ca8:	01400044 	movi	r5,1
   11cac:	0011b040 	call	11b04 <lcd_write_command>

  sp->x = 0;
   11cb0:	e0bfff17 	ldw	r2,-4(fp)
   11cb4:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   11cb8:	e0bfff17 	ldw	r2,-4(fp)
   11cbc:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   11cc0:	e0bfff17 	ldw	r2,-4(fp)
   11cc4:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   11cc8:	e03ffe15 	stw	zero,-8(fp)
   11ccc:	00001906 	br	11d34 <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   11cd0:	e0bffe17 	ldw	r2,-8(fp)
   11cd4:	108018e4 	muli	r2,r2,99
   11cd8:	10c01004 	addi	r3,r2,64
   11cdc:	e0bfff17 	ldw	r2,-4(fp)
   11ce0:	1889883a 	add	r4,r3,r2
   11ce4:	01400804 	movi	r5,32
   11ce8:	01801444 	movi	r6,81
   11cec:	00062cc0 	call	62cc <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   11cf0:	e0bffe17 	ldw	r2,-8(fp)
   11cf4:	108018e4 	muli	r2,r2,99
   11cf8:	10c00c04 	addi	r3,r2,48
   11cfc:	e0bfff17 	ldw	r2,-4(fp)
   11d00:	1889883a 	add	r4,r3,r2
   11d04:	01400804 	movi	r5,32
   11d08:	01800404 	movi	r6,16
   11d0c:	00062cc0 	call	62cc <memset>
    sp->line[y].width = 0;
   11d10:	e0bffe17 	ldw	r2,-8(fp)
   11d14:	e0ffff17 	ldw	r3,-4(fp)
   11d18:	108018e4 	muli	r2,r2,99
   11d1c:	10c5883a 	add	r2,r2,r3
   11d20:	10802404 	addi	r2,r2,144
   11d24:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   11d28:	e0bffe17 	ldw	r2,-8(fp)
   11d2c:	10800044 	addi	r2,r2,1
   11d30:	e0bffe15 	stw	r2,-8(fp)
   11d34:	e0bffe17 	ldw	r2,-8(fp)
   11d38:	10800090 	cmplti	r2,r2,2
   11d3c:	103fe41e 	bne	r2,zero,11cd0 <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   11d40:	e037883a 	mov	sp,fp
   11d44:	dfc00117 	ldw	ra,4(sp)
   11d48:	df000017 	ldw	fp,0(sp)
   11d4c:	dec00204 	addi	sp,sp,8
   11d50:	f800283a 	ret

00011d54 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   11d54:	defff704 	addi	sp,sp,-36
   11d58:	dfc00815 	stw	ra,32(sp)
   11d5c:	df000715 	stw	fp,28(sp)
   11d60:	df000704 	addi	fp,sp,28
   11d64:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   11d68:	e0bfff17 	ldw	r2,-4(fp)
   11d6c:	10800943 	ldbu	r2,37(r2)
   11d70:	10803fcc 	andi	r2,r2,255
   11d74:	1080201c 	xori	r2,r2,128
   11d78:	10bfe004 	addi	r2,r2,-128
   11d7c:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   11d80:	e03ffe15 	stw	zero,-8(fp)
   11d84:	00006606 	br	11f20 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   11d88:	e0bffe17 	ldw	r2,-8(fp)
   11d8c:	e0ffff17 	ldw	r3,-4(fp)
   11d90:	108018e4 	muli	r2,r2,99
   11d94:	10c5883a 	add	r2,r2,r3
   11d98:	10802404 	addi	r2,r2,144
   11d9c:	10800043 	ldbu	r2,1(r2)
   11da0:	10803fcc 	andi	r2,r2,255
   11da4:	1080201c 	xori	r2,r2,128
   11da8:	10bfe004 	addi	r2,r2,-128
   11dac:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   11db0:	e0bffe17 	ldw	r2,-8(fp)
   11db4:	e0ffff17 	ldw	r3,-4(fp)
   11db8:	108018e4 	muli	r2,r2,99
   11dbc:	10c5883a 	add	r2,r2,r3
   11dc0:	10802404 	addi	r2,r2,144
   11dc4:	10800083 	ldbu	r2,2(r2)
   11dc8:	10c03fcc 	andi	r3,r2,255
   11dcc:	e0bffc17 	ldw	r2,-16(fp)
   11dd0:	1885383a 	mul	r2,r3,r2
   11dd4:	1005d23a 	srai	r2,r2,8
   11dd8:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
   11ddc:	e0fffa17 	ldw	r3,-24(fp)
   11de0:	e0bffb17 	ldw	r2,-20(fp)
   11de4:	18800116 	blt	r3,r2,11dec <lcd_repaint_screen+0x98>
      offset = 0;
   11de8:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   11dec:	e03ffd15 	stw	zero,-12(fp)
   11df0:	00004506 	br	11f08 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   11df4:	e17ffe17 	ldw	r5,-8(fp)
   11df8:	e0fffd17 	ldw	r3,-12(fp)
   11dfc:	e0bffa17 	ldw	r2,-24(fp)
   11e00:	1889883a 	add	r4,r3,r2
   11e04:	e0bffb17 	ldw	r2,-20(fp)
   11e08:	2087283a 	div	r3,r4,r2
   11e0c:	e0bffb17 	ldw	r2,-20(fp)
   11e10:	1885383a 	mul	r2,r3,r2
   11e14:	2089c83a 	sub	r4,r4,r2
   11e18:	e0ffff17 	ldw	r3,-4(fp)
   11e1c:	288018e4 	muli	r2,r5,99
   11e20:	10c5883a 	add	r2,r2,r3
   11e24:	1105883a 	add	r2,r2,r4
   11e28:	10801004 	addi	r2,r2,64
   11e2c:	10800003 	ldbu	r2,0(r2)
   11e30:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   11e34:	e0bffe17 	ldw	r2,-8(fp)
   11e38:	e13ffd17 	ldw	r4,-12(fp)
   11e3c:	e0ffff17 	ldw	r3,-4(fp)
   11e40:	108018e4 	muli	r2,r2,99
   11e44:	10c5883a 	add	r2,r2,r3
   11e48:	1105883a 	add	r2,r2,r4
   11e4c:	10800c04 	addi	r2,r2,48
   11e50:	10800003 	ldbu	r2,0(r2)
   11e54:	10c03fcc 	andi	r3,r2,255
   11e58:	18c0201c 	xori	r3,r3,128
   11e5c:	18ffe004 	addi	r3,r3,-128
   11e60:	e0bff947 	ldb	r2,-27(fp)
   11e64:	18802526 	beq	r3,r2,11efc <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   11e68:	e0fffe17 	ldw	r3,-8(fp)
   11e6c:	d0a01404 	addi	r2,gp,-32688
   11e70:	1885883a 	add	r2,r3,r2
   11e74:	10800003 	ldbu	r2,0(r2)
   11e78:	1007883a 	mov	r3,r2
   11e7c:	e0bffd17 	ldw	r2,-12(fp)
   11e80:	1885883a 	add	r2,r3,r2
   11e84:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
   11e88:	e0fff903 	ldbu	r3,-28(fp)
   11e8c:	e0bfff17 	ldw	r2,-4(fp)
   11e90:	108008c3 	ldbu	r2,35(r2)
   11e94:	10803fcc 	andi	r2,r2,255
   11e98:	1080201c 	xori	r2,r2,128
   11e9c:	10bfe004 	addi	r2,r2,-128
   11ea0:	18800926 	beq	r3,r2,11ec8 <lcd_repaint_screen+0x174>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   11ea4:	e0fff903 	ldbu	r3,-28(fp)
   11ea8:	00bfe004 	movi	r2,-128
   11eac:	1884b03a 	or	r2,r3,r2
   11eb0:	11403fcc 	andi	r5,r2,255
   11eb4:	e13fff17 	ldw	r4,-4(fp)
   11eb8:	0011b040 	call	11b04 <lcd_write_command>
          sp->address = address;
   11ebc:	e0fff903 	ldbu	r3,-28(fp)
   11ec0:	e0bfff17 	ldw	r2,-4(fp)
   11ec4:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   11ec8:	e0bff943 	ldbu	r2,-27(fp)
   11ecc:	11403fcc 	andi	r5,r2,255
   11ed0:	e13fff17 	ldw	r4,-4(fp)
   11ed4:	0011bbc0 	call	11bbc <lcd_write_data>
        sp->line[y].visible[x] = c;
   11ed8:	e0bffe17 	ldw	r2,-8(fp)
   11edc:	e13ffd17 	ldw	r4,-12(fp)
   11ee0:	e0ffff17 	ldw	r3,-4(fp)
   11ee4:	108018e4 	muli	r2,r2,99
   11ee8:	10c5883a 	add	r2,r2,r3
   11eec:	1105883a 	add	r2,r2,r4
   11ef0:	10c00c04 	addi	r3,r2,48
   11ef4:	e0bff943 	ldbu	r2,-27(fp)
   11ef8:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   11efc:	e0bffd17 	ldw	r2,-12(fp)
   11f00:	10800044 	addi	r2,r2,1
   11f04:	e0bffd15 	stw	r2,-12(fp)
   11f08:	e0bffd17 	ldw	r2,-12(fp)
   11f0c:	10800410 	cmplti	r2,r2,16
   11f10:	103fb81e 	bne	r2,zero,11df4 <lcd_repaint_screen+0xa0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   11f14:	e0bffe17 	ldw	r2,-8(fp)
   11f18:	10800044 	addi	r2,r2,1
   11f1c:	e0bffe15 	stw	r2,-8(fp)
   11f20:	e0bffe17 	ldw	r2,-8(fp)
   11f24:	10800090 	cmplti	r2,r2,2
   11f28:	103f971e 	bne	r2,zero,11d88 <lcd_repaint_screen+0x34>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   11f2c:	e037883a 	mov	sp,fp
   11f30:	dfc00117 	ldw	ra,4(sp)
   11f34:	df000017 	ldw	fp,0(sp)
   11f38:	dec00204 	addi	sp,sp,8
   11f3c:	f800283a 	ret

00011f40 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   11f40:	defffc04 	addi	sp,sp,-16
   11f44:	dfc00315 	stw	ra,12(sp)
   11f48:	df000215 	stw	fp,8(sp)
   11f4c:	df000204 	addi	fp,sp,8
   11f50:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   11f54:	e03ffe15 	stw	zero,-8(fp)
   11f58:	00001d06 	br	11fd0 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   11f5c:	e0bffe17 	ldw	r2,-8(fp)
   11f60:	10800048 	cmpgei	r2,r2,1
   11f64:	10000f1e 	bne	r2,zero,11fa4 <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   11f68:	e0bffe17 	ldw	r2,-8(fp)
   11f6c:	108018e4 	muli	r2,r2,99
   11f70:	10c01004 	addi	r3,r2,64
   11f74:	e0bfff17 	ldw	r2,-4(fp)
   11f78:	1889883a 	add	r4,r3,r2
   11f7c:	e0bffe17 	ldw	r2,-8(fp)
   11f80:	10800044 	addi	r2,r2,1
   11f84:	108018e4 	muli	r2,r2,99
   11f88:	10c01004 	addi	r3,r2,64
   11f8c:	e0bfff17 	ldw	r2,-4(fp)
   11f90:	1885883a 	add	r2,r3,r2
   11f94:	100b883a 	mov	r5,r2
   11f98:	01801404 	movi	r6,80
   11f9c:	000622c0 	call	622c <memcpy>
   11fa0:	00000806 	br	11fc4 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   11fa4:	e0bffe17 	ldw	r2,-8(fp)
   11fa8:	108018e4 	muli	r2,r2,99
   11fac:	10c01004 	addi	r3,r2,64
   11fb0:	e0bfff17 	ldw	r2,-4(fp)
   11fb4:	1889883a 	add	r4,r3,r2
   11fb8:	01400804 	movi	r5,32
   11fbc:	01801404 	movi	r6,80
   11fc0:	00062cc0 	call	62cc <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   11fc4:	e0bffe17 	ldw	r2,-8(fp)
   11fc8:	10800044 	addi	r2,r2,1
   11fcc:	e0bffe15 	stw	r2,-8(fp)
   11fd0:	e0bffe17 	ldw	r2,-8(fp)
   11fd4:	10800090 	cmplti	r2,r2,2
   11fd8:	103fe01e 	bne	r2,zero,11f5c <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   11fdc:	e0bfff17 	ldw	r2,-4(fp)
   11fe0:	10800883 	ldbu	r2,34(r2)
   11fe4:	10bfffc4 	addi	r2,r2,-1
   11fe8:	1007883a 	mov	r3,r2
   11fec:	e0bfff17 	ldw	r2,-4(fp)
   11ff0:	10c00885 	stb	r3,34(r2)
}
   11ff4:	e037883a 	mov	sp,fp
   11ff8:	dfc00117 	ldw	ra,4(sp)
   11ffc:	df000017 	ldw	fp,0(sp)
   12000:	dec00204 	addi	sp,sp,8
   12004:	f800283a 	ret

00012008 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   12008:	defff804 	addi	sp,sp,-32
   1200c:	dfc00715 	stw	ra,28(sp)
   12010:	df000615 	stw	fp,24(sp)
   12014:	df000604 	addi	fp,sp,24
   12018:	e13ffd15 	stw	r4,-12(fp)
   1201c:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
   12020:	e03ffc15 	stw	zero,-16(fp)
   12024:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
   12028:	e0bffd17 	ldw	r2,-12(fp)
   1202c:	10800a03 	ldbu	r2,40(r2)
   12030:	10803fcc 	andi	r2,r2,255
   12034:	1080201c 	xori	r2,r2,128
   12038:	10bfe004 	addi	r2,r2,-128
   1203c:	108016d8 	cmpnei	r2,r2,91
   12040:	1000491e 	bne	r2,zero,12168 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
   12044:	e0bffd17 	ldw	r2,-12(fp)
   12048:	10800a04 	addi	r2,r2,40
   1204c:	10800044 	addi	r2,r2,1
   12050:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
   12054:	00000d06 	br	1208c <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   12058:	e0bffc17 	ldw	r2,-16(fp)
   1205c:	10c002a4 	muli	r3,r2,10
   12060:	e0bffa17 	ldw	r2,-24(fp)
   12064:	10800003 	ldbu	r2,0(r2)
   12068:	10803fcc 	andi	r2,r2,255
   1206c:	1080201c 	xori	r2,r2,128
   12070:	10bfe004 	addi	r2,r2,-128
   12074:	1885883a 	add	r2,r3,r2
   12078:	10bff404 	addi	r2,r2,-48
   1207c:	e0bffc15 	stw	r2,-16(fp)
   12080:	e0bffa17 	ldw	r2,-24(fp)
   12084:	10800044 	addi	r2,r2,1
   12088:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   1208c:	e0bffa17 	ldw	r2,-24(fp)
   12090:	10800003 	ldbu	r2,0(r2)
   12094:	10803fcc 	andi	r2,r2,255
   12098:	1080201c 	xori	r2,r2,128
   1209c:	10bfe004 	addi	r2,r2,-128
   120a0:	1007883a 	mov	r3,r2
   120a4:	00820034 	movhi	r2,2048
   120a8:	10894f04 	addi	r2,r2,9532
   120ac:	10800017 	ldw	r2,0(r2)
   120b0:	1885883a 	add	r2,r3,r2
   120b4:	10800003 	ldbu	r2,0(r2)
   120b8:	10803fcc 	andi	r2,r2,255
   120bc:	1080010c 	andi	r2,r2,4
   120c0:	1004c03a 	cmpne	r2,r2,zero
   120c4:	103fe41e 	bne	r2,zero,12058 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   120c8:	e0bffa17 	ldw	r2,-24(fp)
   120cc:	10800003 	ldbu	r2,0(r2)
   120d0:	10803fcc 	andi	r2,r2,255
   120d4:	1080201c 	xori	r2,r2,128
   120d8:	10bfe004 	addi	r2,r2,-128
   120dc:	10800ed8 	cmpnei	r2,r2,59
   120e0:	1000231e 	bne	r2,zero,12170 <lcd_handle_escape+0x168>
    {
      ptr++;
   120e4:	e0bffa17 	ldw	r2,-24(fp)
   120e8:	10800044 	addi	r2,r2,1
   120ec:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
   120f0:	00000d06 	br	12128 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   120f4:	e0bffb17 	ldw	r2,-20(fp)
   120f8:	10c002a4 	muli	r3,r2,10
   120fc:	e0bffa17 	ldw	r2,-24(fp)
   12100:	10800003 	ldbu	r2,0(r2)
   12104:	10803fcc 	andi	r2,r2,255
   12108:	1080201c 	xori	r2,r2,128
   1210c:	10bfe004 	addi	r2,r2,-128
   12110:	1885883a 	add	r2,r3,r2
   12114:	10bff404 	addi	r2,r2,-48
   12118:	e0bffb15 	stw	r2,-20(fp)
   1211c:	e0bffa17 	ldw	r2,-24(fp)
   12120:	10800044 	addi	r2,r2,1
   12124:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   12128:	e0bffa17 	ldw	r2,-24(fp)
   1212c:	10800003 	ldbu	r2,0(r2)
   12130:	10803fcc 	andi	r2,r2,255
   12134:	1080201c 	xori	r2,r2,128
   12138:	10bfe004 	addi	r2,r2,-128
   1213c:	1007883a 	mov	r3,r2
   12140:	00820034 	movhi	r2,2048
   12144:	10894f04 	addi	r2,r2,9532
   12148:	10800017 	ldw	r2,0(r2)
   1214c:	1885883a 	add	r2,r3,r2
   12150:	10800003 	ldbu	r2,0(r2)
   12154:	10803fcc 	andi	r2,r2,255
   12158:	1080010c 	andi	r2,r2,4
   1215c:	1004c03a 	cmpne	r2,r2,zero
   12160:	103fe41e 	bne	r2,zero,120f4 <lcd_handle_escape+0xec>
   12164:	00000206 	br	12170 <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   12168:	00bfffc4 	movi	r2,-1
   1216c:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
   12170:	e0bffe07 	ldb	r2,-8(fp)
   12174:	e0bfff15 	stw	r2,-4(fp)
   12178:	e0ffff17 	ldw	r3,-4(fp)
   1217c:	188012a0 	cmpeqi	r2,r3,74
   12180:	10002f1e 	bne	r2,zero,12240 <lcd_handle_escape+0x238>
   12184:	e0ffff17 	ldw	r3,-4(fp)
   12188:	188012c8 	cmpgei	r2,r3,75
   1218c:	1000041e 	bne	r2,zero,121a0 <lcd_handle_escape+0x198>
   12190:	e0ffff17 	ldw	r3,-4(fp)
   12194:	18801220 	cmpeqi	r2,r3,72
   12198:	1000081e 	bne	r2,zero,121bc <lcd_handle_escape+0x1b4>
   1219c:	00004906 	br	122c4 <lcd_handle_escape+0x2bc>
   121a0:	e0ffff17 	ldw	r3,-4(fp)
   121a4:	188012e0 	cmpeqi	r2,r3,75
   121a8:	10002b1e 	bne	r2,zero,12258 <lcd_handle_escape+0x250>
   121ac:	e0ffff17 	ldw	r3,-4(fp)
   121b0:	188019a0 	cmpeqi	r2,r3,102
   121b4:	1000011e 	bne	r2,zero,121bc <lcd_handle_escape+0x1b4>
   121b8:	00004206 	br	122c4 <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   121bc:	e0bffb17 	ldw	r2,-20(fp)
   121c0:	10800050 	cmplti	r2,r2,1
   121c4:	1000051e 	bne	r2,zero,121dc <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
   121c8:	e0bffb17 	ldw	r2,-20(fp)
   121cc:	10bfffc4 	addi	r2,r2,-1
   121d0:	1007883a 	mov	r3,r2
   121d4:	e0bffd17 	ldw	r2,-12(fp)
   121d8:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   121dc:	e0bffc17 	ldw	r2,-16(fp)
   121e0:	10800050 	cmplti	r2,r2,1
   121e4:	1000371e 	bne	r2,zero,122c4 <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
   121e8:	e0bffc17 	ldw	r2,-16(fp)
   121ec:	10bfffc4 	addi	r2,r2,-1
   121f0:	1007883a 	mov	r3,r2
   121f4:	e0bffd17 	ldw	r2,-12(fp)
   121f8:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   121fc:	e0bffd17 	ldw	r2,-12(fp)
   12200:	10800883 	ldbu	r2,34(r2)
   12204:	10803fcc 	andi	r2,r2,255
   12208:	10800170 	cmpltui	r2,r2,5
   1220c:	1000061e 	bne	r2,zero,12228 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
   12210:	e0fffd17 	ldw	r3,-12(fp)
   12214:	00800104 	movi	r2,4
   12218:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
   1221c:	00000206 	br	12228 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
   12220:	e13ffd17 	ldw	r4,-12(fp)
   12224:	0011f400 	call	11f40 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   12228:	e0bffd17 	ldw	r2,-12(fp)
   1222c:	10800883 	ldbu	r2,34(r2)
   12230:	10803fcc 	andi	r2,r2,255
   12234:	108000e8 	cmpgeui	r2,r2,3
   12238:	103ff91e 	bne	r2,zero,12220 <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
   1223c:	00002106 	br	122c4 <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   12240:	e0bffc17 	ldw	r2,-16(fp)
   12244:	10800098 	cmpnei	r2,r2,2
   12248:	10001e1e 	bne	r2,zero,122c4 <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
   1224c:	e13ffd17 	ldw	r4,-12(fp)
   12250:	0011c900 	call	11c90 <lcd_clear_screen>
    break;
   12254:	00001b06 	br	122c4 <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   12258:	e0bffc17 	ldw	r2,-16(fp)
   1225c:	10800048 	cmpgei	r2,r2,1
   12260:	1000181e 	bne	r2,zero,122c4 <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   12264:	e0bffd17 	ldw	r2,-12(fp)
   12268:	10800843 	ldbu	r2,33(r2)
   1226c:	10803fcc 	andi	r2,r2,255
   12270:	10801428 	cmpgeui	r2,r2,80
   12274:	1000131e 	bne	r2,zero,122c4 <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   12278:	e0bffd17 	ldw	r2,-12(fp)
   1227c:	10800883 	ldbu	r2,34(r2)
   12280:	10803fcc 	andi	r2,r2,255
   12284:	108018e4 	muli	r2,r2,99
   12288:	10c01004 	addi	r3,r2,64
   1228c:	e0bffd17 	ldw	r2,-12(fp)
   12290:	1887883a 	add	r3,r3,r2
   12294:	e0bffd17 	ldw	r2,-12(fp)
   12298:	10800843 	ldbu	r2,33(r2)
   1229c:	10803fcc 	andi	r2,r2,255
   122a0:	1889883a 	add	r4,r3,r2
   122a4:	e0bffd17 	ldw	r2,-12(fp)
   122a8:	10800843 	ldbu	r2,33(r2)
   122ac:	10c03fcc 	andi	r3,r2,255
   122b0:	00801404 	movi	r2,80
   122b4:	10c5c83a 	sub	r2,r2,r3
   122b8:	100d883a 	mov	r6,r2
   122bc:	01400804 	movi	r5,32
   122c0:	00062cc0 	call	62cc <memset>
    }
    break;
  }
}
   122c4:	e037883a 	mov	sp,fp
   122c8:	dfc00117 	ldw	ra,4(sp)
   122cc:	df000017 	ldw	fp,0(sp)
   122d0:	dec00204 	addi	sp,sp,8
   122d4:	f800283a 	ret

000122d8 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   122d8:	defff304 	addi	sp,sp,-52
   122dc:	dfc00c15 	stw	ra,48(sp)
   122e0:	df000b15 	stw	fp,44(sp)
   122e4:	df000b04 	addi	fp,sp,44
   122e8:	e13ffc15 	stw	r4,-16(fp)
   122ec:	e17ffd15 	stw	r5,-12(fp)
   122f0:	e1bffe15 	stw	r6,-8(fp)
   122f4:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   122f8:	e0bffe17 	ldw	r2,-8(fp)
   122fc:	1007883a 	mov	r3,r2
   12300:	e0bffd17 	ldw	r2,-12(fp)
   12304:	10c5883a 	add	r2,r2,r3
   12308:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   1230c:	e0fffc17 	ldw	r3,-16(fp)
   12310:	00800044 	movi	r2,1
   12314:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
   12318:	0000a206 	br	125a4 <altera_avalon_lcd_16207_write+0x2cc>
  {
    char c = *ptr;
   1231c:	e0bffd17 	ldw	r2,-12(fp)
   12320:	10800003 	ldbu	r2,0(r2)
   12324:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
   12328:	e0bffc17 	ldw	r2,-16(fp)
   1232c:	10800903 	ldbu	r2,36(r2)
   12330:	10803fcc 	andi	r2,r2,255
   12334:	1080201c 	xori	r2,r2,128
   12338:	10bfe004 	addi	r2,r2,-128
   1233c:	1004803a 	cmplt	r2,r2,zero
   12340:	10003b1e 	bne	r2,zero,12430 <altera_avalon_lcd_16207_write+0x158>
    {
      unsigned int esccount = sp->esccount;
   12344:	e0bffc17 	ldw	r2,-16(fp)
   12348:	10800903 	ldbu	r2,36(r2)
   1234c:	10803fcc 	andi	r2,r2,255
   12350:	1080201c 	xori	r2,r2,128
   12354:	10bfe004 	addi	r2,r2,-128
   12358:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   1235c:	e0bff717 	ldw	r2,-36(fp)
   12360:	1004c03a 	cmpne	r2,r2,zero
   12364:	1000031e 	bne	r2,zero,12374 <altera_avalon_lcd_16207_write+0x9c>
   12368:	e0bff807 	ldb	r2,-32(fp)
   1236c:	108016d8 	cmpnei	r2,r2,91
   12370:	1000111e 	bne	r2,zero,123b8 <altera_avalon_lcd_16207_write+0xe0>
   12374:	e0bff717 	ldw	r2,-36(fp)
   12378:	1005003a 	cmpeq	r2,r2,zero
   1237c:	10001a1e 	bne	r2,zero,123e8 <altera_avalon_lcd_16207_write+0x110>
   12380:	e0bff807 	ldb	r2,-32(fp)
   12384:	1007883a 	mov	r3,r2
   12388:	00820034 	movhi	r2,2048
   1238c:	10894f04 	addi	r2,r2,9532
   12390:	10800017 	ldw	r2,0(r2)
   12394:	1885883a 	add	r2,r3,r2
   12398:	10800003 	ldbu	r2,0(r2)
   1239c:	10803fcc 	andi	r2,r2,255
   123a0:	1080010c 	andi	r2,r2,4
   123a4:	1004c03a 	cmpne	r2,r2,zero
   123a8:	10000f1e 	bne	r2,zero,123e8 <altera_avalon_lcd_16207_write+0x110>
   123ac:	e0bff807 	ldb	r2,-32(fp)
   123b0:	10800ee0 	cmpeqi	r2,r2,59
   123b4:	10000c1e 	bne	r2,zero,123e8 <altera_avalon_lcd_16207_write+0x110>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
   123b8:	e0fff717 	ldw	r3,-36(fp)
   123bc:	e0bffc17 	ldw	r2,-16(fp)
   123c0:	1885883a 	add	r2,r3,r2
   123c4:	10800a04 	addi	r2,r2,40
   123c8:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   123cc:	e17ff807 	ldb	r5,-32(fp)
   123d0:	e13ffc17 	ldw	r4,-16(fp)
   123d4:	00120080 	call	12008 <lcd_handle_escape>

        sp->esccount = -1;
   123d8:	e0fffc17 	ldw	r3,-16(fp)
   123dc:	00bfffc4 	movi	r2,-1
   123e0:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   123e4:	00006c06 	br	12598 <altera_avalon_lcd_16207_write+0x2c0>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   123e8:	e0bffc17 	ldw	r2,-16(fp)
   123ec:	10800903 	ldbu	r2,36(r2)
   123f0:	10803fcc 	andi	r2,r2,255
   123f4:	108001e8 	cmpgeui	r2,r2,7
   123f8:	1000671e 	bne	r2,zero,12598 <altera_avalon_lcd_16207_write+0x2c0>
      {
        sp->escape[esccount] = c;
   123fc:	e0fff717 	ldw	r3,-36(fp)
   12400:	e0bffc17 	ldw	r2,-16(fp)
   12404:	1885883a 	add	r2,r3,r2
   12408:	10c00a04 	addi	r3,r2,40
   1240c:	e0bff803 	ldbu	r2,-32(fp)
   12410:	18800005 	stb	r2,0(r3)
        sp->esccount++;
   12414:	e0bffc17 	ldw	r2,-16(fp)
   12418:	10800903 	ldbu	r2,36(r2)
   1241c:	10800044 	addi	r2,r2,1
   12420:	1007883a 	mov	r3,r2
   12424:	e0bffc17 	ldw	r2,-16(fp)
   12428:	10c00905 	stb	r3,36(r2)
   1242c:	00005a06 	br	12598 <altera_avalon_lcd_16207_write+0x2c0>
      }
    }
    else if (c == 27) /* ESC */
   12430:	e0bff807 	ldb	r2,-32(fp)
   12434:	108006d8 	cmpnei	r2,r2,27
   12438:	1000031e 	bne	r2,zero,12448 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->esccount = 0;
   1243c:	e0bffc17 	ldw	r2,-16(fp)
   12440:	10000905 	stb	zero,36(r2)
   12444:	00005406 	br	12598 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\r')
   12448:	e0bff807 	ldb	r2,-32(fp)
   1244c:	10800358 	cmpnei	r2,r2,13
   12450:	1000031e 	bne	r2,zero,12460 <altera_avalon_lcd_16207_write+0x188>
    {
      sp->x = 0;
   12454:	e0bffc17 	ldw	r2,-16(fp)
   12458:	10000845 	stb	zero,33(r2)
   1245c:	00004e06 	br	12598 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\n')
   12460:	e0bff807 	ldb	r2,-32(fp)
   12464:	10800298 	cmpnei	r2,r2,10
   12468:	1000101e 	bne	r2,zero,124ac <altera_avalon_lcd_16207_write+0x1d4>
    {
      sp->x = 0;
   1246c:	e0bffc17 	ldw	r2,-16(fp)
   12470:	10000845 	stb	zero,33(r2)
      sp->y++;
   12474:	e0bffc17 	ldw	r2,-16(fp)
   12478:	10800883 	ldbu	r2,34(r2)
   1247c:	10800044 	addi	r2,r2,1
   12480:	1007883a 	mov	r3,r2
   12484:	e0bffc17 	ldw	r2,-16(fp)
   12488:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   1248c:	e0bffc17 	ldw	r2,-16(fp)
   12490:	10800883 	ldbu	r2,34(r2)
   12494:	10803fcc 	andi	r2,r2,255
   12498:	108000f0 	cmpltui	r2,r2,3
   1249c:	10003e1e 	bne	r2,zero,12598 <altera_avalon_lcd_16207_write+0x2c0>
        lcd_scroll_up(sp);
   124a0:	e13ffc17 	ldw	r4,-16(fp)
   124a4:	0011f400 	call	11f40 <lcd_scroll_up>
   124a8:	00003b06 	br	12598 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\b')
   124ac:	e0bff807 	ldb	r2,-32(fp)
   124b0:	10800218 	cmpnei	r2,r2,8
   124b4:	10000c1e 	bne	r2,zero,124e8 <altera_avalon_lcd_16207_write+0x210>
    {
      if (sp->x > 0)
   124b8:	e0bffc17 	ldw	r2,-16(fp)
   124bc:	10800843 	ldbu	r2,33(r2)
   124c0:	10803fcc 	andi	r2,r2,255
   124c4:	1005003a 	cmpeq	r2,r2,zero
   124c8:	1000331e 	bne	r2,zero,12598 <altera_avalon_lcd_16207_write+0x2c0>
        sp->x--;
   124cc:	e0bffc17 	ldw	r2,-16(fp)
   124d0:	10800843 	ldbu	r2,33(r2)
   124d4:	10bfffc4 	addi	r2,r2,-1
   124d8:	1007883a 	mov	r3,r2
   124dc:	e0bffc17 	ldw	r2,-16(fp)
   124e0:	10c00845 	stb	r3,33(r2)
   124e4:	00002c06 	br	12598 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (isprint(c))
   124e8:	e0bff807 	ldb	r2,-32(fp)
   124ec:	1007883a 	mov	r3,r2
   124f0:	00820034 	movhi	r2,2048
   124f4:	10894f04 	addi	r2,r2,9532
   124f8:	10800017 	ldw	r2,0(r2)
   124fc:	1885883a 	add	r2,r3,r2
   12500:	10800003 	ldbu	r2,0(r2)
   12504:	10803fcc 	andi	r2,r2,255
   12508:	1080201c 	xori	r2,r2,128
   1250c:	10bfe004 	addi	r2,r2,-128
   12510:	108025cc 	andi	r2,r2,151
   12514:	1005003a 	cmpeq	r2,r2,zero
   12518:	10001f1e 	bne	r2,zero,12598 <altera_avalon_lcd_16207_write+0x2c0>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   1251c:	e0bffc17 	ldw	r2,-16(fp)
   12520:	10800883 	ldbu	r2,34(r2)
   12524:	10803fcc 	andi	r2,r2,255
   12528:	108000b0 	cmpltui	r2,r2,2
   1252c:	1000021e 	bne	r2,zero,12538 <altera_avalon_lcd_16207_write+0x260>
        lcd_scroll_up(sp);
   12530:	e13ffc17 	ldw	r4,-16(fp)
   12534:	0011f400 	call	11f40 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   12538:	e0bffc17 	ldw	r2,-16(fp)
   1253c:	10800843 	ldbu	r2,33(r2)
   12540:	10803fcc 	andi	r2,r2,255
   12544:	10801428 	cmpgeui	r2,r2,80
   12548:	10000d1e 	bne	r2,zero,12580 <altera_avalon_lcd_16207_write+0x2a8>
        sp->line[sp->y].data[sp->x] = c;
   1254c:	e0bffc17 	ldw	r2,-16(fp)
   12550:	10800883 	ldbu	r2,34(r2)
   12554:	11003fcc 	andi	r4,r2,255
   12558:	e0bffc17 	ldw	r2,-16(fp)
   1255c:	10800843 	ldbu	r2,33(r2)
   12560:	11403fcc 	andi	r5,r2,255
   12564:	e0fffc17 	ldw	r3,-16(fp)
   12568:	208018e4 	muli	r2,r4,99
   1256c:	10c5883a 	add	r2,r2,r3
   12570:	1145883a 	add	r2,r2,r5
   12574:	10c01004 	addi	r3,r2,64
   12578:	e0bff803 	ldbu	r2,-32(fp)
   1257c:	18800005 	stb	r2,0(r3)

      sp->x++;
   12580:	e0bffc17 	ldw	r2,-16(fp)
   12584:	10800843 	ldbu	r2,33(r2)
   12588:	10800044 	addi	r2,r2,1
   1258c:	1007883a 	mov	r3,r2
   12590:	e0bffc17 	ldw	r2,-16(fp)
   12594:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   12598:	e0bffd17 	ldw	r2,-12(fp)
   1259c:	10800044 	addi	r2,r2,1
   125a0:	e0bffd15 	stw	r2,-12(fp)
   125a4:	e0fffd17 	ldw	r3,-12(fp)
   125a8:	e0bffb17 	ldw	r2,-20(fp)
   125ac:	18bf5b36 	bltu	r3,r2,1231c <altera_avalon_lcd_16207_write+0x44>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   125b0:	00800404 	movi	r2,16
   125b4:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   125b8:	e03ffa15 	stw	zero,-24(fp)
   125bc:	00003606 	br	12698 <altera_avalon_lcd_16207_write+0x3c0>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   125c0:	00801404 	movi	r2,80
   125c4:	e0bff615 	stw	r2,-40(fp)
   125c8:	00001106 	br	12610 <altera_avalon_lcd_16207_write+0x338>
      if (sp->line[y].data[width-1] != ' ')
   125cc:	e13ffa17 	ldw	r4,-24(fp)
   125d0:	e0bff617 	ldw	r2,-40(fp)
   125d4:	117fffc4 	addi	r5,r2,-1
   125d8:	e0fffc17 	ldw	r3,-16(fp)
   125dc:	208018e4 	muli	r2,r4,99
   125e0:	10c5883a 	add	r2,r2,r3
   125e4:	1145883a 	add	r2,r2,r5
   125e8:	10801004 	addi	r2,r2,64
   125ec:	10800003 	ldbu	r2,0(r2)
   125f0:	10803fcc 	andi	r2,r2,255
   125f4:	1080201c 	xori	r2,r2,128
   125f8:	10bfe004 	addi	r2,r2,-128
   125fc:	10800818 	cmpnei	r2,r2,32
   12600:	1000061e 	bne	r2,zero,1261c <altera_avalon_lcd_16207_write+0x344>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12604:	e0bff617 	ldw	r2,-40(fp)
   12608:	10bfffc4 	addi	r2,r2,-1
   1260c:	e0bff615 	stw	r2,-40(fp)
   12610:	e0bff617 	ldw	r2,-40(fp)
   12614:	10800048 	cmpgei	r2,r2,1
   12618:	103fec1e 	bne	r2,zero,125cc <altera_avalon_lcd_16207_write+0x2f4>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   1261c:	e0bff617 	ldw	r2,-40(fp)
   12620:	10800448 	cmpgei	r2,r2,17
   12624:	1000031e 	bne	r2,zero,12634 <altera_avalon_lcd_16207_write+0x35c>
      width = ALT_LCD_WIDTH;
   12628:	00800404 	movi	r2,16
   1262c:	e0bff615 	stw	r2,-40(fp)
   12630:	00000306 	br	12640 <altera_avalon_lcd_16207_write+0x368>
    else
      width++;
   12634:	e0bff617 	ldw	r2,-40(fp)
   12638:	10800044 	addi	r2,r2,1
   1263c:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
   12640:	e13ffa17 	ldw	r4,-24(fp)
   12644:	e0bff617 	ldw	r2,-40(fp)
   12648:	100b883a 	mov	r5,r2
   1264c:	e0fffc17 	ldw	r3,-16(fp)
   12650:	208018e4 	muli	r2,r4,99
   12654:	10c5883a 	add	r2,r2,r3
   12658:	10802404 	addi	r2,r2,144
   1265c:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
   12660:	e0fff917 	ldw	r3,-28(fp)
   12664:	e0bff617 	ldw	r2,-40(fp)
   12668:	1880020e 	bge	r3,r2,12674 <altera_avalon_lcd_16207_write+0x39c>
      widthmax = width;
   1266c:	e0bff617 	ldw	r2,-40(fp)
   12670:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   12674:	e0bffa17 	ldw	r2,-24(fp)
   12678:	e0fffc17 	ldw	r3,-16(fp)
   1267c:	108018e4 	muli	r2,r2,99
   12680:	10c5883a 	add	r2,r2,r3
   12684:	10802404 	addi	r2,r2,144
   12688:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1268c:	e0bffa17 	ldw	r2,-24(fp)
   12690:	10800044 	addi	r2,r2,1
   12694:	e0bffa15 	stw	r2,-24(fp)
   12698:	e0bffa17 	ldw	r2,-24(fp)
   1269c:	10800090 	cmplti	r2,r2,2
   126a0:	103fc71e 	bne	r2,zero,125c0 <altera_avalon_lcd_16207_write+0x2e8>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   126a4:	e0bff917 	ldw	r2,-28(fp)
   126a8:	10800448 	cmpgei	r2,r2,17
   126ac:	1000031e 	bne	r2,zero,126bc <altera_avalon_lcd_16207_write+0x3e4>
    sp->scrollmax = 0;
   126b0:	e0bffc17 	ldw	r2,-16(fp)
   126b4:	10000985 	stb	zero,38(r2)
   126b8:	00002d06 	br	12770 <altera_avalon_lcd_16207_write+0x498>
  else
  {
    widthmax *= 2;
   126bc:	e0bff917 	ldw	r2,-28(fp)
   126c0:	1085883a 	add	r2,r2,r2
   126c4:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
   126c8:	e0bff917 	ldw	r2,-28(fp)
   126cc:	1007883a 	mov	r3,r2
   126d0:	e0bffc17 	ldw	r2,-16(fp)
   126d4:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   126d8:	e03ffa15 	stw	zero,-24(fp)
   126dc:	00002106 	br	12764 <altera_avalon_lcd_16207_write+0x48c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   126e0:	e0bffa17 	ldw	r2,-24(fp)
   126e4:	e0fffc17 	ldw	r3,-16(fp)
   126e8:	108018e4 	muli	r2,r2,99
   126ec:	10c5883a 	add	r2,r2,r3
   126f0:	10802404 	addi	r2,r2,144
   126f4:	10800043 	ldbu	r2,1(r2)
   126f8:	10803fcc 	andi	r2,r2,255
   126fc:	1080201c 	xori	r2,r2,128
   12700:	10bfe004 	addi	r2,r2,-128
   12704:	10800450 	cmplti	r2,r2,17
   12708:	1000131e 	bne	r2,zero,12758 <altera_avalon_lcd_16207_write+0x480>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   1270c:	e17ffa17 	ldw	r5,-24(fp)
   12710:	e0bffa17 	ldw	r2,-24(fp)
   12714:	e0fffc17 	ldw	r3,-16(fp)
   12718:	108018e4 	muli	r2,r2,99
   1271c:	10c5883a 	add	r2,r2,r3
   12720:	10802404 	addi	r2,r2,144
   12724:	10800043 	ldbu	r2,1(r2)
   12728:	10803fcc 	andi	r2,r2,255
   1272c:	1080201c 	xori	r2,r2,128
   12730:	10bfe004 	addi	r2,r2,-128
   12734:	1006923a 	slli	r3,r2,8
   12738:	e0bff917 	ldw	r2,-28(fp)
   1273c:	1885283a 	div	r2,r3,r2
   12740:	1009883a 	mov	r4,r2
   12744:	e0fffc17 	ldw	r3,-16(fp)
   12748:	288018e4 	muli	r2,r5,99
   1274c:	10c5883a 	add	r2,r2,r3
   12750:	10802404 	addi	r2,r2,144
   12754:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12758:	e0bffa17 	ldw	r2,-24(fp)
   1275c:	10800044 	addi	r2,r2,1
   12760:	e0bffa15 	stw	r2,-24(fp)
   12764:	e0bffa17 	ldw	r2,-24(fp)
   12768:	10800090 	cmplti	r2,r2,2
   1276c:	103fdc1e 	bne	r2,zero,126e0 <altera_avalon_lcd_16207_write+0x408>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   12770:	e0bffc17 	ldw	r2,-16(fp)
   12774:	10800943 	ldbu	r2,37(r2)
   12778:	10803fcc 	andi	r2,r2,255
   1277c:	1080201c 	xori	r2,r2,128
   12780:	10bfe004 	addi	r2,r2,-128
   12784:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
   12788:	e13ffc17 	ldw	r4,-16(fp)
   1278c:	0011d540 	call	11d54 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   12790:	e0bffc17 	ldw	r2,-16(fp)
   12794:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   12798:	e0bffc17 	ldw	r2,-16(fp)
   1279c:	10800943 	ldbu	r2,37(r2)
   127a0:	10c03fcc 	andi	r3,r2,255
   127a4:	18c0201c 	xori	r3,r3,128
   127a8:	18ffe004 	addi	r3,r3,-128
   127ac:	e0bff517 	ldw	r2,-44(fp)
   127b0:	18800426 	beq	r3,r2,127c4 <altera_avalon_lcd_16207_write+0x4ec>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   127b4:	e0fffc17 	ldw	r3,-16(fp)
   127b8:	00800044 	movi	r2,1
   127bc:	188009c5 	stb	r2,39(r3)
  }
   127c0:	003feb06 	br	12770 <altera_avalon_lcd_16207_write+0x498>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   127c4:	e0bffe17 	ldw	r2,-8(fp)
}
   127c8:	e037883a 	mov	sp,fp
   127cc:	dfc00117 	ldw	ra,4(sp)
   127d0:	df000017 	ldw	fp,0(sp)
   127d4:	dec00204 	addi	sp,sp,8
   127d8:	f800283a 	ret

000127dc <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   127dc:	defffc04 	addi	sp,sp,-16
   127e0:	dfc00315 	stw	ra,12(sp)
   127e4:	df000215 	stw	fp,8(sp)
   127e8:	df000204 	addi	fp,sp,8
   127ec:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   127f0:	e0bfff17 	ldw	r2,-4(fp)
   127f4:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   127f8:	e0bffe17 	ldw	r2,-8(fp)
   127fc:	10800943 	ldbu	r2,37(r2)
   12800:	10803fcc 	andi	r2,r2,255
   12804:	1080201c 	xori	r2,r2,128
   12808:	10bfe004 	addi	r2,r2,-128
   1280c:	10c00044 	addi	r3,r2,1
   12810:	e0bffe17 	ldw	r2,-8(fp)
   12814:	10800983 	ldbu	r2,38(r2)
   12818:	10803fcc 	andi	r2,r2,255
   1281c:	1080201c 	xori	r2,r2,128
   12820:	10bfe004 	addi	r2,r2,-128
   12824:	18800316 	blt	r3,r2,12834 <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
   12828:	e0bffe17 	ldw	r2,-8(fp)
   1282c:	10000945 	stb	zero,37(r2)
   12830:	00000606 	br	1284c <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
   12834:	e0bffe17 	ldw	r2,-8(fp)
   12838:	10800943 	ldbu	r2,37(r2)
   1283c:	10800044 	addi	r2,r2,1
   12840:	1007883a 	mov	r3,r2
   12844:	e0bffe17 	ldw	r2,-8(fp)
   12848:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   1284c:	e0bffe17 	ldw	r2,-8(fp)
   12850:	10800983 	ldbu	r2,38(r2)
   12854:	10803fcc 	andi	r2,r2,255
   12858:	1080201c 	xori	r2,r2,128
   1285c:	10bfe004 	addi	r2,r2,-128
   12860:	10800050 	cmplti	r2,r2,1
   12864:	1000091e 	bne	r2,zero,1288c <alt_lcd_16207_timeout+0xb0>
   12868:	e0bffe17 	ldw	r2,-8(fp)
   1286c:	108009c3 	ldbu	r2,39(r2)
   12870:	10803fcc 	andi	r2,r2,255
   12874:	1080201c 	xori	r2,r2,128
   12878:	10bfe004 	addi	r2,r2,-128
   1287c:	1004c03a 	cmpne	r2,r2,zero
   12880:	1000021e 	bne	r2,zero,1288c <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
   12884:	e13ffe17 	ldw	r4,-8(fp)
   12888:	0011d540 	call	11d54 <lcd_repaint_screen>

  return sp->period;
   1288c:	e0bffe17 	ldw	r2,-8(fp)
   12890:	10800717 	ldw	r2,28(r2)
}
   12894:	e037883a 	mov	sp,fp
   12898:	dfc00117 	ldw	ra,4(sp)
   1289c:	df000017 	ldw	fp,0(sp)
   128a0:	dec00204 	addi	sp,sp,8
   128a4:	f800283a 	ret

000128a8 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   128a8:	defffc04 	addi	sp,sp,-16
   128ac:	dfc00315 	stw	ra,12(sp)
   128b0:	df000215 	stw	fp,8(sp)
   128b4:	df000204 	addi	fp,sp,8
   128b8:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   128bc:	e0bfff17 	ldw	r2,-4(fp)
   128c0:	10800017 	ldw	r2,0(r2)
   128c4:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   128c8:	e0bfff17 	ldw	r2,-4(fp)
   128cc:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   128d0:	010ea604 	movi	r4,15000
   128d4:	00149980 	call	14998 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   128d8:	e0bffe17 	ldw	r2,-8(fp)
   128dc:	1007883a 	mov	r3,r2
   128e0:	00800c04 	movi	r2,48
   128e4:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   128e8:	01040104 	movi	r4,4100
   128ec:	00149980 	call	14998 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   128f0:	e0bffe17 	ldw	r2,-8(fp)
   128f4:	1007883a 	mov	r3,r2
   128f8:	00800c04 	movi	r2,48
   128fc:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   12900:	0100fa04 	movi	r4,1000
   12904:	00149980 	call	14998 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12908:	e0bffe17 	ldw	r2,-8(fp)
   1290c:	1007883a 	mov	r3,r2
   12910:	00800c04 	movi	r2,48
   12914:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   12918:	e13fff17 	ldw	r4,-4(fp)
   1291c:	01400e04 	movi	r5,56
   12920:	0011b040 	call	11b04 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   12924:	e13fff17 	ldw	r4,-4(fp)
   12928:	01400204 	movi	r5,8
   1292c:	0011b040 	call	11b04 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   12930:	e13fff17 	ldw	r4,-4(fp)
   12934:	0011c900 	call	11c90 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   12938:	e13fff17 	ldw	r4,-4(fp)
   1293c:	01400184 	movi	r5,6
   12940:	0011b040 	call	11b04 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   12944:	e13fff17 	ldw	r4,-4(fp)
   12948:	01400304 	movi	r5,12
   1294c:	0011b040 	call	11b04 <lcd_write_command>

  sp->esccount = -1;
   12950:	e0ffff17 	ldw	r3,-4(fp)
   12954:	00bfffc4 	movi	r2,-1
   12958:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
   1295c:	e0bfff17 	ldw	r2,-4(fp)
   12960:	11000a04 	addi	r4,r2,40
   12964:	000b883a 	mov	r5,zero
   12968:	01800204 	movi	r6,8
   1296c:	00062cc0 	call	62cc <memset>

  sp->scrollpos = 0;
   12970:	e0bfff17 	ldw	r2,-4(fp)
   12974:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   12978:	e0bfff17 	ldw	r2,-4(fp)
   1297c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   12980:	e0bfff17 	ldw	r2,-4(fp)
   12984:	100009c5 	stb	zero,39(r2)
   12988:	00820034 	movhi	r2,2048
   1298c:	10897904 	addi	r2,r2,9700
   12990:	10800017 	ldw	r2,0(r2)
   12994:	1007883a 	mov	r3,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   12998:	00800284 	movi	r2,10
   1299c:	1885203a 	divu	r2,r3,r2
   129a0:	1007883a 	mov	r3,r2
   129a4:	e0bfff17 	ldw	r2,-4(fp)
   129a8:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   129ac:	e0bfff17 	ldw	r2,-4(fp)
   129b0:	11000104 	addi	r4,r2,4
   129b4:	e0bfff17 	ldw	r2,-4(fp)
   129b8:	10800717 	ldw	r2,28(r2)
   129bc:	100b883a 	mov	r5,r2
   129c0:	01800074 	movhi	r6,1
   129c4:	3189f704 	addi	r6,r6,10204
   129c8:	e1ffff17 	ldw	r7,-4(fp)
   129cc:	0013ee80 	call	13ee8 <alt_alarm_start>
}
   129d0:	e037883a 	mov	sp,fp
   129d4:	dfc00117 	ldw	ra,4(sp)
   129d8:	df000017 	ldw	fp,0(sp)
   129dc:	dec00204 	addi	sp,sp,8
   129e0:	f800283a 	ret

000129e4 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   129e4:	defffa04 	addi	sp,sp,-24
   129e8:	dfc00515 	stw	ra,20(sp)
   129ec:	df000415 	stw	fp,16(sp)
   129f0:	df000404 	addi	fp,sp,16
   129f4:	e13ffd15 	stw	r4,-12(fp)
   129f8:	e17ffe15 	stw	r5,-8(fp)
   129fc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   12a00:	e0bffd17 	ldw	r2,-12(fp)
   12a04:	10800017 	ldw	r2,0(r2)
   12a08:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   12a0c:	e0bffc17 	ldw	r2,-16(fp)
   12a10:	11000a04 	addi	r4,r2,40
   12a14:	e0bffd17 	ldw	r2,-12(fp)
   12a18:	11c00217 	ldw	r7,8(r2)
   12a1c:	e17ffe17 	ldw	r5,-8(fp)
   12a20:	e1bfff17 	ldw	r6,-4(fp)
   12a24:	00122d80 	call	122d8 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   12a28:	e037883a 	mov	sp,fp
   12a2c:	dfc00117 	ldw	ra,4(sp)
   12a30:	df000017 	ldw	fp,0(sp)
   12a34:	dec00204 	addi	sp,sp,8
   12a38:	f800283a 	ret

00012a3c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   12a3c:	defff904 	addi	sp,sp,-28
   12a40:	dfc00615 	stw	ra,24(sp)
   12a44:	df000515 	stw	fp,20(sp)
   12a48:	df000504 	addi	fp,sp,20
   12a4c:	e13ffe15 	stw	r4,-8(fp)
   12a50:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   12a54:	e0bffe17 	ldw	r2,-8(fp)
   12a58:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   12a5c:	e0bffe17 	ldw	r2,-8(fp)
   12a60:	10800104 	addi	r2,r2,4
   12a64:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12a68:	0005303a 	rdctl	r2,status
   12a6c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12a70:	e0fffc17 	ldw	r3,-16(fp)
   12a74:	00bfff84 	movi	r2,-2
   12a78:	1884703a 	and	r2,r3,r2
   12a7c:	1001703a 	wrctl	status,r2
  
  return context;
   12a80:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   12a84:	e0bffd15 	stw	r2,-12(fp)
  alt_tick ();
   12a88:	001488c0 	call	1488c <alt_tick>
   12a8c:	e0bffd17 	ldw	r2,-12(fp)
   12a90:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12a94:	e0bffb17 	ldw	r2,-20(fp)
   12a98:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   12a9c:	e037883a 	mov	sp,fp
   12aa0:	dfc00117 	ldw	ra,4(sp)
   12aa4:	df000017 	ldw	fp,0(sp)
   12aa8:	dec00204 	addi	sp,sp,8
   12aac:	f800283a 	ret

00012ab0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   12ab0:	defff904 	addi	sp,sp,-28
   12ab4:	dfc00615 	stw	ra,24(sp)
   12ab8:	df000515 	stw	fp,20(sp)
   12abc:	df000504 	addi	fp,sp,20
   12ac0:	e13ffc15 	stw	r4,-16(fp)
   12ac4:	e17ffd15 	stw	r5,-12(fp)
   12ac8:	e1bffe15 	stw	r6,-8(fp)
   12acc:	e1ffff15 	stw	r7,-4(fp)
   12ad0:	e0bfff17 	ldw	r2,-4(fp)
   12ad4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   12ad8:	00820034 	movhi	r2,2048
   12adc:	10897904 	addi	r2,r2,9700
   12ae0:	10800017 	ldw	r2,0(r2)
   12ae4:	1004c03a 	cmpne	r2,r2,zero
   12ae8:	1000041e 	bne	r2,zero,12afc <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
   12aec:	00c20034 	movhi	r3,2048
   12af0:	18c97904 	addi	r3,r3,9700
   12af4:	e0bffb17 	ldw	r2,-20(fp)
   12af8:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   12afc:	e0bffc17 	ldw	r2,-16(fp)
   12b00:	10800104 	addi	r2,r2,4
   12b04:	1007883a 	mov	r3,r2
   12b08:	008001c4 	movi	r2,7
   12b0c:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   12b10:	e13ffe17 	ldw	r4,-8(fp)
   12b14:	e17ffc17 	ldw	r5,-16(fp)
   12b18:	01800074 	movhi	r6,1
   12b1c:	318a8f04 	addi	r6,r6,10812
   12b20:	00011f40 	call	11f4 <alt_irq_register>
#endif  
}
   12b24:	e037883a 	mov	sp,fp
   12b28:	dfc00117 	ldw	ra,4(sp)
   12b2c:	df000017 	ldw	fp,0(sp)
   12b30:	dec00204 	addi	sp,sp,8
   12b34:	f800283a 	ret

00012b38 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   12b38:	defffa04 	addi	sp,sp,-24
   12b3c:	dfc00515 	stw	ra,20(sp)
   12b40:	df000415 	stw	fp,16(sp)
   12b44:	df000404 	addi	fp,sp,16
   12b48:	e13ffd15 	stw	r4,-12(fp)
   12b4c:	e17ffe15 	stw	r5,-8(fp)
   12b50:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   12b54:	e0bffd17 	ldw	r2,-12(fp)
   12b58:	10800017 	ldw	r2,0(r2)
   12b5c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   12b60:	e0bffc17 	ldw	r2,-16(fp)
   12b64:	11000a04 	addi	r4,r2,40
   12b68:	e0bffd17 	ldw	r2,-12(fp)
   12b6c:	11c00217 	ldw	r7,8(r2)
   12b70:	e17ffe17 	ldw	r5,-8(fp)
   12b74:	e1bfff17 	ldw	r6,-4(fp)
   12b78:	001302c0 	call	1302c <altera_avalon_uart_read>
      fd->fd_flags);
}
   12b7c:	e037883a 	mov	sp,fp
   12b80:	dfc00117 	ldw	ra,4(sp)
   12b84:	df000017 	ldw	fp,0(sp)
   12b88:	dec00204 	addi	sp,sp,8
   12b8c:	f800283a 	ret

00012b90 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   12b90:	defffa04 	addi	sp,sp,-24
   12b94:	dfc00515 	stw	ra,20(sp)
   12b98:	df000415 	stw	fp,16(sp)
   12b9c:	df000404 	addi	fp,sp,16
   12ba0:	e13ffd15 	stw	r4,-12(fp)
   12ba4:	e17ffe15 	stw	r5,-8(fp)
   12ba8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   12bac:	e0bffd17 	ldw	r2,-12(fp)
   12bb0:	10800017 	ldw	r2,0(r2)
   12bb4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   12bb8:	e0bffc17 	ldw	r2,-16(fp)
   12bbc:	11000a04 	addi	r4,r2,40
   12bc0:	e0bffd17 	ldw	r2,-12(fp)
   12bc4:	11c00217 	ldw	r7,8(r2)
   12bc8:	e17ffe17 	ldw	r5,-8(fp)
   12bcc:	e1bfff17 	ldw	r6,-4(fp)
   12bd0:	00132bc0 	call	132bc <altera_avalon_uart_write>
      fd->fd_flags);
}
   12bd4:	e037883a 	mov	sp,fp
   12bd8:	dfc00117 	ldw	ra,4(sp)
   12bdc:	df000017 	ldw	fp,0(sp)
   12be0:	dec00204 	addi	sp,sp,8
   12be4:	f800283a 	ret

00012be8 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   12be8:	defffc04 	addi	sp,sp,-16
   12bec:	dfc00315 	stw	ra,12(sp)
   12bf0:	df000215 	stw	fp,8(sp)
   12bf4:	df000204 	addi	fp,sp,8
   12bf8:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   12bfc:	e0bfff17 	ldw	r2,-4(fp)
   12c00:	10800017 	ldw	r2,0(r2)
   12c04:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   12c08:	e0bffe17 	ldw	r2,-8(fp)
   12c0c:	11000a04 	addi	r4,r2,40
   12c10:	e0bfff17 	ldw	r2,-4(fp)
   12c14:	11400217 	ldw	r5,8(r2)
   12c18:	0012fcc0 	call	12fcc <altera_avalon_uart_close>
}
   12c1c:	e037883a 	mov	sp,fp
   12c20:	dfc00117 	ldw	ra,4(sp)
   12c24:	df000017 	ldw	fp,0(sp)
   12c28:	dec00204 	addi	sp,sp,8
   12c2c:	f800283a 	ret

00012c30 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   12c30:	defff804 	addi	sp,sp,-32
   12c34:	dfc00715 	stw	ra,28(sp)
   12c38:	df000615 	stw	fp,24(sp)
   12c3c:	df000604 	addi	fp,sp,24
   12c40:	e13ffc15 	stw	r4,-16(fp)
   12c44:	e17ffd15 	stw	r5,-12(fp)
   12c48:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
   12c4c:	e0bffc17 	ldw	r2,-16(fp)
   12c50:	10800017 	ldw	r2,0(r2)
   12c54:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   12c58:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   12c5c:	1004c03a 	cmpne	r2,r2,zero
   12c60:	1000061e 	bne	r2,zero,12c7c <altera_avalon_uart_init+0x4c>
   12c64:	0005883a 	mov	r2,zero
   12c68:	1004c03a 	cmpne	r2,r2,zero
   12c6c:	1000031e 	bne	r2,zero,12c7c <altera_avalon_uart_init+0x4c>
   12c70:	0005883a 	mov	r2,zero
   12c74:	1005003a 	cmpeq	r2,r2,zero
   12c78:	1000031e 	bne	r2,zero,12c88 <altera_avalon_uart_init+0x58>
   12c7c:	00800044 	movi	r2,1
   12c80:	e0bfff15 	stw	r2,-4(fp)
   12c84:	00000106 	br	12c8c <altera_avalon_uart_init+0x5c>
   12c88:	e03fff15 	stw	zero,-4(fp)
   12c8c:	e0bfff17 	ldw	r2,-4(fp)
   12c90:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   12c94:	e0bffa17 	ldw	r2,-24(fp)
   12c98:	1004c03a 	cmpne	r2,r2,zero
   12c9c:	10000f1e 	bne	r2,zero,12cdc <altera_avalon_uart_init+0xac>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   12ca0:	e0fffc17 	ldw	r3,-16(fp)
   12ca4:	00832004 	movi	r2,3200
   12ca8:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   12cac:	e0bffb17 	ldw	r2,-20(fp)
   12cb0:	11000304 	addi	r4,r2,12
   12cb4:	e0bffc17 	ldw	r2,-16(fp)
   12cb8:	10800117 	ldw	r2,4(r2)
   12cbc:	1007883a 	mov	r3,r2
   12cc0:	2005883a 	mov	r2,r4
   12cc4:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   12cc8:	e13ffe17 	ldw	r4,-8(fp)
   12ccc:	e17ffc17 	ldw	r5,-16(fp)
   12cd0:	01800074 	movhi	r6,1
   12cd4:	318b3c04 	addi	r6,r6,11504
   12cd8:	00011f40 	call	11f4 <alt_irq_register>
#endif  
  }
}
   12cdc:	e037883a 	mov	sp,fp
   12ce0:	dfc00117 	ldw	ra,4(sp)
   12ce4:	df000017 	ldw	fp,0(sp)
   12ce8:	dec00204 	addi	sp,sp,8
   12cec:	f800283a 	ret

00012cf0 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   12cf0:	defff904 	addi	sp,sp,-28
   12cf4:	dfc00615 	stw	ra,24(sp)
   12cf8:	df000515 	stw	fp,20(sp)
   12cfc:	df000504 	addi	fp,sp,20
   12d00:	e13ffe15 	stw	r4,-8(fp)
   12d04:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   12d08:	e0bffe17 	ldw	r2,-8(fp)
   12d0c:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
   12d10:	e0bffc17 	ldw	r2,-16(fp)
   12d14:	10800017 	ldw	r2,0(r2)
   12d18:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   12d1c:	e0bffb17 	ldw	r2,-20(fp)
   12d20:	10800204 	addi	r2,r2,8
   12d24:	10800037 	ldwio	r2,0(r2)
   12d28:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   12d2c:	e0bffb17 	ldw	r2,-20(fp)
   12d30:	10800204 	addi	r2,r2,8
   12d34:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   12d38:	e0bffb17 	ldw	r2,-20(fp)
   12d3c:	10800204 	addi	r2,r2,8
   12d40:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   12d44:	e0bffd17 	ldw	r2,-12(fp)
   12d48:	1080200c 	andi	r2,r2,128
   12d4c:	1005003a 	cmpeq	r2,r2,zero
   12d50:	1000031e 	bne	r2,zero,12d60 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   12d54:	e13ffc17 	ldw	r4,-16(fp)
   12d58:	e17ffd17 	ldw	r5,-12(fp)
   12d5c:	0012d900 	call	12d90 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   12d60:	e0bffd17 	ldw	r2,-12(fp)
   12d64:	1081100c 	andi	r2,r2,1088
   12d68:	1005003a 	cmpeq	r2,r2,zero
   12d6c:	1000031e 	bne	r2,zero,12d7c <altera_avalon_uart_irq+0x8c>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   12d70:	e13ffc17 	ldw	r4,-16(fp)
   12d74:	e17ffd17 	ldw	r5,-12(fp)
   12d78:	0012e700 	call	12e70 <altera_avalon_uart_txirq>
  }
  

}
   12d7c:	e037883a 	mov	sp,fp
   12d80:	dfc00117 	ldw	ra,4(sp)
   12d84:	df000017 	ldw	fp,0(sp)
   12d88:	dec00204 	addi	sp,sp,8
   12d8c:	f800283a 	ret

00012d90 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   12d90:	defffc04 	addi	sp,sp,-16
   12d94:	df000315 	stw	fp,12(sp)
   12d98:	df000304 	addi	fp,sp,12
   12d9c:	e13ffe15 	stw	r4,-8(fp)
   12da0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   12da4:	e0bfff17 	ldw	r2,-4(fp)
   12da8:	108000cc 	andi	r2,r2,3
   12dac:	1004c03a 	cmpne	r2,r2,zero
   12db0:	10002b1e 	bne	r2,zero,12e60 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   12db4:	e0bffe17 	ldw	r2,-8(fp)
   12db8:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   12dbc:	e0bffe17 	ldw	r2,-8(fp)
   12dc0:	10800317 	ldw	r2,12(r2)
   12dc4:	10800044 	addi	r2,r2,1
   12dc8:	10800fcc 	andi	r2,r2,63
   12dcc:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   12dd0:	e0bffe17 	ldw	r2,-8(fp)
   12dd4:	11000317 	ldw	r4,12(r2)
   12dd8:	e0bffe17 	ldw	r2,-8(fp)
   12ddc:	10800017 	ldw	r2,0(r2)
   12de0:	10800037 	ldwio	r2,0(r2)
   12de4:	1007883a 	mov	r3,r2
   12de8:	e0bffe17 	ldw	r2,-8(fp)
   12dec:	2085883a 	add	r2,r4,r2
   12df0:	10800704 	addi	r2,r2,28
   12df4:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
   12df8:	e0fffe17 	ldw	r3,-8(fp)
   12dfc:	e0bffd17 	ldw	r2,-12(fp)
   12e00:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   12e04:	e0bffe17 	ldw	r2,-8(fp)
   12e08:	10800317 	ldw	r2,12(r2)
   12e0c:	10800044 	addi	r2,r2,1
   12e10:	10800fcc 	andi	r2,r2,63
   12e14:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   12e18:	e0bffe17 	ldw	r2,-8(fp)
   12e1c:	10c00217 	ldw	r3,8(r2)
   12e20:	e0bffd17 	ldw	r2,-12(fp)
   12e24:	18800e1e 	bne	r3,r2,12e60 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   12e28:	e0bffe17 	ldw	r2,-8(fp)
   12e2c:	10c00117 	ldw	r3,4(r2)
   12e30:	00bfdfc4 	movi	r2,-129
   12e34:	1886703a 	and	r3,r3,r2
   12e38:	e0bffe17 	ldw	r2,-8(fp)
   12e3c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   12e40:	e0bffe17 	ldw	r2,-8(fp)
   12e44:	10800017 	ldw	r2,0(r2)
   12e48:	11000304 	addi	r4,r2,12
   12e4c:	e0bffe17 	ldw	r2,-8(fp)
   12e50:	10800117 	ldw	r2,4(r2)
   12e54:	1007883a 	mov	r3,r2
   12e58:	2005883a 	mov	r2,r4
   12e5c:	10c00035 	stwio	r3,0(r2)
  }   
}
   12e60:	e037883a 	mov	sp,fp
   12e64:	df000017 	ldw	fp,0(sp)
   12e68:	dec00104 	addi	sp,sp,4
   12e6c:	f800283a 	ret

00012e70 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   12e70:	defffd04 	addi	sp,sp,-12
   12e74:	df000215 	stw	fp,8(sp)
   12e78:	df000204 	addi	fp,sp,8
   12e7c:	e13ffe15 	stw	r4,-8(fp)
   12e80:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   12e84:	e0bffe17 	ldw	r2,-8(fp)
   12e88:	10c00417 	ldw	r3,16(r2)
   12e8c:	e0bffe17 	ldw	r2,-8(fp)
   12e90:	10800517 	ldw	r2,20(r2)
   12e94:	18803626 	beq	r3,r2,12f70 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   12e98:	e0bffe17 	ldw	r2,-8(fp)
   12e9c:	10800617 	ldw	r2,24(r2)
   12ea0:	1080008c 	andi	r2,r2,2
   12ea4:	1005003a 	cmpeq	r2,r2,zero
   12ea8:	1000041e 	bne	r2,zero,12ebc <altera_avalon_uart_txirq+0x4c>
   12eac:	e0bfff17 	ldw	r2,-4(fp)
   12eb0:	1082000c 	andi	r2,r2,2048
   12eb4:	1005003a 	cmpeq	r2,r2,zero
   12eb8:	10001e1e 	bne	r2,zero,12f34 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   12ebc:	e0bffe17 	ldw	r2,-8(fp)
   12ec0:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   12ec4:	e0bffe17 	ldw	r2,-8(fp)
   12ec8:	10800017 	ldw	r2,0(r2)
   12ecc:	11000104 	addi	r4,r2,4
   12ed0:	e0bffe17 	ldw	r2,-8(fp)
   12ed4:	10c00417 	ldw	r3,16(r2)
   12ed8:	e0bffe17 	ldw	r2,-8(fp)
   12edc:	1885883a 	add	r2,r3,r2
   12ee0:	10801704 	addi	r2,r2,92
   12ee4:	10800003 	ldbu	r2,0(r2)
   12ee8:	10c03fcc 	andi	r3,r2,255
   12eec:	2005883a 	mov	r2,r4
   12ef0:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   12ef4:	e0bffe17 	ldw	r2,-8(fp)
   12ef8:	10800417 	ldw	r2,16(r2)
   12efc:	10c00044 	addi	r3,r2,1
   12f00:	e0bffe17 	ldw	r2,-8(fp)
   12f04:	10c00415 	stw	r3,16(r2)
   12f08:	e0bffe17 	ldw	r2,-8(fp)
   12f0c:	10800417 	ldw	r2,16(r2)
   12f10:	10c00fcc 	andi	r3,r2,63
   12f14:	e0bffe17 	ldw	r2,-8(fp)
   12f18:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   12f1c:	e0bffe17 	ldw	r2,-8(fp)
   12f20:	10800117 	ldw	r2,4(r2)
   12f24:	10c01014 	ori	r3,r2,64
   12f28:	e0bffe17 	ldw	r2,-8(fp)
   12f2c:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   12f30:	00000f06 	br	12f70 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   12f34:	e0bffe17 	ldw	r2,-8(fp)
   12f38:	10800017 	ldw	r2,0(r2)
   12f3c:	10800204 	addi	r2,r2,8
   12f40:	10800037 	ldwio	r2,0(r2)
   12f44:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   12f48:	e0bfff17 	ldw	r2,-4(fp)
   12f4c:	1082000c 	andi	r2,r2,2048
   12f50:	1004c03a 	cmpne	r2,r2,zero
   12f54:	1000061e 	bne	r2,zero,12f70 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   12f58:	e0bffe17 	ldw	r2,-8(fp)
   12f5c:	10c00117 	ldw	r3,4(r2)
   12f60:	00bfefc4 	movi	r2,-65
   12f64:	1886703a 	and	r3,r3,r2
   12f68:	e0bffe17 	ldw	r2,-8(fp)
   12f6c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   12f70:	e0bffe17 	ldw	r2,-8(fp)
   12f74:	10c00417 	ldw	r3,16(r2)
   12f78:	e0bffe17 	ldw	r2,-8(fp)
   12f7c:	10800517 	ldw	r2,20(r2)
   12f80:	1880061e 	bne	r3,r2,12f9c <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   12f84:	e0bffe17 	ldw	r2,-8(fp)
   12f88:	10c00117 	ldw	r3,4(r2)
   12f8c:	00beefc4 	movi	r2,-1089
   12f90:	1886703a 	and	r3,r3,r2
   12f94:	e0bffe17 	ldw	r2,-8(fp)
   12f98:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   12f9c:	e0bffe17 	ldw	r2,-8(fp)
   12fa0:	10800017 	ldw	r2,0(r2)
   12fa4:	11000304 	addi	r4,r2,12
   12fa8:	e0bffe17 	ldw	r2,-8(fp)
   12fac:	10800117 	ldw	r2,4(r2)
   12fb0:	1007883a 	mov	r3,r2
   12fb4:	2005883a 	mov	r2,r4
   12fb8:	10c00035 	stwio	r3,0(r2)
}
   12fbc:	e037883a 	mov	sp,fp
   12fc0:	df000017 	ldw	fp,0(sp)
   12fc4:	dec00104 	addi	sp,sp,4
   12fc8:	f800283a 	ret

00012fcc <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   12fcc:	defffc04 	addi	sp,sp,-16
   12fd0:	df000315 	stw	fp,12(sp)
   12fd4:	df000304 	addi	fp,sp,12
   12fd8:	e13ffd15 	stw	r4,-12(fp)
   12fdc:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   12fe0:	00000706 	br	13000 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   12fe4:	e0bffe17 	ldw	r2,-8(fp)
   12fe8:	1090000c 	andi	r2,r2,16384
   12fec:	1005003a 	cmpeq	r2,r2,zero
   12ff0:	1000031e 	bne	r2,zero,13000 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
   12ff4:	00bffd44 	movi	r2,-11
   12ff8:	e0bfff15 	stw	r2,-4(fp)
   12ffc:	00000606 	br	13018 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   13000:	e0bffd17 	ldw	r2,-12(fp)
   13004:	10c00417 	ldw	r3,16(r2)
   13008:	e0bffd17 	ldw	r2,-12(fp)
   1300c:	10800517 	ldw	r2,20(r2)
   13010:	18bff41e 	bne	r3,r2,12fe4 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   13014:	e03fff15 	stw	zero,-4(fp)
   13018:	e0bfff17 	ldw	r2,-4(fp)
}
   1301c:	e037883a 	mov	sp,fp
   13020:	df000017 	ldw	fp,0(sp)
   13024:	dec00104 	addi	sp,sp,4
   13028:	f800283a 	ret

0001302c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   1302c:	defff004 	addi	sp,sp,-64
   13030:	dfc00f15 	stw	ra,60(sp)
   13034:	df000e15 	stw	fp,56(sp)
   13038:	df000e04 	addi	fp,sp,56
   1303c:	e13ffb15 	stw	r4,-20(fp)
   13040:	e17ffc15 	stw	r5,-16(fp)
   13044:	e1bffd15 	stw	r6,-12(fp)
   13048:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
   1304c:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
   13050:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   13054:	e0bffe17 	ldw	r2,-8(fp)
   13058:	1090000c 	andi	r2,r2,16384
   1305c:	1005003a 	cmpeq	r2,r2,zero
   13060:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
   13064:	e0bffb17 	ldw	r2,-20(fp)
   13068:	10800217 	ldw	r2,8(r2)
   1306c:	10800044 	addi	r2,r2,1
   13070:	10800fcc 	andi	r2,r2,63
   13074:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   13078:	00001906 	br	130e0 <altera_avalon_uart_read+0xb4>
    {
      count++;
   1307c:	e0bff617 	ldw	r2,-40(fp)
   13080:	10800044 	addi	r2,r2,1
   13084:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   13088:	e0bffb17 	ldw	r2,-20(fp)
   1308c:	10c00217 	ldw	r3,8(r2)
   13090:	e0bffb17 	ldw	r2,-20(fp)
   13094:	1885883a 	add	r2,r3,r2
   13098:	10800704 	addi	r2,r2,28
   1309c:	10800003 	ldbu	r2,0(r2)
   130a0:	1007883a 	mov	r3,r2
   130a4:	e0bffc17 	ldw	r2,-16(fp)
   130a8:	10c00005 	stb	r3,0(r2)
   130ac:	e0bffc17 	ldw	r2,-16(fp)
   130b0:	10800044 	addi	r2,r2,1
   130b4:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
   130b8:	e0bffb17 	ldw	r2,-20(fp)
   130bc:	10800217 	ldw	r2,8(r2)
   130c0:	10c00044 	addi	r3,r2,1
   130c4:	e0bffb17 	ldw	r2,-20(fp)
   130c8:	10c00215 	stw	r3,8(r2)
   130cc:	e0bffb17 	ldw	r2,-20(fp)
   130d0:	10800217 	ldw	r2,8(r2)
   130d4:	10c00fcc 	andi	r3,r2,63
   130d8:	e0bffb17 	ldw	r2,-20(fp)
   130dc:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   130e0:	e0fff617 	ldw	r3,-40(fp)
   130e4:	e0bffd17 	ldw	r2,-12(fp)
   130e8:	1880050e 	bge	r3,r2,13100 <altera_avalon_uart_read+0xd4>
   130ec:	e0bffb17 	ldw	r2,-20(fp)
   130f0:	10c00217 	ldw	r3,8(r2)
   130f4:	e0bffb17 	ldw	r2,-20(fp)
   130f8:	10800317 	ldw	r2,12(r2)
   130fc:	18bfdf1e 	bne	r3,r2,1307c <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   13100:	e0bff617 	ldw	r2,-40(fp)
   13104:	1004c03a 	cmpne	r2,r2,zero
   13108:	1000271e 	bne	r2,zero,131a8 <altera_avalon_uart_read+0x17c>
   1310c:	e0bffb17 	ldw	r2,-20(fp)
   13110:	10c00217 	ldw	r3,8(r2)
   13114:	e0bffb17 	ldw	r2,-20(fp)
   13118:	10800317 	ldw	r2,12(r2)
   1311c:	1880221e 	bne	r3,r2,131a8 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
   13120:	e0bff917 	ldw	r2,-28(fp)
   13124:	1004c03a 	cmpne	r2,r2,zero
   13128:	1000061e 	bne	r2,zero,13144 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   1312c:	001325c0 	call	1325c <alt_get_errno>
   13130:	00c002c4 	movi	r3,11
   13134:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
   13138:	00800044 	movi	r2,1
   1313c:	e0bff705 	stb	r2,-36(fp)
        break;
   13140:	00001f06 	br	131c0 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13144:	0005303a 	rdctl	r2,status
   13148:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1314c:	e0fff517 	ldw	r3,-44(fp)
   13150:	00bfff84 	movi	r2,-2
   13154:	1884703a 	and	r2,r3,r2
   13158:	1001703a 	wrctl	status,r2
  
  return context;
   1315c:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   13160:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13164:	e0bffb17 	ldw	r2,-20(fp)
   13168:	10800117 	ldw	r2,4(r2)
   1316c:	10c02014 	ori	r3,r2,128
   13170:	e0bffb17 	ldw	r2,-20(fp)
   13174:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13178:	e0bffb17 	ldw	r2,-20(fp)
   1317c:	10800017 	ldw	r2,0(r2)
   13180:	11000304 	addi	r4,r2,12
   13184:	e0bffb17 	ldw	r2,-20(fp)
   13188:	10800117 	ldw	r2,4(r2)
   1318c:	1007883a 	mov	r3,r2
   13190:	2005883a 	mov	r2,r4
   13194:	10c00035 	stwio	r3,0(r2)
   13198:	e0bffa17 	ldw	r2,-24(fp)
   1319c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   131a0:	e0bff417 	ldw	r2,-48(fp)
   131a4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   131a8:	e0bff617 	ldw	r2,-40(fp)
   131ac:	1004c03a 	cmpne	r2,r2,zero
   131b0:	1000031e 	bne	r2,zero,131c0 <altera_avalon_uart_read+0x194>
   131b4:	e0bffd17 	ldw	r2,-12(fp)
   131b8:	1004c03a 	cmpne	r2,r2,zero
   131bc:	103fc81e 	bne	r2,zero,130e0 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   131c0:	0005303a 	rdctl	r2,status
   131c4:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   131c8:	e0fff317 	ldw	r3,-52(fp)
   131cc:	00bfff84 	movi	r2,-2
   131d0:	1884703a 	and	r2,r3,r2
   131d4:	1001703a 	wrctl	status,r2
  
  return context;
   131d8:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   131dc:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   131e0:	e0bffb17 	ldw	r2,-20(fp)
   131e4:	10800117 	ldw	r2,4(r2)
   131e8:	10c02014 	ori	r3,r2,128
   131ec:	e0bffb17 	ldw	r2,-20(fp)
   131f0:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   131f4:	e0bffb17 	ldw	r2,-20(fp)
   131f8:	10800017 	ldw	r2,0(r2)
   131fc:	11000304 	addi	r4,r2,12
   13200:	e0bffb17 	ldw	r2,-20(fp)
   13204:	10800117 	ldw	r2,4(r2)
   13208:	1007883a 	mov	r3,r2
   1320c:	2005883a 	mov	r2,r4
   13210:	10c00035 	stwio	r3,0(r2)
   13214:	e0bffa17 	ldw	r2,-24(fp)
   13218:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1321c:	e0bff217 	ldw	r2,-56(fp)
   13220:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   13224:	e0bff703 	ldbu	r2,-36(fp)
   13228:	1005003a 	cmpeq	r2,r2,zero
   1322c:	1000031e 	bne	r2,zero,1323c <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
   13230:	00bffd04 	movi	r2,-12
   13234:	e0bfff15 	stw	r2,-4(fp)
   13238:	00000206 	br	13244 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
   1323c:	e0bff617 	ldw	r2,-40(fp)
   13240:	e0bfff15 	stw	r2,-4(fp)
   13244:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   13248:	e037883a 	mov	sp,fp
   1324c:	dfc00117 	ldw	ra,4(sp)
   13250:	df000017 	ldw	fp,0(sp)
   13254:	dec00204 	addi	sp,sp,8
   13258:	f800283a 	ret

0001325c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1325c:	defffd04 	addi	sp,sp,-12
   13260:	dfc00215 	stw	ra,8(sp)
   13264:	df000115 	stw	fp,4(sp)
   13268:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   1326c:	00820034 	movhi	r2,2048
   13270:	10894704 	addi	r2,r2,9500
   13274:	10800017 	ldw	r2,0(r2)
   13278:	1005003a 	cmpeq	r2,r2,zero
   1327c:	1000061e 	bne	r2,zero,13298 <alt_get_errno+0x3c>
   13280:	00820034 	movhi	r2,2048
   13284:	10894704 	addi	r2,r2,9500
   13288:	10800017 	ldw	r2,0(r2)
   1328c:	103ee83a 	callr	r2
   13290:	e0bfff15 	stw	r2,-4(fp)
   13294:	00000306 	br	132a4 <alt_get_errno+0x48>
   13298:	00820034 	movhi	r2,2048
   1329c:	10897404 	addi	r2,r2,9680
   132a0:	e0bfff15 	stw	r2,-4(fp)
   132a4:	e0bfff17 	ldw	r2,-4(fp)
}
   132a8:	e037883a 	mov	sp,fp
   132ac:	dfc00117 	ldw	ra,4(sp)
   132b0:	df000017 	ldw	fp,0(sp)
   132b4:	dec00204 	addi	sp,sp,8
   132b8:	f800283a 	ret

000132bc <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   132bc:	defff204 	addi	sp,sp,-56
   132c0:	dfc00d15 	stw	ra,52(sp)
   132c4:	df000c15 	stw	fp,48(sp)
   132c8:	df000c04 	addi	fp,sp,48
   132cc:	e13ffc15 	stw	r4,-16(fp)
   132d0:	e17ffd15 	stw	r5,-12(fp)
   132d4:	e1bffe15 	stw	r6,-8(fp)
   132d8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   132dc:	e0bffe17 	ldw	r2,-8(fp)
   132e0:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   132e4:	e0bfff17 	ldw	r2,-4(fp)
   132e8:	1090000c 	andi	r2,r2,16384
   132ec:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   132f0:	00004006 	br	133f4 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   132f4:	e0bffc17 	ldw	r2,-16(fp)
   132f8:	10800517 	ldw	r2,20(r2)
   132fc:	10800044 	addi	r2,r2,1
   13300:	10800fcc 	andi	r2,r2,63
   13304:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   13308:	e0bffc17 	ldw	r2,-16(fp)
   1330c:	10c00417 	ldw	r3,16(r2)
   13310:	e0bff917 	ldw	r2,-28(fp)
   13314:	1880251e 	bne	r3,r2,133ac <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
   13318:	e0bffa17 	ldw	r2,-24(fp)
   1331c:	1005003a 	cmpeq	r2,r2,zero
   13320:	1000051e 	bne	r2,zero,13338 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   13324:	00134840 	call	13484 <alt_get_errno>
   13328:	1007883a 	mov	r3,r2
   1332c:	008002c4 	movi	r2,11
   13330:	18800015 	stw	r2,0(r3)
        break;
   13334:	00003206 	br	13400 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13338:	0005303a 	rdctl	r2,status
   1333c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13340:	e0fff717 	ldw	r3,-36(fp)
   13344:	00bfff84 	movi	r2,-2
   13348:	1884703a 	and	r2,r3,r2
   1334c:	1001703a 	wrctl	status,r2
  
  return context;
   13350:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   13354:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13358:	e0bffc17 	ldw	r2,-16(fp)
   1335c:	10800117 	ldw	r2,4(r2)
   13360:	10c11014 	ori	r3,r2,1088
   13364:	e0bffc17 	ldw	r2,-16(fp)
   13368:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1336c:	e0bffc17 	ldw	r2,-16(fp)
   13370:	10800017 	ldw	r2,0(r2)
   13374:	11000304 	addi	r4,r2,12
   13378:	e0bffc17 	ldw	r2,-16(fp)
   1337c:	10800117 	ldw	r2,4(r2)
   13380:	1007883a 	mov	r3,r2
   13384:	2005883a 	mov	r2,r4
   13388:	10c00035 	stwio	r3,0(r2)
   1338c:	e0bffb17 	ldw	r2,-20(fp)
   13390:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13394:	e0bff617 	ldw	r2,-40(fp)
   13398:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   1339c:	e0bffc17 	ldw	r2,-16(fp)
   133a0:	10c00417 	ldw	r3,16(r2)
   133a4:	e0bff917 	ldw	r2,-28(fp)
   133a8:	18bffc26 	beq	r3,r2,1339c <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
   133ac:	e0bff817 	ldw	r2,-32(fp)
   133b0:	10bfffc4 	addi	r2,r2,-1
   133b4:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   133b8:	e0bffc17 	ldw	r2,-16(fp)
   133bc:	10c00517 	ldw	r3,20(r2)
   133c0:	e0bffd17 	ldw	r2,-12(fp)
   133c4:	10800003 	ldbu	r2,0(r2)
   133c8:	1009883a 	mov	r4,r2
   133cc:	e0bffc17 	ldw	r2,-16(fp)
   133d0:	1885883a 	add	r2,r3,r2
   133d4:	10801704 	addi	r2,r2,92
   133d8:	11000005 	stb	r4,0(r2)
   133dc:	e0bffd17 	ldw	r2,-12(fp)
   133e0:	10800044 	addi	r2,r2,1
   133e4:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
   133e8:	e0fffc17 	ldw	r3,-16(fp)
   133ec:	e0bff917 	ldw	r2,-28(fp)
   133f0:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   133f4:	e0bff817 	ldw	r2,-32(fp)
   133f8:	1004c03a 	cmpne	r2,r2,zero
   133fc:	103fbd1e 	bne	r2,zero,132f4 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13400:	0005303a 	rdctl	r2,status
   13404:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13408:	e0fff517 	ldw	r3,-44(fp)
   1340c:	00bfff84 	movi	r2,-2
   13410:	1884703a 	and	r2,r3,r2
   13414:	1001703a 	wrctl	status,r2
  
  return context;
   13418:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   1341c:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13420:	e0bffc17 	ldw	r2,-16(fp)
   13424:	10800117 	ldw	r2,4(r2)
   13428:	10c11014 	ori	r3,r2,1088
   1342c:	e0bffc17 	ldw	r2,-16(fp)
   13430:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13434:	e0bffc17 	ldw	r2,-16(fp)
   13438:	10800017 	ldw	r2,0(r2)
   1343c:	11000304 	addi	r4,r2,12
   13440:	e0bffc17 	ldw	r2,-16(fp)
   13444:	10800117 	ldw	r2,4(r2)
   13448:	1007883a 	mov	r3,r2
   1344c:	2005883a 	mov	r2,r4
   13450:	10c00035 	stwio	r3,0(r2)
   13454:	e0bffb17 	ldw	r2,-20(fp)
   13458:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1345c:	e0bff417 	ldw	r2,-48(fp)
   13460:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   13464:	e0fffe17 	ldw	r3,-8(fp)
   13468:	e0bff817 	ldw	r2,-32(fp)
   1346c:	1885c83a 	sub	r2,r3,r2
}
   13470:	e037883a 	mov	sp,fp
   13474:	dfc00117 	ldw	ra,4(sp)
   13478:	df000017 	ldw	fp,0(sp)
   1347c:	dec00204 	addi	sp,sp,8
   13480:	f800283a 	ret

00013484 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13484:	defffd04 	addi	sp,sp,-12
   13488:	dfc00215 	stw	ra,8(sp)
   1348c:	df000115 	stw	fp,4(sp)
   13490:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   13494:	00820034 	movhi	r2,2048
   13498:	10894704 	addi	r2,r2,9500
   1349c:	10800017 	ldw	r2,0(r2)
   134a0:	1005003a 	cmpeq	r2,r2,zero
   134a4:	1000061e 	bne	r2,zero,134c0 <alt_get_errno+0x3c>
   134a8:	00820034 	movhi	r2,2048
   134ac:	10894704 	addi	r2,r2,9500
   134b0:	10800017 	ldw	r2,0(r2)
   134b4:	103ee83a 	callr	r2
   134b8:	e0bfff15 	stw	r2,-4(fp)
   134bc:	00000306 	br	134cc <alt_get_errno+0x48>
   134c0:	00820034 	movhi	r2,2048
   134c4:	10897404 	addi	r2,r2,9680
   134c8:	e0bfff15 	stw	r2,-4(fp)
   134cc:	e0bfff17 	ldw	r2,-4(fp)
}
   134d0:	e037883a 	mov	sp,fp
   134d4:	dfc00117 	ldw	ra,4(sp)
   134d8:	df000017 	ldw	fp,0(sp)
   134dc:	dec00204 	addi	sp,sp,8
   134e0:	f800283a 	ret

000134e4 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   134e4:	defffd04 	addi	sp,sp,-12
   134e8:	df000215 	stw	fp,8(sp)
   134ec:	df000204 	addi	fp,sp,8
   134f0:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   134f4:	e0bfff17 	ldw	r2,-4(fp)
   134f8:	1080400c 	andi	r2,r2,256
   134fc:	1004d23a 	srli	r2,r2,8
   13500:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   13504:	e0bffe03 	ldbu	r2,-8(fp)
}
   13508:	e037883a 	mov	sp,fp
   1350c:	df000017 	ldw	fp,0(sp)
   13510:	dec00104 	addi	sp,sp,4
   13514:	f800283a 	ret

00013518 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   13518:	defffd04 	addi	sp,sp,-12
   1351c:	df000215 	stw	fp,8(sp)
   13520:	df000204 	addi	fp,sp,8
   13524:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   13528:	e0bfff17 	ldw	r2,-4(fp)
   1352c:	1080004c 	andi	r2,r2,1
   13530:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13534:	e0bffe03 	ldbu	r2,-8(fp)
}
   13538:	e037883a 	mov	sp,fp
   1353c:	df000017 	ldw	fp,0(sp)
   13540:	dec00104 	addi	sp,sp,4
   13544:	f800283a 	ret

00013548 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   13548:	defffd04 	addi	sp,sp,-12
   1354c:	df000215 	stw	fp,8(sp)
   13550:	df000204 	addi	fp,sp,8
   13554:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   13558:	e0bfff17 	ldw	r2,-4(fp)
   1355c:	1081000c 	andi	r2,r2,1024
   13560:	1004d2ba 	srli	r2,r2,10
   13564:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13568:	e0bffe03 	ldbu	r2,-8(fp)
}
   1356c:	e037883a 	mov	sp,fp
   13570:	df000017 	ldw	fp,0(sp)
   13574:	dec00104 	addi	sp,sp,4
   13578:	f800283a 	ret

0001357c <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   1357c:	defffd04 	addi	sp,sp,-12
   13580:	df000215 	stw	fp,8(sp)
   13584:	df000204 	addi	fp,sp,8
   13588:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   1358c:	e0bfff17 	ldw	r2,-4(fp)
   13590:	10bfffec 	andhi	r2,r2,65535
   13594:	1004d43a 	srli	r2,r2,16
   13598:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   1359c:	e0bffe0b 	ldhu	r2,-8(fp)
}
   135a0:	e037883a 	mov	sp,fp
   135a4:	df000017 	ldw	fp,0(sp)
   135a8:	dec00104 	addi	sp,sp,4
   135ac:	f800283a 	ret

000135b0 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   135b0:	defffd04 	addi	sp,sp,-12
   135b4:	df000215 	stw	fp,8(sp)
   135b8:	df000204 	addi	fp,sp,8
   135bc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   135c0:	e0bfff17 	ldw	r2,-4(fp)
   135c4:	10a0000c 	andi	r2,r2,32768
   135c8:	1004d3fa 	srli	r2,r2,15
   135cc:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   135d0:	e0bffe03 	ldbu	r2,-8(fp)
}
   135d4:	e037883a 	mov	sp,fp
   135d8:	df000017 	ldw	fp,0(sp)
   135dc:	dec00104 	addi	sp,sp,4
   135e0:	f800283a 	ret

000135e4 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   135e4:	defffd04 	addi	sp,sp,-12
   135e8:	df000215 	stw	fp,8(sp)
   135ec:	df000204 	addi	fp,sp,8
   135f0:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   135f4:	e0bfff17 	ldw	r2,-4(fp)
   135f8:	e0bffe05 	stb	r2,-8(fp)
	return data;
   135fc:	e0bffe03 	ldbu	r2,-8(fp)
}
   13600:	e037883a 	mov	sp,fp
   13604:	df000017 	ldw	fp,0(sp)
   13608:	dec00104 	addi	sp,sp,4
   1360c:	f800283a 	ret

00013610 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   13610:	defffb04 	addi	sp,sp,-20
   13614:	dfc00415 	stw	ra,16(sp)
   13618:	df000315 	stw	fp,12(sp)
   1361c:	df000304 	addi	fp,sp,12
   13620:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   13624:	e13fff17 	ldw	r4,-4(fp)
   13628:	01403fc4 	movi	r5,255
   1362c:	00138700 	call	13870 <alt_up_ps2_write_data_byte_with_ack>
   13630:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   13634:	e0bffd17 	ldw	r2,-12(fp)
   13638:	1004c03a 	cmpne	r2,r2,zero
   1363c:	1000221e 	bne	r2,zero,136c8 <alt_up_ps2_init+0xb8>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   13640:	e17ffe04 	addi	r5,fp,-8
   13644:	e13fff17 	ldw	r4,-4(fp)
   13648:	00138dc0 	call	138dc <alt_up_ps2_read_data_byte_timeout>
   1364c:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   13650:	e0bffd17 	ldw	r2,-12(fp)
   13654:	1004c03a 	cmpne	r2,r2,zero
   13658:	10001b1e 	bne	r2,zero,136c8 <alt_up_ps2_init+0xb8>
   1365c:	e0bffe03 	ldbu	r2,-8(fp)
   13660:	10803fcc 	andi	r2,r2,255
   13664:	10802a98 	cmpnei	r2,r2,170
   13668:	1000171e 	bne	r2,zero,136c8 <alt_up_ps2_init+0xb8>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   1366c:	e17ffe04 	addi	r5,fp,-8
   13670:	e13fff17 	ldw	r4,-4(fp)
   13674:	00138dc0 	call	138dc <alt_up_ps2_read_data_byte_timeout>
   13678:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   1367c:	e0bffd17 	ldw	r2,-12(fp)
   13680:	10bfe318 	cmpnei	r2,r2,-116
   13684:	1000041e 	bne	r2,zero,13698 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   13688:	e0ffff17 	ldw	r3,-4(fp)
   1368c:	00800044 	movi	r2,1
   13690:	18800d15 	stw	r2,52(r3)
   13694:	00000c06 	br	136c8 <alt_up_ps2_init+0xb8>
			}
			else if (status == 0 && byte == 0x00)
   13698:	e0bffd17 	ldw	r2,-12(fp)
   1369c:	1004c03a 	cmpne	r2,r2,zero
   136a0:	1000091e 	bne	r2,zero,136c8 <alt_up_ps2_init+0xb8>
   136a4:	e0bffe03 	ldbu	r2,-8(fp)
   136a8:	10803fcc 	andi	r2,r2,255
   136ac:	1004c03a 	cmpne	r2,r2,zero
   136b0:	1000051e 	bne	r2,zero,136c8 <alt_up_ps2_init+0xb8>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   136b4:	e0bfff17 	ldw	r2,-4(fp)
   136b8:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   136bc:	e13fff17 	ldw	r4,-4(fp)
   136c0:	01403d04 	movi	r5,244
   136c4:	00137880 	call	13788 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   136c8:	e037883a 	mov	sp,fp
   136cc:	dfc00117 	ldw	ra,4(sp)
   136d0:	df000017 	ldw	fp,0(sp)
   136d4:	dec00204 	addi	sp,sp,8
   136d8:	f800283a 	ret

000136dc <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   136dc:	defffd04 	addi	sp,sp,-12
   136e0:	df000215 	stw	fp,8(sp)
   136e4:	df000204 	addi	fp,sp,8
   136e8:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   136ec:	e0bfff17 	ldw	r2,-4(fp)
   136f0:	10800a17 	ldw	r2,40(r2)
   136f4:	10800104 	addi	r2,r2,4
   136f8:	10800037 	ldwio	r2,0(r2)
   136fc:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13700:	e0bffe17 	ldw	r2,-8(fp)
   13704:	10800054 	ori	r2,r2,1
   13708:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   1370c:	e0bfff17 	ldw	r2,-4(fp)
   13710:	10800a17 	ldw	r2,40(r2)
   13714:	10800104 	addi	r2,r2,4
   13718:	e0fffe17 	ldw	r3,-8(fp)
   1371c:	10c00035 	stwio	r3,0(r2)
}
   13720:	e037883a 	mov	sp,fp
   13724:	df000017 	ldw	fp,0(sp)
   13728:	dec00104 	addi	sp,sp,4
   1372c:	f800283a 	ret

00013730 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   13730:	defffd04 	addi	sp,sp,-12
   13734:	df000215 	stw	fp,8(sp)
   13738:	df000204 	addi	fp,sp,8
   1373c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   13740:	e0bfff17 	ldw	r2,-4(fp)
   13744:	10800a17 	ldw	r2,40(r2)
   13748:	10800104 	addi	r2,r2,4
   1374c:	10800037 	ldwio	r2,0(r2)
   13750:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13754:	e0fffe17 	ldw	r3,-8(fp)
   13758:	00bfff84 	movi	r2,-2
   1375c:	1884703a 	and	r2,r3,r2
   13760:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   13764:	e0bfff17 	ldw	r2,-4(fp)
   13768:	10800a17 	ldw	r2,40(r2)
   1376c:	10800104 	addi	r2,r2,4
   13770:	e0fffe17 	ldw	r3,-8(fp)
   13774:	10c00035 	stwio	r3,0(r2)
}
   13778:	e037883a 	mov	sp,fp
   1377c:	df000017 	ldw	fp,0(sp)
   13780:	dec00104 	addi	sp,sp,4
   13784:	f800283a 	ret

00013788 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13788:	defffa04 	addi	sp,sp,-24
   1378c:	dfc00515 	stw	ra,20(sp)
   13790:	df000415 	stw	fp,16(sp)
   13794:	df000404 	addi	fp,sp,16
   13798:	e13ffd15 	stw	r4,-12(fp)
   1379c:	e17ffe05 	stb	r5,-8(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   137a0:	e0bffd17 	ldw	r2,-12(fp)
   137a4:	10800a17 	ldw	r2,40(r2)
   137a8:	e0fffe03 	ldbu	r3,-8(fp)
   137ac:	10c00025 	stbio	r3,0(r2)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   137b0:	e0bffd17 	ldw	r2,-12(fp)
   137b4:	10800a17 	ldw	r2,40(r2)
   137b8:	10800104 	addi	r2,r2,4
   137bc:	10800037 	ldwio	r2,0(r2)
   137c0:	e0bffc15 	stw	r2,-16(fp)
	if (read_CE_bit(ctrl_reg))
   137c4:	e13ffc17 	ldw	r4,-16(fp)
   137c8:	00135480 	call	13548 <read_CE_bit>
   137cc:	10803fcc 	andi	r2,r2,255
   137d0:	1005003a 	cmpeq	r2,r2,zero
   137d4:	1000031e 	bne	r2,zero,137e4 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   137d8:	00bffec4 	movi	r2,-5
   137dc:	e0bfff15 	stw	r2,-4(fp)
   137e0:	00000106 	br	137e8 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   137e4:	e03fff15 	stw	zero,-4(fp)
   137e8:	e0bfff17 	ldw	r2,-4(fp)
}
   137ec:	e037883a 	mov	sp,fp
   137f0:	dfc00117 	ldw	ra,4(sp)
   137f4:	df000017 	ldw	fp,0(sp)
   137f8:	dec00204 	addi	sp,sp,8
   137fc:	f800283a 	ret

00013800 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   13800:	defffb04 	addi	sp,sp,-20
   13804:	dfc00415 	stw	ra,16(sp)
   13808:	df000315 	stw	fp,12(sp)
   1380c:	df000304 	addi	fp,sp,12
   13810:	e13ffe15 	stw	r4,-8(fp)
	unsigned char data = 0;
   13814:	e03ffd45 	stb	zero,-11(fp)
	unsigned char status = 0;
   13818:	e03ffd05 	stb	zero,-12(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   1381c:	e17ffd44 	addi	r5,fp,-11
   13820:	e13ffe17 	ldw	r4,-8(fp)
   13824:	00138dc0 	call	138dc <alt_up_ps2_read_data_byte_timeout>
   13828:	e0bffd05 	stb	r2,-12(fp)
		if ( status == 0)
   1382c:	e0bffd03 	ldbu	r2,-12(fp)
   13830:	1004c03a 	cmpne	r2,r2,zero
   13834:	1000061e 	bne	r2,zero,13850 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   13838:	e0bffd43 	ldbu	r2,-11(fp)
   1383c:	10803fcc 	andi	r2,r2,255
   13840:	10803e98 	cmpnei	r2,r2,250
   13844:	103ff51e 	bne	r2,zero,1381c <alt_up_ps2_wait_for_ack+0x1c>
				return 0;
   13848:	e03fff15 	stw	zero,-4(fp)
   1384c:	00000206 	br	13858 <alt_up_ps2_wait_for_ack+0x58>
		}
		else 
		{
			return status;
   13850:	e0bffd03 	ldbu	r2,-12(fp)
   13854:	e0bfff15 	stw	r2,-4(fp)
   13858:	e0bfff17 	ldw	r2,-4(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   1385c:	e037883a 	mov	sp,fp
   13860:	dfc00117 	ldw	ra,4(sp)
   13864:	df000017 	ldw	fp,0(sp)
   13868:	dec00204 	addi	sp,sp,8
   1386c:	f800283a 	ret

00013870 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13870:	defff904 	addi	sp,sp,-28
   13874:	dfc00615 	stw	ra,24(sp)
   13878:	df000515 	stw	fp,20(sp)
   1387c:	df000504 	addi	fp,sp,20
   13880:	e13ffd15 	stw	r4,-12(fp)
   13884:	e17ffe05 	stb	r5,-8(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   13888:	e17ffe03 	ldbu	r5,-8(fp)
   1388c:	e13ffd17 	ldw	r4,-12(fp)
   13890:	00137880 	call	13788 <alt_up_ps2_write_data_byte>
   13894:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   13898:	e0bffc17 	ldw	r2,-16(fp)
   1389c:	1005003a 	cmpeq	r2,r2,zero
   138a0:	1000031e 	bne	r2,zero,138b0 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   138a4:	e0bffc17 	ldw	r2,-16(fp)
   138a8:	e0bfff15 	stw	r2,-4(fp)
   138ac:	00000506 	br	138c4 <alt_up_ps2_write_data_byte_with_ack+0x54>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   138b0:	e13ffd17 	ldw	r4,-12(fp)
   138b4:	00138000 	call	13800 <alt_up_ps2_wait_for_ack>
   138b8:	e0bffb15 	stw	r2,-20(fp)
	return ack_status;
   138bc:	e0bffb17 	ldw	r2,-20(fp)
   138c0:	e0bfff15 	stw	r2,-4(fp)
   138c4:	e0bfff17 	ldw	r2,-4(fp)
}
   138c8:	e037883a 	mov	sp,fp
   138cc:	dfc00117 	ldw	ra,4(sp)
   138d0:	df000017 	ldw	fp,0(sp)
   138d4:	dec00204 	addi	sp,sp,8
   138d8:	f800283a 	ret

000138dc <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   138dc:	defff904 	addi	sp,sp,-28
   138e0:	dfc00615 	stw	ra,24(sp)
   138e4:	df000515 	stw	fp,20(sp)
   138e8:	df000504 	addi	fp,sp,20
   138ec:	e13ffd15 	stw	r4,-12(fp)
   138f0:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   138f4:	e03ffc15 	stw	zero,-16(fp)
	unsigned int count = 0;
   138f8:	e03ffb15 	stw	zero,-20(fp)
   138fc:	00000006 	br	13900 <alt_up_ps2_read_data_byte_timeout+0x24>
	do {
		count++;
   13900:	e0bffb17 	ldw	r2,-20(fp)
   13904:	10800044 	addi	r2,r2,1
   13908:	e0bffb15 	stw	r2,-20(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1390c:	e0bffd17 	ldw	r2,-12(fp)
   13910:	10800a17 	ldw	r2,40(r2)
   13914:	10800037 	ldwio	r2,0(r2)
   13918:	e0bffc15 	stw	r2,-16(fp)
		if (read_data_valid(data_reg))
   1391c:	e13ffc17 	ldw	r4,-16(fp)
   13920:	00135b00 	call	135b0 <read_data_valid>
   13924:	10803fcc 	andi	r2,r2,255
   13928:	1005003a 	cmpeq	r2,r2,zero
   1392c:	1000071e 	bne	r2,zero,1394c <alt_up_ps2_read_data_byte_timeout+0x70>
		{
			*byte = read_data_byte(data_reg);
   13930:	e13ffc17 	ldw	r4,-16(fp)
   13934:	00135e40 	call	135e4 <read_data_byte>
   13938:	1007883a 	mov	r3,r2
   1393c:	e0bffe17 	ldw	r2,-8(fp)
   13940:	10c00005 	stb	r3,0(r2)
			return 0;
   13944:	e03fff15 	stw	zero,-4(fp)
   13948:	00000a06 	br	13974 <alt_up_ps2_read_data_byte_timeout+0x98>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   1394c:	e0bffd17 	ldw	r2,-12(fp)
   13950:	10800c17 	ldw	r2,48(r2)
   13954:	1005003a 	cmpeq	r2,r2,zero
   13958:	103fe91e 	bne	r2,zero,13900 <alt_up_ps2_read_data_byte_timeout+0x24>
   1395c:	e0bffd17 	ldw	r2,-12(fp)
   13960:	10c00c17 	ldw	r3,48(r2)
   13964:	e0bffb17 	ldw	r2,-20(fp)
   13968:	18bfe52e 	bgeu	r3,r2,13900 <alt_up_ps2_read_data_byte_timeout+0x24>
		{
			return -ETIMEDOUT;
   1396c:	00bfe304 	movi	r2,-116
   13970:	e0bfff15 	stw	r2,-4(fp)
		}
	} while (1);
   13974:	e0bfff17 	ldw	r2,-4(fp)
}
   13978:	e037883a 	mov	sp,fp
   1397c:	dfc00117 	ldw	ra,4(sp)
   13980:	df000017 	ldw	fp,0(sp)
   13984:	dec00204 	addi	sp,sp,8
   13988:	f800283a 	ret

0001398c <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   1398c:	defffa04 	addi	sp,sp,-24
   13990:	dfc00515 	stw	ra,20(sp)
   13994:	df000415 	stw	fp,16(sp)
   13998:	df000404 	addi	fp,sp,16
   1399c:	e13ffd15 	stw	r4,-12(fp)
   139a0:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   139a4:	e03ffc15 	stw	zero,-16(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   139a8:	e0bffd17 	ldw	r2,-12(fp)
   139ac:	10800a17 	ldw	r2,40(r2)
   139b0:	10800037 	ldwio	r2,0(r2)
   139b4:	e0bffc15 	stw	r2,-16(fp)
	if (read_data_valid(data_reg))
   139b8:	e13ffc17 	ldw	r4,-16(fp)
   139bc:	00135b00 	call	135b0 <read_data_valid>
   139c0:	10803fcc 	andi	r2,r2,255
   139c4:	1005003a 	cmpeq	r2,r2,zero
   139c8:	1000071e 	bne	r2,zero,139e8 <alt_up_ps2_read_data_byte+0x5c>
	{
		*byte = read_data_byte(data_reg);
   139cc:	e13ffc17 	ldw	r4,-16(fp)
   139d0:	00135e40 	call	135e4 <read_data_byte>
   139d4:	1007883a 	mov	r3,r2
   139d8:	e0bffe17 	ldw	r2,-8(fp)
   139dc:	10c00005 	stb	r3,0(r2)
		return 0;
   139e0:	e03fff15 	stw	zero,-4(fp)
   139e4:	00000206 	br	139f0 <alt_up_ps2_read_data_byte+0x64>
	}
	return -1;
   139e8:	00bfffc4 	movi	r2,-1
   139ec:	e0bfff15 	stw	r2,-4(fp)
   139f0:	e0bfff17 	ldw	r2,-4(fp)
}
   139f4:	e037883a 	mov	sp,fp
   139f8:	dfc00117 	ldw	ra,4(sp)
   139fc:	df000017 	ldw	fp,0(sp)
   13a00:	dec00204 	addi	sp,sp,8
   13a04:	f800283a 	ret

00013a08 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   13a08:	defffb04 	addi	sp,sp,-20
   13a0c:	dfc00415 	stw	ra,16(sp)
   13a10:	df000315 	stw	fp,12(sp)
   13a14:	df000304 	addi	fp,sp,12
   13a18:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   13a1c:	e03ffe0d 	sth	zero,-8(fp)
	unsigned int data_reg = 0;
   13a20:	e03ffd15 	stw	zero,-12(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13a24:	e0bfff17 	ldw	r2,-4(fp)
   13a28:	10800a17 	ldw	r2,40(r2)
   13a2c:	10800037 	ldwio	r2,0(r2)
   13a30:	e0bffd15 	stw	r2,-12(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   13a34:	e13ffd17 	ldw	r4,-12(fp)
   13a38:	001357c0 	call	1357c <read_num_bytes_available>
   13a3c:	e0bffe0d 	sth	r2,-8(fp)
	} while (num > 0);
   13a40:	e0bffe0b 	ldhu	r2,-8(fp)
   13a44:	1004c03a 	cmpne	r2,r2,zero
   13a48:	103ff61e 	bne	r2,zero,13a24 <alt_up_ps2_clear_fifo+0x1c>
}
   13a4c:	e037883a 	mov	sp,fp
   13a50:	dfc00117 	ldw	ra,4(sp)
   13a54:	df000017 	ldw	fp,0(sp)
   13a58:	dec00204 	addi	sp,sp,8
   13a5c:	f800283a 	ret

00013a60 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   13a60:	defff704 	addi	sp,sp,-36
   13a64:	dfc00815 	stw	ra,32(sp)
   13a68:	df000715 	stw	fp,28(sp)
   13a6c:	df000704 	addi	fp,sp,28
   13a70:	e13ffc15 	stw	r4,-16(fp)
   13a74:	e17ffd15 	stw	r5,-12(fp)
   13a78:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   13a7c:	e0bffc17 	ldw	r2,-16(fp)
   13a80:	10800017 	ldw	r2,0(r2)
   13a84:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   13a88:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   13a8c:	e03ff915 	stw	zero,-28(fp)
	while (count < len);
   13a90:	e0fff917 	ldw	r3,-28(fp)
   13a94:	e0bffe17 	ldw	r2,-8(fp)
   13a98:	18bffd16 	blt	r3,r2,13a90 <alt_up_ps2_read_fd+0x30>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, ptr++);
   13a9c:	e17ffd17 	ldw	r5,-12(fp)
   13aa0:	e0bffd17 	ldw	r2,-12(fp)
   13aa4:	10800044 	addi	r2,r2,1
   13aa8:	e0bffd15 	stw	r2,-12(fp)
   13aac:	e13ffb17 	ldw	r4,-20(fp)
   13ab0:	00138dc0 	call	138dc <alt_up_ps2_read_data_byte_timeout>
   13ab4:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   13ab8:	e0bffa17 	ldw	r2,-24(fp)
   13abc:	1005003a 	cmpeq	r2,r2,zero
   13ac0:	1000031e 	bne	r2,zero,13ad0 <alt_up_ps2_read_fd+0x70>
			return count;
   13ac4:	e0bff917 	ldw	r2,-28(fp)
   13ac8:	e0bfff15 	stw	r2,-4(fp)
   13acc:	00000506 	br	13ae4 <alt_up_ps2_read_fd+0x84>
		count++;
   13ad0:	e0bff917 	ldw	r2,-28(fp)
   13ad4:	10800044 	addi	r2,r2,1
   13ad8:	e0bff915 	stw	r2,-28(fp)
	} 
	return count;
   13adc:	e0bff917 	ldw	r2,-28(fp)
   13ae0:	e0bfff15 	stw	r2,-4(fp)
   13ae4:	e0bfff17 	ldw	r2,-4(fp)
}
   13ae8:	e037883a 	mov	sp,fp
   13aec:	dfc00117 	ldw	ra,4(sp)
   13af0:	df000017 	ldw	fp,0(sp)
   13af4:	dec00204 	addi	sp,sp,8
   13af8:	f800283a 	ret

00013afc <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   13afc:	defff704 	addi	sp,sp,-36
   13b00:	dfc00815 	stw	ra,32(sp)
   13b04:	df000715 	stw	fp,28(sp)
   13b08:	df000704 	addi	fp,sp,28
   13b0c:	e13ffc15 	stw	r4,-16(fp)
   13b10:	e17ffd15 	stw	r5,-12(fp)
   13b14:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   13b18:	e0bffc17 	ldw	r2,-16(fp)
   13b1c:	10800017 	ldw	r2,0(r2)
   13b20:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   13b24:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   13b28:	e03ff915 	stw	zero,-28(fp)
	while (count < len)
   13b2c:	00001206 	br	13b78 <alt_up_ps2_write_fd+0x7c>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   13b30:	e0bffd17 	ldw	r2,-12(fp)
   13b34:	10800003 	ldbu	r2,0(r2)
   13b38:	11403fcc 	andi	r5,r2,255
   13b3c:	e0bffd17 	ldw	r2,-12(fp)
   13b40:	10800044 	addi	r2,r2,1
   13b44:	e0bffd15 	stw	r2,-12(fp)
   13b48:	e13ffb17 	ldw	r4,-20(fp)
   13b4c:	00137880 	call	13788 <alt_up_ps2_write_data_byte>
   13b50:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   13b54:	e0bffa17 	ldw	r2,-24(fp)
   13b58:	1005003a 	cmpeq	r2,r2,zero
   13b5c:	1000031e 	bne	r2,zero,13b6c <alt_up_ps2_write_fd+0x70>
			return count;
   13b60:	e0bff917 	ldw	r2,-28(fp)
   13b64:	e0bfff15 	stw	r2,-4(fp)
   13b68:	00000806 	br	13b8c <alt_up_ps2_write_fd+0x90>
		count++;
   13b6c:	e0bff917 	ldw	r2,-28(fp)
   13b70:	10800044 	addi	r2,r2,1
   13b74:	e0bff915 	stw	r2,-28(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   13b78:	e0fff917 	ldw	r3,-28(fp)
   13b7c:	e0bffe17 	ldw	r2,-8(fp)
   13b80:	18bfeb16 	blt	r3,r2,13b30 <alt_up_ps2_write_fd+0x34>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   13b84:	e0bff917 	ldw	r2,-28(fp)
   13b88:	e0bfff15 	stw	r2,-4(fp)
   13b8c:	e0bfff17 	ldw	r2,-4(fp)
}
   13b90:	e037883a 	mov	sp,fp
   13b94:	dfc00117 	ldw	ra,4(sp)
   13b98:	df000017 	ldw	fp,0(sp)
   13b9c:	dec00204 	addi	sp,sp,8
   13ba0:	f800283a 	ret

00013ba4 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   13ba4:	defffc04 	addi	sp,sp,-16
   13ba8:	dfc00315 	stw	ra,12(sp)
   13bac:	df000215 	stw	fp,8(sp)
   13bb0:	df000204 	addi	fp,sp,8
   13bb4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   13bb8:	e13fff17 	ldw	r4,-4(fp)
   13bbc:	01420034 	movhi	r5,2048
   13bc0:	29494404 	addi	r5,r5,9488
   13bc4:	00142900 	call	14290 <alt_find_dev>
   13bc8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   13bcc:	e0bffe17 	ldw	r2,-8(fp)
}
   13bd0:	e037883a 	mov	sp,fp
   13bd4:	dfc00117 	ldw	ra,4(sp)
   13bd8:	df000017 	ldw	fp,0(sp)
   13bdc:	dec00204 	addi	sp,sp,8
   13be0:	f800283a 	ret

00013be4 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   13be4:	defffc04 	addi	sp,sp,-16
   13be8:	dfc00315 	stw	ra,12(sp)
   13bec:	df000215 	stw	fp,8(sp)
   13bf0:	df000204 	addi	fp,sp,8
   13bf4:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   13bf8:	e0bfff17 	ldw	r2,-4(fp)
   13bfc:	10800217 	ldw	r2,8(r2)
   13c00:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   13c04:	00000c06 	br	13c38 <alt_up_char_buffer_init+0x54>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   13c08:	e13ffe17 	ldw	r4,-8(fp)
   13c0c:	01420034 	movhi	r5,2048
   13c10:	29412304 	addi	r5,r5,1164
   13c14:	000cff00 	call	cff0 <strcmp>
   13c18:	1004c03a 	cmpne	r2,r2,zero
   13c1c:	1000031e 	bne	r2,zero,13c2c <alt_up_char_buffer_init+0x48>
			(*name) = '\0';
   13c20:	e0bffe17 	ldw	r2,-8(fp)
   13c24:	10000005 	stb	zero,0(r2)
			break;
   13c28:	00000a06 	br	13c54 <alt_up_char_buffer_init+0x70>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   13c2c:	e0bffe17 	ldw	r2,-8(fp)
   13c30:	10800044 	addi	r2,r2,1
   13c34:	e0bffe15 	stw	r2,-8(fp)
   13c38:	e0bffe17 	ldw	r2,-8(fp)
   13c3c:	10800003 	ldbu	r2,0(r2)
   13c40:	10803fcc 	andi	r2,r2,255
   13c44:	1080201c 	xori	r2,r2,128
   13c48:	10bfe004 	addi	r2,r2,-128
   13c4c:	1004c03a 	cmpne	r2,r2,zero
   13c50:	103fed1e 	bne	r2,zero,13c08 <alt_up_char_buffer_init+0x24>
			break;
		}
	}
	
	return;
}
   13c54:	e037883a 	mov	sp,fp
   13c58:	dfc00117 	ldw	ra,4(sp)
   13c5c:	df000017 	ldw	fp,0(sp)
   13c60:	dec00204 	addi	sp,sp,8
   13c64:	f800283a 	ret

00013c68 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   13c68:	defffc04 	addi	sp,sp,-16
   13c6c:	dfc00315 	stw	ra,12(sp)
   13c70:	df000215 	stw	fp,8(sp)
   13c74:	df000204 	addi	fp,sp,8
   13c78:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   13c7c:	e13fff17 	ldw	r4,-4(fp)
   13c80:	01420034 	movhi	r5,2048
   13c84:	29494404 	addi	r5,r5,9488
   13c88:	00142900 	call	14290 <alt_find_dev>
   13c8c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   13c90:	e0bffe17 	ldw	r2,-8(fp)
}
   13c94:	e037883a 	mov	sp,fp
   13c98:	dfc00117 	ldw	ra,4(sp)
   13c9c:	df000017 	ldw	fp,0(sp)
   13ca0:	dec00204 	addi	sp,sp,8
   13ca4:	f800283a 	ret

00013ca8 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   13ca8:	defff904 	addi	sp,sp,-28
   13cac:	df000615 	stw	fp,24(sp)
   13cb0:	df000604 	addi	fp,sp,24
   13cb4:	e13ffb15 	stw	r4,-20(fp)
   13cb8:	e1bffd15 	stw	r6,-12(fp)
   13cbc:	e1fffe15 	stw	r7,-8(fp)
   13cc0:	e17ffc05 	stb	r5,-16(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   13cc4:	e0bffb17 	ldw	r2,-20(fp)
   13cc8:	10c00c17 	ldw	r3,48(r2)
   13ccc:	e0bffd17 	ldw	r2,-12(fp)
   13cd0:	10c0042e 	bgeu	r2,r3,13ce4 <alt_up_char_buffer_draw+0x3c>
   13cd4:	e0bffb17 	ldw	r2,-20(fp)
   13cd8:	10c00d17 	ldw	r3,52(r2)
   13cdc:	e0bffe17 	ldw	r2,-8(fp)
   13ce0:	10c00336 	bltu	r2,r3,13cf0 <alt_up_char_buffer_draw+0x48>
		return -1;
   13ce4:	00bfffc4 	movi	r2,-1
   13ce8:	e0bfff15 	stw	r2,-4(fp)
   13cec:	00001d06 	br	13d64 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   13cf0:	e03ffa15 	stw	zero,-24(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   13cf4:	e0bffb17 	ldw	r2,-20(fp)
   13cf8:	10c00f17 	ldw	r3,60(r2)
   13cfc:	e0bffd17 	ldw	r2,-12(fp)
   13d00:	1886703a 	and	r3,r3,r2
   13d04:	e0bffb17 	ldw	r2,-20(fp)
   13d08:	10800e17 	ldw	r2,56(r2)
   13d0c:	1886983a 	sll	r3,r3,r2
   13d10:	e0bffa17 	ldw	r2,-24(fp)
   13d14:	10c4b03a 	or	r2,r2,r3
   13d18:	e0bffa15 	stw	r2,-24(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   13d1c:	e0bffb17 	ldw	r2,-20(fp)
   13d20:	10c01117 	ldw	r3,68(r2)
   13d24:	e0bffe17 	ldw	r2,-8(fp)
   13d28:	1886703a 	and	r3,r3,r2
   13d2c:	e0bffb17 	ldw	r2,-20(fp)
   13d30:	10801017 	ldw	r2,64(r2)
   13d34:	1886983a 	sll	r3,r3,r2
   13d38:	e0bffa17 	ldw	r2,-24(fp)
   13d3c:	10c4b03a 	or	r2,r2,r3
   13d40:	e0bffa15 	stw	r2,-24(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   13d44:	e0bffb17 	ldw	r2,-20(fp)
   13d48:	10800b17 	ldw	r2,44(r2)
   13d4c:	1007883a 	mov	r3,r2
   13d50:	e0bffa17 	ldw	r2,-24(fp)
   13d54:	1885883a 	add	r2,r3,r2
   13d58:	e0fffc03 	ldbu	r3,-16(fp)
   13d5c:	10c00025 	stbio	r3,0(r2)

	return 0;
   13d60:	e03fff15 	stw	zero,-4(fp)
   13d64:	e0bfff17 	ldw	r2,-4(fp)
}
   13d68:	e037883a 	mov	sp,fp
   13d6c:	df000017 	ldw	fp,0(sp)
   13d70:	dec00104 	addi	sp,sp,4
   13d74:	f800283a 	ret

00013d78 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   13d78:	defff904 	addi	sp,sp,-28
   13d7c:	df000615 	stw	fp,24(sp)
   13d80:	df000604 	addi	fp,sp,24
   13d84:	e13ffb15 	stw	r4,-20(fp)
   13d88:	e17ffc15 	stw	r5,-16(fp)
   13d8c:	e1bffd15 	stw	r6,-12(fp)
   13d90:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   13d94:	e0bffb17 	ldw	r2,-20(fp)
   13d98:	10c00c17 	ldw	r3,48(r2)
   13d9c:	e0bffd17 	ldw	r2,-12(fp)
   13da0:	10c0042e 	bgeu	r2,r3,13db4 <alt_up_char_buffer_string+0x3c>
   13da4:	e0bffb17 	ldw	r2,-20(fp)
   13da8:	10c00d17 	ldw	r3,52(r2)
   13dac:	e0bffe17 	ldw	r2,-8(fp)
   13db0:	10c00336 	bltu	r2,r3,13dc0 <alt_up_char_buffer_string+0x48>
		return -1;
   13db4:	00bfffc4 	movi	r2,-1
   13db8:	e0bfff15 	stw	r2,-4(fp)
   13dbc:	00002e06 	br	13e78 <alt_up_char_buffer_string+0x100>
	
	unsigned int offset = 0;
   13dc0:	e03ffa15 	stw	zero,-24(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   13dc4:	e0bffb17 	ldw	r2,-20(fp)
   13dc8:	10801017 	ldw	r2,64(r2)
   13dcc:	1007883a 	mov	r3,r2
   13dd0:	e0bffe17 	ldw	r2,-8(fp)
   13dd4:	10c6983a 	sll	r3,r2,r3
   13dd8:	e0bffd17 	ldw	r2,-12(fp)
   13ddc:	1885883a 	add	r2,r3,r2
   13de0:	e0bffa15 	stw	r2,-24(fp)

	while ( *ptr )
   13de4:	00001c06 	br	13e58 <alt_up_char_buffer_string+0xe0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   13de8:	e0bffb17 	ldw	r2,-20(fp)
   13dec:	10800b17 	ldw	r2,44(r2)
   13df0:	1007883a 	mov	r3,r2
   13df4:	e0bffa17 	ldw	r2,-24(fp)
   13df8:	1889883a 	add	r4,r3,r2
   13dfc:	e0bffc17 	ldw	r2,-16(fp)
   13e00:	10800003 	ldbu	r2,0(r2)
   13e04:	10c03fcc 	andi	r3,r2,255
   13e08:	18c0201c 	xori	r3,r3,128
   13e0c:	18ffe004 	addi	r3,r3,-128
   13e10:	2005883a 	mov	r2,r4
   13e14:	10c00025 	stbio	r3,0(r2)
		++ptr;
   13e18:	e0bffc17 	ldw	r2,-16(fp)
   13e1c:	10800044 	addi	r2,r2,1
   13e20:	e0bffc15 	stw	r2,-16(fp)
		if (++x >= char_buffer->x_resolution)
   13e24:	e0bffd17 	ldw	r2,-12(fp)
   13e28:	10800044 	addi	r2,r2,1
   13e2c:	e0bffd15 	stw	r2,-12(fp)
   13e30:	e0bffb17 	ldw	r2,-20(fp)
   13e34:	10c00c17 	ldw	r3,48(r2)
   13e38:	e0bffd17 	ldw	r2,-12(fp)
   13e3c:	10c00336 	bltu	r2,r3,13e4c <alt_up_char_buffer_string+0xd4>
			return -1;
   13e40:	00bfffc4 	movi	r2,-1
   13e44:	e0bfff15 	stw	r2,-4(fp)
   13e48:	00000b06 	br	13e78 <alt_up_char_buffer_string+0x100>
		++offset;
   13e4c:	e0bffa17 	ldw	r2,-24(fp)
   13e50:	10800044 	addi	r2,r2,1
   13e54:	e0bffa15 	stw	r2,-24(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   13e58:	e0bffc17 	ldw	r2,-16(fp)
   13e5c:	10800003 	ldbu	r2,0(r2)
   13e60:	10803fcc 	andi	r2,r2,255
   13e64:	1080201c 	xori	r2,r2,128
   13e68:	10bfe004 	addi	r2,r2,-128
   13e6c:	1004c03a 	cmpne	r2,r2,zero
   13e70:	103fdd1e 	bne	r2,zero,13de8 <alt_up_char_buffer_string+0x70>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   13e74:	e03fff15 	stw	zero,-4(fp)
   13e78:	e0bfff17 	ldw	r2,-4(fp)
}
   13e7c:	e037883a 	mov	sp,fp
   13e80:	df000017 	ldw	fp,0(sp)
   13e84:	dec00104 	addi	sp,sp,4
   13e88:	f800283a 	ret

00013e8c <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   13e8c:	defffe04 	addi	sp,sp,-8
   13e90:	df000115 	stw	fp,4(sp)
   13e94:	df000104 	addi	fp,sp,4
   13e98:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   13e9c:	e0bfff17 	ldw	r2,-4(fp)
   13ea0:	10800a17 	ldw	r2,40(r2)
   13ea4:	10800084 	addi	r2,r2,2
   13ea8:	1007883a 	mov	r3,r2
   13eac:	00800044 	movi	r2,1
   13eb0:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   13eb4:	e0bfff17 	ldw	r2,-4(fp)
   13eb8:	10800a17 	ldw	r2,40(r2)
   13ebc:	10800084 	addi	r2,r2,2
   13ec0:	10800023 	ldbuio	r2,0(r2)
   13ec4:	1080004c 	andi	r2,r2,1
   13ec8:	10803fcc 	andi	r2,r2,255
   13ecc:	1004c03a 	cmpne	r2,r2,zero
   13ed0:	103ff81e 	bne	r2,zero,13eb4 <alt_up_char_buffer_clear+0x28>
	return 0;
   13ed4:	0005883a 	mov	r2,zero
}
   13ed8:	e037883a 	mov	sp,fp
   13edc:	df000017 	ldw	fp,0(sp)
   13ee0:	dec00104 	addi	sp,sp,4
   13ee4:	f800283a 	ret

00013ee8 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   13ee8:	defff404 	addi	sp,sp,-48
   13eec:	df000b15 	stw	fp,44(sp)
   13ef0:	df000b04 	addi	fp,sp,44
   13ef4:	e13ffb15 	stw	r4,-20(fp)
   13ef8:	e17ffc15 	stw	r5,-16(fp)
   13efc:	e1bffd15 	stw	r6,-12(fp)
   13f00:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   13f04:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   13f08:	00820034 	movhi	r2,2048
   13f0c:	10897904 	addi	r2,r2,9700
   13f10:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
   13f14:	1005003a 	cmpeq	r2,r2,zero
   13f18:	1000411e 	bne	r2,zero,14020 <alt_alarm_start+0x138>
  {
    if (alarm)
   13f1c:	e0bffb17 	ldw	r2,-20(fp)
   13f20:	1005003a 	cmpeq	r2,r2,zero
   13f24:	10003b1e 	bne	r2,zero,14014 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
   13f28:	e0fffb17 	ldw	r3,-20(fp)
   13f2c:	e0bffd17 	ldw	r2,-12(fp)
   13f30:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
   13f34:	e0fffb17 	ldw	r3,-20(fp)
   13f38:	e0bffe17 	ldw	r2,-8(fp)
   13f3c:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13f40:	0005303a 	rdctl	r2,status
   13f44:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13f48:	e0fff817 	ldw	r3,-32(fp)
   13f4c:	00bfff84 	movi	r2,-2
   13f50:	1884703a 	and	r2,r3,r2
   13f54:	1001703a 	wrctl	status,r2
  
  return context;
   13f58:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
   13f5c:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   13f60:	00820034 	movhi	r2,2048
   13f64:	10897a04 	addi	r2,r2,9704
   13f68:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
   13f6c:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   13f70:	e0fffc17 	ldw	r3,-16(fp)
   13f74:	e0bff917 	ldw	r2,-28(fp)
   13f78:	1885883a 	add	r2,r3,r2
   13f7c:	10c00044 	addi	r3,r2,1
   13f80:	e0bffb17 	ldw	r2,-20(fp)
   13f84:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   13f88:	e0bffb17 	ldw	r2,-20(fp)
   13f8c:	10c00217 	ldw	r3,8(r2)
   13f90:	e0bff917 	ldw	r2,-28(fp)
   13f94:	1880042e 	bgeu	r3,r2,13fa8 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
   13f98:	e0fffb17 	ldw	r3,-20(fp)
   13f9c:	00800044 	movi	r2,1
   13fa0:	18800405 	stb	r2,16(r3)
   13fa4:	00000206 	br	13fb0 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
   13fa8:	e0bffb17 	ldw	r2,-20(fp)
   13fac:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   13fb0:	e0fffb17 	ldw	r3,-20(fp)
   13fb4:	00820034 	movhi	r2,2048
   13fb8:	10894d04 	addi	r2,r2,9524
   13fbc:	e0bff615 	stw	r2,-40(fp)
   13fc0:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   13fc4:	e0fff717 	ldw	r3,-36(fp)
   13fc8:	e0bff617 	ldw	r2,-40(fp)
   13fcc:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   13fd0:	e0bff617 	ldw	r2,-40(fp)
   13fd4:	10c00017 	ldw	r3,0(r2)
   13fd8:	e0bff717 	ldw	r2,-36(fp)
   13fdc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   13fe0:	e0bff617 	ldw	r2,-40(fp)
   13fe4:	10c00017 	ldw	r3,0(r2)
   13fe8:	e0bff717 	ldw	r2,-36(fp)
   13fec:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   13ff0:	e0fff617 	ldw	r3,-40(fp)
   13ff4:	e0bff717 	ldw	r2,-36(fp)
   13ff8:	18800015 	stw	r2,0(r3)
   13ffc:	e0bffa17 	ldw	r2,-24(fp)
   14000:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14004:	e0bff517 	ldw	r2,-44(fp)
   14008:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   1400c:	e03fff15 	stw	zero,-4(fp)
   14010:	00000506 	br	14028 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
   14014:	00bffa84 	movi	r2,-22
   14018:	e0bfff15 	stw	r2,-4(fp)
   1401c:	00000206 	br	14028 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
   14020:	00bfde84 	movi	r2,-134
   14024:	e0bfff15 	stw	r2,-4(fp)
   14028:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   1402c:	e037883a 	mov	sp,fp
   14030:	df000017 	ldw	fp,0(sp)
   14034:	dec00104 	addi	sp,sp,4
   14038:	f800283a 	ret

0001403c <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   1403c:	defffb04 	addi	sp,sp,-20
   14040:	df000415 	stw	fp,16(sp)
   14044:	df000404 	addi	fp,sp,16
   14048:	e13ffe15 	stw	r4,-8(fp)
   1404c:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   14050:	e0fffe17 	ldw	r3,-8(fp)
   14054:	e0bfff17 	ldw	r2,-4(fp)
   14058:	1885883a 	add	r2,r3,r2
   1405c:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   14060:	e0bffe17 	ldw	r2,-8(fp)
   14064:	e0bffd15 	stw	r2,-12(fp)
   14068:	00000506 	br	14080 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1406c:	e0bffd17 	ldw	r2,-12(fp)
   14070:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   14074:	e0bffd17 	ldw	r2,-12(fp)
   14078:	10800804 	addi	r2,r2,32
   1407c:	e0bffd15 	stw	r2,-12(fp)
   14080:	e0fffd17 	ldw	r3,-12(fp)
   14084:	e0bffc17 	ldw	r2,-16(fp)
   14088:	18bff836 	bltu	r3,r2,1406c <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1408c:	e0bffe17 	ldw	r2,-8(fp)
   14090:	108007cc 	andi	r2,r2,31
   14094:	1005003a 	cmpeq	r2,r2,zero
   14098:	1000021e 	bne	r2,zero,140a4 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
   1409c:	e0bffd17 	ldw	r2,-12(fp)
   140a0:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   140a4:	e037883a 	mov	sp,fp
   140a8:	df000017 	ldw	fp,0(sp)
   140ac:	dec00104 	addi	sp,sp,4
   140b0:	f800283a 	ret

000140b4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   140b4:	defff904 	addi	sp,sp,-28
   140b8:	dfc00615 	stw	ra,24(sp)
   140bc:	df000515 	stw	fp,20(sp)
   140c0:	df000504 	addi	fp,sp,20
   140c4:	e13ffd15 	stw	r4,-12(fp)
   140c8:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   140cc:	e0bffd17 	ldw	r2,-12(fp)
   140d0:	1005003a 	cmpeq	r2,r2,zero
   140d4:	1000041e 	bne	r2,zero,140e8 <alt_dev_llist_insert+0x34>
   140d8:	e0bffd17 	ldw	r2,-12(fp)
   140dc:	10800217 	ldw	r2,8(r2)
   140e0:	1004c03a 	cmpne	r2,r2,zero
   140e4:	1000071e 	bne	r2,zero,14104 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
   140e8:	00141680 	call	14168 <alt_get_errno>
   140ec:	1007883a 	mov	r3,r2
   140f0:	00800584 	movi	r2,22
   140f4:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   140f8:	00bffa84 	movi	r2,-22
   140fc:	e0bfff15 	stw	r2,-4(fp)
   14100:	00001306 	br	14150 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   14104:	e0fffd17 	ldw	r3,-12(fp)
   14108:	e0bffe17 	ldw	r2,-8(fp)
   1410c:	e0bffb15 	stw	r2,-20(fp)
   14110:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   14114:	e0fffc17 	ldw	r3,-16(fp)
   14118:	e0bffb17 	ldw	r2,-20(fp)
   1411c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   14120:	e0bffb17 	ldw	r2,-20(fp)
   14124:	10c00017 	ldw	r3,0(r2)
   14128:	e0bffc17 	ldw	r2,-16(fp)
   1412c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   14130:	e0bffb17 	ldw	r2,-20(fp)
   14134:	10c00017 	ldw	r3,0(r2)
   14138:	e0bffc17 	ldw	r2,-16(fp)
   1413c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   14140:	e0fffb17 	ldw	r3,-20(fp)
   14144:	e0bffc17 	ldw	r2,-16(fp)
   14148:	18800015 	stw	r2,0(r3)

  return 0;  
   1414c:	e03fff15 	stw	zero,-4(fp)
   14150:	e0bfff17 	ldw	r2,-4(fp)
}
   14154:	e037883a 	mov	sp,fp
   14158:	dfc00117 	ldw	ra,4(sp)
   1415c:	df000017 	ldw	fp,0(sp)
   14160:	dec00204 	addi	sp,sp,8
   14164:	f800283a 	ret

00014168 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14168:	defffd04 	addi	sp,sp,-12
   1416c:	dfc00215 	stw	ra,8(sp)
   14170:	df000115 	stw	fp,4(sp)
   14174:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   14178:	00820034 	movhi	r2,2048
   1417c:	10894704 	addi	r2,r2,9500
   14180:	10800017 	ldw	r2,0(r2)
   14184:	1005003a 	cmpeq	r2,r2,zero
   14188:	1000061e 	bne	r2,zero,141a4 <alt_get_errno+0x3c>
   1418c:	00820034 	movhi	r2,2048
   14190:	10894704 	addi	r2,r2,9500
   14194:	10800017 	ldw	r2,0(r2)
   14198:	103ee83a 	callr	r2
   1419c:	e0bfff15 	stw	r2,-4(fp)
   141a0:	00000306 	br	141b0 <alt_get_errno+0x48>
   141a4:	00820034 	movhi	r2,2048
   141a8:	10897404 	addi	r2,r2,9680
   141ac:	e0bfff15 	stw	r2,-4(fp)
   141b0:	e0bfff17 	ldw	r2,-4(fp)
}
   141b4:	e037883a 	mov	sp,fp
   141b8:	dfc00117 	ldw	ra,4(sp)
   141bc:	df000017 	ldw	fp,0(sp)
   141c0:	dec00204 	addi	sp,sp,8
   141c4:	f800283a 	ret

000141c8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   141c8:	defffd04 	addi	sp,sp,-12
   141cc:	dfc00215 	stw	ra,8(sp)
   141d0:	df000115 	stw	fp,4(sp)
   141d4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   141d8:	00bfff04 	movi	r2,-4
   141dc:	00c00074 	movhi	r3,1
   141e0:	18d65104 	addi	r3,r3,22852
   141e4:	1885883a 	add	r2,r3,r2
   141e8:	e0bfff15 	stw	r2,-4(fp)
   141ec:	00000606 	br	14208 <_do_ctors+0x40>
        (*ctor) (); 
   141f0:	e0bfff17 	ldw	r2,-4(fp)
   141f4:	10800017 	ldw	r2,0(r2)
   141f8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   141fc:	e0bfff17 	ldw	r2,-4(fp)
   14200:	10bfff04 	addi	r2,r2,-4
   14204:	e0bfff15 	stw	r2,-4(fp)
   14208:	e0ffff17 	ldw	r3,-4(fp)
   1420c:	00800074 	movhi	r2,1
   14210:	10965004 	addi	r2,r2,22848
   14214:	18bff62e 	bgeu	r3,r2,141f0 <_do_ctors+0x28>
        (*ctor) (); 
}
   14218:	e037883a 	mov	sp,fp
   1421c:	dfc00117 	ldw	ra,4(sp)
   14220:	df000017 	ldw	fp,0(sp)
   14224:	dec00204 	addi	sp,sp,8
   14228:	f800283a 	ret

0001422c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   1422c:	defffd04 	addi	sp,sp,-12
   14230:	dfc00215 	stw	ra,8(sp)
   14234:	df000115 	stw	fp,4(sp)
   14238:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1423c:	00bfff04 	movi	r2,-4
   14240:	00c00074 	movhi	r3,1
   14244:	18d65104 	addi	r3,r3,22852
   14248:	1885883a 	add	r2,r3,r2
   1424c:	e0bfff15 	stw	r2,-4(fp)
   14250:	00000606 	br	1426c <_do_dtors+0x40>
        (*dtor) (); 
   14254:	e0bfff17 	ldw	r2,-4(fp)
   14258:	10800017 	ldw	r2,0(r2)
   1425c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   14260:	e0bfff17 	ldw	r2,-4(fp)
   14264:	10bfff04 	addi	r2,r2,-4
   14268:	e0bfff15 	stw	r2,-4(fp)
   1426c:	e0ffff17 	ldw	r3,-4(fp)
   14270:	00800074 	movhi	r2,1
   14274:	10965104 	addi	r2,r2,22852
   14278:	18bff62e 	bgeu	r3,r2,14254 <_do_dtors+0x28>
        (*dtor) (); 
}
   1427c:	e037883a 	mov	sp,fp
   14280:	dfc00117 	ldw	ra,4(sp)
   14284:	df000017 	ldw	fp,0(sp)
   14288:	dec00204 	addi	sp,sp,8
   1428c:	f800283a 	ret

00014290 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   14290:	defff904 	addi	sp,sp,-28
   14294:	dfc00615 	stw	ra,24(sp)
   14298:	df000515 	stw	fp,20(sp)
   1429c:	df000504 	addi	fp,sp,20
   142a0:	e13ffd15 	stw	r4,-12(fp)
   142a4:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
   142a8:	e0bffe17 	ldw	r2,-8(fp)
   142ac:	10800017 	ldw	r2,0(r2)
   142b0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   142b4:	e13ffd17 	ldw	r4,-12(fp)
   142b8:	00064900 	call	6490 <strlen>
   142bc:	10800044 	addi	r2,r2,1
   142c0:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   142c4:	00000d06 	br	142fc <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   142c8:	e0bffc17 	ldw	r2,-16(fp)
   142cc:	11000217 	ldw	r4,8(r2)
   142d0:	e1bffb17 	ldw	r6,-20(fp)
   142d4:	e17ffd17 	ldw	r5,-12(fp)
   142d8:	00061b80 	call	61b8 <memcmp>
   142dc:	1004c03a 	cmpne	r2,r2,zero
   142e0:	1000031e 	bne	r2,zero,142f0 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   142e4:	e0bffc17 	ldw	r2,-16(fp)
   142e8:	e0bfff15 	stw	r2,-4(fp)
   142ec:	00000706 	br	1430c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   142f0:	e0bffc17 	ldw	r2,-16(fp)
   142f4:	10800017 	ldw	r2,0(r2)
   142f8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   142fc:	e0fffe17 	ldw	r3,-8(fp)
   14300:	e0bffc17 	ldw	r2,-16(fp)
   14304:	10fff01e 	bne	r2,r3,142c8 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   14308:	e03fff15 	stw	zero,-4(fp)
   1430c:	e0bfff17 	ldw	r2,-4(fp)
}
   14310:	e037883a 	mov	sp,fp
   14314:	dfc00117 	ldw	ra,4(sp)
   14318:	df000017 	ldw	fp,0(sp)
   1431c:	dec00204 	addi	sp,sp,8
   14320:	f800283a 	ret

00014324 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   14324:	defffb04 	addi	sp,sp,-20
   14328:	dfc00415 	stw	ra,16(sp)
   1432c:	df000315 	stw	fp,12(sp)
   14330:	df000304 	addi	fp,sp,12
   14334:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   14338:	e13ffe17 	ldw	r4,-8(fp)
   1433c:	d1601504 	addi	r5,gp,-32684
   14340:	00142900 	call	14290 <alt_find_dev>
   14344:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
   14348:	e0bffd17 	ldw	r2,-12(fp)
   1434c:	1005003a 	cmpeq	r2,r2,zero
   14350:	10000b1e 	bne	r2,zero,14380 <alt_flash_open_dev+0x5c>
   14354:	e0bffd17 	ldw	r2,-12(fp)
   14358:	10800317 	ldw	r2,12(r2)
   1435c:	1005003a 	cmpeq	r2,r2,zero
   14360:	1000071e 	bne	r2,zero,14380 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
   14364:	e0bffd17 	ldw	r2,-12(fp)
   14368:	10800317 	ldw	r2,12(r2)
   1436c:	e13ffd17 	ldw	r4,-12(fp)
   14370:	e17ffe17 	ldw	r5,-8(fp)
   14374:	103ee83a 	callr	r2
   14378:	e0bfff15 	stw	r2,-4(fp)
   1437c:	00000206 	br	14388 <alt_flash_open_dev+0x64>
  }

  return dev;
   14380:	e0bffd17 	ldw	r2,-12(fp)
   14384:	e0bfff15 	stw	r2,-4(fp)
   14388:	e0bfff17 	ldw	r2,-4(fp)
}
   1438c:	e037883a 	mov	sp,fp
   14390:	dfc00117 	ldw	ra,4(sp)
   14394:	df000017 	ldw	fp,0(sp)
   14398:	dec00204 	addi	sp,sp,8
   1439c:	f800283a 	ret

000143a0 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   143a0:	defffd04 	addi	sp,sp,-12
   143a4:	dfc00215 	stw	ra,8(sp)
   143a8:	df000115 	stw	fp,4(sp)
   143ac:	df000104 	addi	fp,sp,4
   143b0:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   143b4:	e0bfff17 	ldw	r2,-4(fp)
   143b8:	1005003a 	cmpeq	r2,r2,zero
   143bc:	1000081e 	bne	r2,zero,143e0 <alt_flash_close_dev+0x40>
   143c0:	e0bfff17 	ldw	r2,-4(fp)
   143c4:	10800417 	ldw	r2,16(r2)
   143c8:	1005003a 	cmpeq	r2,r2,zero
   143cc:	1000041e 	bne	r2,zero,143e0 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
   143d0:	e0bfff17 	ldw	r2,-4(fp)
   143d4:	10800417 	ldw	r2,16(r2)
   143d8:	e13fff17 	ldw	r4,-4(fp)
   143dc:	103ee83a 	callr	r2
  }
  return;
}
   143e0:	e037883a 	mov	sp,fp
   143e4:	dfc00117 	ldw	ra,4(sp)
   143e8:	df000017 	ldw	fp,0(sp)
   143ec:	dec00204 	addi	sp,sp,8
   143f0:	f800283a 	ret

000143f4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   143f4:	defff904 	addi	sp,sp,-28
   143f8:	dfc00615 	stw	ra,24(sp)
   143fc:	df000515 	stw	fp,20(sp)
   14400:	df000504 	addi	fp,sp,20
   14404:	e13ffc15 	stw	r4,-16(fp)
   14408:	e17ffd15 	stw	r5,-12(fp)
   1440c:	e1bffe15 	stw	r6,-8(fp)
   14410:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   14414:	e13ffd17 	ldw	r4,-12(fp)
   14418:	e17ffe17 	ldw	r5,-8(fp)
   1441c:	e1bfff17 	ldw	r6,-4(fp)
   14420:	001460c0 	call	1460c <open>
   14424:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   14428:	e0bffb17 	ldw	r2,-20(fp)
   1442c:	1004803a 	cmplt	r2,r2,zero
   14430:	10001c1e 	bne	r2,zero,144a4 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
   14434:	e0bffb17 	ldw	r2,-20(fp)
   14438:	00c20034 	movhi	r3,2048
   1443c:	18c3da04 	addi	r3,r3,3944
   14440:	10800324 	muli	r2,r2,12
   14444:	10c5883a 	add	r2,r2,r3
   14448:	10c00017 	ldw	r3,0(r2)
   1444c:	e0bffc17 	ldw	r2,-16(fp)
   14450:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   14454:	e0bffb17 	ldw	r2,-20(fp)
   14458:	00c20034 	movhi	r3,2048
   1445c:	18c3da04 	addi	r3,r3,3944
   14460:	10800324 	muli	r2,r2,12
   14464:	10c5883a 	add	r2,r2,r3
   14468:	10800104 	addi	r2,r2,4
   1446c:	10c00017 	ldw	r3,0(r2)
   14470:	e0bffc17 	ldw	r2,-16(fp)
   14474:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   14478:	e0bffb17 	ldw	r2,-20(fp)
   1447c:	00c20034 	movhi	r3,2048
   14480:	18c3da04 	addi	r3,r3,3944
   14484:	10800324 	muli	r2,r2,12
   14488:	10c5883a 	add	r2,r2,r3
   1448c:	10800204 	addi	r2,r2,8
   14490:	10c00017 	ldw	r3,0(r2)
   14494:	e0bffc17 	ldw	r2,-16(fp)
   14498:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   1449c:	e13ffb17 	ldw	r4,-20(fp)
   144a0:	000ec680 	call	ec68 <alt_release_fd>
  }
} 
   144a4:	e037883a 	mov	sp,fp
   144a8:	dfc00117 	ldw	ra,4(sp)
   144ac:	df000017 	ldw	fp,0(sp)
   144b0:	dec00204 	addi	sp,sp,8
   144b4:	f800283a 	ret

000144b8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   144b8:	defffb04 	addi	sp,sp,-20
   144bc:	dfc00415 	stw	ra,16(sp)
   144c0:	df000315 	stw	fp,12(sp)
   144c4:	df000304 	addi	fp,sp,12
   144c8:	e13ffd15 	stw	r4,-12(fp)
   144cc:	e17ffe15 	stw	r5,-8(fp)
   144d0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   144d4:	01020034 	movhi	r4,2048
   144d8:	2103dd04 	addi	r4,r4,3956
   144dc:	e17ffd17 	ldw	r5,-12(fp)
   144e0:	01800044 	movi	r6,1
   144e4:	01c07fc4 	movi	r7,511
   144e8:	00143f40 	call	143f4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   144ec:	01020034 	movhi	r4,2048
   144f0:	2103da04 	addi	r4,r4,3944
   144f4:	e17ffe17 	ldw	r5,-8(fp)
   144f8:	000d883a 	mov	r6,zero
   144fc:	01c07fc4 	movi	r7,511
   14500:	00143f40 	call	143f4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   14504:	01020034 	movhi	r4,2048
   14508:	2103e004 	addi	r4,r4,3968
   1450c:	e17fff17 	ldw	r5,-4(fp)
   14510:	01800044 	movi	r6,1
   14514:	01c07fc4 	movi	r7,511
   14518:	00143f40 	call	143f4 <alt_open_fd>
}  
   1451c:	e037883a 	mov	sp,fp
   14520:	dfc00117 	ldw	ra,4(sp)
   14524:	df000017 	ldw	fp,0(sp)
   14528:	dec00204 	addi	sp,sp,8
   1452c:	f800283a 	ret

00014530 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   14530:	defffc04 	addi	sp,sp,-16
   14534:	df000315 	stw	fp,12(sp)
   14538:	df000304 	addi	fp,sp,12
   1453c:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   14540:	e0bffe17 	ldw	r2,-8(fp)
   14544:	10800217 	ldw	r2,8(r2)
   14548:	10d00034 	orhi	r3,r2,16384
   1454c:	e0bffe17 	ldw	r2,-8(fp)
   14550:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14554:	e03ffd15 	stw	zero,-12(fp)
   14558:	00002006 	br	145dc <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1455c:	e0bffd17 	ldw	r2,-12(fp)
   14560:	00c20034 	movhi	r3,2048
   14564:	18c3da04 	addi	r3,r3,3944
   14568:	10800324 	muli	r2,r2,12
   1456c:	10c5883a 	add	r2,r2,r3
   14570:	10c00017 	ldw	r3,0(r2)
   14574:	e0bffe17 	ldw	r2,-8(fp)
   14578:	10800017 	ldw	r2,0(r2)
   1457c:	1880141e 	bne	r3,r2,145d0 <alt_file_locked+0xa0>
   14580:	e0bffd17 	ldw	r2,-12(fp)
   14584:	00c20034 	movhi	r3,2048
   14588:	18c3da04 	addi	r3,r3,3944
   1458c:	10800324 	muli	r2,r2,12
   14590:	10c5883a 	add	r2,r2,r3
   14594:	10800204 	addi	r2,r2,8
   14598:	10800017 	ldw	r2,0(r2)
   1459c:	1004403a 	cmpge	r2,r2,zero
   145a0:	10000b1e 	bne	r2,zero,145d0 <alt_file_locked+0xa0>
   145a4:	e0bffd17 	ldw	r2,-12(fp)
   145a8:	10800324 	muli	r2,r2,12
   145ac:	1007883a 	mov	r3,r2
   145b0:	00820034 	movhi	r2,2048
   145b4:	1083da04 	addi	r2,r2,3944
   145b8:	1887883a 	add	r3,r3,r2
   145bc:	e0bffe17 	ldw	r2,-8(fp)
   145c0:	18800326 	beq	r3,r2,145d0 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   145c4:	00bffcc4 	movi	r2,-13
   145c8:	e0bfff15 	stw	r2,-4(fp)
   145cc:	00000a06 	br	145f8 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   145d0:	e0bffd17 	ldw	r2,-12(fp)
   145d4:	10800044 	addi	r2,r2,1
   145d8:	e0bffd15 	stw	r2,-12(fp)
   145dc:	00820034 	movhi	r2,2048
   145e0:	10894604 	addi	r2,r2,9496
   145e4:	10800017 	ldw	r2,0(r2)
   145e8:	1007883a 	mov	r3,r2
   145ec:	e0bffd17 	ldw	r2,-12(fp)
   145f0:	18bfda2e 	bgeu	r3,r2,1455c <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   145f4:	e03fff15 	stw	zero,-4(fp)
   145f8:	e0bfff17 	ldw	r2,-4(fp)
}
   145fc:	e037883a 	mov	sp,fp
   14600:	df000017 	ldw	fp,0(sp)
   14604:	dec00104 	addi	sp,sp,4
   14608:	f800283a 	ret

0001460c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   1460c:	defff404 	addi	sp,sp,-48
   14610:	dfc00b15 	stw	ra,44(sp)
   14614:	df000a15 	stw	fp,40(sp)
   14618:	df000a04 	addi	fp,sp,40
   1461c:	e13ffb15 	stw	r4,-20(fp)
   14620:	e17ffc15 	stw	r5,-16(fp)
   14624:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   14628:	00bfffc4 	movi	r2,-1
   1462c:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
   14630:	00bffb44 	movi	r2,-19
   14634:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
   14638:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   1463c:	e13ffb17 	ldw	r4,-20(fp)
   14640:	01420034 	movhi	r5,2048
   14644:	29494404 	addi	r5,r5,9488
   14648:	00142900 	call	14290 <alt_find_dev>
   1464c:	e0bffa15 	stw	r2,-24(fp)
   14650:	e0bffa17 	ldw	r2,-24(fp)
   14654:	1004c03a 	cmpne	r2,r2,zero
   14658:	1000051e 	bne	r2,zero,14670 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1465c:	e13ffb17 	ldw	r4,-20(fp)
   14660:	00153d40 	call	153d4 <alt_find_file>
   14664:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
   14668:	00800044 	movi	r2,1
   1466c:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   14670:	e0bffa17 	ldw	r2,-24(fp)
   14674:	1005003a 	cmpeq	r2,r2,zero
   14678:	1000301e 	bne	r2,zero,1473c <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
   1467c:	e13ffa17 	ldw	r4,-24(fp)
   14680:	00154f40 	call	154f4 <alt_get_fd>
   14684:	e0bff815 	stw	r2,-32(fp)
   14688:	e0bff817 	ldw	r2,-32(fp)
   1468c:	1004403a 	cmpge	r2,r2,zero
   14690:	1000031e 	bne	r2,zero,146a0 <open+0x94>
    {
      status = index;
   14694:	e0bff817 	ldw	r2,-32(fp)
   14698:	e0bff715 	stw	r2,-36(fp)
   1469c:	00002906 	br	14744 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
   146a0:	e0bff817 	ldw	r2,-32(fp)
   146a4:	10800324 	muli	r2,r2,12
   146a8:	1007883a 	mov	r3,r2
   146ac:	00820034 	movhi	r2,2048
   146b0:	1083da04 	addi	r2,r2,3944
   146b4:	1885883a 	add	r2,r3,r2
   146b8:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   146bc:	e0fffc17 	ldw	r3,-16(fp)
   146c0:	00900034 	movhi	r2,16384
   146c4:	10bfffc4 	addi	r2,r2,-1
   146c8:	1886703a 	and	r3,r3,r2
   146cc:	e0bff917 	ldw	r2,-28(fp)
   146d0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   146d4:	e0bff617 	ldw	r2,-40(fp)
   146d8:	1004c03a 	cmpne	r2,r2,zero
   146dc:	1000061e 	bne	r2,zero,146f8 <open+0xec>
   146e0:	e13ff917 	ldw	r4,-28(fp)
   146e4:	00145300 	call	14530 <alt_file_locked>
   146e8:	e0bff715 	stw	r2,-36(fp)
   146ec:	e0bff717 	ldw	r2,-36(fp)
   146f0:	1004803a 	cmplt	r2,r2,zero
   146f4:	1000131e 	bne	r2,zero,14744 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   146f8:	e0bffa17 	ldw	r2,-24(fp)
   146fc:	10800317 	ldw	r2,12(r2)
   14700:	1005003a 	cmpeq	r2,r2,zero
   14704:	1000091e 	bne	r2,zero,1472c <open+0x120>
   14708:	e0bffa17 	ldw	r2,-24(fp)
   1470c:	10800317 	ldw	r2,12(r2)
   14710:	e13ff917 	ldw	r4,-28(fp)
   14714:	e17ffb17 	ldw	r5,-20(fp)
   14718:	e1bffc17 	ldw	r6,-16(fp)
   1471c:	e1fffd17 	ldw	r7,-12(fp)
   14720:	103ee83a 	callr	r2
   14724:	e0bfff15 	stw	r2,-4(fp)
   14728:	00000106 	br	14730 <open+0x124>
   1472c:	e03fff15 	stw	zero,-4(fp)
   14730:	e0bfff17 	ldw	r2,-4(fp)
   14734:	e0bff715 	stw	r2,-36(fp)
   14738:	00000206 	br	14744 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1473c:	00bffb44 	movi	r2,-19
   14740:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   14744:	e0bff717 	ldw	r2,-36(fp)
   14748:	1004403a 	cmpge	r2,r2,zero
   1474c:	1000091e 	bne	r2,zero,14774 <open+0x168>
  {
    alt_release_fd (index);  
   14750:	e13ff817 	ldw	r4,-32(fp)
   14754:	000ec680 	call	ec68 <alt_release_fd>
    ALT_ERRNO = -status;
   14758:	00147940 	call	14794 <alt_get_errno>
   1475c:	e0fff717 	ldw	r3,-36(fp)
   14760:	00c7c83a 	sub	r3,zero,r3
   14764:	10c00015 	stw	r3,0(r2)
    return -1;
   14768:	00bfffc4 	movi	r2,-1
   1476c:	e0bffe15 	stw	r2,-8(fp)
   14770:	00000206 	br	1477c <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
   14774:	e0bff817 	ldw	r2,-32(fp)
   14778:	e0bffe15 	stw	r2,-8(fp)
   1477c:	e0bffe17 	ldw	r2,-8(fp)
}
   14780:	e037883a 	mov	sp,fp
   14784:	dfc00117 	ldw	ra,4(sp)
   14788:	df000017 	ldw	fp,0(sp)
   1478c:	dec00204 	addi	sp,sp,8
   14790:	f800283a 	ret

00014794 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14794:	defffd04 	addi	sp,sp,-12
   14798:	dfc00215 	stw	ra,8(sp)
   1479c:	df000115 	stw	fp,4(sp)
   147a0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   147a4:	00820034 	movhi	r2,2048
   147a8:	10894704 	addi	r2,r2,9500
   147ac:	10800017 	ldw	r2,0(r2)
   147b0:	1005003a 	cmpeq	r2,r2,zero
   147b4:	1000061e 	bne	r2,zero,147d0 <alt_get_errno+0x3c>
   147b8:	00820034 	movhi	r2,2048
   147bc:	10894704 	addi	r2,r2,9500
   147c0:	10800017 	ldw	r2,0(r2)
   147c4:	103ee83a 	callr	r2
   147c8:	e0bfff15 	stw	r2,-4(fp)
   147cc:	00000306 	br	147dc <alt_get_errno+0x48>
   147d0:	00820034 	movhi	r2,2048
   147d4:	10897404 	addi	r2,r2,9680
   147d8:	e0bfff15 	stw	r2,-4(fp)
   147dc:	e0bfff17 	ldw	r2,-4(fp)
}
   147e0:	e037883a 	mov	sp,fp
   147e4:	dfc00117 	ldw	ra,4(sp)
   147e8:	df000017 	ldw	fp,0(sp)
   147ec:	dec00204 	addi	sp,sp,8
   147f0:	f800283a 	ret

000147f4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   147f4:	defffa04 	addi	sp,sp,-24
   147f8:	df000515 	stw	fp,20(sp)
   147fc:	df000504 	addi	fp,sp,20
   14800:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14804:	0005303a 	rdctl	r2,status
   14808:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1480c:	e0fffd17 	ldw	r3,-12(fp)
   14810:	00bfff84 	movi	r2,-2
   14814:	1884703a 	and	r2,r3,r2
   14818:	1001703a 	wrctl	status,r2
  
  return context;
   1481c:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   14820:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
   14824:	e0bfff17 	ldw	r2,-4(fp)
   14828:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   1482c:	e0bffc17 	ldw	r2,-16(fp)
   14830:	10c00017 	ldw	r3,0(r2)
   14834:	e0bffc17 	ldw	r2,-16(fp)
   14838:	10800117 	ldw	r2,4(r2)
   1483c:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
   14840:	e0bffc17 	ldw	r2,-16(fp)
   14844:	10c00117 	ldw	r3,4(r2)
   14848:	e0bffc17 	ldw	r2,-16(fp)
   1484c:	10800017 	ldw	r2,0(r2)
   14850:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   14854:	e0fffc17 	ldw	r3,-16(fp)
   14858:	e0bffc17 	ldw	r2,-16(fp)
   1485c:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
   14860:	e0fffc17 	ldw	r3,-16(fp)
   14864:	e0bffc17 	ldw	r2,-16(fp)
   14868:	18800015 	stw	r2,0(r3)
   1486c:	e0bffe17 	ldw	r2,-8(fp)
   14870:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14874:	e0bffb17 	ldw	r2,-20(fp)
   14878:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   1487c:	e037883a 	mov	sp,fp
   14880:	df000017 	ldw	fp,0(sp)
   14884:	dec00104 	addi	sp,sp,4
   14888:	f800283a 	ret

0001488c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   1488c:	defffb04 	addi	sp,sp,-20
   14890:	dfc00415 	stw	ra,16(sp)
   14894:	df000315 	stw	fp,12(sp)
   14898:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   1489c:	d0a01717 	ldw	r2,-32676(gp)
   148a0:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   148a4:	d0a04417 	ldw	r2,-32496(gp)
   148a8:	10800044 	addi	r2,r2,1
   148ac:	d0a04415 	stw	r2,-32496(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   148b0:	00003106 	br	14978 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
   148b4:	e0bffe17 	ldw	r2,-8(fp)
   148b8:	10800017 	ldw	r2,0(r2)
   148bc:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   148c0:	e0bffe17 	ldw	r2,-8(fp)
   148c4:	10800403 	ldbu	r2,16(r2)
   148c8:	10803fcc 	andi	r2,r2,255
   148cc:	1005003a 	cmpeq	r2,r2,zero
   148d0:	1000051e 	bne	r2,zero,148e8 <alt_tick+0x5c>
   148d4:	d0a04417 	ldw	r2,-32496(gp)
   148d8:	1004c03a 	cmpne	r2,r2,zero
   148dc:	1000021e 	bne	r2,zero,148e8 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
   148e0:	e0bffe17 	ldw	r2,-8(fp)
   148e4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   148e8:	e0bffe17 	ldw	r2,-8(fp)
   148ec:	10c00217 	ldw	r3,8(r2)
   148f0:	d0a04417 	ldw	r2,-32496(gp)
   148f4:	10c01e36 	bltu	r2,r3,14970 <alt_tick+0xe4>
   148f8:	e0bffe17 	ldw	r2,-8(fp)
   148fc:	10800403 	ldbu	r2,16(r2)
   14900:	10803fcc 	andi	r2,r2,255
   14904:	1004c03a 	cmpne	r2,r2,zero
   14908:	1000191e 	bne	r2,zero,14970 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
   1490c:	e0bffe17 	ldw	r2,-8(fp)
   14910:	10c00317 	ldw	r3,12(r2)
   14914:	e0bffe17 	ldw	r2,-8(fp)
   14918:	11000517 	ldw	r4,20(r2)
   1491c:	183ee83a 	callr	r3
   14920:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   14924:	e0bffd17 	ldw	r2,-12(fp)
   14928:	1004c03a 	cmpne	r2,r2,zero
   1492c:	1000031e 	bne	r2,zero,1493c <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
   14930:	e13ffe17 	ldw	r4,-8(fp)
   14934:	00147f40 	call	147f4 <alt_alarm_stop>
   14938:	00000d06 	br	14970 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
   1493c:	e0bffe17 	ldw	r2,-8(fp)
   14940:	10c00217 	ldw	r3,8(r2)
   14944:	e0bffd17 	ldw	r2,-12(fp)
   14948:	1887883a 	add	r3,r3,r2
   1494c:	e0bffe17 	ldw	r2,-8(fp)
   14950:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   14954:	e0bffe17 	ldw	r2,-8(fp)
   14958:	10c00217 	ldw	r3,8(r2)
   1495c:	d0a04417 	ldw	r2,-32496(gp)
   14960:	1880032e 	bgeu	r3,r2,14970 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
   14964:	e0fffe17 	ldw	r3,-8(fp)
   14968:	00800044 	movi	r2,1
   1496c:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
   14970:	e0bfff17 	ldw	r2,-4(fp)
   14974:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14978:	d0e01704 	addi	r3,gp,-32676
   1497c:	e0bffe17 	ldw	r2,-8(fp)
   14980:	10ffcc1e 	bne	r2,r3,148b4 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   14984:	e037883a 	mov	sp,fp
   14988:	dfc00117 	ldw	ra,4(sp)
   1498c:	df000017 	ldw	fp,0(sp)
   14990:	dec00204 	addi	sp,sp,8
   14994:	f800283a 	ret

00014998 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   14998:	defffd04 	addi	sp,sp,-12
   1499c:	dfc00215 	stw	ra,8(sp)
   149a0:	df000115 	stw	fp,4(sp)
   149a4:	df000104 	addi	fp,sp,4
   149a8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   149ac:	e13fff17 	ldw	r4,-4(fp)
   149b0:	00152a80 	call	152a8 <alt_busy_sleep>
}
   149b4:	e037883a 	mov	sp,fp
   149b8:	dfc00117 	ldw	ra,4(sp)
   149bc:	df000017 	ldw	fp,0(sp)
   149c0:	dec00204 	addi	sp,sp,8
   149c4:	f800283a 	ret

000149c8 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   149c8:	deffff04 	addi	sp,sp,-4
   149cc:	df000015 	stw	fp,0(sp)
   149d0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   149d4:	000170fa 	wrctl	ienable,zero
}
   149d8:	e037883a 	mov	sp,fp
   149dc:	df000017 	ldw	fp,0(sp)
   149e0:	dec00104 	addi	sp,sp,4
   149e4:	f800283a 	ret

000149e8 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   149e8:	defff704 	addi	sp,sp,-36
   149ec:	dfc00815 	stw	ra,32(sp)
   149f0:	df000715 	stw	fp,28(sp)
   149f4:	df000704 	addi	fp,sp,28
   149f8:	e13ffc15 	stw	r4,-16(fp)
   149fc:	e17ffd15 	stw	r5,-12(fp)
   14a00:	e1bffe15 	stw	r6,-8(fp)
   14a04:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   14a08:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14a0c:	e0bffc17 	ldw	r2,-16(fp)
   14a10:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   14a14:	e1bfff17 	ldw	r6,-4(fp)
   14a18:	00800074 	movhi	r2,1
   14a1c:	10936304 	addi	r2,r2,19852
   14a20:	d8800015 	stw	r2,0(sp)
   14a24:	e13ffa17 	ldw	r4,-24(fp)
   14a28:	e17ffe17 	ldw	r5,-8(fp)
   14a2c:	e1c00217 	ldw	r7,8(fp)
   14a30:	000f8cc0 	call	f8cc <alt_flash_program_block>
   14a34:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
   14a38:	e0bffb17 	ldw	r2,-20(fp)
}
   14a3c:	e037883a 	mov	sp,fp
   14a40:	dfc00117 	ldw	ra,4(sp)
   14a44:	df000017 	ldw	fp,0(sp)
   14a48:	dec00204 	addi	sp,sp,8
   14a4c:	f800283a 	ret

00014a50 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   14a50:	defff804 	addi	sp,sp,-32
   14a54:	dfc00715 	stw	ra,28(sp)
   14a58:	df000615 	stw	fp,24(sp)
   14a5c:	df000604 	addi	fp,sp,24
   14a60:	e13ffe15 	stw	r4,-8(fp)
   14a64:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   14a68:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14a6c:	e0bffe17 	ldw	r2,-8(fp)
   14a70:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   14a74:	e0bffa17 	ldw	r2,-24(fp)
   14a78:	10c03317 	ldw	r3,204(r2)
   14a7c:	e0bffa17 	ldw	r2,-24(fp)
   14a80:	11000a17 	ldw	r4,40(r2)
   14a84:	01415544 	movi	r5,1365
   14a88:	01802a84 	movi	r6,170
   14a8c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   14a90:	e0bffa17 	ldw	r2,-24(fp)
   14a94:	10c03317 	ldw	r3,204(r2)
   14a98:	e0bffa17 	ldw	r2,-24(fp)
   14a9c:	11000a17 	ldw	r4,40(r2)
   14aa0:	0140aa84 	movi	r5,682
   14aa4:	01801544 	movi	r6,85
   14aa8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   14aac:	e0bffa17 	ldw	r2,-24(fp)
   14ab0:	10c03317 	ldw	r3,204(r2)
   14ab4:	e0bffa17 	ldw	r2,-24(fp)
   14ab8:	11000a17 	ldw	r4,40(r2)
   14abc:	01415544 	movi	r5,1365
   14ac0:	01802004 	movi	r6,128
   14ac4:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   14ac8:	e0bffa17 	ldw	r2,-24(fp)
   14acc:	10c03317 	ldw	r3,204(r2)
   14ad0:	e0bffa17 	ldw	r2,-24(fp)
   14ad4:	11000a17 	ldw	r4,40(r2)
   14ad8:	01415544 	movi	r5,1365
   14adc:	01802a84 	movi	r6,170
   14ae0:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   14ae4:	e0bffa17 	ldw	r2,-24(fp)
   14ae8:	10c03317 	ldw	r3,204(r2)
   14aec:	e0bffa17 	ldw	r2,-24(fp)
   14af0:	11000a17 	ldw	r4,40(r2)
   14af4:	0140aa84 	movi	r5,682
   14af8:	01801544 	movi	r6,85
   14afc:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   14b00:	e0bffa17 	ldw	r2,-24(fp)
   14b04:	11803517 	ldw	r6,212(r2)
   14b08:	e0bffa17 	ldw	r2,-24(fp)
   14b0c:	10800a17 	ldw	r2,40(r2)
   14b10:	1007883a 	mov	r3,r2
   14b14:	e0bfff17 	ldw	r2,-4(fp)
   14b18:	1889883a 	add	r4,r3,r2
   14b1c:	01400c04 	movi	r5,48
   14b20:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   14b24:	0109c404 	movi	r4,10000
   14b28:	00149980 	call	14998 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   14b2c:	00800c84 	movi	r2,50
   14b30:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   14b34:	e0bffa17 	ldw	r2,-24(fp)
   14b38:	10800a17 	ldw	r2,40(r2)
   14b3c:	1007883a 	mov	r3,r2
   14b40:	e0bfff17 	ldw	r2,-4(fp)
   14b44:	1885883a 	add	r2,r3,r2
   14b48:	10800023 	ldbuio	r2,0(r2)
   14b4c:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   14b50:	0100fa04 	movi	r4,1000
   14b54:	00149980 	call	14998 <usleep>
    timeout--;
   14b58:	e0bffb17 	ldw	r2,-20(fp)
   14b5c:	10bfffc4 	addi	r2,r2,-1
   14b60:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   14b64:	e0bffd03 	ldbu	r2,-12(fp)
   14b68:	10803fcc 	andi	r2,r2,255
   14b6c:	1080020c 	andi	r2,r2,8
   14b70:	1004c03a 	cmpne	r2,r2,zero
   14b74:	1000031e 	bne	r2,zero,14b84 <alt_erase_block_amd+0x134>
   14b78:	e0bffb17 	ldw	r2,-20(fp)
   14b7c:	10800048 	cmpgei	r2,r2,1
   14b80:	103fec1e 	bne	r2,zero,14b34 <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
   14b84:	e0bffa17 	ldw	r2,-24(fp)
   14b88:	10803117 	ldw	r2,196(r2)
   14b8c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   14b90:	00001706 	br	14bf0 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   14b94:	e0bffa17 	ldw	r2,-24(fp)
   14b98:	10800a17 	ldw	r2,40(r2)
   14b9c:	1007883a 	mov	r3,r2
   14ba0:	e0bfff17 	ldw	r2,-4(fp)
   14ba4:	1885883a 	add	r2,r3,r2
   14ba8:	10800023 	ldbuio	r2,0(r2)
   14bac:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   14bb0:	e0bffd03 	ldbu	r2,-12(fp)
   14bb4:	10803fcc 	andi	r2,r2,255
   14bb8:	1080201c 	xori	r2,r2,128
   14bbc:	10bfe004 	addi	r2,r2,-128
   14bc0:	1004803a 	cmplt	r2,r2,zero
   14bc4:	10000d1e 	bne	r2,zero,14bfc <alt_erase_block_amd+0x1ac>
   14bc8:	e0bffd03 	ldbu	r2,-12(fp)
   14bcc:	10803fcc 	andi	r2,r2,255
   14bd0:	1080080c 	andi	r2,r2,32
   14bd4:	1004c03a 	cmpne	r2,r2,zero
   14bd8:	1000081e 	bne	r2,zero,14bfc <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   14bdc:	0100fa04 	movi	r4,1000
   14be0:	00149980 	call	14998 <usleep>
    timeout -= 1000;
   14be4:	e0bffb17 	ldw	r2,-20(fp)
   14be8:	10bf0604 	addi	r2,r2,-1000
   14bec:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   14bf0:	e0bffb17 	ldw	r2,-20(fp)
   14bf4:	10800048 	cmpgei	r2,r2,1
   14bf8:	103fe61e 	bne	r2,zero,14b94 <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   14bfc:	e0bffb17 	ldw	r2,-20(fp)
   14c00:	10800048 	cmpgei	r2,r2,1
   14c04:	1000031e 	bne	r2,zero,14c14 <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
   14c08:	00bfe304 	movi	r2,-116
   14c0c:	e0bffc15 	stw	r2,-16(fp)
   14c10:	00000f06 	br	14c50 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   14c14:	e0bffa17 	ldw	r2,-24(fp)
   14c18:	10800a17 	ldw	r2,40(r2)
   14c1c:	1007883a 	mov	r3,r2
   14c20:	e0bfff17 	ldw	r2,-4(fp)
   14c24:	1885883a 	add	r2,r3,r2
   14c28:	10800023 	ldbuio	r2,0(r2)
   14c2c:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   14c30:	e0bffd03 	ldbu	r2,-12(fp)
   14c34:	10803fcc 	andi	r2,r2,255
   14c38:	1080201c 	xori	r2,r2,128
   14c3c:	10bfe004 	addi	r2,r2,-128
   14c40:	1004803a 	cmplt	r2,r2,zero
   14c44:	1000021e 	bne	r2,zero,14c50 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
   14c48:	00bffec4 	movi	r2,-5
   14c4c:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
   14c50:	e0bffc17 	ldw	r2,-16(fp)
}
   14c54:	e037883a 	mov	sp,fp
   14c58:	dfc00117 	ldw	ra,4(sp)
   14c5c:	df000017 	ldw	fp,0(sp)
   14c60:	dec00204 	addi	sp,sp,8
   14c64:	f800283a 	ret

00014c68 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   14c68:	defff804 	addi	sp,sp,-32
   14c6c:	dfc00715 	stw	ra,28(sp)
   14c70:	df000615 	stw	fp,24(sp)
   14c74:	df000604 	addi	fp,sp,24
   14c78:	e13ffd15 	stw	r4,-12(fp)
   14c7c:	e17ffe15 	stw	r5,-8(fp)
   14c80:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   14c84:	e0bffd17 	ldw	r2,-12(fp)
   14c88:	10803017 	ldw	r2,192(r2)
   14c8c:	10801924 	muli	r2,r2,100
   14c90:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
   14c94:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   14c98:	e0bffd17 	ldw	r2,-12(fp)
   14c9c:	10800a17 	ldw	r2,40(r2)
   14ca0:	1007883a 	mov	r3,r2
   14ca4:	e0bffe17 	ldw	r2,-8(fp)
   14ca8:	1885883a 	add	r2,r3,r2
   14cac:	10800023 	ldbuio	r2,0(r2)
   14cb0:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   14cb4:	00001706 	br	14d14 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   14cb8:	e0bffc03 	ldbu	r2,-16(fp)
   14cbc:	10803fcc 	andi	r2,r2,255
   14cc0:	10c0200c 	andi	r3,r2,128
   14cc4:	e0bfff03 	ldbu	r2,-4(fp)
   14cc8:	1080200c 	andi	r2,r2,128
   14ccc:	18801426 	beq	r3,r2,14d20 <alt_wait_for_command_to_complete_amd+0xb8>
   14cd0:	e0bffc03 	ldbu	r2,-16(fp)
   14cd4:	10803fcc 	andi	r2,r2,255
   14cd8:	1080080c 	andi	r2,r2,32
   14cdc:	1004c03a 	cmpne	r2,r2,zero
   14ce0:	10000f1e 	bne	r2,zero,14d20 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   14ce4:	01000044 	movi	r4,1
   14ce8:	00149980 	call	14998 <usleep>
    timeout--;
   14cec:	e0bffb17 	ldw	r2,-20(fp)
   14cf0:	10bfffc4 	addi	r2,r2,-1
   14cf4:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   14cf8:	e0bffd17 	ldw	r2,-12(fp)
   14cfc:	10800a17 	ldw	r2,40(r2)
   14d00:	1007883a 	mov	r3,r2
   14d04:	e0bffe17 	ldw	r2,-8(fp)
   14d08:	1885883a 	add	r2,r3,r2
   14d0c:	10800023 	ldbuio	r2,0(r2)
   14d10:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   14d14:	e0bffb17 	ldw	r2,-20(fp)
   14d18:	10800048 	cmpgei	r2,r2,1
   14d1c:	103fe61e 	bne	r2,zero,14cb8 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   14d20:	e0bffb17 	ldw	r2,-20(fp)
   14d24:	1004c03a 	cmpne	r2,r2,zero
   14d28:	1000031e 	bne	r2,zero,14d38 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
   14d2c:	00bfe304 	movi	r2,-116
   14d30:	e0bffa15 	stw	r2,-24(fp)
   14d34:	00000f06 	br	14d74 <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   14d38:	e0bffd17 	ldw	r2,-12(fp)
   14d3c:	10800a17 	ldw	r2,40(r2)
   14d40:	1007883a 	mov	r3,r2
   14d44:	e0bffe17 	ldw	r2,-8(fp)
   14d48:	1885883a 	add	r2,r3,r2
   14d4c:	10800023 	ldbuio	r2,0(r2)
   14d50:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   14d54:	e0bffc03 	ldbu	r2,-16(fp)
   14d58:	10803fcc 	andi	r2,r2,255
   14d5c:	10c0200c 	andi	r3,r2,128
   14d60:	e0bfff03 	ldbu	r2,-4(fp)
   14d64:	1080200c 	andi	r2,r2,128
   14d68:	18800226 	beq	r3,r2,14d74 <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
   14d6c:	00bffec4 	movi	r2,-5
   14d70:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
   14d74:	e0bffa17 	ldw	r2,-24(fp)
}
   14d78:	e037883a 	mov	sp,fp
   14d7c:	dfc00117 	ldw	ra,4(sp)
   14d80:	df000017 	ldw	fp,0(sp)
   14d84:	dec00204 	addi	sp,sp,8
   14d88:	f800283a 	ret

00014d8c <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   14d8c:	defff904 	addi	sp,sp,-28
   14d90:	dfc00615 	stw	ra,24(sp)
   14d94:	df000515 	stw	fp,20(sp)
   14d98:	df000504 	addi	fp,sp,20
   14d9c:	e13ffd15 	stw	r4,-12(fp)
   14da0:	e17ffe15 	stw	r5,-8(fp)
   14da4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   14da8:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   14dac:	e0bffd17 	ldw	r2,-12(fp)
   14db0:	10c03317 	ldw	r3,204(r2)
   14db4:	e0bffd17 	ldw	r2,-12(fp)
   14db8:	11000a17 	ldw	r4,40(r2)
   14dbc:	01415544 	movi	r5,1365
   14dc0:	01802a84 	movi	r6,170
   14dc4:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   14dc8:	e0bffd17 	ldw	r2,-12(fp)
   14dcc:	10c03317 	ldw	r3,204(r2)
   14dd0:	e0bffd17 	ldw	r2,-12(fp)
   14dd4:	11000a17 	ldw	r4,40(r2)
   14dd8:	0140aa84 	movi	r5,682
   14ddc:	01801544 	movi	r6,85
   14de0:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   14de4:	e0bffd17 	ldw	r2,-12(fp)
   14de8:	10c03317 	ldw	r3,204(r2)
   14dec:	e0bffd17 	ldw	r2,-12(fp)
   14df0:	11000a17 	ldw	r4,40(r2)
   14df4:	01415544 	movi	r5,1365
   14df8:	01802804 	movi	r6,160
   14dfc:	183ee83a 	callr	r3
  
  value = *src_addr;
   14e00:	e0bfff17 	ldw	r2,-4(fp)
   14e04:	10800003 	ldbu	r2,0(r2)
   14e08:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   14e0c:	e13ffd17 	ldw	r4,-12(fp)
   14e10:	e17ffe17 	ldw	r5,-8(fp)
   14e14:	e1bfff17 	ldw	r6,-4(fp)
   14e18:	000f7680 	call	f768 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   14e1c:	e1bffb03 	ldbu	r6,-20(fp)
   14e20:	e13ffd17 	ldw	r4,-12(fp)
   14e24:	e17ffe17 	ldw	r5,-8(fp)
   14e28:	0014c680 	call	14c68 <alt_wait_for_command_to_complete_amd>
   14e2c:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
   14e30:	e0bffc17 	ldw	r2,-16(fp)
  
}
   14e34:	e037883a 	mov	sp,fp
   14e38:	dfc00117 	ldw	ra,4(sp)
   14e3c:	df000017 	ldw	fp,0(sp)
   14e40:	dec00204 	addi	sp,sp,8
   14e44:	f800283a 	ret

00014e48 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   14e48:	defff704 	addi	sp,sp,-36
   14e4c:	dfc00815 	stw	ra,32(sp)
   14e50:	df000715 	stw	fp,28(sp)
   14e54:	df000704 	addi	fp,sp,28
   14e58:	e13ffc15 	stw	r4,-16(fp)
   14e5c:	e17ffd15 	stw	r5,-12(fp)
   14e60:	e1bffe15 	stw	r6,-8(fp)
   14e64:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   14e68:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14e6c:	e0bffc17 	ldw	r2,-16(fp)
   14e70:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   14e74:	e13ffa17 	ldw	r4,-24(fp)
   14e78:	e17ffd17 	ldw	r5,-12(fp)
   14e7c:	00150400 	call	15040 <alt_unlock_block_intel>
   14e80:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
   14e84:	e0bffb17 	ldw	r2,-20(fp)
   14e88:	1004c03a 	cmpne	r2,r2,zero
   14e8c:	1000091e 	bne	r2,zero,14eb4 <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   14e90:	e1bfff17 	ldw	r6,-4(fp)
   14e94:	00800074 	movhi	r2,1
   14e98:	10947304 	addi	r2,r2,20940
   14e9c:	d8800015 	stw	r2,0(sp)
   14ea0:	e13ffa17 	ldw	r4,-24(fp)
   14ea4:	e17ffe17 	ldw	r5,-8(fp)
   14ea8:	e1c00217 	ldw	r7,8(fp)
   14eac:	000f8cc0 	call	f8cc <alt_flash_program_block>
   14eb0:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   14eb4:	e0bffb17 	ldw	r2,-20(fp)
}
   14eb8:	e037883a 	mov	sp,fp
   14ebc:	dfc00117 	ldw	ra,4(sp)
   14ec0:	df000017 	ldw	fp,0(sp)
   14ec4:	dec00204 	addi	sp,sp,8
   14ec8:	f800283a 	ret

00014ecc <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   14ecc:	defff804 	addi	sp,sp,-32
   14ed0:	dfc00715 	stw	ra,28(sp)
   14ed4:	df000615 	stw	fp,24(sp)
   14ed8:	df000604 	addi	fp,sp,24
   14edc:	e13ffe15 	stw	r4,-8(fp)
   14ee0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   14ee4:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14ee8:	e0bffe17 	ldw	r2,-8(fp)
   14eec:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   14ef0:	e0bffb17 	ldw	r2,-20(fp)
   14ef4:	10803117 	ldw	r2,196(r2)
   14ef8:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   14efc:	e13ffb17 	ldw	r4,-20(fp)
   14f00:	e17fff17 	ldw	r5,-4(fp)
   14f04:	00150400 	call	15040 <alt_unlock_block_intel>
   14f08:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
   14f0c:	e0bffc17 	ldw	r2,-16(fp)
   14f10:	1004c03a 	cmpne	r2,r2,zero
   14f14:	1000441e 	bne	r2,zero,15028 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   14f18:	e0bffb17 	ldw	r2,-20(fp)
   14f1c:	11803517 	ldw	r6,212(r2)
   14f20:	e0bffb17 	ldw	r2,-20(fp)
   14f24:	10800a17 	ldw	r2,40(r2)
   14f28:	1007883a 	mov	r3,r2
   14f2c:	e0bfff17 	ldw	r2,-4(fp)
   14f30:	1889883a 	add	r4,r3,r2
   14f34:	01400804 	movi	r5,32
   14f38:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   14f3c:	e0bffb17 	ldw	r2,-20(fp)
   14f40:	11803517 	ldw	r6,212(r2)
   14f44:	e0bffb17 	ldw	r2,-20(fp)
   14f48:	10800a17 	ldw	r2,40(r2)
   14f4c:	1007883a 	mov	r3,r2
   14f50:	e0bfff17 	ldw	r2,-4(fp)
   14f54:	1889883a 	add	r4,r3,r2
   14f58:	01403404 	movi	r5,208
   14f5c:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   14f60:	e0bffb17 	ldw	r2,-20(fp)
   14f64:	10800a17 	ldw	r2,40(r2)
   14f68:	1007883a 	mov	r3,r2
   14f6c:	e0bfff17 	ldw	r2,-4(fp)
   14f70:	1885883a 	add	r2,r3,r2
   14f74:	10800023 	ldbuio	r2,0(r2)
   14f78:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   14f7c:	e0bffd03 	ldbu	r2,-12(fp)
   14f80:	10803fcc 	andi	r2,r2,255
   14f84:	1080201c 	xori	r2,r2,128
   14f88:	10bfe004 	addi	r2,r2,-128
   14f8c:	1004803a 	cmplt	r2,r2,zero
   14f90:	1000081e 	bne	r2,zero,14fb4 <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
   14f94:	0100fa04 	movi	r4,1000
   14f98:	00149980 	call	14998 <usleep>
      timeout -= 1000;
   14f9c:	e0bffa17 	ldw	r2,-24(fp)
   14fa0:	10bf0604 	addi	r2,r2,-1000
   14fa4:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
   14fa8:	e0bffa17 	ldw	r2,-24(fp)
   14fac:	10800048 	cmpgei	r2,r2,1
   14fb0:	103feb1e 	bne	r2,zero,14f60 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
   14fb4:	e0bffa17 	ldw	r2,-24(fp)
   14fb8:	10800048 	cmpgei	r2,r2,1
   14fbc:	1000031e 	bne	r2,zero,14fcc <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
   14fc0:	00bfe304 	movi	r2,-116
   14fc4:	e0bffc15 	stw	r2,-16(fp)
   14fc8:	00000e06 	br	15004 <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
   14fcc:	e0bffd03 	ldbu	r2,-12(fp)
   14fd0:	10803fcc 	andi	r2,r2,255
   14fd4:	10801fcc 	andi	r2,r2,127
   14fd8:	1005003a 	cmpeq	r2,r2,zero
   14fdc:	1000091e 	bne	r2,zero,15004 <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   14fe0:	00bffec4 	movi	r2,-5
   14fe4:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   14fe8:	e0bffb17 	ldw	r2,-20(fp)
   14fec:	10800a17 	ldw	r2,40(r2)
   14ff0:	1007883a 	mov	r3,r2
   14ff4:	e0bfff17 	ldw	r2,-4(fp)
   14ff8:	1885883a 	add	r2,r3,r2
   14ffc:	10800023 	ldbuio	r2,0(r2)
   15000:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   15004:	e0bffb17 	ldw	r2,-20(fp)
   15008:	11803517 	ldw	r6,212(r2)
   1500c:	e0bffb17 	ldw	r2,-20(fp)
   15010:	10800a17 	ldw	r2,40(r2)
   15014:	1007883a 	mov	r3,r2
   15018:	e0bfff17 	ldw	r2,-4(fp)
   1501c:	1889883a 	add	r4,r3,r2
   15020:	01403fc4 	movi	r5,255
   15024:	303ee83a 	callr	r6
  }
  
  return ret_code;
   15028:	e0bffc17 	ldw	r2,-16(fp)
}
   1502c:	e037883a 	mov	sp,fp
   15030:	dfc00117 	ldw	ra,4(sp)
   15034:	df000017 	ldw	fp,0(sp)
   15038:	dec00204 	addi	sp,sp,8
   1503c:	f800283a 	ret

00015040 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   15040:	defff904 	addi	sp,sp,-28
   15044:	dfc00615 	stw	ra,24(sp)
   15048:	df000515 	stw	fp,20(sp)
   1504c:	df000504 	addi	fp,sp,20
   15050:	e13ffe15 	stw	r4,-8(fp)
   15054:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   15058:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
   1505c:	e0bffe17 	ldw	r2,-8(fp)
   15060:	10803017 	ldw	r2,192(r2)
   15064:	10801924 	muli	r2,r2,100
   15068:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1506c:	e0bffe17 	ldw	r2,-8(fp)
   15070:	11803517 	ldw	r6,212(r2)
   15074:	e0bffe17 	ldw	r2,-8(fp)
   15078:	10800a17 	ldw	r2,40(r2)
   1507c:	1007883a 	mov	r3,r2
   15080:	e0bfff17 	ldw	r2,-4(fp)
   15084:	1889883a 	add	r4,r3,r2
   15088:	01402404 	movi	r5,144
   1508c:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   15090:	e0bffe17 	ldw	r2,-8(fp)
   15094:	10800a17 	ldw	r2,40(r2)
   15098:	1007883a 	mov	r3,r2
   1509c:	e0bfff17 	ldw	r2,-4(fp)
   150a0:	1885883a 	add	r2,r3,r2
   150a4:	10800104 	addi	r2,r2,4
   150a8:	10800023 	ldbuio	r2,0(r2)
   150ac:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
   150b0:	e0bffd43 	ldbu	r2,-11(fp)
   150b4:	1080004c 	andi	r2,r2,1
   150b8:	10803fcc 	andi	r2,r2,255
   150bc:	1005003a 	cmpeq	r2,r2,zero
   150c0:	1000331e 	bne	r2,zero,15190 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   150c4:	e0bffe17 	ldw	r2,-8(fp)
   150c8:	11803517 	ldw	r6,212(r2)
   150cc:	e0bffe17 	ldw	r2,-8(fp)
   150d0:	10800a17 	ldw	r2,40(r2)
   150d4:	1007883a 	mov	r3,r2
   150d8:	e0bfff17 	ldw	r2,-4(fp)
   150dc:	1889883a 	add	r4,r3,r2
   150e0:	01401804 	movi	r5,96
   150e4:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   150e8:	e0bffe17 	ldw	r2,-8(fp)
   150ec:	11803517 	ldw	r6,212(r2)
   150f0:	e0bffe17 	ldw	r2,-8(fp)
   150f4:	10800a17 	ldw	r2,40(r2)
   150f8:	1007883a 	mov	r3,r2
   150fc:	e0bfff17 	ldw	r2,-4(fp)
   15100:	1889883a 	add	r4,r3,r2
   15104:	01403404 	movi	r5,208
   15108:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1510c:	e0bffe17 	ldw	r2,-8(fp)
   15110:	10800a17 	ldw	r2,40(r2)
   15114:	1007883a 	mov	r3,r2
   15118:	e0bfff17 	ldw	r2,-4(fp)
   1511c:	1885883a 	add	r2,r3,r2
   15120:	10800023 	ldbuio	r2,0(r2)
   15124:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   15128:	e0bffd03 	ldbu	r2,-12(fp)
   1512c:	10803fcc 	andi	r2,r2,255
   15130:	1080201c 	xori	r2,r2,128
   15134:	10bfe004 	addi	r2,r2,-128
   15138:	1004803a 	cmplt	r2,r2,zero
   1513c:	1000081e 	bne	r2,zero,15160 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
   15140:	e0bffb17 	ldw	r2,-20(fp)
   15144:	10bfffc4 	addi	r2,r2,-1
   15148:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
   1514c:	01000044 	movi	r4,1
   15150:	00149980 	call	14998 <usleep>
    }while(timeout > 0);
   15154:	e0bffb17 	ldw	r2,-20(fp)
   15158:	10800048 	cmpgei	r2,r2,1
   1515c:	103feb1e 	bne	r2,zero,1510c <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
   15160:	e0bffb17 	ldw	r2,-20(fp)
   15164:	1004c03a 	cmpne	r2,r2,zero
   15168:	1000031e 	bne	r2,zero,15178 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
   1516c:	00bfe304 	movi	r2,-116
   15170:	e0bffc15 	stw	r2,-16(fp)
   15174:	00000606 	br	15190 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
   15178:	e0bffd03 	ldbu	r2,-12(fp)
   1517c:	10801fcc 	andi	r2,r2,127
   15180:	1005003a 	cmpeq	r2,r2,zero
   15184:	1000021e 	bne	r2,zero,15190 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   15188:	00bffec4 	movi	r2,-5
   1518c:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   15190:	e0bffe17 	ldw	r2,-8(fp)
   15194:	11803517 	ldw	r6,212(r2)
   15198:	e0bffe17 	ldw	r2,-8(fp)
   1519c:	10800a17 	ldw	r2,40(r2)
   151a0:	1007883a 	mov	r3,r2
   151a4:	e0bfff17 	ldw	r2,-4(fp)
   151a8:	1889883a 	add	r4,r3,r2
   151ac:	01403fc4 	movi	r5,255
   151b0:	303ee83a 	callr	r6

  return ret_code;
   151b4:	e0bffc17 	ldw	r2,-16(fp)
}
   151b8:	e037883a 	mov	sp,fp
   151bc:	dfc00117 	ldw	ra,4(sp)
   151c0:	df000017 	ldw	fp,0(sp)
   151c4:	dec00204 	addi	sp,sp,8
   151c8:	f800283a 	ret

000151cc <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   151cc:	defff904 	addi	sp,sp,-28
   151d0:	dfc00615 	stw	ra,24(sp)
   151d4:	df000515 	stw	fp,20(sp)
   151d8:	df000504 	addi	fp,sp,20
   151dc:	e13ffd15 	stw	r4,-12(fp)
   151e0:	e17ffe15 	stw	r5,-8(fp)
   151e4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   151e8:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   151ec:	e0bffd17 	ldw	r2,-12(fp)
   151f0:	11803517 	ldw	r6,212(r2)
   151f4:	e0bffd17 	ldw	r2,-12(fp)
   151f8:	10800a17 	ldw	r2,40(r2)
   151fc:	1007883a 	mov	r3,r2
   15200:	e0bffe17 	ldw	r2,-8(fp)
   15204:	1889883a 	add	r4,r3,r2
   15208:	01401004 	movi	r5,64
   1520c:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
   15210:	e13ffd17 	ldw	r4,-12(fp)
   15214:	e17ffe17 	ldw	r5,-8(fp)
   15218:	e1bfff17 	ldw	r6,-4(fp)
   1521c:	000f7680 	call	f768 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   15220:	e0bffd17 	ldw	r2,-12(fp)
   15224:	10800a17 	ldw	r2,40(r2)
   15228:	1007883a 	mov	r3,r2
   1522c:	e0bffe17 	ldw	r2,-8(fp)
   15230:	1885883a 	add	r2,r3,r2
   15234:	10800023 	ldbuio	r2,0(r2)
   15238:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
   1523c:	e0bffb03 	ldbu	r2,-20(fp)
   15240:	10803fcc 	andi	r2,r2,255
   15244:	1080201c 	xori	r2,r2,128
   15248:	10bfe004 	addi	r2,r2,-128
   1524c:	1004403a 	cmpge	r2,r2,zero
   15250:	103ff31e 	bne	r2,zero,15220 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   15254:	e0bffb03 	ldbu	r2,-20(fp)
   15258:	10801fcc 	andi	r2,r2,127
   1525c:	1005003a 	cmpeq	r2,r2,zero
   15260:	1000021e 	bne	r2,zero,1526c <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
   15264:	00bffec4 	movi	r2,-5
   15268:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1526c:	e0bffd17 	ldw	r2,-12(fp)
   15270:	11803517 	ldw	r6,212(r2)
   15274:	e0bffd17 	ldw	r2,-12(fp)
   15278:	10800a17 	ldw	r2,40(r2)
   1527c:	1007883a 	mov	r3,r2
   15280:	e0bffe17 	ldw	r2,-8(fp)
   15284:	1889883a 	add	r4,r3,r2
   15288:	01403fc4 	movi	r5,255
   1528c:	303ee83a 	callr	r6
  
  return ret_code;
   15290:	e0bffc17 	ldw	r2,-16(fp)
}
   15294:	e037883a 	mov	sp,fp
   15298:	dfc00117 	ldw	ra,4(sp)
   1529c:	df000017 	ldw	fp,0(sp)
   152a0:	dec00204 	addi	sp,sp,8
   152a4:	f800283a 	ret

000152a8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   152a8:	defffb04 	addi	sp,sp,-20
   152ac:	df000415 	stw	fp,16(sp)
   152b0:	df000404 	addi	fp,sp,16
   152b4:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   152b8:	008000c4 	movi	r2,3
   152bc:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
   152c0:	e0fffc17 	ldw	r3,-16(fp)
   152c4:	008003f4 	movhi	r2,15
   152c8:	10909004 	addi	r2,r2,16960
   152cc:	1887383a 	mul	r3,r3,r2
   152d0:	00817db4 	movhi	r2,1526
   152d4:	10b84004 	addi	r2,r2,-7936
   152d8:	10c7203a 	divu	r3,r2,r3
   152dc:	00a00034 	movhi	r2,32768
   152e0:	10bfffc4 	addi	r2,r2,-1
   152e4:	10c7203a 	divu	r3,r2,r3
   152e8:	e0bfff17 	ldw	r2,-4(fp)
   152ec:	10c5203a 	divu	r2,r2,r3
   152f0:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   152f4:	e0bffd17 	ldw	r2,-12(fp)
   152f8:	1005003a 	cmpeq	r2,r2,zero
   152fc:	1000251e 	bne	r2,zero,15394 <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
   15300:	e03ffe15 	stw	zero,-8(fp)
   15304:	00001406 	br	15358 <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   15308:	00a00034 	movhi	r2,32768
   1530c:	10bfffc4 	addi	r2,r2,-1
   15310:	10bfffc4 	addi	r2,r2,-1
   15314:	103ffe1e 	bne	r2,zero,15310 <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   15318:	e0fffc17 	ldw	r3,-16(fp)
   1531c:	008003f4 	movhi	r2,15
   15320:	10909004 	addi	r2,r2,16960
   15324:	1887383a 	mul	r3,r3,r2
   15328:	00817db4 	movhi	r2,1526
   1532c:	10b84004 	addi	r2,r2,-7936
   15330:	10c7203a 	divu	r3,r2,r3
   15334:	00a00034 	movhi	r2,32768
   15338:	10bfffc4 	addi	r2,r2,-1
   1533c:	10c7203a 	divu	r3,r2,r3
   15340:	e0bfff17 	ldw	r2,-4(fp)
   15344:	10c5c83a 	sub	r2,r2,r3
   15348:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1534c:	e0bffe17 	ldw	r2,-8(fp)
   15350:	10800044 	addi	r2,r2,1
   15354:	e0bffe15 	stw	r2,-8(fp)
   15358:	e0fffe17 	ldw	r3,-8(fp)
   1535c:	e0bffd17 	ldw	r2,-12(fp)
   15360:	18bfe916 	blt	r3,r2,15308 <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   15364:	e0fffc17 	ldw	r3,-16(fp)
   15368:	008003f4 	movhi	r2,15
   1536c:	10909004 	addi	r2,r2,16960
   15370:	1887383a 	mul	r3,r3,r2
   15374:	00817db4 	movhi	r2,1526
   15378:	10b84004 	addi	r2,r2,-7936
   1537c:	10c7203a 	divu	r3,r2,r3
   15380:	e0bfff17 	ldw	r2,-4(fp)
   15384:	1885383a 	mul	r2,r3,r2
   15388:	10bfffc4 	addi	r2,r2,-1
   1538c:	103ffe1e 	bne	r2,zero,15388 <alt_busy_sleep+0xe0>
   15390:	00000b06 	br	153c0 <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   15394:	e0fffc17 	ldw	r3,-16(fp)
   15398:	008003f4 	movhi	r2,15
   1539c:	10909004 	addi	r2,r2,16960
   153a0:	1887383a 	mul	r3,r3,r2
   153a4:	00817db4 	movhi	r2,1526
   153a8:	10b84004 	addi	r2,r2,-7936
   153ac:	10c7203a 	divu	r3,r2,r3
   153b0:	e0bfff17 	ldw	r2,-4(fp)
   153b4:	1885383a 	mul	r2,r3,r2
   153b8:	10bfffc4 	addi	r2,r2,-1
   153bc:	00bffe16 	blt	zero,r2,153b8 <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   153c0:	0005883a 	mov	r2,zero
}
   153c4:	e037883a 	mov	sp,fp
   153c8:	df000017 	ldw	fp,0(sp)
   153cc:	dec00104 	addi	sp,sp,4
   153d0:	f800283a 	ret

000153d4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   153d4:	defffa04 	addi	sp,sp,-24
   153d8:	dfc00515 	stw	ra,20(sp)
   153dc:	df000415 	stw	fp,16(sp)
   153e0:	df000404 	addi	fp,sp,16
   153e4:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   153e8:	00820034 	movhi	r2,2048
   153ec:	10894204 	addi	r2,r2,9480
   153f0:	10800017 	ldw	r2,0(r2)
   153f4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   153f8:	00003306 	br	154c8 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
   153fc:	e0bffd17 	ldw	r2,-12(fp)
   15400:	11000217 	ldw	r4,8(r2)
   15404:	00064900 	call	6490 <strlen>
   15408:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
   1540c:	e0bffd17 	ldw	r2,-12(fp)
   15410:	10c00217 	ldw	r3,8(r2)
   15414:	e0bffc17 	ldw	r2,-16(fp)
   15418:	1885883a 	add	r2,r3,r2
   1541c:	10bfffc4 	addi	r2,r2,-1
   15420:	10800003 	ldbu	r2,0(r2)
   15424:	10803fcc 	andi	r2,r2,255
   15428:	1080201c 	xori	r2,r2,128
   1542c:	10bfe004 	addi	r2,r2,-128
   15430:	10800bd8 	cmpnei	r2,r2,47
   15434:	1000031e 	bne	r2,zero,15444 <alt_find_file+0x70>
    {
      len -= 1;
   15438:	e0bffc17 	ldw	r2,-16(fp)
   1543c:	10bfffc4 	addi	r2,r2,-1
   15440:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   15444:	e0bffc17 	ldw	r2,-16(fp)
   15448:	1007883a 	mov	r3,r2
   1544c:	e0bffe17 	ldw	r2,-8(fp)
   15450:	1885883a 	add	r2,r3,r2
   15454:	10800003 	ldbu	r2,0(r2)
   15458:	10803fcc 	andi	r2,r2,255
   1545c:	1080201c 	xori	r2,r2,128
   15460:	10bfe004 	addi	r2,r2,-128
   15464:	10800be0 	cmpeqi	r2,r2,47
   15468:	10000a1e 	bne	r2,zero,15494 <alt_find_file+0xc0>
   1546c:	e0bffc17 	ldw	r2,-16(fp)
   15470:	1007883a 	mov	r3,r2
   15474:	e0bffe17 	ldw	r2,-8(fp)
   15478:	1885883a 	add	r2,r3,r2
   1547c:	10800003 	ldbu	r2,0(r2)
   15480:	10803fcc 	andi	r2,r2,255
   15484:	1080201c 	xori	r2,r2,128
   15488:	10bfe004 	addi	r2,r2,-128
   1548c:	1004c03a 	cmpne	r2,r2,zero
   15490:	10000a1e 	bne	r2,zero,154bc <alt_find_file+0xe8>
   15494:	e0bffd17 	ldw	r2,-12(fp)
   15498:	11000217 	ldw	r4,8(r2)
   1549c:	e1bffc17 	ldw	r6,-16(fp)
   154a0:	e17ffe17 	ldw	r5,-8(fp)
   154a4:	00061b80 	call	61b8 <memcmp>
   154a8:	1004c03a 	cmpne	r2,r2,zero
   154ac:	1000031e 	bne	r2,zero,154bc <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   154b0:	e0bffd17 	ldw	r2,-12(fp)
   154b4:	e0bfff15 	stw	r2,-4(fp)
   154b8:	00000806 	br	154dc <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
   154bc:	e0bffd17 	ldw	r2,-12(fp)
   154c0:	10800017 	ldw	r2,0(r2)
   154c4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   154c8:	00c20034 	movhi	r3,2048
   154cc:	18c94204 	addi	r3,r3,9480
   154d0:	e0bffd17 	ldw	r2,-12(fp)
   154d4:	10ffc91e 	bne	r2,r3,153fc <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   154d8:	e03fff15 	stw	zero,-4(fp)
   154dc:	e0bfff17 	ldw	r2,-4(fp)
}
   154e0:	e037883a 	mov	sp,fp
   154e4:	dfc00117 	ldw	ra,4(sp)
   154e8:	df000017 	ldw	fp,0(sp)
   154ec:	dec00204 	addi	sp,sp,8
   154f0:	f800283a 	ret

000154f4 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   154f4:	defffc04 	addi	sp,sp,-16
   154f8:	df000315 	stw	fp,12(sp)
   154fc:	df000304 	addi	fp,sp,12
   15500:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   15504:	00bffa04 	movi	r2,-24
   15508:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1550c:	e03ffe15 	stw	zero,-8(fp)
   15510:	00001e06 	br	1558c <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
   15514:	e0bffe17 	ldw	r2,-8(fp)
   15518:	00c20034 	movhi	r3,2048
   1551c:	18c3da04 	addi	r3,r3,3944
   15520:	10800324 	muli	r2,r2,12
   15524:	10c5883a 	add	r2,r2,r3
   15528:	10800017 	ldw	r2,0(r2)
   1552c:	1004c03a 	cmpne	r2,r2,zero
   15530:	1000131e 	bne	r2,zero,15580 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
   15534:	e0bffe17 	ldw	r2,-8(fp)
   15538:	00c20034 	movhi	r3,2048
   1553c:	18c3da04 	addi	r3,r3,3944
   15540:	10800324 	muli	r2,r2,12
   15544:	10c7883a 	add	r3,r2,r3
   15548:	e0bfff17 	ldw	r2,-4(fp)
   1554c:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
   15550:	00820034 	movhi	r2,2048
   15554:	10894604 	addi	r2,r2,9496
   15558:	10c00017 	ldw	r3,0(r2)
   1555c:	e0bffe17 	ldw	r2,-8(fp)
   15560:	1880040e 	bge	r3,r2,15574 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
   15564:	00c20034 	movhi	r3,2048
   15568:	18c94604 	addi	r3,r3,9496
   1556c:	e0bffe17 	ldw	r2,-8(fp)
   15570:	18800015 	stw	r2,0(r3)
      }
      rc = i;
   15574:	e0bffe17 	ldw	r2,-8(fp)
   15578:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   1557c:	00000606 	br	15598 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   15580:	e0bffe17 	ldw	r2,-8(fp)
   15584:	10800044 	addi	r2,r2,1
   15588:	e0bffe15 	stw	r2,-8(fp)
   1558c:	e0bffe17 	ldw	r2,-8(fp)
   15590:	10800810 	cmplti	r2,r2,32
   15594:	103fdf1e 	bne	r2,zero,15514 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   15598:	e0bffd17 	ldw	r2,-12(fp)
}
   1559c:	e037883a 	mov	sp,fp
   155a0:	df000017 	ldw	fp,0(sp)
   155a4:	dec00104 	addi	sp,sp,4
   155a8:	f800283a 	ret

000155ac <atexit>:
   155ac:	200b883a 	mov	r5,r4
   155b0:	000d883a 	mov	r6,zero
   155b4:	0009883a 	mov	r4,zero
   155b8:	000f883a 	mov	r7,zero
   155bc:	00155f81 	jmpi	155f8 <__register_exitproc>

000155c0 <exit>:
   155c0:	defffe04 	addi	sp,sp,-8
   155c4:	000b883a 	mov	r5,zero
   155c8:	dc000015 	stw	r16,0(sp)
   155cc:	dfc00115 	stw	ra,4(sp)
   155d0:	2021883a 	mov	r16,r4
   155d4:	00157300 	call	15730 <__call_exitprocs>
   155d8:	00820034 	movhi	r2,2048
   155dc:	10893d04 	addi	r2,r2,9460
   155e0:	11000017 	ldw	r4,0(r2)
   155e4:	20800f17 	ldw	r2,60(r4)
   155e8:	10000126 	beq	r2,zero,155f0 <exit+0x30>
   155ec:	103ee83a 	callr	r2
   155f0:	8009883a 	mov	r4,r16
   155f4:	00159200 	call	15920 <_exit>

000155f8 <__register_exitproc>:
   155f8:	defffa04 	addi	sp,sp,-24
   155fc:	00820034 	movhi	r2,2048
   15600:	10893d04 	addi	r2,r2,9460
   15604:	dc000015 	stw	r16,0(sp)
   15608:	14000017 	ldw	r16,0(r2)
   1560c:	dd000415 	stw	r20,16(sp)
   15610:	2829883a 	mov	r20,r5
   15614:	81405217 	ldw	r5,328(r16)
   15618:	dcc00315 	stw	r19,12(sp)
   1561c:	dc800215 	stw	r18,8(sp)
   15620:	dc400115 	stw	r17,4(sp)
   15624:	dfc00515 	stw	ra,20(sp)
   15628:	2023883a 	mov	r17,r4
   1562c:	3027883a 	mov	r19,r6
   15630:	3825883a 	mov	r18,r7
   15634:	28002526 	beq	r5,zero,156cc <__register_exitproc+0xd4>
   15638:	29000117 	ldw	r4,4(r5)
   1563c:	008007c4 	movi	r2,31
   15640:	11002716 	blt	r2,r4,156e0 <__register_exitproc+0xe8>
   15644:	8800101e 	bne	r17,zero,15688 <__register_exitproc+0x90>
   15648:	2105883a 	add	r2,r4,r4
   1564c:	1085883a 	add	r2,r2,r2
   15650:	20c00044 	addi	r3,r4,1
   15654:	1145883a 	add	r2,r2,r5
   15658:	0009883a 	mov	r4,zero
   1565c:	15000215 	stw	r20,8(r2)
   15660:	28c00115 	stw	r3,4(r5)
   15664:	2005883a 	mov	r2,r4
   15668:	dfc00517 	ldw	ra,20(sp)
   1566c:	dd000417 	ldw	r20,16(sp)
   15670:	dcc00317 	ldw	r19,12(sp)
   15674:	dc800217 	ldw	r18,8(sp)
   15678:	dc400117 	ldw	r17,4(sp)
   1567c:	dc000017 	ldw	r16,0(sp)
   15680:	dec00604 	addi	sp,sp,24
   15684:	f800283a 	ret
   15688:	29802204 	addi	r6,r5,136
   1568c:	00800044 	movi	r2,1
   15690:	110e983a 	sll	r7,r2,r4
   15694:	30c04017 	ldw	r3,256(r6)
   15698:	2105883a 	add	r2,r4,r4
   1569c:	1085883a 	add	r2,r2,r2
   156a0:	1185883a 	add	r2,r2,r6
   156a4:	19c6b03a 	or	r3,r3,r7
   156a8:	14802015 	stw	r18,128(r2)
   156ac:	14c00015 	stw	r19,0(r2)
   156b0:	00800084 	movi	r2,2
   156b4:	30c04015 	stw	r3,256(r6)
   156b8:	88bfe31e 	bne	r17,r2,15648 <__register_exitproc+0x50>
   156bc:	30804117 	ldw	r2,260(r6)
   156c0:	11c4b03a 	or	r2,r2,r7
   156c4:	30804115 	stw	r2,260(r6)
   156c8:	003fdf06 	br	15648 <__register_exitproc+0x50>
   156cc:	00820234 	movhi	r2,2056
   156d0:	10be3804 	addi	r2,r2,-1824
   156d4:	100b883a 	mov	r5,r2
   156d8:	80805215 	stw	r2,328(r16)
   156dc:	003fd606 	br	15638 <__register_exitproc+0x40>
   156e0:	00800034 	movhi	r2,0
   156e4:	10800004 	addi	r2,r2,0
   156e8:	1000021e 	bne	r2,zero,156f4 <__register_exitproc+0xfc>
   156ec:	013fffc4 	movi	r4,-1
   156f0:	003fdc06 	br	15664 <__register_exitproc+0x6c>
   156f4:	01006404 	movi	r4,400
   156f8:	103ee83a 	callr	r2
   156fc:	1007883a 	mov	r3,r2
   15700:	103ffa26 	beq	r2,zero,156ec <__register_exitproc+0xf4>
   15704:	80805217 	ldw	r2,328(r16)
   15708:	180b883a 	mov	r5,r3
   1570c:	18000115 	stw	zero,4(r3)
   15710:	18800015 	stw	r2,0(r3)
   15714:	80c05215 	stw	r3,328(r16)
   15718:	18006215 	stw	zero,392(r3)
   1571c:	18006315 	stw	zero,396(r3)
   15720:	0009883a 	mov	r4,zero
   15724:	883fc826 	beq	r17,zero,15648 <__register_exitproc+0x50>
   15728:	003fd706 	br	15688 <__register_exitproc+0x90>

0001572c <register_fini>:
   1572c:	f800283a 	ret

00015730 <__call_exitprocs>:
   15730:	00820034 	movhi	r2,2048
   15734:	10893d04 	addi	r2,r2,9460
   15738:	10800017 	ldw	r2,0(r2)
   1573c:	defff304 	addi	sp,sp,-52
   15740:	df000b15 	stw	fp,44(sp)
   15744:	d8800115 	stw	r2,4(sp)
   15748:	00800034 	movhi	r2,0
   1574c:	10800004 	addi	r2,r2,0
   15750:	1005003a 	cmpeq	r2,r2,zero
   15754:	d8800215 	stw	r2,8(sp)
   15758:	d8800117 	ldw	r2,4(sp)
   1575c:	dd400815 	stw	r21,32(sp)
   15760:	dd000715 	stw	r20,28(sp)
   15764:	10805204 	addi	r2,r2,328
   15768:	dfc00c15 	stw	ra,48(sp)
   1576c:	ddc00a15 	stw	r23,40(sp)
   15770:	dd800915 	stw	r22,36(sp)
   15774:	dcc00615 	stw	r19,24(sp)
   15778:	dc800515 	stw	r18,20(sp)
   1577c:	dc400415 	stw	r17,16(sp)
   15780:	dc000315 	stw	r16,12(sp)
   15784:	282b883a 	mov	r21,r5
   15788:	2039883a 	mov	fp,r4
   1578c:	d8800015 	stw	r2,0(sp)
   15790:	2829003a 	cmpeq	r20,r5,zero
   15794:	d8800117 	ldw	r2,4(sp)
   15798:	14405217 	ldw	r17,328(r2)
   1579c:	88001026 	beq	r17,zero,157e0 <__call_exitprocs+0xb0>
   157a0:	ddc00017 	ldw	r23,0(sp)
   157a4:	88800117 	ldw	r2,4(r17)
   157a8:	8c802204 	addi	r18,r17,136
   157ac:	143fffc4 	addi	r16,r2,-1
   157b0:	80000916 	blt	r16,zero,157d8 <__call_exitprocs+0xa8>
   157b4:	05bfffc4 	movi	r22,-1
   157b8:	a000151e 	bne	r20,zero,15810 <__call_exitprocs+0xe0>
   157bc:	8409883a 	add	r4,r16,r16
   157c0:	2105883a 	add	r2,r4,r4
   157c4:	1485883a 	add	r2,r2,r18
   157c8:	10c02017 	ldw	r3,128(r2)
   157cc:	a8c01126 	beq	r21,r3,15814 <__call_exitprocs+0xe4>
   157d0:	843fffc4 	addi	r16,r16,-1
   157d4:	85bff81e 	bne	r16,r22,157b8 <__call_exitprocs+0x88>
   157d8:	d8800217 	ldw	r2,8(sp)
   157dc:	10003126 	beq	r2,zero,158a4 <__call_exitprocs+0x174>
   157e0:	dfc00c17 	ldw	ra,48(sp)
   157e4:	df000b17 	ldw	fp,44(sp)
   157e8:	ddc00a17 	ldw	r23,40(sp)
   157ec:	dd800917 	ldw	r22,36(sp)
   157f0:	dd400817 	ldw	r21,32(sp)
   157f4:	dd000717 	ldw	r20,28(sp)
   157f8:	dcc00617 	ldw	r19,24(sp)
   157fc:	dc800517 	ldw	r18,20(sp)
   15800:	dc400417 	ldw	r17,16(sp)
   15804:	dc000317 	ldw	r16,12(sp)
   15808:	dec00d04 	addi	sp,sp,52
   1580c:	f800283a 	ret
   15810:	8409883a 	add	r4,r16,r16
   15814:	88c00117 	ldw	r3,4(r17)
   15818:	2105883a 	add	r2,r4,r4
   1581c:	1445883a 	add	r2,r2,r17
   15820:	18ffffc4 	addi	r3,r3,-1
   15824:	11800217 	ldw	r6,8(r2)
   15828:	1c001526 	beq	r3,r16,15880 <__call_exitprocs+0x150>
   1582c:	10000215 	stw	zero,8(r2)
   15830:	303fe726 	beq	r6,zero,157d0 <__call_exitprocs+0xa0>
   15834:	00c00044 	movi	r3,1
   15838:	1c06983a 	sll	r3,r3,r16
   1583c:	90804017 	ldw	r2,256(r18)
   15840:	8cc00117 	ldw	r19,4(r17)
   15844:	1884703a 	and	r2,r3,r2
   15848:	10001426 	beq	r2,zero,1589c <__call_exitprocs+0x16c>
   1584c:	90804117 	ldw	r2,260(r18)
   15850:	1884703a 	and	r2,r3,r2
   15854:	10000c1e 	bne	r2,zero,15888 <__call_exitprocs+0x158>
   15858:	2105883a 	add	r2,r4,r4
   1585c:	1485883a 	add	r2,r2,r18
   15860:	11400017 	ldw	r5,0(r2)
   15864:	e009883a 	mov	r4,fp
   15868:	303ee83a 	callr	r6
   1586c:	88800117 	ldw	r2,4(r17)
   15870:	98bfc81e 	bne	r19,r2,15794 <__call_exitprocs+0x64>
   15874:	b8800017 	ldw	r2,0(r23)
   15878:	147fd526 	beq	r2,r17,157d0 <__call_exitprocs+0xa0>
   1587c:	003fc506 	br	15794 <__call_exitprocs+0x64>
   15880:	8c000115 	stw	r16,4(r17)
   15884:	003fea06 	br	15830 <__call_exitprocs+0x100>
   15888:	2105883a 	add	r2,r4,r4
   1588c:	1485883a 	add	r2,r2,r18
   15890:	11000017 	ldw	r4,0(r2)
   15894:	303ee83a 	callr	r6
   15898:	003ff406 	br	1586c <__call_exitprocs+0x13c>
   1589c:	303ee83a 	callr	r6
   158a0:	003ff206 	br	1586c <__call_exitprocs+0x13c>
   158a4:	88800117 	ldw	r2,4(r17)
   158a8:	1000081e 	bne	r2,zero,158cc <__call_exitprocs+0x19c>
   158ac:	89000017 	ldw	r4,0(r17)
   158b0:	20000726 	beq	r4,zero,158d0 <__call_exitprocs+0x1a0>
   158b4:	b9000015 	stw	r4,0(r23)
   158b8:	8809883a 	mov	r4,r17
   158bc:	00000000 	call	0 <__alt_mem_onchip_memory>
   158c0:	bc400017 	ldw	r17,0(r23)
   158c4:	883fb71e 	bne	r17,zero,157a4 <__call_exitprocs+0x74>
   158c8:	003fc506 	br	157e0 <__call_exitprocs+0xb0>
   158cc:	89000017 	ldw	r4,0(r17)
   158d0:	882f883a 	mov	r23,r17
   158d4:	2023883a 	mov	r17,r4
   158d8:	883fb21e 	bne	r17,zero,157a4 <__call_exitprocs+0x74>
   158dc:	003fc006 	br	157e0 <__call_exitprocs+0xb0>

000158e0 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
   158e0:	defffd04 	addi	sp,sp,-12
   158e4:	df000215 	stw	fp,8(sp)
   158e8:	df000204 	addi	fp,sp,8
   158ec:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
   158f0:	e0bfff17 	ldw	r2,-4(fp)
   158f4:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   158f8:	e0bffe17 	ldw	r2,-8(fp)
   158fc:	1005003a 	cmpeq	r2,r2,zero
   15900:	1000021e 	bne	r2,zero,1590c <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
   15904:	002af070 	cmpltui	zero,zero,43969
   15908:	00000106 	br	15910 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
   1590c:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
   15910:	e037883a 	mov	sp,fp
   15914:	df000017 	ldw	fp,0(sp)
   15918:	dec00104 	addi	sp,sp,4
   1591c:	f800283a 	ret

00015920 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   15920:	defffd04 	addi	sp,sp,-12
   15924:	dfc00215 	stw	ra,8(sp)
   15928:	df000115 	stw	fp,4(sp)
   1592c:	df000104 	addi	fp,sp,4
   15930:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
   15934:	e13fff17 	ldw	r4,-4(fp)
   15938:	00158e00 	call	158e0 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1593c:	003fff06 	br	1593c <_exit+0x1c>
   15940:	0001572c 	andhi	zero,zero,1372
