#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28cd130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28cd2c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28bf2d0 .functor NOT 1, L_0x2921430, C4<0>, C4<0>, C4<0>;
L_0x2921210 .functor XOR 2, L_0x29210b0, L_0x2921170, C4<00>, C4<00>;
L_0x2921320 .functor XOR 2, L_0x2921210, L_0x2921280, C4<00>, C4<00>;
v0x291b5b0_0 .net *"_ivl_10", 1 0, L_0x2921280;  1 drivers
v0x291b6b0_0 .net *"_ivl_12", 1 0, L_0x2921320;  1 drivers
v0x291b790_0 .net *"_ivl_2", 1 0, L_0x291e970;  1 drivers
v0x291b850_0 .net *"_ivl_4", 1 0, L_0x29210b0;  1 drivers
v0x291b930_0 .net *"_ivl_6", 1 0, L_0x2921170;  1 drivers
v0x291ba60_0 .net *"_ivl_8", 1 0, L_0x2921210;  1 drivers
v0x291bb40_0 .net "a", 0 0, v0x2917800_0;  1 drivers
v0x291bbe0_0 .net "b", 0 0, v0x29178a0_0;  1 drivers
v0x291bc80_0 .net "c", 0 0, v0x2917940_0;  1 drivers
v0x291bd20_0 .var "clk", 0 0;
v0x291bdc0_0 .net "d", 0 0, v0x2917a80_0;  1 drivers
v0x291be60_0 .net "out_pos_dut", 0 0, L_0x2920da0;  1 drivers
v0x291bf00_0 .net "out_pos_ref", 0 0, L_0x291d430;  1 drivers
v0x291bfa0_0 .net "out_sop_dut", 0 0, L_0x291ecb0;  1 drivers
v0x291c040_0 .net "out_sop_ref", 0 0, L_0x28f1fb0;  1 drivers
v0x291c0e0_0 .var/2u "stats1", 223 0;
v0x291c180_0 .var/2u "strobe", 0 0;
v0x291c220_0 .net "tb_match", 0 0, L_0x2921430;  1 drivers
v0x291c2f0_0 .net "tb_mismatch", 0 0, L_0x28bf2d0;  1 drivers
v0x291c390_0 .net "wavedrom_enable", 0 0, v0x2917d50_0;  1 drivers
v0x291c460_0 .net "wavedrom_title", 511 0, v0x2917df0_0;  1 drivers
L_0x291e970 .concat [ 1 1 0 0], L_0x291d430, L_0x28f1fb0;
L_0x29210b0 .concat [ 1 1 0 0], L_0x291d430, L_0x28f1fb0;
L_0x2921170 .concat [ 1 1 0 0], L_0x2920da0, L_0x291ecb0;
L_0x2921280 .concat [ 1 1 0 0], L_0x291d430, L_0x28f1fb0;
L_0x2921430 .cmp/eeq 2, L_0x291e970, L_0x2921320;
S_0x28cd450 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28cd2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28bf6b0 .functor AND 1, v0x2917940_0, v0x2917a80_0, C4<1>, C4<1>;
L_0x28bfa90 .functor NOT 1, v0x2917800_0, C4<0>, C4<0>, C4<0>;
L_0x28bfe70 .functor NOT 1, v0x29178a0_0, C4<0>, C4<0>, C4<0>;
L_0x28c00f0 .functor AND 1, L_0x28bfa90, L_0x28bfe70, C4<1>, C4<1>;
L_0x28d7cc0 .functor AND 1, L_0x28c00f0, v0x2917940_0, C4<1>, C4<1>;
L_0x28f1fb0 .functor OR 1, L_0x28bf6b0, L_0x28d7cc0, C4<0>, C4<0>;
L_0x291c8b0 .functor NOT 1, v0x29178a0_0, C4<0>, C4<0>, C4<0>;
L_0x291c920 .functor OR 1, L_0x291c8b0, v0x2917a80_0, C4<0>, C4<0>;
L_0x291ca30 .functor AND 1, v0x2917940_0, L_0x291c920, C4<1>, C4<1>;
L_0x291caf0 .functor NOT 1, v0x2917800_0, C4<0>, C4<0>, C4<0>;
L_0x291cbc0 .functor OR 1, L_0x291caf0, v0x29178a0_0, C4<0>, C4<0>;
L_0x291cc30 .functor AND 1, L_0x291ca30, L_0x291cbc0, C4<1>, C4<1>;
L_0x291cdb0 .functor NOT 1, v0x29178a0_0, C4<0>, C4<0>, C4<0>;
L_0x291ce20 .functor OR 1, L_0x291cdb0, v0x2917a80_0, C4<0>, C4<0>;
L_0x291cd40 .functor AND 1, v0x2917940_0, L_0x291ce20, C4<1>, C4<1>;
L_0x291cfb0 .functor NOT 1, v0x2917800_0, C4<0>, C4<0>, C4<0>;
L_0x291d0b0 .functor OR 1, L_0x291cfb0, v0x2917a80_0, C4<0>, C4<0>;
L_0x291d170 .functor AND 1, L_0x291cd40, L_0x291d0b0, C4<1>, C4<1>;
L_0x291d320 .functor XNOR 1, L_0x291cc30, L_0x291d170, C4<0>, C4<0>;
v0x28bec00_0 .net *"_ivl_0", 0 0, L_0x28bf6b0;  1 drivers
v0x28bf000_0 .net *"_ivl_12", 0 0, L_0x291c8b0;  1 drivers
v0x28bf3e0_0 .net *"_ivl_14", 0 0, L_0x291c920;  1 drivers
v0x28bf7c0_0 .net *"_ivl_16", 0 0, L_0x291ca30;  1 drivers
v0x28bfba0_0 .net *"_ivl_18", 0 0, L_0x291caf0;  1 drivers
v0x28bff80_0 .net *"_ivl_2", 0 0, L_0x28bfa90;  1 drivers
v0x28c0200_0 .net *"_ivl_20", 0 0, L_0x291cbc0;  1 drivers
v0x2915d70_0 .net *"_ivl_24", 0 0, L_0x291cdb0;  1 drivers
v0x2915e50_0 .net *"_ivl_26", 0 0, L_0x291ce20;  1 drivers
v0x2915f30_0 .net *"_ivl_28", 0 0, L_0x291cd40;  1 drivers
v0x2916010_0 .net *"_ivl_30", 0 0, L_0x291cfb0;  1 drivers
v0x29160f0_0 .net *"_ivl_32", 0 0, L_0x291d0b0;  1 drivers
v0x29161d0_0 .net *"_ivl_36", 0 0, L_0x291d320;  1 drivers
L_0x7fc44db60018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2916290_0 .net *"_ivl_38", 0 0, L_0x7fc44db60018;  1 drivers
v0x2916370_0 .net *"_ivl_4", 0 0, L_0x28bfe70;  1 drivers
v0x2916450_0 .net *"_ivl_6", 0 0, L_0x28c00f0;  1 drivers
v0x2916530_0 .net *"_ivl_8", 0 0, L_0x28d7cc0;  1 drivers
v0x2916610_0 .net "a", 0 0, v0x2917800_0;  alias, 1 drivers
v0x29166d0_0 .net "b", 0 0, v0x29178a0_0;  alias, 1 drivers
v0x2916790_0 .net "c", 0 0, v0x2917940_0;  alias, 1 drivers
v0x2916850_0 .net "d", 0 0, v0x2917a80_0;  alias, 1 drivers
v0x2916910_0 .net "out_pos", 0 0, L_0x291d430;  alias, 1 drivers
v0x29169d0_0 .net "out_sop", 0 0, L_0x28f1fb0;  alias, 1 drivers
v0x2916a90_0 .net "pos0", 0 0, L_0x291cc30;  1 drivers
v0x2916b50_0 .net "pos1", 0 0, L_0x291d170;  1 drivers
L_0x291d430 .functor MUXZ 1, L_0x7fc44db60018, L_0x291cc30, L_0x291d320, C4<>;
S_0x2916cd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28cd2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2917800_0 .var "a", 0 0;
v0x29178a0_0 .var "b", 0 0;
v0x2917940_0 .var "c", 0 0;
v0x29179e0_0 .net "clk", 0 0, v0x291bd20_0;  1 drivers
v0x2917a80_0 .var "d", 0 0;
v0x2917b70_0 .var/2u "fail", 0 0;
v0x2917c10_0 .var/2u "fail1", 0 0;
v0x2917cb0_0 .net "tb_match", 0 0, L_0x2921430;  alias, 1 drivers
v0x2917d50_0 .var "wavedrom_enable", 0 0;
v0x2917df0_0 .var "wavedrom_title", 511 0;
E_0x28cbaa0/0 .event negedge, v0x29179e0_0;
E_0x28cbaa0/1 .event posedge, v0x29179e0_0;
E_0x28cbaa0 .event/or E_0x28cbaa0/0, E_0x28cbaa0/1;
S_0x2917000 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2916cd0;
 .timescale -12 -12;
v0x2917240_0 .var/2s "i", 31 0;
E_0x28cb940 .event posedge, v0x29179e0_0;
S_0x2917340 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2916cd0;
 .timescale -12 -12;
v0x2917540_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2917620 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2916cd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2917fd0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28cd2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x291d5e0 .functor NOT 1, v0x29178a0_0, C4<0>, C4<0>, C4<0>;
L_0x291d780 .functor AND 1, v0x2917800_0, L_0x291d5e0, C4<1>, C4<1>;
L_0x291d860 .functor NOT 1, v0x2917940_0, C4<0>, C4<0>, C4<0>;
L_0x291d9e0 .functor AND 1, L_0x291d780, L_0x291d860, C4<1>, C4<1>;
L_0x291db20 .functor NOT 1, v0x2917a80_0, C4<0>, C4<0>, C4<0>;
L_0x291dca0 .functor AND 1, L_0x291d9e0, L_0x291db20, C4<1>, C4<1>;
L_0x291ddf0 .functor NOT 1, v0x2917800_0, C4<0>, C4<0>, C4<0>;
L_0x291df70 .functor AND 1, L_0x291ddf0, v0x29178a0_0, C4<1>, C4<1>;
L_0x291e080 .functor NOT 1, v0x2917940_0, C4<0>, C4<0>, C4<0>;
L_0x291e0f0 .functor AND 1, L_0x291df70, L_0x291e080, C4<1>, C4<1>;
L_0x291e260 .functor NOT 1, v0x2917a80_0, C4<0>, C4<0>, C4<0>;
L_0x291e2d0 .functor AND 1, L_0x291e0f0, L_0x291e260, C4<1>, C4<1>;
L_0x291e400 .functor OR 1, L_0x291dca0, L_0x291e2d0, C4<0>, C4<0>;
L_0x291e510 .functor AND 1, v0x2917800_0, v0x29178a0_0, C4<1>, C4<1>;
L_0x291e390 .functor NOT 1, v0x2917940_0, C4<0>, C4<0>, C4<0>;
L_0x291e600 .functor AND 1, L_0x291e510, L_0x291e390, C4<1>, C4<1>;
L_0x291e7a0 .functor AND 1, L_0x291e600, v0x2917a80_0, C4<1>, C4<1>;
L_0x291e860 .functor OR 1, L_0x291e400, L_0x291e7a0, C4<0>, C4<0>;
L_0x291ea10 .functor AND 1, v0x2917800_0, v0x29178a0_0, C4<1>, C4<1>;
L_0x291ea80 .functor AND 1, L_0x291ea10, v0x2917940_0, C4<1>, C4<1>;
L_0x291ebf0 .functor AND 1, L_0x291ea80, v0x2917a80_0, C4<1>, C4<1>;
L_0x291ecb0 .functor OR 1, L_0x291e860, L_0x291ebf0, C4<0>, C4<0>;
L_0x291eed0 .functor NOT 1, v0x2917800_0, C4<0>, C4<0>, C4<0>;
L_0x291ef40 .functor NOT 1, v0x29178a0_0, C4<0>, C4<0>, C4<0>;
L_0x291f080 .functor OR 1, L_0x291eed0, L_0x291ef40, C4<0>, C4<0>;
L_0x291f190 .functor OR 1, L_0x291f080, v0x2917940_0, C4<0>, C4<0>;
L_0x291f330 .functor OR 1, L_0x291f190, v0x2917a80_0, C4<0>, C4<0>;
L_0x291f3f0 .functor NOT 1, v0x29178a0_0, C4<0>, C4<0>, C4<0>;
L_0x291f550 .functor OR 1, v0x2917800_0, L_0x291f3f0, C4<0>, C4<0>;
L_0x291f610 .functor NOT 1, v0x2917940_0, C4<0>, C4<0>, C4<0>;
L_0x291f780 .functor OR 1, L_0x291f550, L_0x291f610, C4<0>, C4<0>;
L_0x291f890 .functor NOT 1, v0x2917a80_0, C4<0>, C4<0>, C4<0>;
L_0x291fa10 .functor OR 1, L_0x291f780, L_0x291f890, C4<0>, C4<0>;
L_0x291fb20 .functor AND 1, L_0x291f330, L_0x291fa10, C4<1>, C4<1>;
L_0x291fd50 .functor NOT 1, v0x2917800_0, C4<0>, C4<0>, C4<0>;
L_0x291fdc0 .functor OR 1, L_0x291fd50, v0x29178a0_0, C4<0>, C4<0>;
L_0x291ffb0 .functor NOT 1, v0x2917940_0, C4<0>, C4<0>, C4<0>;
L_0x2920020 .functor OR 1, L_0x291fdc0, L_0x291ffb0, C4<0>, C4<0>;
L_0x291fe80 .functor NOT 1, v0x2917a80_0, C4<0>, C4<0>, C4<0>;
L_0x291fef0 .functor OR 1, L_0x2920020, L_0x291fe80, C4<0>, C4<0>;
L_0x2920410 .functor AND 1, L_0x291fb20, L_0x291fef0, C4<1>, C4<1>;
L_0x2920520 .functor NOT 1, v0x2917800_0, C4<0>, C4<0>, C4<0>;
L_0x29206f0 .functor NOT 1, v0x29178a0_0, C4<0>, C4<0>, C4<0>;
L_0x2920760 .functor OR 1, L_0x2920520, L_0x29206f0, C4<0>, C4<0>;
L_0x29209e0 .functor NOT 1, v0x2917940_0, C4<0>, C4<0>, C4<0>;
L_0x2920a50 .functor OR 1, L_0x2920760, L_0x29209e0, C4<0>, C4<0>;
L_0x2920ce0 .functor OR 1, L_0x2920a50, v0x2917a80_0, C4<0>, C4<0>;
L_0x2920da0 .functor AND 1, L_0x2920410, L_0x2920ce0, C4<1>, C4<1>;
v0x2918190_0 .net *"_ivl_0", 0 0, L_0x291d5e0;  1 drivers
v0x2918270_0 .net *"_ivl_10", 0 0, L_0x291dca0;  1 drivers
v0x2918350_0 .net *"_ivl_12", 0 0, L_0x291ddf0;  1 drivers
v0x2918440_0 .net *"_ivl_14", 0 0, L_0x291df70;  1 drivers
v0x2918520_0 .net *"_ivl_16", 0 0, L_0x291e080;  1 drivers
v0x2918650_0 .net *"_ivl_18", 0 0, L_0x291e0f0;  1 drivers
v0x2918730_0 .net *"_ivl_2", 0 0, L_0x291d780;  1 drivers
v0x2918810_0 .net *"_ivl_20", 0 0, L_0x291e260;  1 drivers
v0x29188f0_0 .net *"_ivl_22", 0 0, L_0x291e2d0;  1 drivers
v0x2918a60_0 .net *"_ivl_24", 0 0, L_0x291e400;  1 drivers
v0x2918b40_0 .net *"_ivl_26", 0 0, L_0x291e510;  1 drivers
v0x2918c20_0 .net *"_ivl_28", 0 0, L_0x291e390;  1 drivers
v0x2918d00_0 .net *"_ivl_30", 0 0, L_0x291e600;  1 drivers
v0x2918de0_0 .net *"_ivl_32", 0 0, L_0x291e7a0;  1 drivers
v0x2918ec0_0 .net *"_ivl_34", 0 0, L_0x291e860;  1 drivers
v0x2918fa0_0 .net *"_ivl_36", 0 0, L_0x291ea10;  1 drivers
v0x2919080_0 .net *"_ivl_38", 0 0, L_0x291ea80;  1 drivers
v0x2919270_0 .net *"_ivl_4", 0 0, L_0x291d860;  1 drivers
v0x2919350_0 .net *"_ivl_40", 0 0, L_0x291ebf0;  1 drivers
v0x2919430_0 .net *"_ivl_44", 0 0, L_0x291eed0;  1 drivers
v0x2919510_0 .net *"_ivl_46", 0 0, L_0x291ef40;  1 drivers
v0x29195f0_0 .net *"_ivl_48", 0 0, L_0x291f080;  1 drivers
v0x29196d0_0 .net *"_ivl_50", 0 0, L_0x291f190;  1 drivers
v0x29197b0_0 .net *"_ivl_52", 0 0, L_0x291f330;  1 drivers
v0x2919890_0 .net *"_ivl_54", 0 0, L_0x291f3f0;  1 drivers
v0x2919970_0 .net *"_ivl_56", 0 0, L_0x291f550;  1 drivers
v0x2919a50_0 .net *"_ivl_58", 0 0, L_0x291f610;  1 drivers
v0x2919b30_0 .net *"_ivl_6", 0 0, L_0x291d9e0;  1 drivers
v0x2919c10_0 .net *"_ivl_60", 0 0, L_0x291f780;  1 drivers
v0x2919cf0_0 .net *"_ivl_62", 0 0, L_0x291f890;  1 drivers
v0x2919dd0_0 .net *"_ivl_64", 0 0, L_0x291fa10;  1 drivers
v0x2919eb0_0 .net *"_ivl_66", 0 0, L_0x291fb20;  1 drivers
v0x2919f90_0 .net *"_ivl_68", 0 0, L_0x291fd50;  1 drivers
v0x291a280_0 .net *"_ivl_70", 0 0, L_0x291fdc0;  1 drivers
v0x291a360_0 .net *"_ivl_72", 0 0, L_0x291ffb0;  1 drivers
v0x291a440_0 .net *"_ivl_74", 0 0, L_0x2920020;  1 drivers
v0x291a520_0 .net *"_ivl_76", 0 0, L_0x291fe80;  1 drivers
v0x291a600_0 .net *"_ivl_78", 0 0, L_0x291fef0;  1 drivers
v0x291a6e0_0 .net *"_ivl_8", 0 0, L_0x291db20;  1 drivers
v0x291a7c0_0 .net *"_ivl_80", 0 0, L_0x2920410;  1 drivers
v0x291a8a0_0 .net *"_ivl_82", 0 0, L_0x2920520;  1 drivers
v0x291a980_0 .net *"_ivl_84", 0 0, L_0x29206f0;  1 drivers
v0x291aa60_0 .net *"_ivl_86", 0 0, L_0x2920760;  1 drivers
v0x291ab40_0 .net *"_ivl_88", 0 0, L_0x29209e0;  1 drivers
v0x291ac20_0 .net *"_ivl_90", 0 0, L_0x2920a50;  1 drivers
v0x291ad00_0 .net *"_ivl_92", 0 0, L_0x2920ce0;  1 drivers
v0x291ade0_0 .net "a", 0 0, v0x2917800_0;  alias, 1 drivers
v0x291ae80_0 .net "b", 0 0, v0x29178a0_0;  alias, 1 drivers
v0x291af70_0 .net "c", 0 0, v0x2917940_0;  alias, 1 drivers
v0x291b060_0 .net "d", 0 0, v0x2917a80_0;  alias, 1 drivers
v0x291b150_0 .net "out_pos", 0 0, L_0x2920da0;  alias, 1 drivers
v0x291b210_0 .net "out_sop", 0 0, L_0x291ecb0;  alias, 1 drivers
S_0x291b390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28cd2c0;
 .timescale -12 -12;
E_0x28b49f0 .event anyedge, v0x291c180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x291c180_0;
    %nor/r;
    %assign/vec4 v0x291c180_0, 0;
    %wait E_0x28b49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2916cd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2917b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2917c10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2916cd0;
T_4 ;
    %wait E_0x28cbaa0;
    %load/vec4 v0x2917cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2917b70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2916cd0;
T_5 ;
    %wait E_0x28cb940;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %wait E_0x28cb940;
    %load/vec4 v0x2917b70_0;
    %store/vec4 v0x2917c10_0, 0, 1;
    %fork t_1, S_0x2917000;
    %jmp t_0;
    .scope S_0x2917000;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2917240_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2917240_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28cb940;
    %load/vec4 v0x2917240_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2917240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2917240_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2916cd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28cbaa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2917a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2917940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29178a0_0, 0;
    %assign/vec4 v0x2917800_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2917b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2917c10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28cd2c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x291bd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x291c180_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28cd2c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x291bd20_0;
    %inv;
    %store/vec4 v0x291bd20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28cd2c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x29179e0_0, v0x291c2f0_0, v0x291bb40_0, v0x291bbe0_0, v0x291bc80_0, v0x291bdc0_0, v0x291c040_0, v0x291bfa0_0, v0x291bf00_0, v0x291be60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28cd2c0;
T_9 ;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28cd2c0;
T_10 ;
    %wait E_0x28cbaa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x291c0e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291c0e0_0, 4, 32;
    %load/vec4 v0x291c220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291c0e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x291c0e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291c0e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x291c040_0;
    %load/vec4 v0x291c040_0;
    %load/vec4 v0x291bfa0_0;
    %xor;
    %load/vec4 v0x291c040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291c0e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291c0e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x291bf00_0;
    %load/vec4 v0x291bf00_0;
    %load/vec4 v0x291be60_0;
    %xor;
    %load/vec4 v0x291bf00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291c0e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x291c0e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291c0e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response18/top_module.sv";
