// Seed: 1669748155
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output uwire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign #id_17 id_9 = 1;
  assign id_12 = id_16;
  parameter id_18 = 1, id_19 = -1, id_20 = 1'd0, id_21 = -1'h0, id_22 = id_12, id_23 = -1 - -1;
  assign module_1.id_5 = 0;
  localparam id_24 = id_19;
endmodule
module module_1 (
    output wor id_0
    , id_9,
    input tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7
);
  logic id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9
  );
endmodule
