0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x04
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x001c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x04
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0036: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0039: mov_imm:
	regs[5] = 0xcd07eac4, opcode= 0x02
0x003f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0042: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0045: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0060: mov_imm:
	regs[5] = 0xf42264a7, opcode= 0x02
0x0066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0069: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x006c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0072: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x04
0x007e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0082: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0096: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0099: mov_imm:
	regs[5] = 0x704a3375, opcode= 0x02
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x00b4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x00d2: mov_imm:
	regs[5] = 0xf286d2bf, opcode= 0x02
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00db: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x00ed: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0102: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0106: jmp_imm:
	pc += 0x1, opcode= 0x04
0x010b: mov_imm:
	regs[5] = 0x3d5853a9, opcode= 0x02
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0120: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x04
0x012c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x012f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0138: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0141: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x04
0x014a: mov_imm:
	regs[5] = 0x19a41456, opcode= 0x02
0x0150: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0153: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0156: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x015c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0162: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0165: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x016b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x016e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x017a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x017d: mov_imm:
	regs[5] = 0xe9cf5e57, opcode= 0x02
0x0183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0186: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0189: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x018d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0192: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x019b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x019e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01aa: mov_imm:
	regs[5] = 0x193cc96c, opcode= 0x02
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x01c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01d4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01da: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x01dd: mov_imm:
	regs[5] = 0xf8389d0c, opcode= 0x02
0x01e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01ec: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x01ef: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x01f2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x01f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0202: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0207: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x020a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x020d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0210: mov_imm:
	regs[5] = 0x916d4243, opcode= 0x02
0x0216: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x021f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0228: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x022e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0234: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0238: jmp_imm:
	pc += 0x1, opcode= 0x04
0x023d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0246: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x024a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x024f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0252: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0255: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0258: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x025b: mov_imm:
	regs[5] = 0x94b1731a, opcode= 0x02
0x0261: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0264: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0267: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0270: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0273: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x04
0x027c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0285: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x04
0x028e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0292: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0297: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x029b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02a0: mov_imm:
	regs[5] = 0xd34bd3b0, opcode= 0x02
0x02a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02af: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02c4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x02c7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x02ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x02d0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x02d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02d6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x02da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02df: mov_imm:
	regs[5] = 0x464a1e6f, opcode= 0x02
0x02e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02ee: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x02f1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02fa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x02fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0300: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0303: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0309: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x030c: mov_imm:
	regs[5] = 0x4dd6e28c, opcode= 0x02
0x0312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x04
0x031b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x031e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0324: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x032a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0333: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0336: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0339: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x033c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x033f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0342: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0345: mov_imm:
	regs[5] = 0x9fb29c68, opcode= 0x02
0x034b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x034e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0357: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0360: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0363: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0366: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x036f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0378: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x037b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x037e: mov_imm:
	regs[5] = 0xe6afe11b, opcode= 0x02
0x0384: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0387: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x038a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0390: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0397: jmp_imm:
	pc += 0x1, opcode= 0x04
0x039c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x039f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x03a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x03a8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03b4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x03b7: mov_imm:
	regs[5] = 0xc1cdb11e, opcode= 0x02
0x03bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03c0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x03c3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x03c6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x03c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x03cf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03d5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x03d8: mov_imm:
	regs[5] = 0x9d138073, opcode= 0x02
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03ed: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x03f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03fc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x03ff: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0402: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0408: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x040b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x040e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0411: mov_imm:
	regs[5] = 0xfc462562, opcode= 0x02
0x0417: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x041b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0420: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0423: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0426: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x042a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x042f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x043b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x043e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x04
0x044a: mov_imm:
	regs[5] = 0xf1fd353b, opcode= 0x02
0x0451: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0456: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0459: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x045c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0463: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0468: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0474: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0477: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x047a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x047d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0480: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0483: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0486: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0489: mov_imm:
	regs[5] = 0xedc80a9c, opcode= 0x02
0x048f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0498: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x049b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x049e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x04a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x04a7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04b3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x04b6: mov_imm:
	regs[5] = 0xed8e18de, opcode= 0x02
0x04bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04bf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x04c2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04c8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04d4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x04d7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x04da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x04e0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04e6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x04e9: mov_imm:
	regs[5] = 0xe6a690cc, opcode= 0x02
0x04ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04f2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x04f5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x04f8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x04fc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0504: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x04
0x050d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0510: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0513: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x04
0x051c: mov_imm:
	regs[5] = 0x49810220, opcode= 0x02
0x0522: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0525: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0528: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x052e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0534: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0537: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x053a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x053d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0540: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0543: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0546: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0549: mov_imm:
	regs[5] = 0x9b0d0da8, opcode= 0x02
0x054f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x055b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x055e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0564: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0567: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x056a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x056d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0570: mov_imm:
	regs[5] = 0x7299230c, opcode= 0x02
0x0576: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0579: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x057c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0582: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x04
0x058e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0591: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0594: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0597: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05a0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05a6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x05aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05af: mov_imm:
	regs[5] = 0xa2b4034e, opcode= 0x02
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05c4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x05c7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x05cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05d0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x05d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x05da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05df: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05e5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x05e8: mov_imm:
	regs[5] = 0x199fd44, opcode= 0x02
0x05ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05f1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x05f4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05fa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0606: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0609: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x060c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x060f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0612: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0616: jmp_imm:
	pc += 0x1, opcode= 0x04
0x061b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x061e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0622: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0627: mov_imm:
	regs[5] = 0xccfd97bc, opcode= 0x02
0x062d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0630: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0633: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0636: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x063f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0645: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0649: jmp_imm:
	pc += 0x1, opcode= 0x04
0x064e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0651: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0654: mov_imm:
	regs[5] = 0x7c0bc845, opcode= 0x02
0x065a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x065d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0660: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0666: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x066c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x066f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0672: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x04
0x067b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x067e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0684: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0687: mov_imm:
	regs[5] = 0xb1777a95, opcode= 0x02
0x068d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0690: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x069c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x069f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06ab: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x06ae: mov_imm:
	regs[5] = 0xe4817fde, opcode= 0x02
0x06b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06b7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x06ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06c6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x06ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06cf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x06df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06e4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06ea: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x06ed: mov_imm:
	regs[5] = 0x1db6dd71, opcode= 0x02
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06fc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x06ff: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0708: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x070b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x070e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0712: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0717: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x071a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x071d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0720: mov_imm:
	regs[5] = 0xff38a0a4, opcode= 0x02
0x0726: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0729: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x072c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0732: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x04
0x073e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0741: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x04
0x074a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x074d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0756: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0759: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x075c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0760: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0765: mov_imm:
	regs[5] = 0x9bfad132, opcode= 0x02
0x076b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0774: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0777: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0780: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0783: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0786: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0789: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0792: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0795: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0798: mov_imm:
	regs[5] = 0xbb60e0b0, opcode= 0x02
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07aa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07b6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07bc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07c5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x07c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x07ce: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07d4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x07d7: mov_imm:
	regs[5] = 0x1c4de608, opcode= 0x02
0x07dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07e6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x07e9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x07f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0801: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0804: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0807: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x080a: mov_imm:
	regs[5] = 0xd12d9cd1, opcode= 0x02
0x0810: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0819: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x081c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0822: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0828: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x082b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0834: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x04
0x083d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0840: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0843: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0846: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0849: mov_imm:
	regs[5] = 0x5f04b58f, opcode= 0x02
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0855: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0858: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x085b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x085e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0861: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x04
0x086a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x086d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0870: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0874: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0879: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x087c: mov_imm:
	regs[5] = 0xbae5e642, opcode= 0x02
0x0882: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x088e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0897: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x089a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x089d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x08a0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08a6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08af: mov_imm:
	regs[5] = 0xa0b18469, opcode= 0x02
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08be: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x08c1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x08c4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x08c8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x08d3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x08dc: mov_imm:
	regs[5] = 0x3a48af3b, opcode= 0x02
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08fa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x08fd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0906: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0909: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x090c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x090f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0918: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x091b: mov_imm:
	regs[5] = 0x1d3efd31, opcode= 0x02
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0924: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0927: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0933: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x093f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0942: mov_imm:
	regs[5] = 0x18671c3f, opcode= 0x02
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x04
0x094e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0951: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0969: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x096c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0970: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0975: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0978: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x097b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x097e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0987: mov_imm:
	regs[5] = 0x6916f412, opcode= 0x02
0x098d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0990: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0999: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x099c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x099f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x09a5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09ac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09b1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x09b4: mov_imm:
	regs[5] = 0xc8752517, opcode= 0x02
0x09ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09bd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x09c0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09cc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x09cf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x09de: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09ea: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x09ed: mov_imm:
	regs[5] = 0x973d9540, opcode= 0x02
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x09ff: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a02: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a09: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a12: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a17: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a1d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0a20: mov_imm:
	regs[5] = 0xa1e195b8, opcode= 0x02
0x0a26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a2a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a2f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a38: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a44: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a4a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0a4d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a5c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a68: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a71: mov_imm:
	regs[5] = 0xe6b37e1c, opcode= 0x02
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a80: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a89: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a92: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a9b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0aa2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0aa7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0aaa: mov_imm:
	regs[5] = 0x64e600d3, opcode= 0x02
0x0ab0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ab4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ab9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0abc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ac2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ac8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0acb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0ace: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ad1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ada: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ae3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ae6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ae9: mov_imm:
	regs[5] = 0xd422d9c3, opcode= 0x02
0x0af0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0af5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0afe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0b01: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b0a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0b0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b19: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b20: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b25: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0b28: mov_imm:
	regs[5] = 0x16ca3c4, opcode= 0x02
0x0b2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b32: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b37: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b3a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b40: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b46: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b49: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0b4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b52: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b5e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0b61: mov_imm:
	regs[5] = 0x4b5ef6f1, opcode= 0x02
0x0b67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b6b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b70: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0b73: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0b76: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b83: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b8b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b91: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0b94: mov_imm:
	regs[5] = 0x34701ad5, opcode= 0x02
0x0b9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b9d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ba6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bb2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0bb5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0bb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bc4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0bc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bca: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0bcd: mov_imm:
	regs[5] = 0x3dc68205, opcode= 0x02
0x0bd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0bd6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0bd9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0bdc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0be0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0be5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0be8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0beb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bf4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bfd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c06: mov_imm:
	regs[5] = 0xeaacd437, opcode= 0x02
0x0c0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c15: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c24: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c2a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0c2d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c36: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c42: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0c45: mov_imm:
	regs[5] = 0x7a369ee3, opcode= 0x02
0x0c4c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c55: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c5a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c5d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c60: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0c63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c6f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c75: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0c78: mov_imm:
	regs[5] = 0xb0136e3b, opcode= 0x02
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c87: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0c8a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c90: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c96: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0c99: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ca5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ca8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0cab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cae: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0cb1: mov_imm:
	regs[5] = 0xad2d1cdc, opcode= 0x02
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cc0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0cc3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0cc6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0cc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ccc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ccf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0cd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cd5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0cd8: mov_imm:
	regs[5] = 0xe355e326, opcode= 0x02
0x0cde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ce1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ce4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0cea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0cf0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0cf3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0cf7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cfc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d02: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d08: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d11: mov_imm:
	regs[5] = 0x12003a54, opcode= 0x02
0x0d17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d1a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0d1d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d26: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0d29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d2f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d3b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0d3e: mov_imm:
	regs[5] = 0x8c0ad48b, opcode= 0x02
0x0d44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d4d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0d50: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d56: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d62: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0d65: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d74: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d7a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0d7d: mov_imm:
	regs[5] = 0x9176593c, opcode= 0x02
0x0d83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d86: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0d89: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0d8c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0d8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d96: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d9b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0da2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0da7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0daa: mov_imm:
	regs[5] = 0xda796f11, opcode= 0x02
0x0db0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0db9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0dbc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dc8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0dce: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0dd1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0dd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ddd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0de0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0de3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0de6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0de9: mov_imm:
	regs[5] = 0xabd9c642, opcode= 0x02
0x0def: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0df2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0df5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0df8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e07: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e19: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0e1c: mov_imm:
	regs[5] = 0xdbaa1a3f, opcode= 0x02
0x0e22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e25: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e28: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e2e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e3a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0e3d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0e40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e46: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e4a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e52: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e5b: mov_imm:
	regs[5] = 0x96c341a7, opcode= 0x02
0x0e61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e64: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0e67: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0e6b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e70: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0e74: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e7f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e85: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0e88: mov_imm:
	regs[5] = 0x32fcc80e, opcode= 0x02
0x0e8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e91: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e9a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ea1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ea6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0eac: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0eaf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0eb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0eb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0eb8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ec1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0eca: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ecd: mov_imm:
	regs[5] = 0x8e5e41ae, opcode= 0x02
0x0ed3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0edc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ee5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0ee8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ef1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ef4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ef7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f09: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0f0c: mov_imm:
	regs[5] = 0xaa1e721a, opcode= 0x02
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f1b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0f1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f24: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f2a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0f2d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0f30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f3c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f42: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f45: mov_imm:
	regs[5] = 0xccfed77f, opcode= 0x02
0x0f4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f54: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f57: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f60: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0f63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f6f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f7b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0f7e: mov_imm:
	regs[5] = 0xb024fca9, opcode= 0x02
0x0f84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f8d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0f90: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f96: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f9c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0fa0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fa5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0fa9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0fb4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0fb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0fba: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0fbd: mov_imm:
	regs[5] = 0xb5c3eed0, opcode= 0x02
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0fcc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0fcf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fd8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0fdc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fe1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fe4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0fe7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0fea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0fed: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0ff0: mov_imm:
	regs[5] = 0xa1a9ee8b, opcode= 0x02
0x0ff6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ff9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ffc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1002: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1008: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x100b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x100e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1011: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1014: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1017: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x101a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x101d: mov_imm:
	regs[5] = 0xcfc272eb, opcode= 0x02
0x1023: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1026: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1029: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x102c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x102f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1038: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x103b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1044: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x04
0x104d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1050: mov_imm:
	regs[5] = 0xa872ab49, opcode= 0x02
0x1056: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x105f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1062: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x04
0x106e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1074: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1077: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x107a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x107d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1086: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1089: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x108c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x108f: mov_imm:
	regs[5] = 0xbc31a683, opcode= 0x02
0x1095: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1098: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10a1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x10a4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x10a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10b3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10b9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x10bc: mov_imm:
	regs[5] = 0x9cf71ee1, opcode= 0x02
0x10c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10c5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10ce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10e0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x10e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10e9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x10f8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10fe: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1101: mov_imm:
	regs[5] = 0x7d6594d8, opcode= 0x02
0x1107: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x110a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x110d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1110: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1119: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x111c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x111f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1122: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1126: jmp_imm:
	pc += 0x1, opcode= 0x04
0x112b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x112e: mov_imm:
	regs[5] = 0xfeb483ea, opcode= 0x02
0x1134: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1137: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x113a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1146: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x114c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x114f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1152: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1155: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1158: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x115b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x115e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1161: mov_imm:
	regs[5] = 0xde62cc25, opcode= 0x02
0x1167: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x116a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x116d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1170: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1173: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1176: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1179: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x117c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1185: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1188: mov_imm:
	regs[5] = 0x3b214625, opcode= 0x02
0x118e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1191: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1194: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x119a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11a6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x11a9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x11ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11b8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x11bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11be: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11c7: mov_imm:
	regs[5] = 0xad5a8892, opcode= 0x02
0x11cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11d0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x11d3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x11d6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x11d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x11e5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11f1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x11f4: mov_imm:
	regs[5] = 0x72959c00, opcode= 0x02
0x11fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11fd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1200: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x04
0x120c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1212: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1215: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1218: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x121b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x121e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1221: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1224: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1227: mov_imm:
	regs[5] = 0xa9fd8897, opcode= 0x02
0x122d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1230: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1234: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1239: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x123c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x123f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1242: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1245: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1248: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x124b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x124e: mov_imm:
	regs[5] = 0x1fa6503f, opcode= 0x02
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x04
0x125a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x125d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1260: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1266: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x126c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x126f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1278: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1281: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1284: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1287: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x128a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x128d: mov_imm:
	regs[5] = 0x79f34971, opcode= 0x02
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1299: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x129c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12a5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x12a8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x12ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x12b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12b7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12c3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x12c6: mov_imm:
	regs[5] = 0x9cb57acc, opcode= 0x02
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12d5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x12d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12e4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x12e7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x12ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x12f0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12fc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x12ff: mov_imm:
	regs[5] = 0xde9377ec, opcode= 0x02
0x1305: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1308: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x130b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x130e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1311: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1314: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1318: jmp_imm:
	pc += 0x1, opcode= 0x04
0x131d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1326: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1329: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x132c: mov_imm:
	regs[5] = 0x6d53d2d8, opcode= 0x02
0x1332: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x04
0x133b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x133f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1344: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x134a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1351: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1356: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1359: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1362: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x04
0x136b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1374: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1377: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x137a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x137e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1383: mov_imm:
	regs[5] = 0x96516fc9, opcode= 0x02
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x138f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1398: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13a1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13aa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x13bf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x13c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13c5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x13c8: mov_imm:
	regs[5] = 0xe04a10e6, opcode= 0x02
0x13ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13d1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x13d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x13ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x13fe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1402: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1407: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x140a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1413: mov_imm:
	regs[5] = 0xe1e5406d, opcode= 0x02
0x1419: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1422: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1426: jmp_imm:
	pc += 0x1, opcode= 0x04
0x142b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x142e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1437: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x143a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1443: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1446: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x144a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x144f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1452: mov_imm:
	regs[5] = 0x628bb5d2, opcode= 0x02
0x1458: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1461: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1464: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x146a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1470: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1473: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1476: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1479: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x147c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x147f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1483: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1488: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x148b: mov_imm:
	regs[5] = 0x4397c0e1, opcode= 0x02
0x1492: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1497: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x149a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x149d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14a6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x14a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14b0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14b5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14c1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x14c4: mov_imm:
	regs[5] = 0xd03e86b3, opcode= 0x02
0x14ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x14ce: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14d3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x14d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14e2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x14e5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14f4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14fa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x14fd: mov_imm:
	regs[5] = 0x72d3d22c, opcode= 0x02
0x1503: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x04
0x150c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1515: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x151b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x151e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1521: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1524: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1527: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x152a: mov_imm:
	regs[5] = 0xca07e546, opcode= 0x02
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1533: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1536: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x153c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1542: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1545: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1548: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1551: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1554: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1557: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x155a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x155d: mov_imm:
	regs[5] = 0xccaea847, opcode= 0x02
0x1563: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1566: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x156a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x156f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1578: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x157b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1584: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1588: jmp_imm:
	pc += 0x1, opcode= 0x04
0x158d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1590: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1599: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x159c: mov_imm:
	regs[5] = 0xdcbefd00, opcode= 0x02
0x15a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15a5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x15a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15ae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15b4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x15b7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x15bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15cc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x15cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15d2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x15d5: mov_imm:
	regs[5] = 0xbbee82f3, opcode= 0x02
0x15dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15e4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x15e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15ed: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x15f0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15ff: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1602: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1605: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1608: mov_imm:
	regs[5] = 0x780cef37, opcode= 0x02
0x160f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1614: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1617: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1620: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1626: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x162c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1635: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1639: jmp_imm:
	pc += 0x1, opcode= 0x04
0x163e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1641: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x04
0x164a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x164d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1650: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1659: mov_imm:
	regs[5] = 0xdeb076c, opcode= 0x02
0x165f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1662: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1666: jmp_imm:
	pc += 0x1, opcode= 0x04
0x166b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x166e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1671: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1674: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1677: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x167a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x167d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1680: mov_imm:
	regs[5] = 0xa4902685, opcode= 0x02
0x1686: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x168a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x168f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1693: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1698: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x169e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16aa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x16ad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x16b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16bc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16ce: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x16d1: mov_imm:
	regs[5] = 0x3e8de338, opcode= 0x02
0x16d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16e0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16e9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x16ec: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x16f0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16fb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1701: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x04
0x170a: mov_imm:
	regs[5] = 0xd1b7e9d9, opcode= 0x02
0x1710: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1713: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1716: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1722: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1728: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x172b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x172e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1732: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1737: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x173a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x173d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1740: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1743: mov_imm:
	regs[5] = 0xf380b921, opcode= 0x02
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x174f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1753: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1758: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1761: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1764: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1767: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x176a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x176e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1773: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1776: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1779: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x177c: mov_imm:
	regs[5] = 0xb5fdf122, opcode= 0x02
0x1782: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1785: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1788: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1794: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x179a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x179e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17a3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x17a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x17b2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17be: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x17c1: mov_imm:
	regs[5] = 0x83d12f0e, opcode= 0x02
0x17c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17ca: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x17cd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17d6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x17da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x17eb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17f7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x17fa: mov_imm:
	regs[5] = 0x8d3914ab, opcode= 0x02
0x1800: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1803: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1806: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1812: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1818: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x181b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1824: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1827: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x182a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x182d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1830: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1833: mov_imm:
	regs[5] = 0xe021045e, opcode= 0x02
0x1839: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x183c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1845: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1848: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x184b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1854: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1857: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x185a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x185d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1860: mov_imm:
	regs[5] = 0xd25f7bc8, opcode= 0x02
0x1867: jmp_imm:
	pc += 0x1, opcode= 0x04
0x186c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x186f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1872: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1878: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x187e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1881: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1884: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1887: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x188a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x188d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1890: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1894: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1899: mov_imm:
	regs[5] = 0xcde871c2, opcode= 0x02
0x18a0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18a8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18b1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x18b4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x18b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18c9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18cf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x18d2: mov_imm:
	regs[5] = 0xa79cd0c9, opcode= 0x02
0x18d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18db: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x18de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18ea: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x18ed: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x18f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18fc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1902: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1905: mov_imm:
	regs[5] = 0x8012491f, opcode= 0x02
0x190c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1911: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1914: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1917: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1920: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1923: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1926: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1929: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x192c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x192f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1932: mov_imm:
	regs[5] = 0x4abba4a2, opcode= 0x02
0x1938: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x193b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x193e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x194a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x194d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1956: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1959: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x195c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1965: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1968: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x196b: mov_imm:
	regs[5] = 0xe44fe045, opcode= 0x02
0x1971: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1974: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1977: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x197a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x197d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1986: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1989: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x198c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x198f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1992: mov_imm:
	regs[5] = 0xfb7980d8, opcode= 0x02
0x1998: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x199e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19b3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x19c2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19c8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x19cb: mov_imm:
	regs[5] = 0x3489abf1, opcode= 0x02
0x19d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19d4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x19d7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x19da: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x19dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x19e9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19ef: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x19f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19f8: mov_imm:
	regs[5] = 0xc837ef2e, opcode= 0x02
0x19fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a01: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a0a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a10: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a1c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a1f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a2e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a34: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a3d: mov_imm:
	regs[5] = 0x1903ef4e, opcode= 0x02
0x1a43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a46: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a4f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a58: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1a5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a61: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a67: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1a6a: mov_imm:
	regs[5] = 0xca84422e, opcode= 0x02
0x1a70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a73: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a7c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a88: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a94: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a97: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1aa0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1aa3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1aac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1aaf: mov_imm:
	regs[5] = 0xf706312, opcode= 0x02
0x1ab5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ab8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1abb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1abe: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ac7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ad0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ad3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ad6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ad9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1adc: mov_imm:
	regs[5] = 0xec2a2732, opcode= 0x02
0x1ae2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ae5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1ae8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1af4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1afa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1afd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b0c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b12: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b15: mov_imm:
	regs[5] = 0x13945618, opcode= 0x02
0x1b1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b1e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b21: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1b24: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1b28: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b31: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b39: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b3f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1b42: mov_imm:
	regs[5] = 0x58032b46, opcode= 0x02
0x1b48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b4b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1b4e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b54: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b5a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1b5d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b6c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b72: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b75: mov_imm:
	regs[5] = 0x590e7d60, opcode= 0x02
0x1b7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b7f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b84: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b87: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b90: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1b93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b99: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b9f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1ba2: mov_imm:
	regs[5] = 0x992029b4, opcode= 0x02
0x1ba8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bab: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1bae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bb4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bba: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1bbd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1bcc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bcf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1bd3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bd8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1be1: mov_imm:
	regs[5] = 0xa58b5e65, opcode= 0x02
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bf0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bf9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c02: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c0b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c17: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c1a: mov_imm:
	regs[5] = 0x564e7fb3, opcode= 0x02
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c29: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1c2c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c32: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c38: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1c3b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1c3f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c50: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c5c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1c5f: mov_imm:
	regs[5] = 0xd4d93549, opcode= 0x02
0x1c65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c68: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1c6b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1c6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c74: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c78: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c83: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c89: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c8c: mov_imm:
	regs[5] = 0x1f36bbf0, opcode= 0x02
0x1c92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c95: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c9e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ca4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cb0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1cb3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1cb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1cbc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1cc0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cc8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cd1: mov_imm:
	regs[5] = 0x142e7ae4, opcode= 0x02
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ce0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1ce3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ce6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1ce9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1cef: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1cf2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cf5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1cf8: mov_imm:
	regs[5] = 0x8d128d51, opcode= 0x02
0x1cff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d07: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d10: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d16: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d1c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1d1f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1d22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d2e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d34: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1d37: mov_imm:
	regs[5] = 0xb122c6ea, opcode= 0x02
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d46: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1d49: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1d4c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1d4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d5b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d67: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1d6a: mov_imm:
	regs[5] = 0xaf75cff0, opcode= 0x02
0x1d70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d73: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d7c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d82: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d8e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1d91: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1d94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d9a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d9e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1da3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1da6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1da9: mov_imm:
	regs[5] = 0x8dd306eb, opcode= 0x02
0x1daf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1db8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1dbb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1dbe: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1dc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1dcd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1dd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1dd3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1dd6: mov_imm:
	regs[5] = 0x6c84ed57, opcode= 0x02
0x1ddc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ddf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1de2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1de8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1dee: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1df1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1df4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1df7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1dfa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1dfd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e00: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1e03: mov_imm:
	regs[5] = 0x742bd4c0, opcode= 0x02
0x1e09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e0c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1e10: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e15: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e1e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1e21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e27: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e39: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e3c: mov_imm:
	regs[5] = 0xe8c99ef6, opcode= 0x02
0x1e42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e45: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1e48: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e54: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e5a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1e5d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1e60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e66: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e6c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1e6f: mov_imm:
	regs[5] = 0xde394580, opcode= 0x02
0x1e76: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e7e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e87: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1e8a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1e8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e99: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e9f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ea8: mov_imm:
	regs[5] = 0x94ba45cc, opcode= 0x02
0x1eae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1eb1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1eba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ec0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ecc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1ecf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ed8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1edb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ee4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ee8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1eed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ef0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1ef3: mov_imm:
	regs[5] = 0x886bef78, opcode= 0x02
0x1ef9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1efc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1eff: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1f02: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1f05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f0b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f11: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1f14: mov_imm:
	regs[5] = 0xffff031a, opcode= 0x02
0x1f1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f1d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f26: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f2c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f32: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f35: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f3f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f44: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f4a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1f4d: mov_imm:
	regs[5] = 0x88b90f12, opcode= 0x02
0x1f53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f56: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1f59: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1f5c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1f5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f65: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f6c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f71: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1f75: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f7a: mov_imm:
	regs[5] = 0x5938d7af, opcode= 0x02
0x1f80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f83: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f86: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f8c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f92: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f95: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fa1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1fa4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fa7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1faa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1fae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fb3: mov_imm:
	regs[5] = 0xe954e7f, opcode= 0x02
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fc2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1fc5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1fc8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1fcc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1fd7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fdd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1fe0: mov_imm:
	regs[5] = 0x552b650e, opcode= 0x02
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fef: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1ff2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ff8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ffe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2001: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2004: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2008: jmp_imm:
	pc += 0x1, opcode= 0x04
0x200d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2016: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2019: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x201c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x201f: mov_imm:
	regs[5] = 0x8cfa1722, opcode= 0x02
0x2025: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2028: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x202b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x202e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2032: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2037: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x203a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x203d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2040: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2043: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2046: mov_imm:
	regs[5] = 0x7d83dffd, opcode= 0x02
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2052: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x04
0x205b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x205e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2064: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2070: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2073: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2076: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2079: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x207c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x207f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2082: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2085: mov_imm:
	regs[5] = 0xbf8fa251, opcode= 0x02
0x208b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x208e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2091: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2094: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2097: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x209a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x209d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x20a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20a3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x20a6: mov_imm:
	regs[5] = 0x33d06eae, opcode= 0x02
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20b5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x20b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20c4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x20c7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x20d6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x20da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20e3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20e8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x20eb: mov_imm:
	regs[5] = 0x55791b9b, opcode= 0x02
0x20f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20fa: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x20fd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2100: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2109: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x210c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x210f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2112: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2115: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2118: mov_imm:
	regs[5] = 0x36975c17, opcode= 0x02
0x211e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2121: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2124: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x212a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2130: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2133: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2136: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2139: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x213c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x213f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2142: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2146: jmp_imm:
	pc += 0x1, opcode= 0x04
0x214b: mov_imm:
	regs[5] = 0x880d2a0f, opcode= 0x02
0x2151: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2154: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x04
0x215d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2160: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2163: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2166: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2169: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2172: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x04
0x217b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2184: mov_imm:
	regs[5] = 0x626ba32e, opcode= 0x02
0x218a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x218e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2193: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2196: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x219c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21a8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x21ac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21b1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21c0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21d2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x21d6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21db: mov_imm:
	regs[5] = 0x89190b78, opcode= 0x02
0x21e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21e4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x21e7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21f0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x21f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21f9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2202: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2205: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2208: mov_imm:
	regs[5] = 0xe192ddeb, opcode= 0x02
0x220e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2211: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2214: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x221a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2220: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2224: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2229: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2232: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2235: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2238: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x223b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x223e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2242: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2247: mov_imm:
	regs[5] = 0x5dc81190, opcode= 0x02
0x224d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2256: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2259: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2262: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2265: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x04
0x226e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2271: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2274: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2277: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x227a: mov_imm:
	regs[5] = 0xef24ada2, opcode= 0x02
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2286: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2289: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x228c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2292: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2298: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22a1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x22a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22b6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22c2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x22c5: mov_imm:
	regs[5] = 0xa8798c86, opcode= 0x02
0x22cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22d4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22dd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22e6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x22e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x22ef: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22f5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x22f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22fe: mov_imm:
	regs[5] = 0x999808d6, opcode= 0x02
0x2304: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2307: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x230a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2310: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2316: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2319: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2322: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2326: jmp_imm:
	pc += 0x1, opcode= 0x04
0x232b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x232e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2331: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2334: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2337: mov_imm:
	regs[5] = 0xdd67dd47, opcode= 0x02
0x233d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2340: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2349: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x234c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x234f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2352: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2355: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2358: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x235b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x235e: mov_imm:
	regs[5] = 0x7bec412f, opcode= 0x02
0x2364: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2368: jmp_imm:
	pc += 0x1, opcode= 0x04
0x236d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2370: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2377: jmp_imm:
	pc += 0x1, opcode= 0x04
0x237c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2383: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2388: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x238b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x238e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2391: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x04
0x239a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x239d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23a0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x23a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23a9: mov_imm:
	regs[5] = 0xe79314a9, opcode= 0x02
0x23af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23b8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x23bb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x23be: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x23c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x23c7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23cd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x23d0: mov_imm:
	regs[5] = 0xd7dc6617, opcode= 0x02
0x23d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23d9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x23dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23ee: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x23f1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x23f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x23fa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2400: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2403: mov_imm:
	regs[5] = 0xf6daa6bc, opcode= 0x02
0x2409: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x240c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x240f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2412: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2415: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2418: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x241b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x241e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2421: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x04
0x242a: mov_imm:
	regs[5] = 0x24028e74, opcode= 0x02
0x2430: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2433: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2436: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2442: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2448: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x244b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x244e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2451: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2454: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2458: jmp_imm:
	pc += 0x1, opcode= 0x04
0x245d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2466: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2469: mov_imm:
	regs[5] = 0x2b43dd1b, opcode= 0x02
0x246f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2472: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2475: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2478: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2481: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2484: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2487: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x248a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x248d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2490: mov_imm:
	regs[5] = 0xd2d67649, opcode= 0x02
0x2496: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2499: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x249c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24a8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24ae: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x24b1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x24b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x24ba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x24bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24c6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x24c9: mov_imm:
	regs[5] = 0xdb393012, opcode= 0x02
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24d8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24e1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24ea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x24ee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x24f9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x24fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2505: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2508: mov_imm:
	regs[5] = 0x622629ff, opcode= 0x02
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2514: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2517: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x251a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2520: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2526: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2529: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x252c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x252f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2532: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2535: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2538: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x253b: mov_imm:
	regs[5] = 0x7a6b552e, opcode= 0x02
0x2541: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x04
0x254a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x254d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2550: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2553: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2556: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2559: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x255c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x255f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2562: mov_imm:
	regs[5] = 0xdabbfc85, opcode= 0x02
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x04
0x256e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2571: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2574: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x257a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2586: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x258f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2598: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x259c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25aa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25b6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x25ba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25bf: mov_imm:
	regs[5] = 0x67270031, opcode= 0x02
0x25c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25c8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x25cb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25d4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x25d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25dd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25e3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25ec: mov_imm:
	regs[5] = 0x11ec3d55, opcode= 0x02
0x25f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25f5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x25f8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2604: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x04
0x260d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2610: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2613: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2616: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2619: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x261c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2620: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2625: mov_imm:
	regs[5] = 0x59c32fb0, opcode= 0x02
0x262b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x262e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2631: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x04
0x263a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x263d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2640: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2643: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x04
0x264c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x264f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2652: mov_imm:
	regs[5] = 0x4a4178c4, opcode= 0x02
0x2658: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x265b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x265e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2664: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x266b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2670: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2679: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x267c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2680: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2685: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x04
0x268e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2691: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2694: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x04
0x269d: mov_imm:
	regs[5] = 0x6e363db2, opcode= 0x02
0x26a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26a6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x26a9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x26ac: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x26c1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26cd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x26d0: mov_imm:
	regs[5] = 0x99d7294d, opcode= 0x02
0x26d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26d9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x26dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26e8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x26eb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x26ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x26f4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2700: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2703: mov_imm:
	regs[5] = 0xedefd2fc, opcode= 0x02
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x270f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2712: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2715: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2718: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2721: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2724: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2727: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x272a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2733: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x04
0x273c: mov_imm:
	regs[5] = 0x5699c8cf, opcode= 0x02
0x2742: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2746: jmp_imm:
	pc += 0x1, opcode= 0x04
0x274b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x274e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2754: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x275a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x275d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2763: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2766: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2769: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x276c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2775: mov_imm:
	regs[5] = 0x9a3578db, opcode= 0x02
0x277b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x277e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2781: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2784: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2787: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x278a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x278d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2790: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2793: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2796: mov_imm:
	regs[5] = 0x147e5027, opcode= 0x02
0x279c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x279f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x27a2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27a8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27ae: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x27b1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x27b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27c6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27cc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x27cf: mov_imm:
	regs[5] = 0x43efd44f, opcode= 0x02
0x27d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27de: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x27e1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27ea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x27ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x27f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27f9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27ff: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2802: mov_imm:
	regs[5] = 0x1fb8d0f1, opcode= 0x02
0x2808: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x280b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x280e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2814: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x281a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x281d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2820: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2823: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2826: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2829: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x282c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2830: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2835: mov_imm:
	regs[5] = 0x3dffdaa1, opcode= 0x02
0x283b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x283e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2842: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2847: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x284a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x284d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2850: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2859: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x285c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x285f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2862: mov_imm:
	regs[5] = 0x31bc0203, opcode= 0x02
0x2868: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x286b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x286e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2874: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x287a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x287d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2880: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2883: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2886: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2889: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x288c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2895: mov_imm:
	regs[5] = 0xdb8d46d7, opcode= 0x02
0x289b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x289e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28a7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28b0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x28b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x28b9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28bf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x28c2: mov_imm:
	regs[5] = 0x597daa59, opcode= 0x02
0x28c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28cb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x28ce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28d4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28da: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x28dd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x28ec: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28f2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x28f5: mov_imm:
	regs[5] = 0xdc6a5d98, opcode= 0x02
0x28fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28fe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2901: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2904: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2908: jmp_imm:
	pc += 0x1, opcode= 0x04
0x290d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2910: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2919: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x291d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2922: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2925: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2928: mov_imm:
	regs[5] = 0xda015106, opcode= 0x02
0x292e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2931: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2934: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x293a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2940: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2943: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2946: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x294a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x294f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2952: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2955: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x04
0x295e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2961: mov_imm:
	regs[5] = 0x608aa264, opcode= 0x02
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x04
0x296d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2970: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2973: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2976: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2979: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2982: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x04
0x298b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x298e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2991: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x04
0x299a: mov_imm:
	regs[5] = 0xda91541c, opcode= 0x02
0x29a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29a9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29be: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x29c1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29d6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29dc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x29df: mov_imm:
	regs[5] = 0x84b3ea13, opcode= 0x02
0x29e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29e8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x29eb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x29ee: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x29f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x29f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29fd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a09: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a12: mov_imm:
	regs[5] = 0xa8a525d3, opcode= 0x02
0x2a18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a1b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a24: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a2a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a30: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2a34: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a39: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2a3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a42: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a4e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2a51: mov_imm:
	regs[5] = 0xb3cd6334, opcode= 0x02
0x2a57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a5a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2a5d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2a60: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2a63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a6f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a7b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a84: mov_imm:
	regs[5] = 0xc656278b, opcode= 0x02
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a93: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2a96: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a9c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2aa2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aab: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2aae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ab1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ac3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ac6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2ac9: mov_imm:
	regs[5] = 0x1ee61e50, opcode= 0x02
0x2acf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ad2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ad5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2ad8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2adb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ae4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ae8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aed: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2af6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2af9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2afc: mov_imm:
	regs[5] = 0xa1952d26, opcode= 0x02
0x2b02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b05: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2b09: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b0e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b14: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b1a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2b1e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b23: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b32: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b38: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b41: mov_imm:
	regs[5] = 0x3c11ee2a, opcode= 0x02
0x2b48: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b50: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2b53: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2b56: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2b59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b65: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b71: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2b74: mov_imm:
	regs[5] = 0xeac4b37c, opcode= 0x02
0x2b7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b7e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b83: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2b86: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b8c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b92: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b9b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2b9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ba1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ba4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ba7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2baa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2bad: mov_imm:
	regs[5] = 0xcfc2566b, opcode= 0x02
0x2bb4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bb9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bbc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2bbf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bc8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2bd7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2be0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2be9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2bec: mov_imm:
	regs[5] = 0xf29e694e, opcode= 0x02
0x2bf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bf5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bfe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c04: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c0a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2c0d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2c10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c14: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c22: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c28: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2c2b: mov_imm:
	regs[5] = 0xc42d29ef, opcode= 0x02
0x2c31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c3a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2c3d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2c40: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2c43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c55: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c5b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2c5e: mov_imm:
	regs[5] = 0xd8bb246b, opcode= 0x02
0x2c64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c6d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c70: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c76: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c7c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2c7f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c94: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c9a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2c9d: mov_imm:
	regs[5] = 0xeb8364b5, opcode= 0x02
0x2ca4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ca9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cac: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2caf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2cb2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2cb6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cbf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2cc7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2cca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ccd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2cd0: mov_imm:
	regs[5] = 0x41cc36, opcode= 0x02
0x2cd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cd9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2cdc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ce8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2ceb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2cee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cf7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2cfa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2cfe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d06: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2d09: mov_imm:
	regs[5] = 0x76fb4ebe, opcode= 0x02
0x2d0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d12: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2d15: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d18: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d21: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d27: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2d2a: mov_imm:
	regs[5] = 0xf71919fc, opcode= 0x02
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d39: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2d3c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d42: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d48: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d4b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2d4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d5a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d60: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2d63: mov_imm:
	regs[5] = 0x8909c1b5, opcode= 0x02
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d72: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2d75: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d78: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d81: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d87: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2d8a: mov_imm:
	regs[5] = 0xaf727ee1, opcode= 0x02
0x2d90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d93: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2d96: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d9c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2da8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2dac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2db1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2db4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2db7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2dba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2dbe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2dc6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2dc9: mov_imm:
	regs[5] = 0x29bf0e91, opcode= 0x02
0x2dcf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2dd3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dd8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ddb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2dde: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2de1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2de4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2de7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2dea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ded: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2df0: mov_imm:
	regs[5] = 0x667a7854, opcode= 0x02
0x2df6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2df9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2dfc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e08: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e0e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2e11: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2e14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e1a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e20: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e23: mov_imm:
	regs[5] = 0x21bba66a, opcode= 0x02
0x2e29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e2c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2e2f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2e32: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2e35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e3b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e47: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2e4a: mov_imm:
	regs[5] = 0x12bdca5a, opcode= 0x02
0x2e50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e53: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e5c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e62: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e68: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2e6c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e71: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2e74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e86: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e92: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e95: mov_imm:
	regs[5] = 0xc3c954b, opcode= 0x02
0x2e9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ea4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ead: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2eb0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2eb4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2eb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ebc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ec5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ece: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ed1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ed4: mov_imm:
	regs[5] = 0x5b3cb9b4, opcode= 0x02
0x2edb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ee0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ee3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2ee6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2eec: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ef2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2efb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2efe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f04: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f10: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2f13: mov_imm:
	regs[5] = 0x6500ae16, opcode= 0x02
0x2f1a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f22: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f25: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2f28: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2f2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f32: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f37: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f3d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2f40: mov_imm:
	regs[5] = 0xd96a3dc9, opcode= 0x02
0x2f47: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f4f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2f52: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f58: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f5e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2f61: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f76: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f79: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f7c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2f7f: mov_imm:
	regs[5] = 0x8473920c, opcode= 0x02
0x2f85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f88: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f8b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2f8e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2f91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f9d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fa0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fa4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fa9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2fac: mov_imm:
	regs[5] = 0xe15483ce, opcode= 0x02
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fb8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fbb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fc4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fd0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fd9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2fdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2fe2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fe5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fee: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2ff1: mov_imm:
	regs[5] = 0x2d0ff77, opcode= 0x02
0x2ff7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ffa: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ffe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3003: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3006: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x300a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x300f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3012: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3015: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3018: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x301b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x301f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3024: mov_imm:
	regs[5] = 0x21da3d24, opcode= 0x02
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3030: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3033: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x04
0x303c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3043: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3048: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x304e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3051: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3054: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3057: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x305a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x305e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3063: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3066: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3069: mov_imm:
	regs[5] = 0x4df9ec4e, opcode= 0x02
0x3070: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3075: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3078: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x307b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x307e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3082: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3087: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x308a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x308d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3096: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3099: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x309c: mov_imm:
	regs[5] = 0x72b10d5, opcode= 0x02
0x30a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30a5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x30a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30ae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30b4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x30b7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30d2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x30d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30de: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x30e1: mov_imm:
	regs[5] = 0xe4d4770a, opcode= 0x02
0x30e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30ea: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x30ee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30f3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30fc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x30ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3102: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3106: jmp_imm:
	pc += 0x1, opcode= 0x04
0x310b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x310e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3111: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3114: mov_imm:
	regs[5] = 0x8b0f50a1, opcode= 0x02
0x311a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3123: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3126: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x312c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3132: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3135: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3138: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x313c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3141: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x04
0x314a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x314d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3150: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3154: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3159: mov_imm:
	regs[5] = 0x169f68c6, opcode= 0x02
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3165: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3168: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x316b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x316e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3171: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3174: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3177: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x317a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x317d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3186: mov_imm:
	regs[5] = 0x33c4d270, opcode= 0x02
0x318d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3192: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3195: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3198: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x319f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31aa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x31ad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x31b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x31b6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31bc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x31c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31c5: mov_imm:
	regs[5] = 0xe4dd6fb0, opcode= 0x02
0x31cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31ce: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x31d1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x31d4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x31d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x31e3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31f5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31fe: mov_imm:
	regs[5] = 0x6637f007, opcode= 0x02
0x3204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3207: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x320a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3210: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3216: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3219: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x321c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x321f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3222: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3225: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3228: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x322b: mov_imm:
	regs[5] = 0xbc64a86b, opcode= 0x02
0x3232: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3237: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x323a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3243: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3246: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x324a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x324f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3255: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3258: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x325b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x325e: mov_imm:
	regs[5] = 0x8b9692f8, opcode= 0x02
0x3264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3267: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3270: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x04
0x327c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3282: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3286: jmp_imm:
	pc += 0x1, opcode= 0x04
0x328b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x328e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3291: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3294: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3297: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x329a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x329d: mov_imm:
	regs[5] = 0x9fb816dc, opcode= 0x02
0x32a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32a6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x32a9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x32ac: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x32c1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x32c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32c7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32d0: mov_imm:
	regs[5] = 0xe07dcf54, opcode= 0x02
0x32d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32df: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32e8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32ee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32f4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x32f7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x32fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3300: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3303: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3306: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x330a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x330f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3312: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3315: mov_imm:
	regs[5] = 0x95780e5d, opcode= 0x02
0x331b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x331e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3327: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3330: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3334: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3339: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x333c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x333f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3342: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3345: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x04
0x334e: mov_imm:
	regs[5] = 0x5d96b9b4, opcode= 0x02
0x3354: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3357: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3360: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3366: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x336c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x336f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3372: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3375: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3378: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x337b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x337e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3381: mov_imm:
	regs[5] = 0x9d06e324, opcode= 0x02
0x3387: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x338a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x338d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3396: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3399: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x339c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x339f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33ab: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x33ae: mov_imm:
	regs[5] = 0xadf95074, opcode= 0x02
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33be: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33c3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x33c6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33cc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33d2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x33d6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33db: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x33df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x33ea: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33ee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33f6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33ff: mov_imm:
	regs[5] = 0x5dc0a202, opcode= 0x02
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x04
0x340b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3414: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3418: jmp_imm:
	pc += 0x1, opcode= 0x04
0x341d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3420: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x342c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x342f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3435: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3438: mov_imm:
	regs[5] = 0x281be92e, opcode= 0x02
0x343e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3441: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x04
0x344a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3450: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3456: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3459: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x345c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x345f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3468: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3474: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3477: mov_imm:
	regs[5] = 0x9eb4f562, opcode= 0x02
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x04
0x348c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3495: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3498: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x349b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x349e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x34a1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34a8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34ad: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x34b0: mov_imm:
	regs[5] = 0x6a0d2e0f, opcode= 0x02
0x34b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34b9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x34bc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34c8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34ce: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x34d1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x34d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x34da: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34e6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x34e9: mov_imm:
	regs[5] = 0xc71e8bf4, opcode= 0x02
0x34ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34f8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x34fb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x34fe: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3505: jmp_imm:
	pc += 0x1, opcode= 0x04
0x350a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3513: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x04
0x351c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3520: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3525: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3528: mov_imm:
	regs[5] = 0x839a4dd9, opcode= 0x02
0x352e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3531: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3534: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x353a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3540: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3549: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x354d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3552: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3555: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3558: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x355b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x355e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3561: mov_imm:
	regs[5] = 0xe34c94e3, opcode= 0x02
0x3567: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x356b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3570: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3573: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3576: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x357a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x357f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3585: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3588: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x358b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3594: mov_imm:
	regs[5] = 0xe5eeb743, opcode= 0x02
0x359a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x359d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x35a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35a6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35b2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x35b5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x35b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x35be: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35c4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x35c7: mov_imm:
	regs[5] = 0x77cae96a, opcode= 0x02
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35d7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35dc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x35df: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x35e2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x35e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x35eb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35f7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x35fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3600: mov_imm:
	regs[5] = 0xe78c6a9b, opcode= 0x02
0x3606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3609: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x360c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3612: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3618: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x361b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x361e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3621: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x04
0x362a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x362d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3630: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3633: mov_imm:
	regs[5] = 0xcbffb818, opcode= 0x02
0x3639: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x363c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x363f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3642: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3645: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3648: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x364b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x364e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3657: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x365a: mov_imm:
	regs[5] = 0xf148bce6, opcode= 0x02
0x3660: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3663: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3667: jmp_imm:
	pc += 0x1, opcode= 0x04
0x366c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3672: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3679: jmp_imm:
	pc += 0x1, opcode= 0x04
0x367e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3681: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3684: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3687: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x368a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3693: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3697: jmp_imm:
	pc += 0x1, opcode= 0x04
0x369c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x369f: mov_imm:
	regs[5] = 0x5501501, opcode= 0x02
0x36a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36a8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x36ab: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36b4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x36b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x36c9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x36cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36d5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x36d8: mov_imm:
	regs[5] = 0x7d66fa03, opcode= 0x02
0x36de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36e7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x36ea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36f0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36f6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x36f9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x36fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3702: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3705: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3708: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x370c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3711: mov_imm:
	regs[5] = 0x61e28ce8, opcode= 0x02
0x3717: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x371a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x371e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3723: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3726: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3729: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x372d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3732: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3735: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3739: jmp_imm:
	pc += 0x1, opcode= 0x04
0x373e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3741: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3744: mov_imm:
	regs[5] = 0x8dec40d2, opcode= 0x02
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3753: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3756: mov_imm:
	regs[30] = 0xe92afaa3, opcode= 0x02
0x375c: mov_imm:
	regs[31] = 0x69f34093, opcode= 0x02
0x3762: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0b
0x3765: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0b
max register index:31
