
FreeRTOS_4_InterruptYonetimi_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005830  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080059c0  080059c0  000159c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ac0  08005ac0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005ac0  08005ac0  00015ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ac8  08005ac8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ac8  08005ac8  00015ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005acc  08005acc  00015acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005ad0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000405c  20000074  08005b44  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200040d0  08005b44  000240d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013bd7  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ae8  00000000  00000000  00033c7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001100  00000000  00000000  00036768  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fb8  00000000  00000000  00037868  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022c31  00000000  00000000  00038820  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d0f6  00000000  00000000  0005b451  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2ad5  00000000  00000000  00068547  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013b01c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049a0  00000000  00000000  0013b098  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080059a8 	.word	0x080059a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080059a8 	.word	0x080059a8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	4a07      	ldr	r2, [pc, #28]	; (80005ac <vApplicationGetIdleTaskMemory+0x2c>)
 8000590:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	4a06      	ldr	r2, [pc, #24]	; (80005b0 <vApplicationGetIdleTaskMemory+0x30>)
 8000596:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	2280      	movs	r2, #128	; 0x80
 800059c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	20000090 	.word	0x20000090
 80005b0:	200000e4 	.word	0x200000e4

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b5b0      	push	{r4, r5, r7, lr}
 80005b6:	b090      	sub	sp, #64	; 0x40
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ba:	f000 fb4d 	bl	8000c58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f843 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c2:	f000 f8d5 	bl	8000770 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c6:	f000 f8a9 	bl	800071c <MX_USART2_UART_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of xCountingSemaphore */
  osSemaphoreDef(xCountingSemaphore);
 80005ca:	2300      	movs	r3, #0
 80005cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80005ce:	2300      	movs	r3, #0
 80005d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  xCountingSemaphoreHandle = osSemaphoreCreate(osSemaphore(xCountingSemaphore), 3);
 80005d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005d6:	2103      	movs	r1, #3
 80005d8:	4618      	mov	r0, r3
 80005da:	f002 fa2a 	bl	8002a32 <osSemaphoreCreate>
 80005de:	4602      	mov	r2, r0
 80005e0:	4b14      	ldr	r3, [pc, #80]	; (8000634 <main+0x80>)
 80005e2:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of PeriodicTask */
  osThreadDef(PeriodicTask, vPeriodicTask, osPriorityNormal, 0, 128);
 80005e4:	4b14      	ldr	r3, [pc, #80]	; (8000638 <main+0x84>)
 80005e6:	f107 041c 	add.w	r4, r7, #28
 80005ea:	461d      	mov	r5, r3
 80005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PeriodicTaskHandle = osThreadCreate(osThread(PeriodicTask), NULL);
 80005f8:	f107 031c 	add.w	r3, r7, #28
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f002 f9cb 	bl	800299a <osThreadCreate>
 8000604:	4602      	mov	r2, r0
 8000606:	4b0d      	ldr	r3, [pc, #52]	; (800063c <main+0x88>)
 8000608:	601a      	str	r2, [r3, #0]

  /* definition and creation of HandlerTask */
  osThreadDef(HandlerTask, HandlerFunction, osPriorityAboveNormal, 0, 128);
 800060a:	4b0d      	ldr	r3, [pc, #52]	; (8000640 <main+0x8c>)
 800060c:	463c      	mov	r4, r7
 800060e:	461d      	mov	r5, r3
 8000610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000614:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000618:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  HandlerTaskHandle = osThreadCreate(osThread(HandlerTask), NULL);
 800061c:	463b      	mov	r3, r7
 800061e:	2100      	movs	r1, #0
 8000620:	4618      	mov	r0, r3
 8000622:	f002 f9ba 	bl	800299a <osThreadCreate>
 8000626:	4602      	mov	r2, r0
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <main+0x90>)
 800062a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800062c:	f002 f9ae 	bl	800298c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000630:	e7fe      	b.n	8000630 <main+0x7c>
 8000632:	bf00      	nop
 8000634:	2000403c 	.word	0x2000403c
 8000638:	080059d0 	.word	0x080059d0
 800063c:	20004040 	.word	0x20004040
 8000640:	080059f8 	.word	0x080059f8
 8000644:	20004084 	.word	0x20004084

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2230      	movs	r2, #48	; 0x30
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f004 fd8d 	bl	8005176 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	4b28      	ldr	r3, [pc, #160]	; (8000714 <SystemClock_Config+0xcc>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	4a27      	ldr	r2, [pc, #156]	; (8000714 <SystemClock_Config+0xcc>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	; 0x40
 800067c:	4b25      	ldr	r3, [pc, #148]	; (8000714 <SystemClock_Config+0xcc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b22      	ldr	r3, [pc, #136]	; (8000718 <SystemClock_Config+0xd0>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a21      	ldr	r2, [pc, #132]	; (8000718 <SystemClock_Config+0xd0>)
 8000692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b1f      	ldr	r3, [pc, #124]	; (8000718 <SystemClock_Config+0xd0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006a4:	2301      	movs	r3, #1
 80006a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006ac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ae:	2302      	movs	r3, #2
 80006b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006b8:	2304      	movs	r3, #4
 80006ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006bc:	23a8      	movs	r3, #168	; 0xa8
 80006be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006c4:	2304      	movs	r3, #4
 80006c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c8:	f107 0320 	add.w	r3, r7, #32
 80006cc:	4618      	mov	r0, r3
 80006ce:	f000 fdb5 	bl	800123c <HAL_RCC_OscConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006d8:	f000 f952 	bl	8000980 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006dc:	230f      	movs	r3, #15
 80006de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e0:	2302      	movs	r3, #2
 80006e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	2105      	movs	r1, #5
 80006fa:	4618      	mov	r0, r3
 80006fc:	f001 f80e 	bl	800171c <HAL_RCC_ClockConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000706:	f000 f93b 	bl	8000980 <Error_Handler>
  }
}
 800070a:	bf00      	nop
 800070c:	3750      	adds	r7, #80	; 0x50
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800
 8000718:	40007000 	.word	0x40007000

0800071c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000720:	4b11      	ldr	r3, [pc, #68]	; (8000768 <MX_USART2_UART_Init+0x4c>)
 8000722:	4a12      	ldr	r2, [pc, #72]	; (800076c <MX_USART2_UART_Init+0x50>)
 8000724:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000726:	4b10      	ldr	r3, [pc, #64]	; (8000768 <MX_USART2_UART_Init+0x4c>)
 8000728:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800072c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800072e:	4b0e      	ldr	r3, [pc, #56]	; (8000768 <MX_USART2_UART_Init+0x4c>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000734:	4b0c      	ldr	r3, [pc, #48]	; (8000768 <MX_USART2_UART_Init+0x4c>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800073a:	4b0b      	ldr	r3, [pc, #44]	; (8000768 <MX_USART2_UART_Init+0x4c>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000740:	4b09      	ldr	r3, [pc, #36]	; (8000768 <MX_USART2_UART_Init+0x4c>)
 8000742:	220c      	movs	r2, #12
 8000744:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000746:	4b08      	ldr	r3, [pc, #32]	; (8000768 <MX_USART2_UART_Init+0x4c>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800074c:	4b06      	ldr	r3, [pc, #24]	; (8000768 <MX_USART2_UART_Init+0x4c>)
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000752:	4805      	ldr	r0, [pc, #20]	; (8000768 <MX_USART2_UART_Init+0x4c>)
 8000754:	f001 fc44 	bl	8001fe0 <HAL_UART_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800075e:	f000 f90f 	bl	8000980 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20004044 	.word	0x20004044
 800076c:	40004400 	.word	0x40004400

08000770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b088      	sub	sp, #32
 8000774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000776:	f107 030c 	add.w	r3, r7, #12
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
 800077e:	605a      	str	r2, [r3, #4]
 8000780:	609a      	str	r2, [r3, #8]
 8000782:	60da      	str	r2, [r3, #12]
 8000784:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	60bb      	str	r3, [r7, #8]
 800078a:	4b2a      	ldr	r3, [pc, #168]	; (8000834 <MX_GPIO_Init+0xc4>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a29      	ldr	r2, [pc, #164]	; (8000834 <MX_GPIO_Init+0xc4>)
 8000790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b27      	ldr	r3, [pc, #156]	; (8000834 <MX_GPIO_Init+0xc4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800079e:	60bb      	str	r3, [r7, #8]
 80007a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	607b      	str	r3, [r7, #4]
 80007a6:	4b23      	ldr	r3, [pc, #140]	; (8000834 <MX_GPIO_Init+0xc4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a22      	ldr	r2, [pc, #136]	; (8000834 <MX_GPIO_Init+0xc4>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b20      	ldr	r3, [pc, #128]	; (8000834 <MX_GPIO_Init+0xc4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	603b      	str	r3, [r7, #0]
 80007c2:	4b1c      	ldr	r3, [pc, #112]	; (8000834 <MX_GPIO_Init+0xc4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a1b      	ldr	r2, [pc, #108]	; (8000834 <MX_GPIO_Init+0xc4>)
 80007c8:	f043 0308 	orr.w	r3, r3, #8
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b19      	ldr	r3, [pc, #100]	; (8000834 <MX_GPIO_Init+0xc4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0308 	and.w	r3, r3, #8
 80007d6:	603b      	str	r3, [r7, #0]
 80007d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USER_LED_G_Pin|USER_LED_O_Pin|USER_LED_R_Pin|USER_LED_B_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80007e0:	4815      	ldr	r0, [pc, #84]	; (8000838 <MX_GPIO_Init+0xc8>)
 80007e2:	f000 fcf7 	bl	80011d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN_Pin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 80007e6:	2301      	movs	r3, #1
 80007e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007ea:	4b14      	ldr	r3, [pc, #80]	; (800083c <MX_GPIO_Init+0xcc>)
 80007ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007ee:	2302      	movs	r3, #2
 80007f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 80007f2:	f107 030c 	add.w	r3, r7, #12
 80007f6:	4619      	mov	r1, r3
 80007f8:	4811      	ldr	r0, [pc, #68]	; (8000840 <MX_GPIO_Init+0xd0>)
 80007fa:	f000 fb51 	bl	8000ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USER_LED_G_Pin USER_LED_O_Pin USER_LED_R_Pin USER_LED_B_Pin */
  GPIO_InitStruct.Pin = USER_LED_G_Pin|USER_LED_O_Pin|USER_LED_R_Pin|USER_LED_B_Pin;
 80007fe:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000802:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000804:	2301      	movs	r3, #1
 8000806:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080c:	2300      	movs	r3, #0
 800080e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	4619      	mov	r1, r3
 8000816:	4808      	ldr	r0, [pc, #32]	; (8000838 <MX_GPIO_Init+0xc8>)
 8000818:	f000 fb42 	bl	8000ea0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800081c:	2200      	movs	r2, #0
 800081e:	2105      	movs	r1, #5
 8000820:	2006      	movs	r0, #6
 8000822:	f000 fb13 	bl	8000e4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000826:	2006      	movs	r0, #6
 8000828:	f000 fb2c 	bl	8000e84 <HAL_NVIC_EnableIRQ>

}
 800082c:	bf00      	nop
 800082e:	3720      	adds	r7, #32
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40023800 	.word	0x40023800
 8000838:	40020c00 	.word	0x40020c00
 800083c:	10110000 	.word	0x10110000
 8000840:	40020000 	.word	0x40020000

08000844 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 4 */


void EXTI0_IRQHandler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_0) != 0)
 800084a:	4b18      	ldr	r3, [pc, #96]	; (80008ac <EXTI0_IRQHandler+0x68>)
 800084c:	695b      	ldr	r3, [r3, #20]
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	2b00      	cmp	r3, #0
 8000854:	d025      	beq.n	80008a2 <EXTI0_IRQHandler+0x5e>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000856:	2300      	movs	r3, #0
 8000858:	607b      	str	r3, [r7, #4]

		UartPrint("ISR is running...\r\n");
 800085a:	4815      	ldr	r0, [pc, #84]	; (80008b0 <EXTI0_IRQHandler+0x6c>)
 800085c:	f000 f82e 	bl	80008bc <UartPrint>

//		xSemaphoreGiveFromISR(xCountingSemaphoreHandle,&xHigherPriorityTaskWoken);
		osSemaphoreRelease(xCountingSemaphoreHandle);
 8000860:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <EXTI0_IRQHandler+0x70>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4618      	mov	r0, r3
 8000866:	f002 f973 	bl	8002b50 <osSemaphoreRelease>
		xSemaphoreGiveFromISR(xCountingSemaphoreHandle,&xHigherPriorityTaskWoken);
 800086a:	4b12      	ldr	r3, [pc, #72]	; (80008b4 <EXTI0_IRQHandler+0x70>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	1d3a      	adds	r2, r7, #4
 8000870:	4611      	mov	r1, r2
 8000872:	4618      	mov	r0, r3
 8000874:	f002 fcf0 	bl	8003258 <xQueueGiveFromISR>
		xSemaphoreGiveFromISR(xCountingSemaphoreHandle,&xHigherPriorityTaskWoken);
 8000878:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <EXTI0_IRQHandler+0x70>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	1d3a      	adds	r2, r7, #4
 800087e:	4611      	mov	r1, r2
 8000880:	4618      	mov	r0, r3
 8000882:	f002 fce9 	bl	8003258 <xQueueGiveFromISR>

		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8000886:	4b09      	ldr	r3, [pc, #36]	; (80008ac <EXTI0_IRQHandler+0x68>)
 8000888:	2201      	movs	r2, #1
 800088a:	615a      	str	r2, [r3, #20]
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d007      	beq.n	80008a2 <EXTI0_IRQHandler+0x5e>
 8000892:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <EXTI0_IRQHandler+0x74>)
 8000894:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	f3bf 8f4f 	dsb	sy
 800089e:	f3bf 8f6f 	isb	sy
	}

}
 80008a2:	bf00      	nop
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40013c00 	.word	0x40013c00
 80008b0:	08005a14 	.word	0x08005a14
 80008b4:	2000403c 	.word	0x2000403c
 80008b8:	e000ed04 	.word	0xe000ed04

080008bc <UartPrint>:

void UartPrint(char* message)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), 20);
 80008c4:	6878      	ldr	r0, [r7, #4]
 80008c6:	f7ff fc83 	bl	80001d0 <strlen>
 80008ca:	4603      	mov	r3, r0
 80008cc:	b29a      	uxth	r2, r3
 80008ce:	2314      	movs	r3, #20
 80008d0:	6879      	ldr	r1, [r7, #4]
 80008d2:	4803      	ldr	r0, [pc, #12]	; (80008e0 <UartPrint+0x24>)
 80008d4:	f001 fbd1 	bl	800207a <HAL_UART_Transmit>
}
 80008d8:	bf00      	nop
 80008da:	3708      	adds	r7, #8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20004044 	.word	0x20004044

080008e4 <vPeriodicTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_vPeriodicTask */
void vPeriodicTask(void const * argument)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  UartPrint("Periodic task processing...\r\n");
 80008ec:	4806      	ldr	r0, [pc, #24]	; (8000908 <vPeriodicTask+0x24>)
 80008ee:	f7ff ffe5 	bl	80008bc <UartPrint>
	  HAL_GPIO_TogglePin(USER_LED_O_GPIO_Port, USER_LED_O_Pin);
 80008f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008f6:	4805      	ldr	r0, [pc, #20]	; (800090c <vPeriodicTask+0x28>)
 80008f8:	f000 fc85 	bl	8001206 <HAL_GPIO_TogglePin>
	  vTaskDelay(pdMS_TO_TICKS(1000));
 80008fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000900:	f003 f98e 	bl	8003c20 <vTaskDelay>
	  UartPrint("Periodic task processing...\r\n");
 8000904:	e7f2      	b.n	80008ec <vPeriodicTask+0x8>
 8000906:	bf00      	nop
 8000908:	08005a28 	.word	0x08005a28
 800090c:	40020c00 	.word	0x40020c00

08000910 <HandlerFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_HandlerFunction */
void HandlerFunction(void const * argument)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b090      	sub	sp, #64	; 0x40
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HandlerFunction */
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreWait(xCountingSemaphoreHandle, portMAX_DELAY) == osOK)
 8000918:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <HandlerFunction+0x44>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f04f 31ff 	mov.w	r1, #4294967295
 8000920:	4618      	mov	r0, r3
 8000922:	f002 f8c7 	bl	8002ab4 <osSemaphoreWait>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d1f5      	bne.n	8000918 <HandlerFunction+0x8>
	  {
//		  uint32_t count = osSemaphoreGetCount(xCountingSemaphoreHandle);
		  uint32_t count = uxSemaphoreGetCount(xCountingSemaphoreHandle);
 800092c:	4b09      	ldr	r3, [pc, #36]	; (8000954 <HandlerFunction+0x44>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4618      	mov	r0, r3
 8000932:	f002 fea0 	bl	8003676 <uxQueueMessagesWaiting>
 8000936:	63f8      	str	r0, [r7, #60]	; 0x3c

		  char msg[50];
		  snprintf(msg,sizeof(msg), "You are in Handler Function : %lu\r\n",count);
 8000938:	f107 0008 	add.w	r0, r7, #8
 800093c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800093e:	4a06      	ldr	r2, [pc, #24]	; (8000958 <HandlerFunction+0x48>)
 8000940:	2132      	movs	r1, #50	; 0x32
 8000942:	f004 fc21 	bl	8005188 <sniprintf>
		  UartPrint(msg);
 8000946:	f107 0308 	add.w	r3, r7, #8
 800094a:	4618      	mov	r0, r3
 800094c:	f7ff ffb6 	bl	80008bc <UartPrint>
	  if(osSemaphoreWait(xCountingSemaphoreHandle, portMAX_DELAY) == osOK)
 8000950:	e7e2      	b.n	8000918 <HandlerFunction+0x8>
 8000952:	bf00      	nop
 8000954:	2000403c 	.word	0x2000403c
 8000958:	08005a48 	.word	0x08005a48

0800095c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a04      	ldr	r2, [pc, #16]	; (800097c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d101      	bne.n	8000972 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800096e:	f000 f995 	bl	8000c9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000972:	bf00      	nop
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40010000 	.word	0x40010000

08000980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
	...

08000990 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
 800099a:	4b10      	ldr	r3, [pc, #64]	; (80009dc <HAL_MspInit+0x4c>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	4a0f      	ldr	r2, [pc, #60]	; (80009dc <HAL_MspInit+0x4c>)
 80009a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009a4:	6453      	str	r3, [r2, #68]	; 0x44
 80009a6:	4b0d      	ldr	r3, [pc, #52]	; (80009dc <HAL_MspInit+0x4c>)
 80009a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	603b      	str	r3, [r7, #0]
 80009b6:	4b09      	ldr	r3, [pc, #36]	; (80009dc <HAL_MspInit+0x4c>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ba:	4a08      	ldr	r2, [pc, #32]	; (80009dc <HAL_MspInit+0x4c>)
 80009bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009c0:	6413      	str	r3, [r2, #64]	; 0x40
 80009c2:	4b06      	ldr	r3, [pc, #24]	; (80009dc <HAL_MspInit+0x4c>)
 80009c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ca:	603b      	str	r3, [r7, #0]
 80009cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	40023800 	.word	0x40023800

080009e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08a      	sub	sp, #40	; 0x28
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e8:	f107 0314 	add.w	r3, r7, #20
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a19      	ldr	r2, [pc, #100]	; (8000a64 <HAL_UART_MspInit+0x84>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d12b      	bne.n	8000a5a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	613b      	str	r3, [r7, #16]
 8000a06:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <HAL_UART_MspInit+0x88>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0a:	4a17      	ldr	r2, [pc, #92]	; (8000a68 <HAL_UART_MspInit+0x88>)
 8000a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a10:	6413      	str	r3, [r2, #64]	; 0x40
 8000a12:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <HAL_UART_MspInit+0x88>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a1a:	613b      	str	r3, [r7, #16]
 8000a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	4b11      	ldr	r3, [pc, #68]	; (8000a68 <HAL_UART_MspInit+0x88>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	4a10      	ldr	r2, [pc, #64]	; (8000a68 <HAL_UART_MspInit+0x88>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2e:	4b0e      	ldr	r3, [pc, #56]	; (8000a68 <HAL_UART_MspInit+0x88>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a3a:	230c      	movs	r3, #12
 8000a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a46:	2303      	movs	r3, #3
 8000a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a4a:	2307      	movs	r3, #7
 8000a4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4e:	f107 0314 	add.w	r3, r7, #20
 8000a52:	4619      	mov	r1, r3
 8000a54:	4805      	ldr	r0, [pc, #20]	; (8000a6c <HAL_UART_MspInit+0x8c>)
 8000a56:	f000 fa23 	bl	8000ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a5a:	bf00      	nop
 8000a5c:	3728      	adds	r7, #40	; 0x28
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40004400 	.word	0x40004400
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40020000 	.word	0x40020000

08000a70 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08c      	sub	sp, #48	; 0x30
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000a80:	2200      	movs	r2, #0
 8000a82:	6879      	ldr	r1, [r7, #4]
 8000a84:	2019      	movs	r0, #25
 8000a86:	f000 f9e1 	bl	8000e4c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a8a:	2019      	movs	r0, #25
 8000a8c:	f000 f9fa 	bl	8000e84 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a90:	2300      	movs	r3, #0
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	4b1f      	ldr	r3, [pc, #124]	; (8000b14 <HAL_InitTick+0xa4>)
 8000a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a98:	4a1e      	ldr	r2, [pc, #120]	; (8000b14 <HAL_InitTick+0xa4>)
 8000a9a:	f043 0301 	orr.w	r3, r3, #1
 8000a9e:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa0:	4b1c      	ldr	r3, [pc, #112]	; (8000b14 <HAL_InitTick+0xa4>)
 8000aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa4:	f003 0301 	and.w	r3, r3, #1
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000aac:	f107 0210 	add.w	r2, r7, #16
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	4611      	mov	r1, r2
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 f822 	bl	8001b00 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000abc:	f001 f80c 	bl	8001ad8 <HAL_RCC_GetPCLK2Freq>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ac8:	4a13      	ldr	r2, [pc, #76]	; (8000b18 <HAL_InitTick+0xa8>)
 8000aca:	fba2 2303 	umull	r2, r3, r2, r3
 8000ace:	0c9b      	lsrs	r3, r3, #18
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <HAL_InitTick+0xac>)
 8000ad6:	4a12      	ldr	r2, [pc, #72]	; (8000b20 <HAL_InitTick+0xb0>)
 8000ad8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <HAL_InitTick+0xac>)
 8000adc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ae0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000ae2:	4a0e      	ldr	r2, [pc, #56]	; (8000b1c <HAL_InitTick+0xac>)
 8000ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ae6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	; (8000b1c <HAL_InitTick+0xac>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aee:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <HAL_InitTick+0xac>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000af4:	4809      	ldr	r0, [pc, #36]	; (8000b1c <HAL_InitTick+0xac>)
 8000af6:	f001 f835 	bl	8001b64 <HAL_TIM_Base_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d104      	bne.n	8000b0a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000b00:	4806      	ldr	r0, [pc, #24]	; (8000b1c <HAL_InitTick+0xac>)
 8000b02:	f001 f864 	bl	8001bce <HAL_TIM_Base_Start_IT>
 8000b06:	4603      	mov	r3, r0
 8000b08:	e000      	b.n	8000b0c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3730      	adds	r7, #48	; 0x30
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	40023800 	.word	0x40023800
 8000b18:	431bde83 	.word	0x431bde83
 8000b1c:	20004088 	.word	0x20004088
 8000b20:	40010000 	.word	0x40010000

08000b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr

08000b32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b36:	e7fe      	b.n	8000b36 <HardFault_Handler+0x4>

08000b38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b3c:	e7fe      	b.n	8000b3c <MemManage_Handler+0x4>

08000b3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b42:	e7fe      	b.n	8000b42 <BusFault_Handler+0x4>

08000b44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <UsageFault_Handler+0x4>

08000b4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b5c:	4802      	ldr	r0, [pc, #8]	; (8000b68 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b5e:	f001 f85a 	bl	8001c16 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20004088 	.word	0x20004088

08000b6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b74:	4a14      	ldr	r2, [pc, #80]	; (8000bc8 <_sbrk+0x5c>)
 8000b76:	4b15      	ldr	r3, [pc, #84]	; (8000bcc <_sbrk+0x60>)
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b80:	4b13      	ldr	r3, [pc, #76]	; (8000bd0 <_sbrk+0x64>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d102      	bne.n	8000b8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b88:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <_sbrk+0x64>)
 8000b8a:	4a12      	ldr	r2, [pc, #72]	; (8000bd4 <_sbrk+0x68>)
 8000b8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b8e:	4b10      	ldr	r3, [pc, #64]	; (8000bd0 <_sbrk+0x64>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d207      	bcs.n	8000bac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b9c:	f004 fab6 	bl	800510c <__errno>
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8000baa:	e009      	b.n	8000bc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bac:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <_sbrk+0x64>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bb2:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <_sbrk+0x64>)
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4413      	add	r3, r2
 8000bba:	4a05      	ldr	r2, [pc, #20]	; (8000bd0 <_sbrk+0x64>)
 8000bbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3718      	adds	r7, #24
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20020000 	.word	0x20020000
 8000bcc:	00000400 	.word	0x00000400
 8000bd0:	200002e4 	.word	0x200002e4
 8000bd4:	200040d0 	.word	0x200040d0

08000bd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bdc:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <SystemInit+0x28>)
 8000bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000be2:	4a07      	ldr	r2, [pc, #28]	; (8000c00 <SystemInit+0x28>)
 8000be4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000be8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bec:	4b04      	ldr	r3, [pc, #16]	; (8000c00 <SystemInit+0x28>)
 8000bee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000bf2:	609a      	str	r2, [r3, #8]
#endif
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c3c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c08:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c0a:	e003      	b.n	8000c14 <LoopCopyDataInit>

08000c0c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c0e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c10:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c12:	3104      	adds	r1, #4

08000c14 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c14:	480b      	ldr	r0, [pc, #44]	; (8000c44 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c16:	4b0c      	ldr	r3, [pc, #48]	; (8000c48 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c18:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c1a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c1c:	d3f6      	bcc.n	8000c0c <CopyDataInit>
  ldr  r2, =_sbss
 8000c1e:	4a0b      	ldr	r2, [pc, #44]	; (8000c4c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c20:	e002      	b.n	8000c28 <LoopFillZerobss>

08000c22 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c22:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c24:	f842 3b04 	str.w	r3, [r2], #4

08000c28 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c28:	4b09      	ldr	r3, [pc, #36]	; (8000c50 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000c2a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c2c:	d3f9      	bcc.n	8000c22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c2e:	f7ff ffd3 	bl	8000bd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c32:	f004 fa71 	bl	8005118 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c36:	f7ff fcbd 	bl	80005b4 <main>
  bx  lr    
 8000c3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c3c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000c40:	08005ad0 	.word	0x08005ad0
  ldr  r0, =_sdata
 8000c44:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000c48:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000c4c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000c50:	200040d0 	.word	0x200040d0

08000c54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c54:	e7fe      	b.n	8000c54 <ADC_IRQHandler>
	...

08000c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c5c:	4b0e      	ldr	r3, [pc, #56]	; (8000c98 <HAL_Init+0x40>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a0d      	ldr	r2, [pc, #52]	; (8000c98 <HAL_Init+0x40>)
 8000c62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c68:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <HAL_Init+0x40>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a0a      	ldr	r2, [pc, #40]	; (8000c98 <HAL_Init+0x40>)
 8000c6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c74:	4b08      	ldr	r3, [pc, #32]	; (8000c98 <HAL_Init+0x40>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a07      	ldr	r2, [pc, #28]	; (8000c98 <HAL_Init+0x40>)
 8000c7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c80:	2003      	movs	r0, #3
 8000c82:	f000 f8d8 	bl	8000e36 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c86:	2000      	movs	r0, #0
 8000c88:	f7ff fef2 	bl	8000a70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c8c:	f7ff fe80 	bl	8000990 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c90:	2300      	movs	r3, #0
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40023c00 	.word	0x40023c00

08000c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <HAL_IncTick+0x20>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_IncTick+0x24>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4413      	add	r3, r2
 8000cac:	4a04      	ldr	r2, [pc, #16]	; (8000cc0 <HAL_IncTick+0x24>)
 8000cae:	6013      	str	r3, [r2, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	20000008 	.word	0x20000008
 8000cc0:	200040c8 	.word	0x200040c8

08000cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc8:	4b03      	ldr	r3, [pc, #12]	; (8000cd8 <HAL_GetTick+0x14>)
 8000cca:	681b      	ldr	r3, [r3, #0]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	200040c8 	.word	0x200040c8

08000cdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cec:	4b0c      	ldr	r3, [pc, #48]	; (8000d20 <__NVIC_SetPriorityGrouping+0x44>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cf2:	68ba      	ldr	r2, [r7, #8]
 8000cf4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d0e:	4a04      	ldr	r2, [pc, #16]	; (8000d20 <__NVIC_SetPriorityGrouping+0x44>)
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	60d3      	str	r3, [r2, #12]
}
 8000d14:	bf00      	nop
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d28:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <__NVIC_GetPriorityGrouping+0x18>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	0a1b      	lsrs	r3, r3, #8
 8000d2e:	f003 0307 	and.w	r3, r3, #7
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	db0b      	blt.n	8000d6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	f003 021f 	and.w	r2, r3, #31
 8000d58:	4907      	ldr	r1, [pc, #28]	; (8000d78 <__NVIC_EnableIRQ+0x38>)
 8000d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5e:	095b      	lsrs	r3, r3, #5
 8000d60:	2001      	movs	r0, #1
 8000d62:	fa00 f202 	lsl.w	r2, r0, r2
 8000d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	e000e100 	.word	0xe000e100

08000d7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	6039      	str	r1, [r7, #0]
 8000d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	db0a      	blt.n	8000da6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	b2da      	uxtb	r2, r3
 8000d94:	490c      	ldr	r1, [pc, #48]	; (8000dc8 <__NVIC_SetPriority+0x4c>)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	0112      	lsls	r2, r2, #4
 8000d9c:	b2d2      	uxtb	r2, r2
 8000d9e:	440b      	add	r3, r1
 8000da0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000da4:	e00a      	b.n	8000dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4908      	ldr	r1, [pc, #32]	; (8000dcc <__NVIC_SetPriority+0x50>)
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f003 030f 	and.w	r3, r3, #15
 8000db2:	3b04      	subs	r3, #4
 8000db4:	0112      	lsls	r2, r2, #4
 8000db6:	b2d2      	uxtb	r2, r2
 8000db8:	440b      	add	r3, r1
 8000dba:	761a      	strb	r2, [r3, #24]
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000e100 	.word	0xe000e100
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b089      	sub	sp, #36	; 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	f1c3 0307 	rsb	r3, r3, #7
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	bf28      	it	cs
 8000dee:	2304      	movcs	r3, #4
 8000df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	3304      	adds	r3, #4
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	d902      	bls.n	8000e00 <NVIC_EncodePriority+0x30>
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	3b03      	subs	r3, #3
 8000dfe:	e000      	b.n	8000e02 <NVIC_EncodePriority+0x32>
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	f04f 32ff 	mov.w	r2, #4294967295
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43da      	mvns	r2, r3
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	401a      	ands	r2, r3
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e18:	f04f 31ff 	mov.w	r1, #4294967295
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e22:	43d9      	mvns	r1, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	4313      	orrs	r3, r2
         );
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3724      	adds	r7, #36	; 0x24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b082      	sub	sp, #8
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff4c 	bl	8000cdc <__NVIC_SetPriorityGrouping>
}
 8000e44:	bf00      	nop
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
 8000e58:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e5e:	f7ff ff61 	bl	8000d24 <__NVIC_GetPriorityGrouping>
 8000e62:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	68b9      	ldr	r1, [r7, #8]
 8000e68:	6978      	ldr	r0, [r7, #20]
 8000e6a:	f7ff ffb1 	bl	8000dd0 <NVIC_EncodePriority>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e74:	4611      	mov	r1, r2
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff ff80 	bl	8000d7c <__NVIC_SetPriority>
}
 8000e7c:	bf00      	nop
 8000e7e:	3718      	adds	r7, #24
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ff54 	bl	8000d40 <__NVIC_EnableIRQ>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	; 0x24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61fb      	str	r3, [r7, #28]
 8000eba:	e16b      	b.n	8001194 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	f040 815a 	bne.w	800118e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d00b      	beq.n	8000efa <HAL_GPIO_Init+0x5a>
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d007      	beq.n	8000efa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000eee:	2b11      	cmp	r3, #17
 8000ef0:	d003      	beq.n	8000efa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	2b12      	cmp	r3, #18
 8000ef8:	d130      	bne.n	8000f5c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f00:	69fb      	ldr	r3, [r7, #28]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	2203      	movs	r2, #3
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	68da      	ldr	r2, [r3, #12]
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f30:	2201      	movs	r2, #1
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	091b      	lsrs	r3, r3, #4
 8000f46:	f003 0201 	and.w	r2, r3, #1
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	2203      	movs	r2, #3
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	4013      	ands	r3, r2
 8000f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	689a      	ldr	r2, [r3, #8]
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	4313      	orrs	r3, r2
 8000f84:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d003      	beq.n	8000f9c <HAL_GPIO_Init+0xfc>
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	2b12      	cmp	r3, #18
 8000f9a:	d123      	bne.n	8000fe4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	08da      	lsrs	r2, r3, #3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3208      	adds	r2, #8
 8000fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	f003 0307 	and.w	r3, r3, #7
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	691a      	ldr	r2, [r3, #16]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	08da      	lsrs	r2, r3, #3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3208      	adds	r2, #8
 8000fde:	69b9      	ldr	r1, [r7, #24]
 8000fe0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	2203      	movs	r2, #3
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0203 	and.w	r2, r3, #3
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001020:	2b00      	cmp	r3, #0
 8001022:	f000 80b4 	beq.w	800118e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	4b5f      	ldr	r3, [pc, #380]	; (80011a8 <HAL_GPIO_Init+0x308>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	4a5e      	ldr	r2, [pc, #376]	; (80011a8 <HAL_GPIO_Init+0x308>)
 8001030:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001034:	6453      	str	r3, [r2, #68]	; 0x44
 8001036:	4b5c      	ldr	r3, [pc, #368]	; (80011a8 <HAL_GPIO_Init+0x308>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001042:	4a5a      	ldr	r2, [pc, #360]	; (80011ac <HAL_GPIO_Init+0x30c>)
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	089b      	lsrs	r3, r3, #2
 8001048:	3302      	adds	r3, #2
 800104a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	220f      	movs	r2, #15
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	43db      	mvns	r3, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4013      	ands	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a51      	ldr	r2, [pc, #324]	; (80011b0 <HAL_GPIO_Init+0x310>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d02b      	beq.n	80010c6 <HAL_GPIO_Init+0x226>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a50      	ldr	r2, [pc, #320]	; (80011b4 <HAL_GPIO_Init+0x314>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d025      	beq.n	80010c2 <HAL_GPIO_Init+0x222>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a4f      	ldr	r2, [pc, #316]	; (80011b8 <HAL_GPIO_Init+0x318>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d01f      	beq.n	80010be <HAL_GPIO_Init+0x21e>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a4e      	ldr	r2, [pc, #312]	; (80011bc <HAL_GPIO_Init+0x31c>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d019      	beq.n	80010ba <HAL_GPIO_Init+0x21a>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a4d      	ldr	r2, [pc, #308]	; (80011c0 <HAL_GPIO_Init+0x320>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d013      	beq.n	80010b6 <HAL_GPIO_Init+0x216>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a4c      	ldr	r2, [pc, #304]	; (80011c4 <HAL_GPIO_Init+0x324>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d00d      	beq.n	80010b2 <HAL_GPIO_Init+0x212>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a4b      	ldr	r2, [pc, #300]	; (80011c8 <HAL_GPIO_Init+0x328>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d007      	beq.n	80010ae <HAL_GPIO_Init+0x20e>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a4a      	ldr	r2, [pc, #296]	; (80011cc <HAL_GPIO_Init+0x32c>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d101      	bne.n	80010aa <HAL_GPIO_Init+0x20a>
 80010a6:	2307      	movs	r3, #7
 80010a8:	e00e      	b.n	80010c8 <HAL_GPIO_Init+0x228>
 80010aa:	2308      	movs	r3, #8
 80010ac:	e00c      	b.n	80010c8 <HAL_GPIO_Init+0x228>
 80010ae:	2306      	movs	r3, #6
 80010b0:	e00a      	b.n	80010c8 <HAL_GPIO_Init+0x228>
 80010b2:	2305      	movs	r3, #5
 80010b4:	e008      	b.n	80010c8 <HAL_GPIO_Init+0x228>
 80010b6:	2304      	movs	r3, #4
 80010b8:	e006      	b.n	80010c8 <HAL_GPIO_Init+0x228>
 80010ba:	2303      	movs	r3, #3
 80010bc:	e004      	b.n	80010c8 <HAL_GPIO_Init+0x228>
 80010be:	2302      	movs	r3, #2
 80010c0:	e002      	b.n	80010c8 <HAL_GPIO_Init+0x228>
 80010c2:	2301      	movs	r3, #1
 80010c4:	e000      	b.n	80010c8 <HAL_GPIO_Init+0x228>
 80010c6:	2300      	movs	r3, #0
 80010c8:	69fa      	ldr	r2, [r7, #28]
 80010ca:	f002 0203 	and.w	r2, r2, #3
 80010ce:	0092      	lsls	r2, r2, #2
 80010d0:	4093      	lsls	r3, r2
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010d8:	4934      	ldr	r1, [pc, #208]	; (80011ac <HAL_GPIO_Init+0x30c>)
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	089b      	lsrs	r3, r3, #2
 80010de:	3302      	adds	r3, #2
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010e6:	4b3a      	ldr	r3, [pc, #232]	; (80011d0 <HAL_GPIO_Init+0x330>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	43db      	mvns	r3, r3
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	4013      	ands	r3, r2
 80010f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d003      	beq.n	800110a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	4313      	orrs	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800110a:	4a31      	ldr	r2, [pc, #196]	; (80011d0 <HAL_GPIO_Init+0x330>)
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001110:	4b2f      	ldr	r3, [pc, #188]	; (80011d0 <HAL_GPIO_Init+0x330>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	43db      	mvns	r3, r3
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4013      	ands	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	4313      	orrs	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001134:	4a26      	ldr	r2, [pc, #152]	; (80011d0 <HAL_GPIO_Init+0x330>)
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800113a:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <HAL_GPIO_Init+0x330>)
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	43db      	mvns	r3, r3
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	4013      	ands	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d003      	beq.n	800115e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	4313      	orrs	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800115e:	4a1c      	ldr	r2, [pc, #112]	; (80011d0 <HAL_GPIO_Init+0x330>)
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001164:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <HAL_GPIO_Init+0x330>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	43db      	mvns	r3, r3
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	4013      	ands	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d003      	beq.n	8001188 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	4313      	orrs	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001188:	4a11      	ldr	r2, [pc, #68]	; (80011d0 <HAL_GPIO_Init+0x330>)
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	3301      	adds	r3, #1
 8001192:	61fb      	str	r3, [r7, #28]
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	2b0f      	cmp	r3, #15
 8001198:	f67f ae90 	bls.w	8000ebc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800119c:	bf00      	nop
 800119e:	3724      	adds	r7, #36	; 0x24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40013800 	.word	0x40013800
 80011b0:	40020000 	.word	0x40020000
 80011b4:	40020400 	.word	0x40020400
 80011b8:	40020800 	.word	0x40020800
 80011bc:	40020c00 	.word	0x40020c00
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40021400 	.word	0x40021400
 80011c8:	40021800 	.word	0x40021800
 80011cc:	40021c00 	.word	0x40021c00
 80011d0:	40013c00 	.word	0x40013c00

080011d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	807b      	strh	r3, [r7, #2]
 80011e0:	4613      	mov	r3, r2
 80011e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011e4:	787b      	ldrb	r3, [r7, #1]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d003      	beq.n	80011f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011ea:	887a      	ldrh	r2, [r7, #2]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011f0:	e003      	b.n	80011fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011f2:	887b      	ldrh	r3, [r7, #2]
 80011f4:	041a      	lsls	r2, r3, #16
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	619a      	str	r2, [r3, #24]
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
 800120e:	460b      	mov	r3, r1
 8001210:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	695a      	ldr	r2, [r3, #20]
 8001216:	887b      	ldrh	r3, [r7, #2]
 8001218:	401a      	ands	r2, r3
 800121a:	887b      	ldrh	r3, [r7, #2]
 800121c:	429a      	cmp	r2, r3
 800121e:	d104      	bne.n	800122a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001220:	887b      	ldrh	r3, [r7, #2]
 8001222:	041a      	lsls	r2, r3, #16
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001228:	e002      	b.n	8001230 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800122a:	887a      	ldrh	r2, [r7, #2]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	619a      	str	r2, [r3, #24]
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d101      	bne.n	800124e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e25b      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	2b00      	cmp	r3, #0
 8001258:	d075      	beq.n	8001346 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800125a:	4ba3      	ldr	r3, [pc, #652]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	f003 030c 	and.w	r3, r3, #12
 8001262:	2b04      	cmp	r3, #4
 8001264:	d00c      	beq.n	8001280 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001266:	4ba0      	ldr	r3, [pc, #640]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800126e:	2b08      	cmp	r3, #8
 8001270:	d112      	bne.n	8001298 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001272:	4b9d      	ldr	r3, [pc, #628]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800127a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800127e:	d10b      	bne.n	8001298 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001280:	4b99      	ldr	r3, [pc, #612]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d05b      	beq.n	8001344 <HAL_RCC_OscConfig+0x108>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d157      	bne.n	8001344 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e236      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012a0:	d106      	bne.n	80012b0 <HAL_RCC_OscConfig+0x74>
 80012a2:	4b91      	ldr	r3, [pc, #580]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a90      	ldr	r2, [pc, #576]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ac:	6013      	str	r3, [r2, #0]
 80012ae:	e01d      	b.n	80012ec <HAL_RCC_OscConfig+0xb0>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012b8:	d10c      	bne.n	80012d4 <HAL_RCC_OscConfig+0x98>
 80012ba:	4b8b      	ldr	r3, [pc, #556]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a8a      	ldr	r2, [pc, #552]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	4b88      	ldr	r3, [pc, #544]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a87      	ldr	r2, [pc, #540]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d0:	6013      	str	r3, [r2, #0]
 80012d2:	e00b      	b.n	80012ec <HAL_RCC_OscConfig+0xb0>
 80012d4:	4b84      	ldr	r3, [pc, #528]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a83      	ldr	r2, [pc, #524]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012de:	6013      	str	r3, [r2, #0]
 80012e0:	4b81      	ldr	r3, [pc, #516]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a80      	ldr	r2, [pc, #512]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80012e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d013      	beq.n	800131c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f4:	f7ff fce6 	bl	8000cc4 <HAL_GetTick>
 80012f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012fa:	e008      	b.n	800130e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012fc:	f7ff fce2 	bl	8000cc4 <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	2b64      	cmp	r3, #100	; 0x64
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e1fb      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800130e:	4b76      	ldr	r3, [pc, #472]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d0f0      	beq.n	80012fc <HAL_RCC_OscConfig+0xc0>
 800131a:	e014      	b.n	8001346 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131c:	f7ff fcd2 	bl	8000cc4 <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001324:	f7ff fcce 	bl	8000cc4 <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b64      	cmp	r3, #100	; 0x64
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e1e7      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001336:	4b6c      	ldr	r3, [pc, #432]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0xe8>
 8001342:	e000      	b.n	8001346 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001344:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d063      	beq.n	800141a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001352:	4b65      	ldr	r3, [pc, #404]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	f003 030c 	and.w	r3, r3, #12
 800135a:	2b00      	cmp	r3, #0
 800135c:	d00b      	beq.n	8001376 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800135e:	4b62      	ldr	r3, [pc, #392]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001366:	2b08      	cmp	r3, #8
 8001368:	d11c      	bne.n	80013a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800136a:	4b5f      	ldr	r3, [pc, #380]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d116      	bne.n	80013a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001376:	4b5c      	ldr	r3, [pc, #368]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d005      	beq.n	800138e <HAL_RCC_OscConfig+0x152>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d001      	beq.n	800138e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e1bb      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800138e:	4b56      	ldr	r3, [pc, #344]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	4952      	ldr	r1, [pc, #328]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 800139e:	4313      	orrs	r3, r2
 80013a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a2:	e03a      	b.n	800141a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d020      	beq.n	80013ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013ac:	4b4f      	ldr	r3, [pc, #316]	; (80014ec <HAL_RCC_OscConfig+0x2b0>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b2:	f7ff fc87 	bl	8000cc4 <HAL_GetTick>
 80013b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013ba:	f7ff fc83 	bl	8000cc4 <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e19c      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013cc:	4b46      	ldr	r3, [pc, #280]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0302 	and.w	r3, r3, #2
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0f0      	beq.n	80013ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d8:	4b43      	ldr	r3, [pc, #268]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	691b      	ldr	r3, [r3, #16]
 80013e4:	00db      	lsls	r3, r3, #3
 80013e6:	4940      	ldr	r1, [pc, #256]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80013e8:	4313      	orrs	r3, r2
 80013ea:	600b      	str	r3, [r1, #0]
 80013ec:	e015      	b.n	800141a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ee:	4b3f      	ldr	r3, [pc, #252]	; (80014ec <HAL_RCC_OscConfig+0x2b0>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f4:	f7ff fc66 	bl	8000cc4 <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013fc:	f7ff fc62 	bl	8000cc4 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e17b      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800140e:	4b36      	ldr	r3, [pc, #216]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f0      	bne.n	80013fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0308 	and.w	r3, r3, #8
 8001422:	2b00      	cmp	r3, #0
 8001424:	d030      	beq.n	8001488 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	695b      	ldr	r3, [r3, #20]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d016      	beq.n	800145c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800142e:	4b30      	ldr	r3, [pc, #192]	; (80014f0 <HAL_RCC_OscConfig+0x2b4>)
 8001430:	2201      	movs	r2, #1
 8001432:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001434:	f7ff fc46 	bl	8000cc4 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800143c:	f7ff fc42 	bl	8000cc4 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e15b      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800144e:	4b26      	ldr	r3, [pc, #152]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 8001450:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d0f0      	beq.n	800143c <HAL_RCC_OscConfig+0x200>
 800145a:	e015      	b.n	8001488 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800145c:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <HAL_RCC_OscConfig+0x2b4>)
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001462:	f7ff fc2f 	bl	8000cc4 <HAL_GetTick>
 8001466:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001468:	e008      	b.n	800147c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800146a:	f7ff fc2b 	bl	8000cc4 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e144      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800147c:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 800147e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d1f0      	bne.n	800146a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	2b00      	cmp	r3, #0
 8001492:	f000 80a0 	beq.w	80015d6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001496:	2300      	movs	r3, #0
 8001498:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800149a:	4b13      	ldr	r3, [pc, #76]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d10f      	bne.n	80014c6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
 80014aa:	4b0f      	ldr	r3, [pc, #60]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ae:	4a0e      	ldr	r2, [pc, #56]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80014b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b4:	6413      	str	r3, [r2, #64]	; 0x40
 80014b6:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <HAL_RCC_OscConfig+0x2ac>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014c2:	2301      	movs	r3, #1
 80014c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c6:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <HAL_RCC_OscConfig+0x2b8>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d121      	bne.n	8001516 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014d2:	4b08      	ldr	r3, [pc, #32]	; (80014f4 <HAL_RCC_OscConfig+0x2b8>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a07      	ldr	r2, [pc, #28]	; (80014f4 <HAL_RCC_OscConfig+0x2b8>)
 80014d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014de:	f7ff fbf1 	bl	8000cc4 <HAL_GetTick>
 80014e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e4:	e011      	b.n	800150a <HAL_RCC_OscConfig+0x2ce>
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800
 80014ec:	42470000 	.word	0x42470000
 80014f0:	42470e80 	.word	0x42470e80
 80014f4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014f8:	f7ff fbe4 	bl	8000cc4 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e0fd      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150a:	4b81      	ldr	r3, [pc, #516]	; (8001710 <HAL_RCC_OscConfig+0x4d4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001512:	2b00      	cmp	r3, #0
 8001514:	d0f0      	beq.n	80014f8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d106      	bne.n	800152c <HAL_RCC_OscConfig+0x2f0>
 800151e:	4b7d      	ldr	r3, [pc, #500]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001522:	4a7c      	ldr	r2, [pc, #496]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6713      	str	r3, [r2, #112]	; 0x70
 800152a:	e01c      	b.n	8001566 <HAL_RCC_OscConfig+0x32a>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	2b05      	cmp	r3, #5
 8001532:	d10c      	bne.n	800154e <HAL_RCC_OscConfig+0x312>
 8001534:	4b77      	ldr	r3, [pc, #476]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001538:	4a76      	ldr	r2, [pc, #472]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 800153a:	f043 0304 	orr.w	r3, r3, #4
 800153e:	6713      	str	r3, [r2, #112]	; 0x70
 8001540:	4b74      	ldr	r3, [pc, #464]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001544:	4a73      	ldr	r2, [pc, #460]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	6713      	str	r3, [r2, #112]	; 0x70
 800154c:	e00b      	b.n	8001566 <HAL_RCC_OscConfig+0x32a>
 800154e:	4b71      	ldr	r3, [pc, #452]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001552:	4a70      	ldr	r2, [pc, #448]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001554:	f023 0301 	bic.w	r3, r3, #1
 8001558:	6713      	str	r3, [r2, #112]	; 0x70
 800155a:	4b6e      	ldr	r3, [pc, #440]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 800155c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800155e:	4a6d      	ldr	r2, [pc, #436]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001560:	f023 0304 	bic.w	r3, r3, #4
 8001564:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d015      	beq.n	800159a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800156e:	f7ff fba9 	bl	8000cc4 <HAL_GetTick>
 8001572:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001574:	e00a      	b.n	800158c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001576:	f7ff fba5 	bl	8000cc4 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	f241 3288 	movw	r2, #5000	; 0x1388
 8001584:	4293      	cmp	r3, r2
 8001586:	d901      	bls.n	800158c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e0bc      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158c:	4b61      	ldr	r3, [pc, #388]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 800158e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001590:	f003 0302 	and.w	r3, r3, #2
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0ee      	beq.n	8001576 <HAL_RCC_OscConfig+0x33a>
 8001598:	e014      	b.n	80015c4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800159a:	f7ff fb93 	bl	8000cc4 <HAL_GetTick>
 800159e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015a0:	e00a      	b.n	80015b8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015a2:	f7ff fb8f 	bl	8000cc4 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e0a6      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b8:	4b56      	ldr	r3, [pc, #344]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 80015ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015bc:	f003 0302 	and.w	r3, r3, #2
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1ee      	bne.n	80015a2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015c4:	7dfb      	ldrb	r3, [r7, #23]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d105      	bne.n	80015d6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015ca:	4b52      	ldr	r3, [pc, #328]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	4a51      	ldr	r2, [pc, #324]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 80015d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015d4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	f000 8092 	beq.w	8001704 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015e0:	4b4c      	ldr	r3, [pc, #304]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f003 030c 	and.w	r3, r3, #12
 80015e8:	2b08      	cmp	r3, #8
 80015ea:	d05c      	beq.n	80016a6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d141      	bne.n	8001678 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f4:	4b48      	ldr	r3, [pc, #288]	; (8001718 <HAL_RCC_OscConfig+0x4dc>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fa:	f7ff fb63 	bl	8000cc4 <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001602:	f7ff fb5f 	bl	8000cc4 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e078      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001614:	4b3f      	ldr	r3, [pc, #252]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1f0      	bne.n	8001602 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	69da      	ldr	r2, [r3, #28]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6a1b      	ldr	r3, [r3, #32]
 8001628:	431a      	orrs	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162e:	019b      	lsls	r3, r3, #6
 8001630:	431a      	orrs	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001636:	085b      	lsrs	r3, r3, #1
 8001638:	3b01      	subs	r3, #1
 800163a:	041b      	lsls	r3, r3, #16
 800163c:	431a      	orrs	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001642:	061b      	lsls	r3, r3, #24
 8001644:	4933      	ldr	r1, [pc, #204]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 8001646:	4313      	orrs	r3, r2
 8001648:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800164a:	4b33      	ldr	r3, [pc, #204]	; (8001718 <HAL_RCC_OscConfig+0x4dc>)
 800164c:	2201      	movs	r2, #1
 800164e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001650:	f7ff fb38 	bl	8000cc4 <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001658:	f7ff fb34 	bl	8000cc4 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e04d      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800166a:	4b2a      	ldr	r3, [pc, #168]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d0f0      	beq.n	8001658 <HAL_RCC_OscConfig+0x41c>
 8001676:	e045      	b.n	8001704 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001678:	4b27      	ldr	r3, [pc, #156]	; (8001718 <HAL_RCC_OscConfig+0x4dc>)
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167e:	f7ff fb21 	bl	8000cc4 <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001686:	f7ff fb1d 	bl	8000cc4 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e036      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001698:	4b1e      	ldr	r3, [pc, #120]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1f0      	bne.n	8001686 <HAL_RCC_OscConfig+0x44a>
 80016a4:	e02e      	b.n	8001704 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d101      	bne.n	80016b2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e029      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016b2:	4b18      	ldr	r3, [pc, #96]	; (8001714 <HAL_RCC_OscConfig+0x4d8>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d11c      	bne.n	8001700 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d115      	bne.n	8001700 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016da:	4013      	ands	r3, r2
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d10d      	bne.n	8001700 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d106      	bne.n	8001700 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d001      	beq.n	8001704 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e000      	b.n	8001706 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3718      	adds	r7, #24
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40007000 	.word	0x40007000
 8001714:	40023800 	.word	0x40023800
 8001718:	42470060 	.word	0x42470060

0800171c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d101      	bne.n	8001730 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	e0cc      	b.n	80018ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001730:	4b68      	ldr	r3, [pc, #416]	; (80018d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 030f 	and.w	r3, r3, #15
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	429a      	cmp	r2, r3
 800173c:	d90c      	bls.n	8001758 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800173e:	4b65      	ldr	r3, [pc, #404]	; (80018d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001746:	4b63      	ldr	r3, [pc, #396]	; (80018d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 030f 	and.w	r3, r3, #15
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d001      	beq.n	8001758 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e0b8      	b.n	80018ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d020      	beq.n	80017a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	2b00      	cmp	r3, #0
 800176e:	d005      	beq.n	800177c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001770:	4b59      	ldr	r3, [pc, #356]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	4a58      	ldr	r2, [pc, #352]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001776:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800177a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0308 	and.w	r3, r3, #8
 8001784:	2b00      	cmp	r3, #0
 8001786:	d005      	beq.n	8001794 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001788:	4b53      	ldr	r3, [pc, #332]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	4a52      	ldr	r2, [pc, #328]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 800178e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001792:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001794:	4b50      	ldr	r3, [pc, #320]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	494d      	ldr	r1, [pc, #308]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 80017a2:	4313      	orrs	r3, r2
 80017a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d044      	beq.n	800183c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d107      	bne.n	80017ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ba:	4b47      	ldr	r3, [pc, #284]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d119      	bne.n	80017fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e07f      	b.n	80018ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d003      	beq.n	80017da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017d6:	2b03      	cmp	r3, #3
 80017d8:	d107      	bne.n	80017ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017da:	4b3f      	ldr	r3, [pc, #252]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d109      	bne.n	80017fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e06f      	b.n	80018ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ea:	4b3b      	ldr	r3, [pc, #236]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d101      	bne.n	80017fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e067      	b.n	80018ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017fa:	4b37      	ldr	r3, [pc, #220]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	f023 0203 	bic.w	r2, r3, #3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	4934      	ldr	r1, [pc, #208]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001808:	4313      	orrs	r3, r2
 800180a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800180c:	f7ff fa5a 	bl	8000cc4 <HAL_GetTick>
 8001810:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001812:	e00a      	b.n	800182a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001814:	f7ff fa56 	bl	8000cc4 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001822:	4293      	cmp	r3, r2
 8001824:	d901      	bls.n	800182a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e04f      	b.n	80018ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800182a:	4b2b      	ldr	r3, [pc, #172]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	f003 020c 	and.w	r2, r3, #12
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	429a      	cmp	r2, r3
 800183a:	d1eb      	bne.n	8001814 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800183c:	4b25      	ldr	r3, [pc, #148]	; (80018d4 <HAL_RCC_ClockConfig+0x1b8>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 030f 	and.w	r3, r3, #15
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d20c      	bcs.n	8001864 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184a:	4b22      	ldr	r3, [pc, #136]	; (80018d4 <HAL_RCC_ClockConfig+0x1b8>)
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001852:	4b20      	ldr	r3, [pc, #128]	; (80018d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	429a      	cmp	r2, r3
 800185e:	d001      	beq.n	8001864 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e032      	b.n	80018ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	2b00      	cmp	r3, #0
 800186e:	d008      	beq.n	8001882 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001870:	4b19      	ldr	r3, [pc, #100]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	4916      	ldr	r1, [pc, #88]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	4313      	orrs	r3, r2
 8001880:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0308 	and.w	r3, r3, #8
 800188a:	2b00      	cmp	r3, #0
 800188c:	d009      	beq.n	80018a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800188e:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	691b      	ldr	r3, [r3, #16]
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	490e      	ldr	r1, [pc, #56]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 800189e:	4313      	orrs	r3, r2
 80018a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018a2:	f000 f821 	bl	80018e8 <HAL_RCC_GetSysClockFreq>
 80018a6:	4601      	mov	r1, r0
 80018a8:	4b0b      	ldr	r3, [pc, #44]	; (80018d8 <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	091b      	lsrs	r3, r3, #4
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	4a0a      	ldr	r2, [pc, #40]	; (80018dc <HAL_RCC_ClockConfig+0x1c0>)
 80018b4:	5cd3      	ldrb	r3, [r2, r3]
 80018b6:	fa21 f303 	lsr.w	r3, r1, r3
 80018ba:	4a09      	ldr	r2, [pc, #36]	; (80018e0 <HAL_RCC_ClockConfig+0x1c4>)
 80018bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018be:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <HAL_RCC_ClockConfig+0x1c8>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff f8d4 	bl	8000a70 <HAL_InitTick>

  return HAL_OK;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40023c00 	.word	0x40023c00
 80018d8:	40023800 	.word	0x40023800
 80018dc:	08005a74 	.word	0x08005a74
 80018e0:	20000000 	.word	0x20000000
 80018e4:	20000004 	.word	0x20000004

080018e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80018ee:	2300      	movs	r3, #0
 80018f0:	607b      	str	r3, [r7, #4]
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	2300      	movs	r3, #0
 80018f8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018fe:	4b63      	ldr	r3, [pc, #396]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f003 030c 	and.w	r3, r3, #12
 8001906:	2b04      	cmp	r3, #4
 8001908:	d007      	beq.n	800191a <HAL_RCC_GetSysClockFreq+0x32>
 800190a:	2b08      	cmp	r3, #8
 800190c:	d008      	beq.n	8001920 <HAL_RCC_GetSysClockFreq+0x38>
 800190e:	2b00      	cmp	r3, #0
 8001910:	f040 80b4 	bne.w	8001a7c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001914:	4b5e      	ldr	r3, [pc, #376]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001916:	60bb      	str	r3, [r7, #8]
       break;
 8001918:	e0b3      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800191a:	4b5e      	ldr	r3, [pc, #376]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800191c:	60bb      	str	r3, [r7, #8]
      break;
 800191e:	e0b0      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001920:	4b5a      	ldr	r3, [pc, #360]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001928:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800192a:	4b58      	ldr	r3, [pc, #352]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d04a      	beq.n	80019cc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001936:	4b55      	ldr	r3, [pc, #340]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	099b      	lsrs	r3, r3, #6
 800193c:	f04f 0400 	mov.w	r4, #0
 8001940:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	ea03 0501 	and.w	r5, r3, r1
 800194c:	ea04 0602 	and.w	r6, r4, r2
 8001950:	4629      	mov	r1, r5
 8001952:	4632      	mov	r2, r6
 8001954:	f04f 0300 	mov.w	r3, #0
 8001958:	f04f 0400 	mov.w	r4, #0
 800195c:	0154      	lsls	r4, r2, #5
 800195e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001962:	014b      	lsls	r3, r1, #5
 8001964:	4619      	mov	r1, r3
 8001966:	4622      	mov	r2, r4
 8001968:	1b49      	subs	r1, r1, r5
 800196a:	eb62 0206 	sbc.w	r2, r2, r6
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	f04f 0400 	mov.w	r4, #0
 8001976:	0194      	lsls	r4, r2, #6
 8001978:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800197c:	018b      	lsls	r3, r1, #6
 800197e:	1a5b      	subs	r3, r3, r1
 8001980:	eb64 0402 	sbc.w	r4, r4, r2
 8001984:	f04f 0100 	mov.w	r1, #0
 8001988:	f04f 0200 	mov.w	r2, #0
 800198c:	00e2      	lsls	r2, r4, #3
 800198e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001992:	00d9      	lsls	r1, r3, #3
 8001994:	460b      	mov	r3, r1
 8001996:	4614      	mov	r4, r2
 8001998:	195b      	adds	r3, r3, r5
 800199a:	eb44 0406 	adc.w	r4, r4, r6
 800199e:	f04f 0100 	mov.w	r1, #0
 80019a2:	f04f 0200 	mov.w	r2, #0
 80019a6:	0262      	lsls	r2, r4, #9
 80019a8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80019ac:	0259      	lsls	r1, r3, #9
 80019ae:	460b      	mov	r3, r1
 80019b0:	4614      	mov	r4, r2
 80019b2:	4618      	mov	r0, r3
 80019b4:	4621      	mov	r1, r4
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f04f 0400 	mov.w	r4, #0
 80019bc:	461a      	mov	r2, r3
 80019be:	4623      	mov	r3, r4
 80019c0:	f7fe fc5e 	bl	8000280 <__aeabi_uldivmod>
 80019c4:	4603      	mov	r3, r0
 80019c6:	460c      	mov	r4, r1
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	e049      	b.n	8001a60 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019cc:	4b2f      	ldr	r3, [pc, #188]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	099b      	lsrs	r3, r3, #6
 80019d2:	f04f 0400 	mov.w	r4, #0
 80019d6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80019da:	f04f 0200 	mov.w	r2, #0
 80019de:	ea03 0501 	and.w	r5, r3, r1
 80019e2:	ea04 0602 	and.w	r6, r4, r2
 80019e6:	4629      	mov	r1, r5
 80019e8:	4632      	mov	r2, r6
 80019ea:	f04f 0300 	mov.w	r3, #0
 80019ee:	f04f 0400 	mov.w	r4, #0
 80019f2:	0154      	lsls	r4, r2, #5
 80019f4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80019f8:	014b      	lsls	r3, r1, #5
 80019fa:	4619      	mov	r1, r3
 80019fc:	4622      	mov	r2, r4
 80019fe:	1b49      	subs	r1, r1, r5
 8001a00:	eb62 0206 	sbc.w	r2, r2, r6
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	f04f 0400 	mov.w	r4, #0
 8001a0c:	0194      	lsls	r4, r2, #6
 8001a0e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001a12:	018b      	lsls	r3, r1, #6
 8001a14:	1a5b      	subs	r3, r3, r1
 8001a16:	eb64 0402 	sbc.w	r4, r4, r2
 8001a1a:	f04f 0100 	mov.w	r1, #0
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	00e2      	lsls	r2, r4, #3
 8001a24:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001a28:	00d9      	lsls	r1, r3, #3
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	4614      	mov	r4, r2
 8001a2e:	195b      	adds	r3, r3, r5
 8001a30:	eb44 0406 	adc.w	r4, r4, r6
 8001a34:	f04f 0100 	mov.w	r1, #0
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	02a2      	lsls	r2, r4, #10
 8001a3e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001a42:	0299      	lsls	r1, r3, #10
 8001a44:	460b      	mov	r3, r1
 8001a46:	4614      	mov	r4, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f04f 0400 	mov.w	r4, #0
 8001a52:	461a      	mov	r2, r3
 8001a54:	4623      	mov	r3, r4
 8001a56:	f7fe fc13 	bl	8000280 <__aeabi_uldivmod>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	460c      	mov	r4, r1
 8001a5e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	0c1b      	lsrs	r3, r3, #16
 8001a66:	f003 0303 	and.w	r3, r3, #3
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001a70:	68fa      	ldr	r2, [r7, #12]
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a78:	60bb      	str	r3, [r7, #8]
      break;
 8001a7a:	e002      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a7c:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001a7e:	60bb      	str	r3, [r7, #8]
      break;
 8001a80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a82:	68bb      	ldr	r3, [r7, #8]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	00f42400 	.word	0x00f42400
 8001a94:	007a1200 	.word	0x007a1200

08001a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a9c:	4b03      	ldr	r3, [pc, #12]	; (8001aac <HAL_RCC_GetHCLKFreq+0x14>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	20000000 	.word	0x20000000

08001ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ab4:	f7ff fff0 	bl	8001a98 <HAL_RCC_GetHCLKFreq>
 8001ab8:	4601      	mov	r1, r0
 8001aba:	4b05      	ldr	r3, [pc, #20]	; (8001ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	0a9b      	lsrs	r3, r3, #10
 8001ac0:	f003 0307 	and.w	r3, r3, #7
 8001ac4:	4a03      	ldr	r2, [pc, #12]	; (8001ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ac6:	5cd3      	ldrb	r3, [r2, r3]
 8001ac8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	08005a84 	.word	0x08005a84

08001ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001adc:	f7ff ffdc 	bl	8001a98 <HAL_RCC_GetHCLKFreq>
 8001ae0:	4601      	mov	r1, r0
 8001ae2:	4b05      	ldr	r3, [pc, #20]	; (8001af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	0b5b      	lsrs	r3, r3, #13
 8001ae8:	f003 0307 	and.w	r3, r3, #7
 8001aec:	4a03      	ldr	r2, [pc, #12]	; (8001afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001aee:	5cd3      	ldrb	r3, [r2, r3]
 8001af0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40023800 	.word	0x40023800
 8001afc:	08005a84 	.word	0x08005a84

08001b00 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	220f      	movs	r2, #15
 8001b0e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b10:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <HAL_RCC_GetClockConfig+0x5c>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 0203 	and.w	r2, r3, #3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b1c:	4b0f      	ldr	r3, [pc, #60]	; (8001b5c <HAL_RCC_GetClockConfig+0x5c>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b28:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <HAL_RCC_GetClockConfig+0x5c>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b34:	4b09      	ldr	r3, [pc, #36]	; (8001b5c <HAL_RCC_GetClockConfig+0x5c>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	08db      	lsrs	r3, r3, #3
 8001b3a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b42:	4b07      	ldr	r3, [pc, #28]	; (8001b60 <HAL_RCC_GetClockConfig+0x60>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 020f 	and.w	r2, r3, #15
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	601a      	str	r2, [r3, #0]
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40023c00 	.word	0x40023c00

08001b64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e01d      	b.n	8001bb2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d106      	bne.n	8001b90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f815 	bl	8001bba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2202      	movs	r2, #2
 8001b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3304      	adds	r3, #4
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4610      	mov	r0, r2
 8001ba4:	f000 f968 	bl	8001e78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001bc2:	bf00      	nop
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b085      	sub	sp, #20
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f042 0201 	orr.w	r2, r2, #1
 8001be4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f003 0307 	and.w	r3, r3, #7
 8001bf0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2b06      	cmp	r3, #6
 8001bf6:	d007      	beq.n	8001c08 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f042 0201 	orr.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3714      	adds	r7, #20
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr

08001c16 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	f003 0302 	and.w	r3, r3, #2
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d122      	bne.n	8001c72 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d11b      	bne.n	8001c72 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f06f 0202 	mvn.w	r2, #2
 8001c42:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	f003 0303 	and.w	r3, r3, #3
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f000 f8ee 	bl	8001e3a <HAL_TIM_IC_CaptureCallback>
 8001c5e:	e005      	b.n	8001c6c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 f8e0 	bl	8001e26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f8f1 	bl	8001e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	691b      	ldr	r3, [r3, #16]
 8001c78:	f003 0304 	and.w	r3, r3, #4
 8001c7c:	2b04      	cmp	r3, #4
 8001c7e:	d122      	bne.n	8001cc6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	f003 0304 	and.w	r3, r3, #4
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	d11b      	bne.n	8001cc6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f06f 0204 	mvn.w	r2, #4
 8001c96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	699b      	ldr	r3, [r3, #24]
 8001ca4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f000 f8c4 	bl	8001e3a <HAL_TIM_IC_CaptureCallback>
 8001cb2:	e005      	b.n	8001cc0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f8b6 	bl	8001e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f8c7 	bl	8001e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	f003 0308 	and.w	r3, r3, #8
 8001cd0:	2b08      	cmp	r3, #8
 8001cd2:	d122      	bne.n	8001d1a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	f003 0308 	and.w	r3, r3, #8
 8001cde:	2b08      	cmp	r3, #8
 8001ce0:	d11b      	bne.n	8001d1a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f06f 0208 	mvn.w	r2, #8
 8001cea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2204      	movs	r2, #4
 8001cf0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d003      	beq.n	8001d08 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f000 f89a 	bl	8001e3a <HAL_TIM_IC_CaptureCallback>
 8001d06:	e005      	b.n	8001d14 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 f88c 	bl	8001e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f000 f89d 	bl	8001e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	691b      	ldr	r3, [r3, #16]
 8001d20:	f003 0310 	and.w	r3, r3, #16
 8001d24:	2b10      	cmp	r3, #16
 8001d26:	d122      	bne.n	8001d6e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	2b10      	cmp	r3, #16
 8001d34:	d11b      	bne.n	8001d6e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f06f 0210 	mvn.w	r2, #16
 8001d3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2208      	movs	r2, #8
 8001d44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	69db      	ldr	r3, [r3, #28]
 8001d4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d003      	beq.n	8001d5c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f000 f870 	bl	8001e3a <HAL_TIM_IC_CaptureCallback>
 8001d5a:	e005      	b.n	8001d68 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f000 f862 	bl	8001e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f000 f873 	bl	8001e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	f003 0301 	and.w	r3, r3, #1
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d10e      	bne.n	8001d9a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d107      	bne.n	8001d9a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f06f 0201 	mvn.w	r2, #1
 8001d92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7fe fde1 	bl	800095c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001da4:	2b80      	cmp	r3, #128	; 0x80
 8001da6:	d10e      	bne.n	8001dc6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001db2:	2b80      	cmp	r3, #128	; 0x80
 8001db4:	d107      	bne.n	8001dc6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001dbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f000 f903 	bl	8001fcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd0:	2b40      	cmp	r3, #64	; 0x40
 8001dd2:	d10e      	bne.n	8001df2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dde:	2b40      	cmp	r3, #64	; 0x40
 8001de0:	d107      	bne.n	8001df2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001dea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f000 f838 	bl	8001e62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	f003 0320 	and.w	r3, r3, #32
 8001dfc:	2b20      	cmp	r3, #32
 8001dfe:	d10e      	bne.n	8001e1e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	f003 0320 	and.w	r3, r3, #32
 8001e0a:	2b20      	cmp	r3, #32
 8001e0c:	d107      	bne.n	8001e1e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f06f 0220 	mvn.w	r2, #32
 8001e16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f000 f8cd 	bl	8001fb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
	...

08001e78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a40      	ldr	r2, [pc, #256]	; (8001f8c <TIM_Base_SetConfig+0x114>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d013      	beq.n	8001eb8 <TIM_Base_SetConfig+0x40>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e96:	d00f      	beq.n	8001eb8 <TIM_Base_SetConfig+0x40>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a3d      	ldr	r2, [pc, #244]	; (8001f90 <TIM_Base_SetConfig+0x118>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d00b      	beq.n	8001eb8 <TIM_Base_SetConfig+0x40>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a3c      	ldr	r2, [pc, #240]	; (8001f94 <TIM_Base_SetConfig+0x11c>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d007      	beq.n	8001eb8 <TIM_Base_SetConfig+0x40>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a3b      	ldr	r2, [pc, #236]	; (8001f98 <TIM_Base_SetConfig+0x120>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d003      	beq.n	8001eb8 <TIM_Base_SetConfig+0x40>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a3a      	ldr	r2, [pc, #232]	; (8001f9c <TIM_Base_SetConfig+0x124>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d108      	bne.n	8001eca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a2f      	ldr	r2, [pc, #188]	; (8001f8c <TIM_Base_SetConfig+0x114>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d02b      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed8:	d027      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a2c      	ldr	r2, [pc, #176]	; (8001f90 <TIM_Base_SetConfig+0x118>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d023      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a2b      	ldr	r2, [pc, #172]	; (8001f94 <TIM_Base_SetConfig+0x11c>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d01f      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a2a      	ldr	r2, [pc, #168]	; (8001f98 <TIM_Base_SetConfig+0x120>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d01b      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a29      	ldr	r2, [pc, #164]	; (8001f9c <TIM_Base_SetConfig+0x124>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d017      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a28      	ldr	r2, [pc, #160]	; (8001fa0 <TIM_Base_SetConfig+0x128>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d013      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a27      	ldr	r2, [pc, #156]	; (8001fa4 <TIM_Base_SetConfig+0x12c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d00f      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a26      	ldr	r2, [pc, #152]	; (8001fa8 <TIM_Base_SetConfig+0x130>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00b      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a25      	ldr	r2, [pc, #148]	; (8001fac <TIM_Base_SetConfig+0x134>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d007      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a24      	ldr	r2, [pc, #144]	; (8001fb0 <TIM_Base_SetConfig+0x138>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d003      	beq.n	8001f2a <TIM_Base_SetConfig+0xb2>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a23      	ldr	r2, [pc, #140]	; (8001fb4 <TIM_Base_SetConfig+0x13c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d108      	bne.n	8001f3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	695b      	ldr	r3, [r3, #20]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68fa      	ldr	r2, [r7, #12]
 8001f4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	689a      	ldr	r2, [r3, #8]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a0a      	ldr	r2, [pc, #40]	; (8001f8c <TIM_Base_SetConfig+0x114>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d003      	beq.n	8001f70 <TIM_Base_SetConfig+0xf8>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a0c      	ldr	r2, [pc, #48]	; (8001f9c <TIM_Base_SetConfig+0x124>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d103      	bne.n	8001f78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	691a      	ldr	r2, [r3, #16]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	615a      	str	r2, [r3, #20]
}
 8001f7e:	bf00      	nop
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	40010000 	.word	0x40010000
 8001f90:	40000400 	.word	0x40000400
 8001f94:	40000800 	.word	0x40000800
 8001f98:	40000c00 	.word	0x40000c00
 8001f9c:	40010400 	.word	0x40010400
 8001fa0:	40014000 	.word	0x40014000
 8001fa4:	40014400 	.word	0x40014400
 8001fa8:	40014800 	.word	0x40014800
 8001fac:	40001800 	.word	0x40001800
 8001fb0:	40001c00 	.word	0x40001c00
 8001fb4:	40002000 	.word	0x40002000

08001fb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e03f      	b.n	8002072 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d106      	bne.n	800200c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7fe fcea 	bl	80009e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2224      	movs	r2, #36	; 0x24
 8002010:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68da      	ldr	r2, [r3, #12]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f000 f90b 	bl	8002240 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	695a      	ldr	r2, [r3, #20]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68da      	ldr	r2, [r3, #12]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2220      	movs	r2, #32
 8002064:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2220      	movs	r2, #32
 800206c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b088      	sub	sp, #32
 800207e:	af02      	add	r7, sp, #8
 8002080:	60f8      	str	r0, [r7, #12]
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	603b      	str	r3, [r7, #0]
 8002086:	4613      	mov	r3, r2
 8002088:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b20      	cmp	r3, #32
 8002098:	f040 8083 	bne.w	80021a2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d002      	beq.n	80020a8 <HAL_UART_Transmit+0x2e>
 80020a2:	88fb      	ldrh	r3, [r7, #6]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d101      	bne.n	80020ac <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e07b      	b.n	80021a4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d101      	bne.n	80020ba <HAL_UART_Transmit+0x40>
 80020b6:	2302      	movs	r3, #2
 80020b8:	e074      	b.n	80021a4 <HAL_UART_Transmit+0x12a>
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2201      	movs	r2, #1
 80020be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2221      	movs	r2, #33	; 0x21
 80020cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80020d0:	f7fe fdf8 	bl	8000cc4 <HAL_GetTick>
 80020d4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	88fa      	ldrh	r2, [r7, #6]
 80020da:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	88fa      	ldrh	r2, [r7, #6]
 80020e0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2200      	movs	r2, #0
 80020e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80020ea:	e042      	b.n	8002172 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	3b01      	subs	r3, #1
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002102:	d122      	bne.n	800214a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	2200      	movs	r2, #0
 800210c:	2180      	movs	r1, #128	; 0x80
 800210e:	68f8      	ldr	r0, [r7, #12]
 8002110:	f000 f84c 	bl	80021ac <UART_WaitOnFlagUntilTimeout>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e042      	b.n	80021a4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	881b      	ldrh	r3, [r3, #0]
 8002126:	461a      	mov	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002130:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d103      	bne.n	8002142 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	3302      	adds	r3, #2
 800213e:	60bb      	str	r3, [r7, #8]
 8002140:	e017      	b.n	8002172 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	3301      	adds	r3, #1
 8002146:	60bb      	str	r3, [r7, #8]
 8002148:	e013      	b.n	8002172 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	2200      	movs	r2, #0
 8002152:	2180      	movs	r1, #128	; 0x80
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 f829 	bl	80021ac <UART_WaitOnFlagUntilTimeout>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e01f      	b.n	80021a4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	1c5a      	adds	r2, r3, #1
 8002168:	60ba      	str	r2, [r7, #8]
 800216a:	781a      	ldrb	r2, [r3, #0]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002176:	b29b      	uxth	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	d1b7      	bne.n	80020ec <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	2200      	movs	r2, #0
 8002184:	2140      	movs	r1, #64	; 0x40
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 f810 	bl	80021ac <UART_WaitOnFlagUntilTimeout>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e006      	b.n	80021a4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2220      	movs	r2, #32
 800219a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800219e:	2300      	movs	r3, #0
 80021a0:	e000      	b.n	80021a4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80021a2:	2302      	movs	r3, #2
  }
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	603b      	str	r3, [r7, #0]
 80021b8:	4613      	mov	r3, r2
 80021ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021bc:	e02c      	b.n	8002218 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c4:	d028      	beq.n	8002218 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d007      	beq.n	80021dc <UART_WaitOnFlagUntilTimeout+0x30>
 80021cc:	f7fe fd7a 	bl	8000cc4 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d21d      	bcs.n	8002218 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68da      	ldr	r2, [r3, #12]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80021ea:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	695a      	ldr	r2, [r3, #20]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f022 0201 	bic.w	r2, r2, #1
 80021fa:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2220      	movs	r2, #32
 8002200:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2220      	movs	r2, #32
 8002208:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e00f      	b.n	8002238 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	4013      	ands	r3, r2
 8002222:	68ba      	ldr	r2, [r7, #8]
 8002224:	429a      	cmp	r2, r3
 8002226:	bf0c      	ite	eq
 8002228:	2301      	moveq	r3, #1
 800222a:	2300      	movne	r3, #0
 800222c:	b2db      	uxtb	r3, r3
 800222e:	461a      	mov	r2, r3
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	429a      	cmp	r2, r3
 8002234:	d0c3      	beq.n	80021be <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3710      	adds	r7, #16
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002244:	b085      	sub	sp, #20
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	430a      	orrs	r2, r1
 800225e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	431a      	orrs	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	69db      	ldr	r3, [r3, #28]
 8002274:	4313      	orrs	r3, r2
 8002276:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002282:	f023 030c 	bic.w	r3, r3, #12
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	68f9      	ldr	r1, [r7, #12]
 800228c:	430b      	orrs	r3, r1
 800228e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	699a      	ldr	r2, [r3, #24]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022ae:	f040 818b 	bne.w	80025c8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4ac1      	ldr	r2, [pc, #772]	; (80025bc <UART_SetConfig+0x37c>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d005      	beq.n	80022c8 <UART_SetConfig+0x88>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4abf      	ldr	r2, [pc, #764]	; (80025c0 <UART_SetConfig+0x380>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	f040 80bd 	bne.w	8002442 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80022c8:	f7ff fc06 	bl	8001ad8 <HAL_RCC_GetPCLK2Freq>
 80022cc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	461d      	mov	r5, r3
 80022d2:	f04f 0600 	mov.w	r6, #0
 80022d6:	46a8      	mov	r8, r5
 80022d8:	46b1      	mov	r9, r6
 80022da:	eb18 0308 	adds.w	r3, r8, r8
 80022de:	eb49 0409 	adc.w	r4, r9, r9
 80022e2:	4698      	mov	r8, r3
 80022e4:	46a1      	mov	r9, r4
 80022e6:	eb18 0805 	adds.w	r8, r8, r5
 80022ea:	eb49 0906 	adc.w	r9, r9, r6
 80022ee:	f04f 0100 	mov.w	r1, #0
 80022f2:	f04f 0200 	mov.w	r2, #0
 80022f6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80022fa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80022fe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002302:	4688      	mov	r8, r1
 8002304:	4691      	mov	r9, r2
 8002306:	eb18 0005 	adds.w	r0, r8, r5
 800230a:	eb49 0106 	adc.w	r1, r9, r6
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	461d      	mov	r5, r3
 8002314:	f04f 0600 	mov.w	r6, #0
 8002318:	196b      	adds	r3, r5, r5
 800231a:	eb46 0406 	adc.w	r4, r6, r6
 800231e:	461a      	mov	r2, r3
 8002320:	4623      	mov	r3, r4
 8002322:	f7fd ffad 	bl	8000280 <__aeabi_uldivmod>
 8002326:	4603      	mov	r3, r0
 8002328:	460c      	mov	r4, r1
 800232a:	461a      	mov	r2, r3
 800232c:	4ba5      	ldr	r3, [pc, #660]	; (80025c4 <UART_SetConfig+0x384>)
 800232e:	fba3 2302 	umull	r2, r3, r3, r2
 8002332:	095b      	lsrs	r3, r3, #5
 8002334:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	461d      	mov	r5, r3
 800233c:	f04f 0600 	mov.w	r6, #0
 8002340:	46a9      	mov	r9, r5
 8002342:	46b2      	mov	sl, r6
 8002344:	eb19 0309 	adds.w	r3, r9, r9
 8002348:	eb4a 040a 	adc.w	r4, sl, sl
 800234c:	4699      	mov	r9, r3
 800234e:	46a2      	mov	sl, r4
 8002350:	eb19 0905 	adds.w	r9, r9, r5
 8002354:	eb4a 0a06 	adc.w	sl, sl, r6
 8002358:	f04f 0100 	mov.w	r1, #0
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002364:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002368:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800236c:	4689      	mov	r9, r1
 800236e:	4692      	mov	sl, r2
 8002370:	eb19 0005 	adds.w	r0, r9, r5
 8002374:	eb4a 0106 	adc.w	r1, sl, r6
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	461d      	mov	r5, r3
 800237e:	f04f 0600 	mov.w	r6, #0
 8002382:	196b      	adds	r3, r5, r5
 8002384:	eb46 0406 	adc.w	r4, r6, r6
 8002388:	461a      	mov	r2, r3
 800238a:	4623      	mov	r3, r4
 800238c:	f7fd ff78 	bl	8000280 <__aeabi_uldivmod>
 8002390:	4603      	mov	r3, r0
 8002392:	460c      	mov	r4, r1
 8002394:	461a      	mov	r2, r3
 8002396:	4b8b      	ldr	r3, [pc, #556]	; (80025c4 <UART_SetConfig+0x384>)
 8002398:	fba3 1302 	umull	r1, r3, r3, r2
 800239c:	095b      	lsrs	r3, r3, #5
 800239e:	2164      	movs	r1, #100	; 0x64
 80023a0:	fb01 f303 	mul.w	r3, r1, r3
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	3332      	adds	r3, #50	; 0x32
 80023aa:	4a86      	ldr	r2, [pc, #536]	; (80025c4 <UART_SetConfig+0x384>)
 80023ac:	fba2 2303 	umull	r2, r3, r2, r3
 80023b0:	095b      	lsrs	r3, r3, #5
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80023b8:	4498      	add	r8, r3
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	461d      	mov	r5, r3
 80023be:	f04f 0600 	mov.w	r6, #0
 80023c2:	46a9      	mov	r9, r5
 80023c4:	46b2      	mov	sl, r6
 80023c6:	eb19 0309 	adds.w	r3, r9, r9
 80023ca:	eb4a 040a 	adc.w	r4, sl, sl
 80023ce:	4699      	mov	r9, r3
 80023d0:	46a2      	mov	sl, r4
 80023d2:	eb19 0905 	adds.w	r9, r9, r5
 80023d6:	eb4a 0a06 	adc.w	sl, sl, r6
 80023da:	f04f 0100 	mov.w	r1, #0
 80023de:	f04f 0200 	mov.w	r2, #0
 80023e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023e6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80023ea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80023ee:	4689      	mov	r9, r1
 80023f0:	4692      	mov	sl, r2
 80023f2:	eb19 0005 	adds.w	r0, r9, r5
 80023f6:	eb4a 0106 	adc.w	r1, sl, r6
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	461d      	mov	r5, r3
 8002400:	f04f 0600 	mov.w	r6, #0
 8002404:	196b      	adds	r3, r5, r5
 8002406:	eb46 0406 	adc.w	r4, r6, r6
 800240a:	461a      	mov	r2, r3
 800240c:	4623      	mov	r3, r4
 800240e:	f7fd ff37 	bl	8000280 <__aeabi_uldivmod>
 8002412:	4603      	mov	r3, r0
 8002414:	460c      	mov	r4, r1
 8002416:	461a      	mov	r2, r3
 8002418:	4b6a      	ldr	r3, [pc, #424]	; (80025c4 <UART_SetConfig+0x384>)
 800241a:	fba3 1302 	umull	r1, r3, r3, r2
 800241e:	095b      	lsrs	r3, r3, #5
 8002420:	2164      	movs	r1, #100	; 0x64
 8002422:	fb01 f303 	mul.w	r3, r1, r3
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	3332      	adds	r3, #50	; 0x32
 800242c:	4a65      	ldr	r2, [pc, #404]	; (80025c4 <UART_SetConfig+0x384>)
 800242e:	fba2 2303 	umull	r2, r3, r2, r3
 8002432:	095b      	lsrs	r3, r3, #5
 8002434:	f003 0207 	and.w	r2, r3, #7
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4442      	add	r2, r8
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	e26f      	b.n	8002922 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002442:	f7ff fb35 	bl	8001ab0 <HAL_RCC_GetPCLK1Freq>
 8002446:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	461d      	mov	r5, r3
 800244c:	f04f 0600 	mov.w	r6, #0
 8002450:	46a8      	mov	r8, r5
 8002452:	46b1      	mov	r9, r6
 8002454:	eb18 0308 	adds.w	r3, r8, r8
 8002458:	eb49 0409 	adc.w	r4, r9, r9
 800245c:	4698      	mov	r8, r3
 800245e:	46a1      	mov	r9, r4
 8002460:	eb18 0805 	adds.w	r8, r8, r5
 8002464:	eb49 0906 	adc.w	r9, r9, r6
 8002468:	f04f 0100 	mov.w	r1, #0
 800246c:	f04f 0200 	mov.w	r2, #0
 8002470:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002474:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002478:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800247c:	4688      	mov	r8, r1
 800247e:	4691      	mov	r9, r2
 8002480:	eb18 0005 	adds.w	r0, r8, r5
 8002484:	eb49 0106 	adc.w	r1, r9, r6
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	461d      	mov	r5, r3
 800248e:	f04f 0600 	mov.w	r6, #0
 8002492:	196b      	adds	r3, r5, r5
 8002494:	eb46 0406 	adc.w	r4, r6, r6
 8002498:	461a      	mov	r2, r3
 800249a:	4623      	mov	r3, r4
 800249c:	f7fd fef0 	bl	8000280 <__aeabi_uldivmod>
 80024a0:	4603      	mov	r3, r0
 80024a2:	460c      	mov	r4, r1
 80024a4:	461a      	mov	r2, r3
 80024a6:	4b47      	ldr	r3, [pc, #284]	; (80025c4 <UART_SetConfig+0x384>)
 80024a8:	fba3 2302 	umull	r2, r3, r3, r2
 80024ac:	095b      	lsrs	r3, r3, #5
 80024ae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	461d      	mov	r5, r3
 80024b6:	f04f 0600 	mov.w	r6, #0
 80024ba:	46a9      	mov	r9, r5
 80024bc:	46b2      	mov	sl, r6
 80024be:	eb19 0309 	adds.w	r3, r9, r9
 80024c2:	eb4a 040a 	adc.w	r4, sl, sl
 80024c6:	4699      	mov	r9, r3
 80024c8:	46a2      	mov	sl, r4
 80024ca:	eb19 0905 	adds.w	r9, r9, r5
 80024ce:	eb4a 0a06 	adc.w	sl, sl, r6
 80024d2:	f04f 0100 	mov.w	r1, #0
 80024d6:	f04f 0200 	mov.w	r2, #0
 80024da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80024e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80024e6:	4689      	mov	r9, r1
 80024e8:	4692      	mov	sl, r2
 80024ea:	eb19 0005 	adds.w	r0, r9, r5
 80024ee:	eb4a 0106 	adc.w	r1, sl, r6
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	461d      	mov	r5, r3
 80024f8:	f04f 0600 	mov.w	r6, #0
 80024fc:	196b      	adds	r3, r5, r5
 80024fe:	eb46 0406 	adc.w	r4, r6, r6
 8002502:	461a      	mov	r2, r3
 8002504:	4623      	mov	r3, r4
 8002506:	f7fd febb 	bl	8000280 <__aeabi_uldivmod>
 800250a:	4603      	mov	r3, r0
 800250c:	460c      	mov	r4, r1
 800250e:	461a      	mov	r2, r3
 8002510:	4b2c      	ldr	r3, [pc, #176]	; (80025c4 <UART_SetConfig+0x384>)
 8002512:	fba3 1302 	umull	r1, r3, r3, r2
 8002516:	095b      	lsrs	r3, r3, #5
 8002518:	2164      	movs	r1, #100	; 0x64
 800251a:	fb01 f303 	mul.w	r3, r1, r3
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	00db      	lsls	r3, r3, #3
 8002522:	3332      	adds	r3, #50	; 0x32
 8002524:	4a27      	ldr	r2, [pc, #156]	; (80025c4 <UART_SetConfig+0x384>)
 8002526:	fba2 2303 	umull	r2, r3, r2, r3
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002532:	4498      	add	r8, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	461d      	mov	r5, r3
 8002538:	f04f 0600 	mov.w	r6, #0
 800253c:	46a9      	mov	r9, r5
 800253e:	46b2      	mov	sl, r6
 8002540:	eb19 0309 	adds.w	r3, r9, r9
 8002544:	eb4a 040a 	adc.w	r4, sl, sl
 8002548:	4699      	mov	r9, r3
 800254a:	46a2      	mov	sl, r4
 800254c:	eb19 0905 	adds.w	r9, r9, r5
 8002550:	eb4a 0a06 	adc.w	sl, sl, r6
 8002554:	f04f 0100 	mov.w	r1, #0
 8002558:	f04f 0200 	mov.w	r2, #0
 800255c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002560:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002564:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002568:	4689      	mov	r9, r1
 800256a:	4692      	mov	sl, r2
 800256c:	eb19 0005 	adds.w	r0, r9, r5
 8002570:	eb4a 0106 	adc.w	r1, sl, r6
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	461d      	mov	r5, r3
 800257a:	f04f 0600 	mov.w	r6, #0
 800257e:	196b      	adds	r3, r5, r5
 8002580:	eb46 0406 	adc.w	r4, r6, r6
 8002584:	461a      	mov	r2, r3
 8002586:	4623      	mov	r3, r4
 8002588:	f7fd fe7a 	bl	8000280 <__aeabi_uldivmod>
 800258c:	4603      	mov	r3, r0
 800258e:	460c      	mov	r4, r1
 8002590:	461a      	mov	r2, r3
 8002592:	4b0c      	ldr	r3, [pc, #48]	; (80025c4 <UART_SetConfig+0x384>)
 8002594:	fba3 1302 	umull	r1, r3, r3, r2
 8002598:	095b      	lsrs	r3, r3, #5
 800259a:	2164      	movs	r1, #100	; 0x64
 800259c:	fb01 f303 	mul.w	r3, r1, r3
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	00db      	lsls	r3, r3, #3
 80025a4:	3332      	adds	r3, #50	; 0x32
 80025a6:	4a07      	ldr	r2, [pc, #28]	; (80025c4 <UART_SetConfig+0x384>)
 80025a8:	fba2 2303 	umull	r2, r3, r2, r3
 80025ac:	095b      	lsrs	r3, r3, #5
 80025ae:	f003 0207 	and.w	r2, r3, #7
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4442      	add	r2, r8
 80025b8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80025ba:	e1b2      	b.n	8002922 <UART_SetConfig+0x6e2>
 80025bc:	40011000 	.word	0x40011000
 80025c0:	40011400 	.word	0x40011400
 80025c4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4ad7      	ldr	r2, [pc, #860]	; (800292c <UART_SetConfig+0x6ec>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d005      	beq.n	80025de <UART_SetConfig+0x39e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4ad6      	ldr	r2, [pc, #856]	; (8002930 <UART_SetConfig+0x6f0>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	f040 80d1 	bne.w	8002780 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80025de:	f7ff fa7b 	bl	8001ad8 <HAL_RCC_GetPCLK2Freq>
 80025e2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	469a      	mov	sl, r3
 80025e8:	f04f 0b00 	mov.w	fp, #0
 80025ec:	46d0      	mov	r8, sl
 80025ee:	46d9      	mov	r9, fp
 80025f0:	eb18 0308 	adds.w	r3, r8, r8
 80025f4:	eb49 0409 	adc.w	r4, r9, r9
 80025f8:	4698      	mov	r8, r3
 80025fa:	46a1      	mov	r9, r4
 80025fc:	eb18 080a 	adds.w	r8, r8, sl
 8002600:	eb49 090b 	adc.w	r9, r9, fp
 8002604:	f04f 0100 	mov.w	r1, #0
 8002608:	f04f 0200 	mov.w	r2, #0
 800260c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002610:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002614:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002618:	4688      	mov	r8, r1
 800261a:	4691      	mov	r9, r2
 800261c:	eb1a 0508 	adds.w	r5, sl, r8
 8002620:	eb4b 0609 	adc.w	r6, fp, r9
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	4619      	mov	r1, r3
 800262a:	f04f 0200 	mov.w	r2, #0
 800262e:	f04f 0300 	mov.w	r3, #0
 8002632:	f04f 0400 	mov.w	r4, #0
 8002636:	0094      	lsls	r4, r2, #2
 8002638:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800263c:	008b      	lsls	r3, r1, #2
 800263e:	461a      	mov	r2, r3
 8002640:	4623      	mov	r3, r4
 8002642:	4628      	mov	r0, r5
 8002644:	4631      	mov	r1, r6
 8002646:	f7fd fe1b 	bl	8000280 <__aeabi_uldivmod>
 800264a:	4603      	mov	r3, r0
 800264c:	460c      	mov	r4, r1
 800264e:	461a      	mov	r2, r3
 8002650:	4bb8      	ldr	r3, [pc, #736]	; (8002934 <UART_SetConfig+0x6f4>)
 8002652:	fba3 2302 	umull	r2, r3, r3, r2
 8002656:	095b      	lsrs	r3, r3, #5
 8002658:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	469b      	mov	fp, r3
 8002660:	f04f 0c00 	mov.w	ip, #0
 8002664:	46d9      	mov	r9, fp
 8002666:	46e2      	mov	sl, ip
 8002668:	eb19 0309 	adds.w	r3, r9, r9
 800266c:	eb4a 040a 	adc.w	r4, sl, sl
 8002670:	4699      	mov	r9, r3
 8002672:	46a2      	mov	sl, r4
 8002674:	eb19 090b 	adds.w	r9, r9, fp
 8002678:	eb4a 0a0c 	adc.w	sl, sl, ip
 800267c:	f04f 0100 	mov.w	r1, #0
 8002680:	f04f 0200 	mov.w	r2, #0
 8002684:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002688:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800268c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002690:	4689      	mov	r9, r1
 8002692:	4692      	mov	sl, r2
 8002694:	eb1b 0509 	adds.w	r5, fp, r9
 8002698:	eb4c 060a 	adc.w	r6, ip, sl
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	4619      	mov	r1, r3
 80026a2:	f04f 0200 	mov.w	r2, #0
 80026a6:	f04f 0300 	mov.w	r3, #0
 80026aa:	f04f 0400 	mov.w	r4, #0
 80026ae:	0094      	lsls	r4, r2, #2
 80026b0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026b4:	008b      	lsls	r3, r1, #2
 80026b6:	461a      	mov	r2, r3
 80026b8:	4623      	mov	r3, r4
 80026ba:	4628      	mov	r0, r5
 80026bc:	4631      	mov	r1, r6
 80026be:	f7fd fddf 	bl	8000280 <__aeabi_uldivmod>
 80026c2:	4603      	mov	r3, r0
 80026c4:	460c      	mov	r4, r1
 80026c6:	461a      	mov	r2, r3
 80026c8:	4b9a      	ldr	r3, [pc, #616]	; (8002934 <UART_SetConfig+0x6f4>)
 80026ca:	fba3 1302 	umull	r1, r3, r3, r2
 80026ce:	095b      	lsrs	r3, r3, #5
 80026d0:	2164      	movs	r1, #100	; 0x64
 80026d2:	fb01 f303 	mul.w	r3, r1, r3
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	011b      	lsls	r3, r3, #4
 80026da:	3332      	adds	r3, #50	; 0x32
 80026dc:	4a95      	ldr	r2, [pc, #596]	; (8002934 <UART_SetConfig+0x6f4>)
 80026de:	fba2 2303 	umull	r2, r3, r2, r3
 80026e2:	095b      	lsrs	r3, r3, #5
 80026e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026e8:	4498      	add	r8, r3
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	469b      	mov	fp, r3
 80026ee:	f04f 0c00 	mov.w	ip, #0
 80026f2:	46d9      	mov	r9, fp
 80026f4:	46e2      	mov	sl, ip
 80026f6:	eb19 0309 	adds.w	r3, r9, r9
 80026fa:	eb4a 040a 	adc.w	r4, sl, sl
 80026fe:	4699      	mov	r9, r3
 8002700:	46a2      	mov	sl, r4
 8002702:	eb19 090b 	adds.w	r9, r9, fp
 8002706:	eb4a 0a0c 	adc.w	sl, sl, ip
 800270a:	f04f 0100 	mov.w	r1, #0
 800270e:	f04f 0200 	mov.w	r2, #0
 8002712:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002716:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800271a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800271e:	4689      	mov	r9, r1
 8002720:	4692      	mov	sl, r2
 8002722:	eb1b 0509 	adds.w	r5, fp, r9
 8002726:	eb4c 060a 	adc.w	r6, ip, sl
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	4619      	mov	r1, r3
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	f04f 0300 	mov.w	r3, #0
 8002738:	f04f 0400 	mov.w	r4, #0
 800273c:	0094      	lsls	r4, r2, #2
 800273e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002742:	008b      	lsls	r3, r1, #2
 8002744:	461a      	mov	r2, r3
 8002746:	4623      	mov	r3, r4
 8002748:	4628      	mov	r0, r5
 800274a:	4631      	mov	r1, r6
 800274c:	f7fd fd98 	bl	8000280 <__aeabi_uldivmod>
 8002750:	4603      	mov	r3, r0
 8002752:	460c      	mov	r4, r1
 8002754:	461a      	mov	r2, r3
 8002756:	4b77      	ldr	r3, [pc, #476]	; (8002934 <UART_SetConfig+0x6f4>)
 8002758:	fba3 1302 	umull	r1, r3, r3, r2
 800275c:	095b      	lsrs	r3, r3, #5
 800275e:	2164      	movs	r1, #100	; 0x64
 8002760:	fb01 f303 	mul.w	r3, r1, r3
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	011b      	lsls	r3, r3, #4
 8002768:	3332      	adds	r3, #50	; 0x32
 800276a:	4a72      	ldr	r2, [pc, #456]	; (8002934 <UART_SetConfig+0x6f4>)
 800276c:	fba2 2303 	umull	r2, r3, r2, r3
 8002770:	095b      	lsrs	r3, r3, #5
 8002772:	f003 020f 	and.w	r2, r3, #15
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4442      	add	r2, r8
 800277c:	609a      	str	r2, [r3, #8]
 800277e:	e0d0      	b.n	8002922 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002780:	f7ff f996 	bl	8001ab0 <HAL_RCC_GetPCLK1Freq>
 8002784:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	469a      	mov	sl, r3
 800278a:	f04f 0b00 	mov.w	fp, #0
 800278e:	46d0      	mov	r8, sl
 8002790:	46d9      	mov	r9, fp
 8002792:	eb18 0308 	adds.w	r3, r8, r8
 8002796:	eb49 0409 	adc.w	r4, r9, r9
 800279a:	4698      	mov	r8, r3
 800279c:	46a1      	mov	r9, r4
 800279e:	eb18 080a 	adds.w	r8, r8, sl
 80027a2:	eb49 090b 	adc.w	r9, r9, fp
 80027a6:	f04f 0100 	mov.w	r1, #0
 80027aa:	f04f 0200 	mov.w	r2, #0
 80027ae:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80027b2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80027b6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80027ba:	4688      	mov	r8, r1
 80027bc:	4691      	mov	r9, r2
 80027be:	eb1a 0508 	adds.w	r5, sl, r8
 80027c2:	eb4b 0609 	adc.w	r6, fp, r9
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	4619      	mov	r1, r3
 80027cc:	f04f 0200 	mov.w	r2, #0
 80027d0:	f04f 0300 	mov.w	r3, #0
 80027d4:	f04f 0400 	mov.w	r4, #0
 80027d8:	0094      	lsls	r4, r2, #2
 80027da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80027de:	008b      	lsls	r3, r1, #2
 80027e0:	461a      	mov	r2, r3
 80027e2:	4623      	mov	r3, r4
 80027e4:	4628      	mov	r0, r5
 80027e6:	4631      	mov	r1, r6
 80027e8:	f7fd fd4a 	bl	8000280 <__aeabi_uldivmod>
 80027ec:	4603      	mov	r3, r0
 80027ee:	460c      	mov	r4, r1
 80027f0:	461a      	mov	r2, r3
 80027f2:	4b50      	ldr	r3, [pc, #320]	; (8002934 <UART_SetConfig+0x6f4>)
 80027f4:	fba3 2302 	umull	r2, r3, r3, r2
 80027f8:	095b      	lsrs	r3, r3, #5
 80027fa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	469b      	mov	fp, r3
 8002802:	f04f 0c00 	mov.w	ip, #0
 8002806:	46d9      	mov	r9, fp
 8002808:	46e2      	mov	sl, ip
 800280a:	eb19 0309 	adds.w	r3, r9, r9
 800280e:	eb4a 040a 	adc.w	r4, sl, sl
 8002812:	4699      	mov	r9, r3
 8002814:	46a2      	mov	sl, r4
 8002816:	eb19 090b 	adds.w	r9, r9, fp
 800281a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800281e:	f04f 0100 	mov.w	r1, #0
 8002822:	f04f 0200 	mov.w	r2, #0
 8002826:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800282a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800282e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002832:	4689      	mov	r9, r1
 8002834:	4692      	mov	sl, r2
 8002836:	eb1b 0509 	adds.w	r5, fp, r9
 800283a:	eb4c 060a 	adc.w	r6, ip, sl
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	4619      	mov	r1, r3
 8002844:	f04f 0200 	mov.w	r2, #0
 8002848:	f04f 0300 	mov.w	r3, #0
 800284c:	f04f 0400 	mov.w	r4, #0
 8002850:	0094      	lsls	r4, r2, #2
 8002852:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002856:	008b      	lsls	r3, r1, #2
 8002858:	461a      	mov	r2, r3
 800285a:	4623      	mov	r3, r4
 800285c:	4628      	mov	r0, r5
 800285e:	4631      	mov	r1, r6
 8002860:	f7fd fd0e 	bl	8000280 <__aeabi_uldivmod>
 8002864:	4603      	mov	r3, r0
 8002866:	460c      	mov	r4, r1
 8002868:	461a      	mov	r2, r3
 800286a:	4b32      	ldr	r3, [pc, #200]	; (8002934 <UART_SetConfig+0x6f4>)
 800286c:	fba3 1302 	umull	r1, r3, r3, r2
 8002870:	095b      	lsrs	r3, r3, #5
 8002872:	2164      	movs	r1, #100	; 0x64
 8002874:	fb01 f303 	mul.w	r3, r1, r3
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	011b      	lsls	r3, r3, #4
 800287c:	3332      	adds	r3, #50	; 0x32
 800287e:	4a2d      	ldr	r2, [pc, #180]	; (8002934 <UART_SetConfig+0x6f4>)
 8002880:	fba2 2303 	umull	r2, r3, r2, r3
 8002884:	095b      	lsrs	r3, r3, #5
 8002886:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800288a:	4498      	add	r8, r3
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	469b      	mov	fp, r3
 8002890:	f04f 0c00 	mov.w	ip, #0
 8002894:	46d9      	mov	r9, fp
 8002896:	46e2      	mov	sl, ip
 8002898:	eb19 0309 	adds.w	r3, r9, r9
 800289c:	eb4a 040a 	adc.w	r4, sl, sl
 80028a0:	4699      	mov	r9, r3
 80028a2:	46a2      	mov	sl, r4
 80028a4:	eb19 090b 	adds.w	r9, r9, fp
 80028a8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80028ac:	f04f 0100 	mov.w	r1, #0
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028b8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80028bc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80028c0:	4689      	mov	r9, r1
 80028c2:	4692      	mov	sl, r2
 80028c4:	eb1b 0509 	adds.w	r5, fp, r9
 80028c8:	eb4c 060a 	adc.w	r6, ip, sl
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	4619      	mov	r1, r3
 80028d2:	f04f 0200 	mov.w	r2, #0
 80028d6:	f04f 0300 	mov.w	r3, #0
 80028da:	f04f 0400 	mov.w	r4, #0
 80028de:	0094      	lsls	r4, r2, #2
 80028e0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80028e4:	008b      	lsls	r3, r1, #2
 80028e6:	461a      	mov	r2, r3
 80028e8:	4623      	mov	r3, r4
 80028ea:	4628      	mov	r0, r5
 80028ec:	4631      	mov	r1, r6
 80028ee:	f7fd fcc7 	bl	8000280 <__aeabi_uldivmod>
 80028f2:	4603      	mov	r3, r0
 80028f4:	460c      	mov	r4, r1
 80028f6:	461a      	mov	r2, r3
 80028f8:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <UART_SetConfig+0x6f4>)
 80028fa:	fba3 1302 	umull	r1, r3, r3, r2
 80028fe:	095b      	lsrs	r3, r3, #5
 8002900:	2164      	movs	r1, #100	; 0x64
 8002902:	fb01 f303 	mul.w	r3, r1, r3
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	011b      	lsls	r3, r3, #4
 800290a:	3332      	adds	r3, #50	; 0x32
 800290c:	4a09      	ldr	r2, [pc, #36]	; (8002934 <UART_SetConfig+0x6f4>)
 800290e:	fba2 2303 	umull	r2, r3, r2, r3
 8002912:	095b      	lsrs	r3, r3, #5
 8002914:	f003 020f 	and.w	r2, r3, #15
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4442      	add	r2, r8
 800291e:	609a      	str	r2, [r3, #8]
}
 8002920:	e7ff      	b.n	8002922 <UART_SetConfig+0x6e2>
 8002922:	bf00      	nop
 8002924:	3714      	adds	r7, #20
 8002926:	46bd      	mov	sp, r7
 8002928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800292c:	40011000 	.word	0x40011000
 8002930:	40011400 	.word	0x40011400
 8002934:	51eb851f 	.word	0x51eb851f

08002938 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002942:	2300      	movs	r3, #0
 8002944:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002946:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800294a:	2b84      	cmp	r3, #132	; 0x84
 800294c:	d005      	beq.n	800295a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800294e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	4413      	add	r3, r2
 8002956:	3303      	adds	r3, #3
 8002958:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800295a:	68fb      	ldr	r3, [r7, #12]
}
 800295c:	4618      	mov	r0, r3
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800296e:	f3ef 8305 	mrs	r3, IPSR
 8002972:	607b      	str	r3, [r7, #4]
  return(result);
 8002974:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8002976:	2b00      	cmp	r3, #0
 8002978:	bf14      	ite	ne
 800297a:	2301      	movne	r3, #1
 800297c:	2300      	moveq	r3, #0
 800297e:	b2db      	uxtb	r3, r3
}
 8002980:	4618      	mov	r0, r3
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002990:	f001 f97a 	bl	8003c88 <vTaskStartScheduler>
  
  return osOK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	bd80      	pop	{r7, pc}

0800299a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800299a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800299c:	b089      	sub	sp, #36	; 0x24
 800299e:	af04      	add	r7, sp, #16
 80029a0:	6078      	str	r0, [r7, #4]
 80029a2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d020      	beq.n	80029ee <osThreadCreate+0x54>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d01c      	beq.n	80029ee <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685c      	ldr	r4, [r3, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681d      	ldr	r5, [r3, #0]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	691e      	ldr	r6, [r3, #16]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff ffb6 	bl	8002938 <makeFreeRtosPriority>
 80029cc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029d6:	9202      	str	r2, [sp, #8]
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	9100      	str	r1, [sp, #0]
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	4632      	mov	r2, r6
 80029e0:	4629      	mov	r1, r5
 80029e2:	4620      	mov	r0, r4
 80029e4:	f000 ff8c 	bl	8003900 <xTaskCreateStatic>
 80029e8:	4603      	mov	r3, r0
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	e01c      	b.n	8002a28 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685c      	ldr	r4, [r3, #4]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029fa:	b29e      	uxth	r6, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff ff98 	bl	8002938 <makeFreeRtosPriority>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	f107 030c 	add.w	r3, r7, #12
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	9200      	str	r2, [sp, #0]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	4632      	mov	r2, r6
 8002a16:	4629      	mov	r1, r5
 8002a18:	4620      	mov	r0, r4
 8002a1a:	f000 ffcb 	bl	80039b4 <xTaskCreate>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d001      	beq.n	8002a28 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	e000      	b.n	8002a2a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002a28:	68fb      	ldr	r3, [r7, #12]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3714      	adds	r7, #20
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a32 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b086      	sub	sp, #24
 8002a36:	af02      	add	r7, sp, #8
 8002a38:	6078      	str	r0, [r7, #4]
 8002a3a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d017      	beq.n	8002a74 <osSemaphoreCreate+0x42>
    if (count == 1) {
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d10b      	bne.n	8002a62 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	2303      	movs	r3, #3
 8002a50:	9300      	str	r3, [sp, #0]
 8002a52:	4613      	mov	r3, r2
 8002a54:	2200      	movs	r2, #0
 8002a56:	2100      	movs	r1, #0
 8002a58:	2001      	movs	r0, #1
 8002a5a:	f000 f9cb 	bl	8002df4 <xQueueGenericCreateStatic>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	e023      	b.n	8002aaa <osSemaphoreCreate+0x78>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 8002a62:	6838      	ldr	r0, [r7, #0]
 8002a64:	6839      	ldr	r1, [r7, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	f000 fa93 	bl	8002f96 <xQueueCreateCountingSemaphoreStatic>
 8002a70:	4603      	mov	r3, r0
 8002a72:	e01a      	b.n	8002aaa <osSemaphoreCreate+0x78>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d110      	bne.n	8002a9c <osSemaphoreCreate+0x6a>
      vSemaphoreCreateBinary(sema);
 8002a7a:	2203      	movs	r2, #3
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	2001      	movs	r0, #1
 8002a80:	f000 fa2b 	bl	8002eda <xQueueGenericCreate>
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d005      	beq.n	8002a98 <osSemaphoreCreate+0x66>
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	2200      	movs	r2, #0
 8002a90:	2100      	movs	r1, #0
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 fae6 	bl	8003064 <xQueueGenericSend>
      return sema;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	e006      	b.n	8002aaa <osSemaphoreCreate+0x78>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	4611      	mov	r1, r2
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 faac 	bl	8003000 <xQueueCreateCountingSemaphore>
 8002aa8:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
	...

08002ab4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <osSemaphoreWait+0x18>
    return osErrorParameter;
 8002ac8:	2380      	movs	r3, #128	; 0x80
 8002aca:	e03a      	b.n	8002b42 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8002acc:	2300      	movs	r3, #0
 8002ace:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad6:	d103      	bne.n	8002ae0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8002ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	e009      	b.n	8002af4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d006      	beq.n	8002af4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d101      	bne.n	8002af4 <osSemaphoreWait+0x40>
      ticks = 1;
 8002af0:	2301      	movs	r3, #1
 8002af2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8002af4:	f7ff ff38 	bl	8002968 <inHandlerMode>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d017      	beq.n	8002b2e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002afe:	f107 0308 	add.w	r3, r7, #8
 8002b02:	461a      	mov	r2, r3
 8002b04:	2100      	movs	r1, #0
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f000 fd38 	bl	800357c <xQueueReceiveFromISR>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d001      	beq.n	8002b16 <osSemaphoreWait+0x62>
      return osErrorOS;
 8002b12:	23ff      	movs	r3, #255	; 0xff
 8002b14:	e015      	b.n	8002b42 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d011      	beq.n	8002b40 <osSemaphoreWait+0x8c>
 8002b1c:	4b0b      	ldr	r3, [pc, #44]	; (8002b4c <osSemaphoreWait+0x98>)
 8002b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	f3bf 8f4f 	dsb	sy
 8002b28:	f3bf 8f6f 	isb	sy
 8002b2c:	e008      	b.n	8002b40 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8002b2e:	68f9      	ldr	r1, [r7, #12]
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 fc1b 	bl	800336c <xQueueSemaphoreTake>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d001      	beq.n	8002b40 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8002b3c:	23ff      	movs	r3, #255	; 0xff
 8002b3e:	e000      	b.n	8002b42 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	e000ed04 	.word	0xe000ed04

08002b50 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8002b60:	f7ff ff02 	bl	8002968 <inHandlerMode>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d016      	beq.n	8002b98 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002b6a:	f107 0308 	add.w	r3, r7, #8
 8002b6e:	4619      	mov	r1, r3
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f000 fb71 	bl	8003258 <xQueueGiveFromISR>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d001      	beq.n	8002b80 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8002b7c:	23ff      	movs	r3, #255	; 0xff
 8002b7e:	e017      	b.n	8002bb0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d013      	beq.n	8002bae <osSemaphoreRelease+0x5e>
 8002b86:	4b0c      	ldr	r3, [pc, #48]	; (8002bb8 <osSemaphoreRelease+0x68>)
 8002b88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b8c:	601a      	str	r2, [r3, #0]
 8002b8e:	f3bf 8f4f 	dsb	sy
 8002b92:	f3bf 8f6f 	isb	sy
 8002b96:	e00a      	b.n	8002bae <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8002b98:	2300      	movs	r3, #0
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 fa60 	bl	8003064 <xQueueGenericSend>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d001      	beq.n	8002bae <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8002baa:	23ff      	movs	r3, #255	; 0xff
 8002bac:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8002bae:	68fb      	ldr	r3, [r7, #12]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3710      	adds	r7, #16
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	e000ed04 	.word	0xe000ed04

08002bbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f103 0208 	add.w	r2, r3, #8
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f103 0208 	add.w	r2, r3, #8
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f103 0208 	add.w	r2, r3, #8
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c16:	b480      	push	{r7}
 8002c18:	b085      	sub	sp, #20
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	683a      	ldr	r2, [r7, #0]
 8002c40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	1c5a      	adds	r2, r3, #1
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	601a      	str	r2, [r3, #0]
}
 8002c52:	bf00      	nop
 8002c54:	3714      	adds	r7, #20
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr

08002c5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c5e:	b480      	push	{r7}
 8002c60:	b085      	sub	sp, #20
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]
 8002c66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c74:	d103      	bne.n	8002c7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	e00c      	b.n	8002c98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	3308      	adds	r3, #8
 8002c82:	60fb      	str	r3, [r7, #12]
 8002c84:	e002      	b.n	8002c8c <vListInsert+0x2e>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d2f6      	bcs.n	8002c86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	683a      	ldr	r2, [r7, #0]
 8002cb2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	1c5a      	adds	r2, r3, #1
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	601a      	str	r2, [r3, #0]
}
 8002cc4:	bf00      	nop
 8002cc6:	3714      	adds	r7, #20
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	6892      	ldr	r2, [r2, #8]
 8002ce6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	6852      	ldr	r2, [r2, #4]
 8002cf0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d103      	bne.n	8002d04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	1e5a      	subs	r2, r3, #1
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3714      	adds	r7, #20
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d109      	bne.n	8002d4c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3c:	f383 8811 	msr	BASEPRI, r3
 8002d40:	f3bf 8f6f 	isb	sy
 8002d44:	f3bf 8f4f 	dsb	sy
 8002d48:	60bb      	str	r3, [r7, #8]
 8002d4a:	e7fe      	b.n	8002d4a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002d4c:	f001 feee 	bl	8004b2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d58:	68f9      	ldr	r1, [r7, #12]
 8002d5a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d5c:	fb01 f303 	mul.w	r3, r1, r3
 8002d60:	441a      	add	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	68f9      	ldr	r1, [r7, #12]
 8002d80:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d82:	fb01 f303 	mul.w	r3, r1, r3
 8002d86:	441a      	add	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	22ff      	movs	r2, #255	; 0xff
 8002d90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	22ff      	movs	r2, #255	; 0xff
 8002d98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d114      	bne.n	8002dcc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d01a      	beq.n	8002de0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	3310      	adds	r3, #16
 8002dae:	4618      	mov	r0, r3
 8002db0:	f001 f9a8 	bl	8004104 <xTaskRemoveFromEventList>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d012      	beq.n	8002de0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002dba:	4b0d      	ldr	r3, [pc, #52]	; (8002df0 <xQueueGenericReset+0xcc>)
 8002dbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	f3bf 8f4f 	dsb	sy
 8002dc6:	f3bf 8f6f 	isb	sy
 8002dca:	e009      	b.n	8002de0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	3310      	adds	r3, #16
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff fef3 	bl	8002bbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	3324      	adds	r3, #36	; 0x24
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff feee 	bl	8002bbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002de0:	f001 fed2 	bl	8004b88 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002de4:	2301      	movs	r3, #1
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	e000ed04 	.word	0xe000ed04

08002df4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b08e      	sub	sp, #56	; 0x38
 8002df8:	af02      	add	r7, sp, #8
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
 8002e00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d109      	bne.n	8002e1c <xQueueGenericCreateStatic+0x28>
 8002e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e0c:	f383 8811 	msr	BASEPRI, r3
 8002e10:	f3bf 8f6f 	isb	sy
 8002e14:	f3bf 8f4f 	dsb	sy
 8002e18:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e1a:	e7fe      	b.n	8002e1a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d109      	bne.n	8002e36 <xQueueGenericCreateStatic+0x42>
 8002e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e26:	f383 8811 	msr	BASEPRI, r3
 8002e2a:	f3bf 8f6f 	isb	sy
 8002e2e:	f3bf 8f4f 	dsb	sy
 8002e32:	627b      	str	r3, [r7, #36]	; 0x24
 8002e34:	e7fe      	b.n	8002e34 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d002      	beq.n	8002e42 <xQueueGenericCreateStatic+0x4e>
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <xQueueGenericCreateStatic+0x52>
 8002e42:	2301      	movs	r3, #1
 8002e44:	e000      	b.n	8002e48 <xQueueGenericCreateStatic+0x54>
 8002e46:	2300      	movs	r3, #0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d109      	bne.n	8002e60 <xQueueGenericCreateStatic+0x6c>
 8002e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e50:	f383 8811 	msr	BASEPRI, r3
 8002e54:	f3bf 8f6f 	isb	sy
 8002e58:	f3bf 8f4f 	dsb	sy
 8002e5c:	623b      	str	r3, [r7, #32]
 8002e5e:	e7fe      	b.n	8002e5e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d102      	bne.n	8002e6c <xQueueGenericCreateStatic+0x78>
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d101      	bne.n	8002e70 <xQueueGenericCreateStatic+0x7c>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e000      	b.n	8002e72 <xQueueGenericCreateStatic+0x7e>
 8002e70:	2300      	movs	r3, #0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d109      	bne.n	8002e8a <xQueueGenericCreateStatic+0x96>
 8002e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e7a:	f383 8811 	msr	BASEPRI, r3
 8002e7e:	f3bf 8f6f 	isb	sy
 8002e82:	f3bf 8f4f 	dsb	sy
 8002e86:	61fb      	str	r3, [r7, #28]
 8002e88:	e7fe      	b.n	8002e88 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002e8a:	2348      	movs	r3, #72	; 0x48
 8002e8c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	2b48      	cmp	r3, #72	; 0x48
 8002e92:	d009      	beq.n	8002ea8 <xQueueGenericCreateStatic+0xb4>
 8002e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e98:	f383 8811 	msr	BASEPRI, r3
 8002e9c:	f3bf 8f6f 	isb	sy
 8002ea0:	f3bf 8f4f 	dsb	sy
 8002ea4:	61bb      	str	r3, [r7, #24]
 8002ea6:	e7fe      	b.n	8002ea6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002ea8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00d      	beq.n	8002ed0 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ebc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	68b9      	ldr	r1, [r7, #8]
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 f844 	bl	8002f58 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3730      	adds	r7, #48	; 0x30
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b08a      	sub	sp, #40	; 0x28
 8002ede:	af02      	add	r7, sp, #8
 8002ee0:	60f8      	str	r0, [r7, #12]
 8002ee2:	60b9      	str	r1, [r7, #8]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d109      	bne.n	8002f02 <xQueueGenericCreate+0x28>
 8002eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef2:	f383 8811 	msr	BASEPRI, r3
 8002ef6:	f3bf 8f6f 	isb	sy
 8002efa:	f3bf 8f4f 	dsb	sy
 8002efe:	613b      	str	r3, [r7, #16]
 8002f00:	e7fe      	b.n	8002f00 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d102      	bne.n	8002f0e <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	61fb      	str	r3, [r7, #28]
 8002f0c:	e004      	b.n	8002f18 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	68ba      	ldr	r2, [r7, #8]
 8002f12:	fb02 f303 	mul.w	r3, r2, r3
 8002f16:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	3348      	adds	r3, #72	; 0x48
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f001 ff1f 	bl	8004d60 <pvPortMalloc>
 8002f22:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d011      	beq.n	8002f4e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	3348      	adds	r3, #72	; 0x48
 8002f32:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002f3c:	79fa      	ldrb	r2, [r7, #7]
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	4613      	mov	r3, r2
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	68b9      	ldr	r1, [r7, #8]
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 f805 	bl	8002f58 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002f4e:	69bb      	ldr	r3, [r7, #24]
	}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3720      	adds	r7, #32
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
 8002f64:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d103      	bne.n	8002f74 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	601a      	str	r2, [r3, #0]
 8002f72:	e002      	b.n	8002f7a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	68fa      	ldr	r2, [r7, #12]
 8002f7e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	68ba      	ldr	r2, [r7, #8]
 8002f84:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f86:	2101      	movs	r1, #1
 8002f88:	69b8      	ldr	r0, [r7, #24]
 8002f8a:	f7ff fecb 	bl	8002d24 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002f8e:	bf00      	nop
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b08a      	sub	sp, #40	; 0x28
 8002f9a:	af02      	add	r7, sp, #8
 8002f9c:	60f8      	str	r0, [r7, #12]
 8002f9e:	60b9      	str	r1, [r7, #8]
 8002fa0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d109      	bne.n	8002fbc <xQueueCreateCountingSemaphoreStatic+0x26>
 8002fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fac:	f383 8811 	msr	BASEPRI, r3
 8002fb0:	f3bf 8f6f 	isb	sy
 8002fb4:	f3bf 8f4f 	dsb	sy
 8002fb8:	61bb      	str	r3, [r7, #24]
 8002fba:	e7fe      	b.n	8002fba <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d909      	bls.n	8002fd8 <xQueueCreateCountingSemaphoreStatic+0x42>
 8002fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc8:	f383 8811 	msr	BASEPRI, r3
 8002fcc:	f3bf 8f6f 	isb	sy
 8002fd0:	f3bf 8f4f 	dsb	sy
 8002fd4:	617b      	str	r3, [r7, #20]
 8002fd6:	e7fe      	b.n	8002fd6 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8002fd8:	2302      	movs	r3, #2
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	68f8      	ldr	r0, [r7, #12]
 8002fe4:	f7ff ff06 	bl	8002df4 <xQueueGenericCreateStatic>
 8002fe8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d002      	beq.n	8002ff6 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8002ff6:	69fb      	ldr	r3, [r7, #28]
	}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3720      	adds	r7, #32
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d109      	bne.n	8003024 <xQueueCreateCountingSemaphore+0x24>
 8003010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003014:	f383 8811 	msr	BASEPRI, r3
 8003018:	f3bf 8f6f 	isb	sy
 800301c:	f3bf 8f4f 	dsb	sy
 8003020:	613b      	str	r3, [r7, #16]
 8003022:	e7fe      	b.n	8003022 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	429a      	cmp	r2, r3
 800302a:	d909      	bls.n	8003040 <xQueueCreateCountingSemaphore+0x40>
 800302c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003030:	f383 8811 	msr	BASEPRI, r3
 8003034:	f3bf 8f6f 	isb	sy
 8003038:	f3bf 8f4f 	dsb	sy
 800303c:	60fb      	str	r3, [r7, #12]
 800303e:	e7fe      	b.n	800303e <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003040:	2202      	movs	r2, #2
 8003042:	2100      	movs	r1, #0
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f7ff ff48 	bl	8002eda <xQueueGenericCreate>
 800304a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d002      	beq.n	8003058 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003058:	697b      	ldr	r3, [r7, #20]
	}
 800305a:	4618      	mov	r0, r3
 800305c:	3718      	adds	r7, #24
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
	...

08003064 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b08e      	sub	sp, #56	; 0x38
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
 8003070:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003072:	2300      	movs	r3, #0
 8003074:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800307a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800307c:	2b00      	cmp	r3, #0
 800307e:	d109      	bne.n	8003094 <xQueueGenericSend+0x30>
 8003080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003084:	f383 8811 	msr	BASEPRI, r3
 8003088:	f3bf 8f6f 	isb	sy
 800308c:	f3bf 8f4f 	dsb	sy
 8003090:	62bb      	str	r3, [r7, #40]	; 0x28
 8003092:	e7fe      	b.n	8003092 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d103      	bne.n	80030a2 <xQueueGenericSend+0x3e>
 800309a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <xQueueGenericSend+0x42>
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <xQueueGenericSend+0x44>
 80030a6:	2300      	movs	r3, #0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d109      	bne.n	80030c0 <xQueueGenericSend+0x5c>
 80030ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030b0:	f383 8811 	msr	BASEPRI, r3
 80030b4:	f3bf 8f6f 	isb	sy
 80030b8:	f3bf 8f4f 	dsb	sy
 80030bc:	627b      	str	r3, [r7, #36]	; 0x24
 80030be:	e7fe      	b.n	80030be <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d103      	bne.n	80030ce <xQueueGenericSend+0x6a>
 80030c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d101      	bne.n	80030d2 <xQueueGenericSend+0x6e>
 80030ce:	2301      	movs	r3, #1
 80030d0:	e000      	b.n	80030d4 <xQueueGenericSend+0x70>
 80030d2:	2300      	movs	r3, #0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d109      	bne.n	80030ec <xQueueGenericSend+0x88>
 80030d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030dc:	f383 8811 	msr	BASEPRI, r3
 80030e0:	f3bf 8f6f 	isb	sy
 80030e4:	f3bf 8f4f 	dsb	sy
 80030e8:	623b      	str	r3, [r7, #32]
 80030ea:	e7fe      	b.n	80030ea <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80030ec:	f001 f9c0 	bl	8004470 <xTaskGetSchedulerState>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d102      	bne.n	80030fc <xQueueGenericSend+0x98>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <xQueueGenericSend+0x9c>
 80030fc:	2301      	movs	r3, #1
 80030fe:	e000      	b.n	8003102 <xQueueGenericSend+0x9e>
 8003100:	2300      	movs	r3, #0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d109      	bne.n	800311a <xQueueGenericSend+0xb6>
 8003106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800310a:	f383 8811 	msr	BASEPRI, r3
 800310e:	f3bf 8f6f 	isb	sy
 8003112:	f3bf 8f4f 	dsb	sy
 8003116:	61fb      	str	r3, [r7, #28]
 8003118:	e7fe      	b.n	8003118 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800311a:	f001 fd07 	bl	8004b2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800311e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003120:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003126:	429a      	cmp	r2, r3
 8003128:	d302      	bcc.n	8003130 <xQueueGenericSend+0xcc>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2b02      	cmp	r3, #2
 800312e:	d129      	bne.n	8003184 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	68b9      	ldr	r1, [r7, #8]
 8003134:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003136:	f000 fad3 	bl	80036e0 <prvCopyDataToQueue>
 800313a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800313c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	2b00      	cmp	r3, #0
 8003142:	d010      	beq.n	8003166 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003146:	3324      	adds	r3, #36	; 0x24
 8003148:	4618      	mov	r0, r3
 800314a:	f000 ffdb 	bl	8004104 <xTaskRemoveFromEventList>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d013      	beq.n	800317c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003154:	4b3f      	ldr	r3, [pc, #252]	; (8003254 <xQueueGenericSend+0x1f0>)
 8003156:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	f3bf 8f4f 	dsb	sy
 8003160:	f3bf 8f6f 	isb	sy
 8003164:	e00a      	b.n	800317c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003168:	2b00      	cmp	r3, #0
 800316a:	d007      	beq.n	800317c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800316c:	4b39      	ldr	r3, [pc, #228]	; (8003254 <xQueueGenericSend+0x1f0>)
 800316e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	f3bf 8f4f 	dsb	sy
 8003178:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800317c:	f001 fd04 	bl	8004b88 <vPortExitCritical>
				return pdPASS;
 8003180:	2301      	movs	r3, #1
 8003182:	e063      	b.n	800324c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d103      	bne.n	8003192 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800318a:	f001 fcfd 	bl	8004b88 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800318e:	2300      	movs	r3, #0
 8003190:	e05c      	b.n	800324c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003194:	2b00      	cmp	r3, #0
 8003196:	d106      	bne.n	80031a6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003198:	f107 0314 	add.w	r3, r7, #20
 800319c:	4618      	mov	r0, r3
 800319e:	f001 f813 	bl	80041c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031a2:	2301      	movs	r3, #1
 80031a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80031a6:	f001 fcef 	bl	8004b88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80031aa:	f000 fdcb 	bl	8003d44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80031ae:	f001 fcbd 	bl	8004b2c <vPortEnterCritical>
 80031b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80031b8:	b25b      	sxtb	r3, r3
 80031ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031be:	d103      	bne.n	80031c8 <xQueueGenericSend+0x164>
 80031c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031ce:	b25b      	sxtb	r3, r3
 80031d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d4:	d103      	bne.n	80031de <xQueueGenericSend+0x17a>
 80031d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031de:	f001 fcd3 	bl	8004b88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80031e2:	1d3a      	adds	r2, r7, #4
 80031e4:	f107 0314 	add.w	r3, r7, #20
 80031e8:	4611      	mov	r1, r2
 80031ea:	4618      	mov	r0, r3
 80031ec:	f001 f802 	bl	80041f4 <xTaskCheckForTimeOut>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d124      	bne.n	8003240 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80031f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031f8:	f000 fb6a 	bl	80038d0 <prvIsQueueFull>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d018      	beq.n	8003234 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003204:	3310      	adds	r3, #16
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	4611      	mov	r1, r2
 800320a:	4618      	mov	r0, r3
 800320c:	f000 ff56 	bl	80040bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003210:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003212:	f000 faf5 	bl	8003800 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003216:	f000 fda3 	bl	8003d60 <xTaskResumeAll>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	f47f af7c 	bne.w	800311a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003222:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <xQueueGenericSend+0x1f0>)
 8003224:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	f3bf 8f6f 	isb	sy
 8003232:	e772      	b.n	800311a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003234:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003236:	f000 fae3 	bl	8003800 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800323a:	f000 fd91 	bl	8003d60 <xTaskResumeAll>
 800323e:	e76c      	b.n	800311a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003240:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003242:	f000 fadd 	bl	8003800 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003246:	f000 fd8b 	bl	8003d60 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800324a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800324c:	4618      	mov	r0, r3
 800324e:	3738      	adds	r7, #56	; 0x38
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	e000ed04 	.word	0xe000ed04

08003258 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08e      	sub	sp, #56	; 0x38
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003268:	2b00      	cmp	r3, #0
 800326a:	d109      	bne.n	8003280 <xQueueGiveFromISR+0x28>
 800326c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003270:	f383 8811 	msr	BASEPRI, r3
 8003274:	f3bf 8f6f 	isb	sy
 8003278:	f3bf 8f4f 	dsb	sy
 800327c:	623b      	str	r3, [r7, #32]
 800327e:	e7fe      	b.n	800327e <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003284:	2b00      	cmp	r3, #0
 8003286:	d009      	beq.n	800329c <xQueueGiveFromISR+0x44>
 8003288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328c:	f383 8811 	msr	BASEPRI, r3
 8003290:	f3bf 8f6f 	isb	sy
 8003294:	f3bf 8f4f 	dsb	sy
 8003298:	61fb      	str	r3, [r7, #28]
 800329a:	e7fe      	b.n	800329a <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800329c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d103      	bne.n	80032ac <xQueueGiveFromISR+0x54>
 80032a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <xQueueGiveFromISR+0x58>
 80032ac:	2301      	movs	r3, #1
 80032ae:	e000      	b.n	80032b2 <xQueueGiveFromISR+0x5a>
 80032b0:	2300      	movs	r3, #0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d109      	bne.n	80032ca <xQueueGiveFromISR+0x72>
 80032b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ba:	f383 8811 	msr	BASEPRI, r3
 80032be:	f3bf 8f6f 	isb	sy
 80032c2:	f3bf 8f4f 	dsb	sy
 80032c6:	61bb      	str	r3, [r7, #24]
 80032c8:	e7fe      	b.n	80032c8 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80032ca:	f001 fd0b 	bl	8004ce4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80032ce:	f3ef 8211 	mrs	r2, BASEPRI
 80032d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d6:	f383 8811 	msr	BASEPRI, r3
 80032da:	f3bf 8f6f 	isb	sy
 80032de:	f3bf 8f4f 	dsb	sy
 80032e2:	617a      	str	r2, [r7, #20]
 80032e4:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80032e6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80032e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ee:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80032f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d22b      	bcs.n	8003352 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80032fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003300:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003306:	1c5a      	adds	r2, r3, #1
 8003308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800330a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800330c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003314:	d112      	bne.n	800333c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331a:	2b00      	cmp	r3, #0
 800331c:	d016      	beq.n	800334c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800331e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003320:	3324      	adds	r3, #36	; 0x24
 8003322:	4618      	mov	r0, r3
 8003324:	f000 feee 	bl	8004104 <xTaskRemoveFromEventList>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00e      	beq.n	800334c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00b      	beq.n	800334c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	2201      	movs	r2, #1
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	e007      	b.n	800334c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800333c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003340:	3301      	adds	r3, #1
 8003342:	b2db      	uxtb	r3, r3
 8003344:	b25a      	sxtb	r2, r3
 8003346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003348:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800334c:	2301      	movs	r3, #1
 800334e:	637b      	str	r3, [r7, #52]	; 0x34
 8003350:	e001      	b.n	8003356 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003352:	2300      	movs	r3, #0
 8003354:	637b      	str	r3, [r7, #52]	; 0x34
 8003356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003358:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003362:	4618      	mov	r0, r3
 8003364:	3738      	adds	r7, #56	; 0x38
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
	...

0800336c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08e      	sub	sp, #56	; 0x38
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003376:	2300      	movs	r3, #0
 8003378:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800337e:	2300      	movs	r3, #0
 8003380:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003384:	2b00      	cmp	r3, #0
 8003386:	d109      	bne.n	800339c <xQueueSemaphoreTake+0x30>
	__asm volatile
 8003388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800338c:	f383 8811 	msr	BASEPRI, r3
 8003390:	f3bf 8f6f 	isb	sy
 8003394:	f3bf 8f4f 	dsb	sy
 8003398:	623b      	str	r3, [r7, #32]
 800339a:	e7fe      	b.n	800339a <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800339c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800339e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d009      	beq.n	80033b8 <xQueueSemaphoreTake+0x4c>
 80033a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a8:	f383 8811 	msr	BASEPRI, r3
 80033ac:	f3bf 8f6f 	isb	sy
 80033b0:	f3bf 8f4f 	dsb	sy
 80033b4:	61fb      	str	r3, [r7, #28]
 80033b6:	e7fe      	b.n	80033b6 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80033b8:	f001 f85a 	bl	8004470 <xTaskGetSchedulerState>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d102      	bne.n	80033c8 <xQueueSemaphoreTake+0x5c>
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <xQueueSemaphoreTake+0x60>
 80033c8:	2301      	movs	r3, #1
 80033ca:	e000      	b.n	80033ce <xQueueSemaphoreTake+0x62>
 80033cc:	2300      	movs	r3, #0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d109      	bne.n	80033e6 <xQueueSemaphoreTake+0x7a>
 80033d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033d6:	f383 8811 	msr	BASEPRI, r3
 80033da:	f3bf 8f6f 	isb	sy
 80033de:	f3bf 8f4f 	dsb	sy
 80033e2:	61bb      	str	r3, [r7, #24]
 80033e4:	e7fe      	b.n	80033e4 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80033e6:	f001 fba1 	bl	8004b2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80033ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ee:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80033f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d024      	beq.n	8003440 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80033f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f8:	1e5a      	subs	r2, r3, #1
 80033fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033fc:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80033fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d104      	bne.n	8003410 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003406:	f001 f9ed 	bl	80047e4 <pvTaskIncrementMutexHeldCount>
 800340a:	4602      	mov	r2, r0
 800340c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800340e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00f      	beq.n	8003438 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800341a:	3310      	adds	r3, #16
 800341c:	4618      	mov	r0, r3
 800341e:	f000 fe71 	bl	8004104 <xTaskRemoveFromEventList>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d007      	beq.n	8003438 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003428:	4b53      	ldr	r3, [pc, #332]	; (8003578 <xQueueSemaphoreTake+0x20c>)
 800342a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	f3bf 8f4f 	dsb	sy
 8003434:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003438:	f001 fba6 	bl	8004b88 <vPortExitCritical>
				return pdPASS;
 800343c:	2301      	movs	r3, #1
 800343e:	e096      	b.n	800356e <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d110      	bne.n	8003468 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003448:	2b00      	cmp	r3, #0
 800344a:	d009      	beq.n	8003460 <xQueueSemaphoreTake+0xf4>
 800344c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003450:	f383 8811 	msr	BASEPRI, r3
 8003454:	f3bf 8f6f 	isb	sy
 8003458:	f3bf 8f4f 	dsb	sy
 800345c:	617b      	str	r3, [r7, #20]
 800345e:	e7fe      	b.n	800345e <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003460:	f001 fb92 	bl	8004b88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003464:	2300      	movs	r3, #0
 8003466:	e082      	b.n	800356e <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800346a:	2b00      	cmp	r3, #0
 800346c:	d106      	bne.n	800347c <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800346e:	f107 030c 	add.w	r3, r7, #12
 8003472:	4618      	mov	r0, r3
 8003474:	f000 fea8 	bl	80041c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003478:	2301      	movs	r3, #1
 800347a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800347c:	f001 fb84 	bl	8004b88 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003480:	f000 fc60 	bl	8003d44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003484:	f001 fb52 	bl	8004b2c <vPortEnterCritical>
 8003488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800348a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800348e:	b25b      	sxtb	r3, r3
 8003490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003494:	d103      	bne.n	800349e <xQueueSemaphoreTake+0x132>
 8003496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800349e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034a4:	b25b      	sxtb	r3, r3
 80034a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034aa:	d103      	bne.n	80034b4 <xQueueSemaphoreTake+0x148>
 80034ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034b4:	f001 fb68 	bl	8004b88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80034b8:	463a      	mov	r2, r7
 80034ba:	f107 030c 	add.w	r3, r7, #12
 80034be:	4611      	mov	r1, r2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 fe97 	bl	80041f4 <xTaskCheckForTimeOut>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d132      	bne.n	8003532 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80034cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034ce:	f000 f9e9 	bl	80038a4 <prvIsQueueEmpty>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d026      	beq.n	8003526 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80034d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d109      	bne.n	80034f4 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80034e0:	f001 fb24 	bl	8004b2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80034e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f000 ffdf 	bl	80044ac <xTaskPriorityInherit>
 80034ee:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80034f0:	f001 fb4a 	bl	8004b88 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80034f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f6:	3324      	adds	r3, #36	; 0x24
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	4611      	mov	r1, r2
 80034fc:	4618      	mov	r0, r3
 80034fe:	f000 fddd 	bl	80040bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003502:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003504:	f000 f97c 	bl	8003800 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003508:	f000 fc2a 	bl	8003d60 <xTaskResumeAll>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	f47f af69 	bne.w	80033e6 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8003514:	4b18      	ldr	r3, [pc, #96]	; (8003578 <xQueueSemaphoreTake+0x20c>)
 8003516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	f3bf 8f4f 	dsb	sy
 8003520:	f3bf 8f6f 	isb	sy
 8003524:	e75f      	b.n	80033e6 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003526:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003528:	f000 f96a 	bl	8003800 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800352c:	f000 fc18 	bl	8003d60 <xTaskResumeAll>
 8003530:	e759      	b.n	80033e6 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003532:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003534:	f000 f964 	bl	8003800 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003538:	f000 fc12 	bl	8003d60 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800353c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800353e:	f000 f9b1 	bl	80038a4 <prvIsQueueEmpty>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	f43f af4e 	beq.w	80033e6 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800354a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00d      	beq.n	800356c <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8003550:	f001 faec 	bl	8004b2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003554:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003556:	f000 f8ab 	bl	80036b0 <prvGetDisinheritPriorityAfterTimeout>
 800355a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800355c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003562:	4618      	mov	r0, r3
 8003564:	f001 f8a6 	bl	80046b4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003568:	f001 fb0e 	bl	8004b88 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800356c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800356e:	4618      	mov	r0, r3
 8003570:	3738      	adds	r7, #56	; 0x38
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	e000ed04 	.word	0xe000ed04

0800357c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b08e      	sub	sp, #56	; 0x38
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800358c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800358e:	2b00      	cmp	r3, #0
 8003590:	d109      	bne.n	80035a6 <xQueueReceiveFromISR+0x2a>
 8003592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003596:	f383 8811 	msr	BASEPRI, r3
 800359a:	f3bf 8f6f 	isb	sy
 800359e:	f3bf 8f4f 	dsb	sy
 80035a2:	623b      	str	r3, [r7, #32]
 80035a4:	e7fe      	b.n	80035a4 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d103      	bne.n	80035b4 <xQueueReceiveFromISR+0x38>
 80035ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <xQueueReceiveFromISR+0x3c>
 80035b4:	2301      	movs	r3, #1
 80035b6:	e000      	b.n	80035ba <xQueueReceiveFromISR+0x3e>
 80035b8:	2300      	movs	r3, #0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d109      	bne.n	80035d2 <xQueueReceiveFromISR+0x56>
 80035be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c2:	f383 8811 	msr	BASEPRI, r3
 80035c6:	f3bf 8f6f 	isb	sy
 80035ca:	f3bf 8f4f 	dsb	sy
 80035ce:	61fb      	str	r3, [r7, #28]
 80035d0:	e7fe      	b.n	80035d0 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80035d2:	f001 fb87 	bl	8004ce4 <vPortValidateInterruptPriority>
	__asm volatile
 80035d6:	f3ef 8211 	mrs	r2, BASEPRI
 80035da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035de:	f383 8811 	msr	BASEPRI, r3
 80035e2:	f3bf 8f6f 	isb	sy
 80035e6:	f3bf 8f4f 	dsb	sy
 80035ea:	61ba      	str	r2, [r7, #24]
 80035ec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80035ee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80035f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80035f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d02f      	beq.n	800365e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80035fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003600:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003604:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003608:	68b9      	ldr	r1, [r7, #8]
 800360a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800360c:	f000 f8d2 	bl	80037b4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003612:	1e5a      	subs	r2, r3, #1
 8003614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003616:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003618:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800361c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003620:	d112      	bne.n	8003648 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d016      	beq.n	8003658 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800362a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800362c:	3310      	adds	r3, #16
 800362e:	4618      	mov	r0, r3
 8003630:	f000 fd68 	bl	8004104 <xTaskRemoveFromEventList>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00e      	beq.n	8003658 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00b      	beq.n	8003658 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	601a      	str	r2, [r3, #0]
 8003646:	e007      	b.n	8003658 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003648:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800364c:	3301      	adds	r3, #1
 800364e:	b2db      	uxtb	r3, r3
 8003650:	b25a      	sxtb	r2, r3
 8003652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003654:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8003658:	2301      	movs	r3, #1
 800365a:	637b      	str	r3, [r7, #52]	; 0x34
 800365c:	e001      	b.n	8003662 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800365e:	2300      	movs	r3, #0
 8003660:	637b      	str	r3, [r7, #52]	; 0x34
 8003662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003664:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800366c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800366e:	4618      	mov	r0, r3
 8003670:	3738      	adds	r7, #56	; 0x38
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b084      	sub	sp, #16
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d109      	bne.n	8003698 <uxQueueMessagesWaiting+0x22>
	__asm volatile
 8003684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003688:	f383 8811 	msr	BASEPRI, r3
 800368c:	f3bf 8f6f 	isb	sy
 8003690:	f3bf 8f4f 	dsb	sy
 8003694:	60bb      	str	r3, [r7, #8]
 8003696:	e7fe      	b.n	8003696 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 8003698:	f001 fa48 	bl	8004b2c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80036a2:	f001 fa71 	bl	8004b88 <vPortExitCritical>

	return uxReturn;
 80036a6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80036a8:	4618      	mov	r0, r3
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80036b0:	b480      	push	{r7}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d006      	beq.n	80036ce <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f1c3 0307 	rsb	r3, r3, #7
 80036ca:	60fb      	str	r3, [r7, #12]
 80036cc:	e001      	b.n	80036d2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80036ce:	2300      	movs	r3, #0
 80036d0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80036d2:	68fb      	ldr	r3, [r7, #12]
	}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80036ec:	2300      	movs	r3, #0
 80036ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10d      	bne.n	800371a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d14d      	bne.n	80037a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	4618      	mov	r0, r3
 800370c:	f000 ff4e 	bl	80045ac <xTaskPriorityDisinherit>
 8003710:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	609a      	str	r2, [r3, #8]
 8003718:	e043      	b.n	80037a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d119      	bne.n	8003754 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6858      	ldr	r0, [r3, #4]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	461a      	mov	r2, r3
 800372a:	68b9      	ldr	r1, [r7, #8]
 800372c:	f001 fd18 	bl	8005160 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003738:	441a      	add	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	429a      	cmp	r2, r3
 8003748:	d32b      	bcc.n	80037a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	605a      	str	r2, [r3, #4]
 8003752:	e026      	b.n	80037a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	68d8      	ldr	r0, [r3, #12]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375c:	461a      	mov	r2, r3
 800375e:	68b9      	ldr	r1, [r7, #8]
 8003760:	f001 fcfe 	bl	8005160 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376c:	425b      	negs	r3, r3
 800376e:	441a      	add	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	68da      	ldr	r2, [r3, #12]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d207      	bcs.n	8003790 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003788:	425b      	negs	r3, r3
 800378a:	441a      	add	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2b02      	cmp	r3, #2
 8003794:	d105      	bne.n	80037a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d002      	beq.n	80037a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	3b01      	subs	r3, #1
 80037a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1c5a      	adds	r2, r3, #1
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80037aa:	697b      	ldr	r3, [r7, #20]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d018      	beq.n	80037f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68da      	ldr	r2, [r3, #12]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ce:	441a      	add	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	68da      	ldr	r2, [r3, #12]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d303      	bcc.n	80037e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68d9      	ldr	r1, [r3, #12]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f0:	461a      	mov	r2, r3
 80037f2:	6838      	ldr	r0, [r7, #0]
 80037f4:	f001 fcb4 	bl	8005160 <memcpy>
	}
}
 80037f8:	bf00      	nop
 80037fa:	3708      	adds	r7, #8
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003808:	f001 f990 	bl	8004b2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003812:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003814:	e011      	b.n	800383a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381a:	2b00      	cmp	r3, #0
 800381c:	d012      	beq.n	8003844 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	3324      	adds	r3, #36	; 0x24
 8003822:	4618      	mov	r0, r3
 8003824:	f000 fc6e 	bl	8004104 <xTaskRemoveFromEventList>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800382e:	f000 fd41 	bl	80042b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003832:	7bfb      	ldrb	r3, [r7, #15]
 8003834:	3b01      	subs	r3, #1
 8003836:	b2db      	uxtb	r3, r3
 8003838:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800383a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800383e:	2b00      	cmp	r3, #0
 8003840:	dce9      	bgt.n	8003816 <prvUnlockQueue+0x16>
 8003842:	e000      	b.n	8003846 <prvUnlockQueue+0x46>
					break;
 8003844:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	22ff      	movs	r2, #255	; 0xff
 800384a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800384e:	f001 f99b 	bl	8004b88 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003852:	f001 f96b 	bl	8004b2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800385c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800385e:	e011      	b.n	8003884 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d012      	beq.n	800388e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3310      	adds	r3, #16
 800386c:	4618      	mov	r0, r3
 800386e:	f000 fc49 	bl	8004104 <xTaskRemoveFromEventList>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003878:	f000 fd1c 	bl	80042b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800387c:	7bbb      	ldrb	r3, [r7, #14]
 800387e:	3b01      	subs	r3, #1
 8003880:	b2db      	uxtb	r3, r3
 8003882:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003884:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003888:	2b00      	cmp	r3, #0
 800388a:	dce9      	bgt.n	8003860 <prvUnlockQueue+0x60>
 800388c:	e000      	b.n	8003890 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800388e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	22ff      	movs	r2, #255	; 0xff
 8003894:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003898:	f001 f976 	bl	8004b88 <vPortExitCritical>
}
 800389c:	bf00      	nop
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80038ac:	f001 f93e 	bl	8004b2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d102      	bne.n	80038be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80038b8:	2301      	movs	r3, #1
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	e001      	b.n	80038c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80038be:	2300      	movs	r3, #0
 80038c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80038c2:	f001 f961 	bl	8004b88 <vPortExitCritical>

	return xReturn;
 80038c6:	68fb      	ldr	r3, [r7, #12]
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3710      	adds	r7, #16
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80038d8:	f001 f928 	bl	8004b2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d102      	bne.n	80038ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80038e8:	2301      	movs	r3, #1
 80038ea:	60fb      	str	r3, [r7, #12]
 80038ec:	e001      	b.n	80038f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80038ee:	2300      	movs	r3, #0
 80038f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80038f2:	f001 f949 	bl	8004b88 <vPortExitCritical>

	return xReturn;
 80038f6:	68fb      	ldr	r3, [r7, #12]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003900:	b580      	push	{r7, lr}
 8003902:	b08e      	sub	sp, #56	; 0x38
 8003904:	af04      	add	r7, sp, #16
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800390e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003910:	2b00      	cmp	r3, #0
 8003912:	d109      	bne.n	8003928 <xTaskCreateStatic+0x28>
 8003914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003918:	f383 8811 	msr	BASEPRI, r3
 800391c:	f3bf 8f6f 	isb	sy
 8003920:	f3bf 8f4f 	dsb	sy
 8003924:	623b      	str	r3, [r7, #32]
 8003926:	e7fe      	b.n	8003926 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800392a:	2b00      	cmp	r3, #0
 800392c:	d109      	bne.n	8003942 <xTaskCreateStatic+0x42>
 800392e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003932:	f383 8811 	msr	BASEPRI, r3
 8003936:	f3bf 8f6f 	isb	sy
 800393a:	f3bf 8f4f 	dsb	sy
 800393e:	61fb      	str	r3, [r7, #28]
 8003940:	e7fe      	b.n	8003940 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003942:	2354      	movs	r3, #84	; 0x54
 8003944:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	2b54      	cmp	r3, #84	; 0x54
 800394a:	d009      	beq.n	8003960 <xTaskCreateStatic+0x60>
 800394c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003950:	f383 8811 	msr	BASEPRI, r3
 8003954:	f3bf 8f6f 	isb	sy
 8003958:	f3bf 8f4f 	dsb	sy
 800395c:	61bb      	str	r3, [r7, #24]
 800395e:	e7fe      	b.n	800395e <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003960:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003964:	2b00      	cmp	r3, #0
 8003966:	d01e      	beq.n	80039a6 <xTaskCreateStatic+0xa6>
 8003968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800396a:	2b00      	cmp	r3, #0
 800396c:	d01b      	beq.n	80039a6 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800396e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003970:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003974:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003976:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397a:	2202      	movs	r2, #2
 800397c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003980:	2300      	movs	r3, #0
 8003982:	9303      	str	r3, [sp, #12]
 8003984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003986:	9302      	str	r3, [sp, #8]
 8003988:	f107 0314 	add.w	r3, r7, #20
 800398c:	9301      	str	r3, [sp, #4]
 800398e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	68b9      	ldr	r1, [r7, #8]
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f000 f850 	bl	8003a3e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800399e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80039a0:	f000 f8d4 	bl	8003b4c <prvAddNewTaskToReadyList>
 80039a4:	e001      	b.n	80039aa <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80039a6:	2300      	movs	r3, #0
 80039a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80039aa:	697b      	ldr	r3, [r7, #20]
	}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3728      	adds	r7, #40	; 0x28
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b08c      	sub	sp, #48	; 0x30
 80039b8:	af04      	add	r7, sp, #16
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	603b      	str	r3, [r7, #0]
 80039c0:	4613      	mov	r3, r2
 80039c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80039c4:	88fb      	ldrh	r3, [r7, #6]
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	4618      	mov	r0, r3
 80039ca:	f001 f9c9 	bl	8004d60 <pvPortMalloc>
 80039ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00e      	beq.n	80039f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80039d6:	2054      	movs	r0, #84	; 0x54
 80039d8:	f001 f9c2 	bl	8004d60 <pvPortMalloc>
 80039dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d003      	beq.n	80039ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	631a      	str	r2, [r3, #48]	; 0x30
 80039ea:	e005      	b.n	80039f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80039ec:	6978      	ldr	r0, [r7, #20]
 80039ee:	f001 fa79 	bl	8004ee4 <vPortFree>
 80039f2:	e001      	b.n	80039f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d017      	beq.n	8003a2e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003a06:	88fa      	ldrh	r2, [r7, #6]
 8003a08:	2300      	movs	r3, #0
 8003a0a:	9303      	str	r3, [sp, #12]
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	9302      	str	r3, [sp, #8]
 8003a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a12:	9301      	str	r3, [sp, #4]
 8003a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	68b9      	ldr	r1, [r7, #8]
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f80e 	bl	8003a3e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a22:	69f8      	ldr	r0, [r7, #28]
 8003a24:	f000 f892 	bl	8003b4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	61bb      	str	r3, [r7, #24]
 8003a2c:	e002      	b.n	8003a34 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a34:	69bb      	ldr	r3, [r7, #24]
	}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3720      	adds	r7, #32
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b088      	sub	sp, #32
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	60f8      	str	r0, [r7, #12]
 8003a46:	60b9      	str	r1, [r7, #8]
 8003a48:	607a      	str	r2, [r7, #4]
 8003a4a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003a56:	3b01      	subs	r3, #1
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4413      	add	r3, r2
 8003a5c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	f023 0307 	bic.w	r3, r3, #7
 8003a64:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d009      	beq.n	8003a84 <prvInitialiseNewTask+0x46>
 8003a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a74:	f383 8811 	msr	BASEPRI, r3
 8003a78:	f3bf 8f6f 	isb	sy
 8003a7c:	f3bf 8f4f 	dsb	sy
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	e7fe      	b.n	8003a82 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d01f      	beq.n	8003aca <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	61fb      	str	r3, [r7, #28]
 8003a8e:	e012      	b.n	8003ab6 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a90:	68ba      	ldr	r2, [r7, #8]
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	4413      	add	r3, r2
 8003a96:	7819      	ldrb	r1, [r3, #0]
 8003a98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	3334      	adds	r3, #52	; 0x34
 8003aa0:	460a      	mov	r2, r1
 8003aa2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003aa4:	68ba      	ldr	r2, [r7, #8]
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d006      	beq.n	8003abe <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	61fb      	str	r3, [r7, #28]
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	2b0f      	cmp	r3, #15
 8003aba:	d9e9      	bls.n	8003a90 <prvInitialiseNewTask+0x52>
 8003abc:	e000      	b.n	8003ac0 <prvInitialiseNewTask+0x82>
			{
				break;
 8003abe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ac8:	e003      	b.n	8003ad2 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ad4:	2b06      	cmp	r3, #6
 8003ad6:	d901      	bls.n	8003adc <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003ad8:	2306      	movs	r3, #6
 8003ada:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ade:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ae0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ae6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aea:	2200      	movs	r2, #0
 8003aec:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af0:	3304      	adds	r3, #4
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff f882 	bl	8002bfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afa:	3318      	adds	r3, #24
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff f87d 	bl	8002bfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b0a:	f1c3 0207 	rsb	r2, r3, #7
 8003b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b16:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	68f9      	ldr	r1, [r7, #12]
 8003b2a:	69b8      	ldr	r0, [r7, #24]
 8003b2c:	f000 fed4 	bl	80048d8 <pxPortInitialiseStack>
 8003b30:	4602      	mov	r2, r0
 8003b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b34:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d002      	beq.n	8003b42 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b42:	bf00      	nop
 8003b44:	3720      	adds	r7, #32
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
	...

08003b4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b54:	f000 ffea 	bl	8004b2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b58:	4b2a      	ldr	r3, [pc, #168]	; (8003c04 <prvAddNewTaskToReadyList+0xb8>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	4a29      	ldr	r2, [pc, #164]	; (8003c04 <prvAddNewTaskToReadyList+0xb8>)
 8003b60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b62:	4b29      	ldr	r3, [pc, #164]	; (8003c08 <prvAddNewTaskToReadyList+0xbc>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d109      	bne.n	8003b7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b6a:	4a27      	ldr	r2, [pc, #156]	; (8003c08 <prvAddNewTaskToReadyList+0xbc>)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b70:	4b24      	ldr	r3, [pc, #144]	; (8003c04 <prvAddNewTaskToReadyList+0xb8>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d110      	bne.n	8003b9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b78:	f000 fbc0 	bl	80042fc <prvInitialiseTaskLists>
 8003b7c:	e00d      	b.n	8003b9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b7e:	4b23      	ldr	r3, [pc, #140]	; (8003c0c <prvAddNewTaskToReadyList+0xc0>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d109      	bne.n	8003b9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b86:	4b20      	ldr	r3, [pc, #128]	; (8003c08 <prvAddNewTaskToReadyList+0xbc>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d802      	bhi.n	8003b9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b94:	4a1c      	ldr	r2, [pc, #112]	; (8003c08 <prvAddNewTaskToReadyList+0xbc>)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b9a:	4b1d      	ldr	r3, [pc, #116]	; (8003c10 <prvAddNewTaskToReadyList+0xc4>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	4a1b      	ldr	r2, [pc, #108]	; (8003c10 <prvAddNewTaskToReadyList+0xc4>)
 8003ba2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba8:	2201      	movs	r2, #1
 8003baa:	409a      	lsls	r2, r3
 8003bac:	4b19      	ldr	r3, [pc, #100]	; (8003c14 <prvAddNewTaskToReadyList+0xc8>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	4a18      	ldr	r2, [pc, #96]	; (8003c14 <prvAddNewTaskToReadyList+0xc8>)
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bba:	4613      	mov	r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	4413      	add	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4a15      	ldr	r2, [pc, #84]	; (8003c18 <prvAddNewTaskToReadyList+0xcc>)
 8003bc4:	441a      	add	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	3304      	adds	r3, #4
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4610      	mov	r0, r2
 8003bce:	f7ff f822 	bl	8002c16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003bd2:	f000 ffd9 	bl	8004b88 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003bd6:	4b0d      	ldr	r3, [pc, #52]	; (8003c0c <prvAddNewTaskToReadyList+0xc0>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00e      	beq.n	8003bfc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003bde:	4b0a      	ldr	r3, [pc, #40]	; (8003c08 <prvAddNewTaskToReadyList+0xbc>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d207      	bcs.n	8003bfc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bec:	4b0b      	ldr	r3, [pc, #44]	; (8003c1c <prvAddNewTaskToReadyList+0xd0>)
 8003bee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bf2:	601a      	str	r2, [r3, #0]
 8003bf4:	f3bf 8f4f 	dsb	sy
 8003bf8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bfc:	bf00      	nop
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	200003e8 	.word	0x200003e8
 8003c08:	200002e8 	.word	0x200002e8
 8003c0c:	200003f4 	.word	0x200003f4
 8003c10:	20000404 	.word	0x20000404
 8003c14:	200003f0 	.word	0x200003f0
 8003c18:	200002ec 	.word	0x200002ec
 8003c1c:	e000ed04 	.word	0xe000ed04

08003c20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d016      	beq.n	8003c60 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c32:	4b13      	ldr	r3, [pc, #76]	; (8003c80 <vTaskDelay+0x60>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d009      	beq.n	8003c4e <vTaskDelay+0x2e>
 8003c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	60bb      	str	r3, [r7, #8]
 8003c4c:	e7fe      	b.n	8003c4c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003c4e:	f000 f879 	bl	8003d44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c52:	2100      	movs	r1, #0
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 fdd9 	bl	800480c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c5a:	f000 f881 	bl	8003d60 <xTaskResumeAll>
 8003c5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d107      	bne.n	8003c76 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003c66:	4b07      	ldr	r3, [pc, #28]	; (8003c84 <vTaskDelay+0x64>)
 8003c68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c76:	bf00      	nop
 8003c78:	3710      	adds	r7, #16
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	20000410 	.word	0x20000410
 8003c84:	e000ed04 	.word	0xe000ed04

08003c88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08a      	sub	sp, #40	; 0x28
 8003c8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c92:	2300      	movs	r3, #0
 8003c94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c96:	463a      	mov	r2, r7
 8003c98:	1d39      	adds	r1, r7, #4
 8003c9a:	f107 0308 	add.w	r3, r7, #8
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fc fc6e 	bl	8000580 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003ca4:	6839      	ldr	r1, [r7, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	9202      	str	r2, [sp, #8]
 8003cac:	9301      	str	r3, [sp, #4]
 8003cae:	2300      	movs	r3, #0
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	460a      	mov	r2, r1
 8003cb6:	491d      	ldr	r1, [pc, #116]	; (8003d2c <vTaskStartScheduler+0xa4>)
 8003cb8:	481d      	ldr	r0, [pc, #116]	; (8003d30 <vTaskStartScheduler+0xa8>)
 8003cba:	f7ff fe21 	bl	8003900 <xTaskCreateStatic>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	4b1c      	ldr	r3, [pc, #112]	; (8003d34 <vTaskStartScheduler+0xac>)
 8003cc2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003cc4:	4b1b      	ldr	r3, [pc, #108]	; (8003d34 <vTaskStartScheduler+0xac>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d002      	beq.n	8003cd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	e001      	b.n	8003cd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d115      	bne.n	8003d08 <vTaskStartScheduler+0x80>
 8003cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce0:	f383 8811 	msr	BASEPRI, r3
 8003ce4:	f3bf 8f6f 	isb	sy
 8003ce8:	f3bf 8f4f 	dsb	sy
 8003cec:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003cee:	4b12      	ldr	r3, [pc, #72]	; (8003d38 <vTaskStartScheduler+0xb0>)
 8003cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003cf6:	4b11      	ldr	r3, [pc, #68]	; (8003d3c <vTaskStartScheduler+0xb4>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003cfc:	4b10      	ldr	r3, [pc, #64]	; (8003d40 <vTaskStartScheduler+0xb8>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003d02:	f000 fe75 	bl	80049f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003d06:	e00d      	b.n	8003d24 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0e:	d109      	bne.n	8003d24 <vTaskStartScheduler+0x9c>
 8003d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d14:	f383 8811 	msr	BASEPRI, r3
 8003d18:	f3bf 8f6f 	isb	sy
 8003d1c:	f3bf 8f4f 	dsb	sy
 8003d20:	60fb      	str	r3, [r7, #12]
 8003d22:	e7fe      	b.n	8003d22 <vTaskStartScheduler+0x9a>
}
 8003d24:	bf00      	nop
 8003d26:	3718      	adds	r7, #24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	08005a6c 	.word	0x08005a6c
 8003d30:	080042cd 	.word	0x080042cd
 8003d34:	2000040c 	.word	0x2000040c
 8003d38:	20000408 	.word	0x20000408
 8003d3c:	200003f4 	.word	0x200003f4
 8003d40:	200003ec 	.word	0x200003ec

08003d44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003d48:	4b04      	ldr	r3, [pc, #16]	; (8003d5c <vTaskSuspendAll+0x18>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	4a03      	ldr	r2, [pc, #12]	; (8003d5c <vTaskSuspendAll+0x18>)
 8003d50:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8003d52:	bf00      	nop
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	20000410 	.word	0x20000410

08003d60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d6e:	4b41      	ldr	r3, [pc, #260]	; (8003e74 <xTaskResumeAll+0x114>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d109      	bne.n	8003d8a <xTaskResumeAll+0x2a>
 8003d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7a:	f383 8811 	msr	BASEPRI, r3
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	f3bf 8f4f 	dsb	sy
 8003d86:	603b      	str	r3, [r7, #0]
 8003d88:	e7fe      	b.n	8003d88 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d8a:	f000 fecf 	bl	8004b2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d8e:	4b39      	ldr	r3, [pc, #228]	; (8003e74 <xTaskResumeAll+0x114>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3b01      	subs	r3, #1
 8003d94:	4a37      	ldr	r2, [pc, #220]	; (8003e74 <xTaskResumeAll+0x114>)
 8003d96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d98:	4b36      	ldr	r3, [pc, #216]	; (8003e74 <xTaskResumeAll+0x114>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d161      	bne.n	8003e64 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003da0:	4b35      	ldr	r3, [pc, #212]	; (8003e78 <xTaskResumeAll+0x118>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d05d      	beq.n	8003e64 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003da8:	e02e      	b.n	8003e08 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003daa:	4b34      	ldr	r3, [pc, #208]	; (8003e7c <xTaskResumeAll+0x11c>)
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	3318      	adds	r3, #24
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7fe ff8a 	bl	8002cd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	3304      	adds	r3, #4
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7fe ff85 	bl	8002cd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dca:	2201      	movs	r2, #1
 8003dcc:	409a      	lsls	r2, r3
 8003dce:	4b2c      	ldr	r3, [pc, #176]	; (8003e80 <xTaskResumeAll+0x120>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	4a2a      	ldr	r2, [pc, #168]	; (8003e80 <xTaskResumeAll+0x120>)
 8003dd6:	6013      	str	r3, [r2, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ddc:	4613      	mov	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4413      	add	r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	4a27      	ldr	r2, [pc, #156]	; (8003e84 <xTaskResumeAll+0x124>)
 8003de6:	441a      	add	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	3304      	adds	r3, #4
 8003dec:	4619      	mov	r1, r3
 8003dee:	4610      	mov	r0, r2
 8003df0:	f7fe ff11 	bl	8002c16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003df8:	4b23      	ldr	r3, [pc, #140]	; (8003e88 <xTaskResumeAll+0x128>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d302      	bcc.n	8003e08 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8003e02:	4b22      	ldr	r3, [pc, #136]	; (8003e8c <xTaskResumeAll+0x12c>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e08:	4b1c      	ldr	r3, [pc, #112]	; (8003e7c <xTaskResumeAll+0x11c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1cc      	bne.n	8003daa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e16:	f000 fb0b 	bl	8004430 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003e1a:	4b1d      	ldr	r3, [pc, #116]	; (8003e90 <xTaskResumeAll+0x130>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d010      	beq.n	8003e48 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e26:	f000 f837 	bl	8003e98 <xTaskIncrementTick>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d002      	beq.n	8003e36 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8003e30:	4b16      	ldr	r3, [pc, #88]	; (8003e8c <xTaskResumeAll+0x12c>)
 8003e32:	2201      	movs	r2, #1
 8003e34:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1f1      	bne.n	8003e26 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8003e42:	4b13      	ldr	r3, [pc, #76]	; (8003e90 <xTaskResumeAll+0x130>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e48:	4b10      	ldr	r3, [pc, #64]	; (8003e8c <xTaskResumeAll+0x12c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d009      	beq.n	8003e64 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e50:	2301      	movs	r3, #1
 8003e52:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e54:	4b0f      	ldr	r3, [pc, #60]	; (8003e94 <xTaskResumeAll+0x134>)
 8003e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e64:	f000 fe90 	bl	8004b88 <vPortExitCritical>

	return xAlreadyYielded;
 8003e68:	68bb      	ldr	r3, [r7, #8]
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	20000410 	.word	0x20000410
 8003e78:	200003e8 	.word	0x200003e8
 8003e7c:	200003a8 	.word	0x200003a8
 8003e80:	200003f0 	.word	0x200003f0
 8003e84:	200002ec 	.word	0x200002ec
 8003e88:	200002e8 	.word	0x200002e8
 8003e8c:	200003fc 	.word	0x200003fc
 8003e90:	200003f8 	.word	0x200003f8
 8003e94:	e000ed04 	.word	0xe000ed04

08003e98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ea2:	4b4e      	ldr	r3, [pc, #312]	; (8003fdc <xTaskIncrementTick+0x144>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f040 8087 	bne.w	8003fba <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003eac:	4b4c      	ldr	r3, [pc, #304]	; (8003fe0 <xTaskIncrementTick+0x148>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003eb4:	4a4a      	ldr	r2, [pc, #296]	; (8003fe0 <xTaskIncrementTick+0x148>)
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d11f      	bne.n	8003f00 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ec0:	4b48      	ldr	r3, [pc, #288]	; (8003fe4 <xTaskIncrementTick+0x14c>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d009      	beq.n	8003ede <xTaskIncrementTick+0x46>
 8003eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ece:	f383 8811 	msr	BASEPRI, r3
 8003ed2:	f3bf 8f6f 	isb	sy
 8003ed6:	f3bf 8f4f 	dsb	sy
 8003eda:	603b      	str	r3, [r7, #0]
 8003edc:	e7fe      	b.n	8003edc <xTaskIncrementTick+0x44>
 8003ede:	4b41      	ldr	r3, [pc, #260]	; (8003fe4 <xTaskIncrementTick+0x14c>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	60fb      	str	r3, [r7, #12]
 8003ee4:	4b40      	ldr	r3, [pc, #256]	; (8003fe8 <xTaskIncrementTick+0x150>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a3e      	ldr	r2, [pc, #248]	; (8003fe4 <xTaskIncrementTick+0x14c>)
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	4a3e      	ldr	r2, [pc, #248]	; (8003fe8 <xTaskIncrementTick+0x150>)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	4b3e      	ldr	r3, [pc, #248]	; (8003fec <xTaskIncrementTick+0x154>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	4a3c      	ldr	r2, [pc, #240]	; (8003fec <xTaskIncrementTick+0x154>)
 8003efa:	6013      	str	r3, [r2, #0]
 8003efc:	f000 fa98 	bl	8004430 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f00:	4b3b      	ldr	r3, [pc, #236]	; (8003ff0 <xTaskIncrementTick+0x158>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d348      	bcc.n	8003f9c <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f0a:	4b36      	ldr	r3, [pc, #216]	; (8003fe4 <xTaskIncrementTick+0x14c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d104      	bne.n	8003f1e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f14:	4b36      	ldr	r3, [pc, #216]	; (8003ff0 <xTaskIncrementTick+0x158>)
 8003f16:	f04f 32ff 	mov.w	r2, #4294967295
 8003f1a:	601a      	str	r2, [r3, #0]
					break;
 8003f1c:	e03e      	b.n	8003f9c <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f1e:	4b31      	ldr	r3, [pc, #196]	; (8003fe4 <xTaskIncrementTick+0x14c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d203      	bcs.n	8003f3e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f36:	4a2e      	ldr	r2, [pc, #184]	; (8003ff0 <xTaskIncrementTick+0x158>)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f3c:	e02e      	b.n	8003f9c <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	3304      	adds	r3, #4
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fe fec4 	bl	8002cd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d004      	beq.n	8003f5a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	3318      	adds	r3, #24
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fe febb 	bl	8002cd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5e:	2201      	movs	r2, #1
 8003f60:	409a      	lsls	r2, r3
 8003f62:	4b24      	ldr	r3, [pc, #144]	; (8003ff4 <xTaskIncrementTick+0x15c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	4a22      	ldr	r2, [pc, #136]	; (8003ff4 <xTaskIncrementTick+0x15c>)
 8003f6a:	6013      	str	r3, [r2, #0]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f70:	4613      	mov	r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4413      	add	r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	4a1f      	ldr	r2, [pc, #124]	; (8003ff8 <xTaskIncrementTick+0x160>)
 8003f7a:	441a      	add	r2, r3
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	3304      	adds	r3, #4
 8003f80:	4619      	mov	r1, r3
 8003f82:	4610      	mov	r0, r2
 8003f84:	f7fe fe47 	bl	8002c16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f8c:	4b1b      	ldr	r3, [pc, #108]	; (8003ffc <xTaskIncrementTick+0x164>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d3b9      	bcc.n	8003f0a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003f96:	2301      	movs	r3, #1
 8003f98:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f9a:	e7b6      	b.n	8003f0a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f9c:	4b17      	ldr	r3, [pc, #92]	; (8003ffc <xTaskIncrementTick+0x164>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fa2:	4915      	ldr	r1, [pc, #84]	; (8003ff8 <xTaskIncrementTick+0x160>)
 8003fa4:	4613      	mov	r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	4413      	add	r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	440b      	add	r3, r1
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d907      	bls.n	8003fc4 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	e004      	b.n	8003fc4 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003fba:	4b11      	ldr	r3, [pc, #68]	; (8004000 <xTaskIncrementTick+0x168>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	4a0f      	ldr	r2, [pc, #60]	; (8004000 <xTaskIncrementTick+0x168>)
 8003fc2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003fc4:	4b0f      	ldr	r3, [pc, #60]	; (8004004 <xTaskIncrementTick+0x16c>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003fd0:	697b      	ldr	r3, [r7, #20]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3718      	adds	r7, #24
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20000410 	.word	0x20000410
 8003fe0:	200003ec 	.word	0x200003ec
 8003fe4:	200003a0 	.word	0x200003a0
 8003fe8:	200003a4 	.word	0x200003a4
 8003fec:	20000400 	.word	0x20000400
 8003ff0:	20000408 	.word	0x20000408
 8003ff4:	200003f0 	.word	0x200003f0
 8003ff8:	200002ec 	.word	0x200002ec
 8003ffc:	200002e8 	.word	0x200002e8
 8004000:	200003f8 	.word	0x200003f8
 8004004:	200003fc 	.word	0x200003fc

08004008 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004008:	b480      	push	{r7}
 800400a:	b087      	sub	sp, #28
 800400c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800400e:	4b26      	ldr	r3, [pc, #152]	; (80040a8 <vTaskSwitchContext+0xa0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004016:	4b25      	ldr	r3, [pc, #148]	; (80040ac <vTaskSwitchContext+0xa4>)
 8004018:	2201      	movs	r2, #1
 800401a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800401c:	e03e      	b.n	800409c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800401e:	4b23      	ldr	r3, [pc, #140]	; (80040ac <vTaskSwitchContext+0xa4>)
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004024:	4b22      	ldr	r3, [pc, #136]	; (80040b0 <vTaskSwitchContext+0xa8>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	fab3 f383 	clz	r3, r3
 8004030:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004032:	7afb      	ldrb	r3, [r7, #11]
 8004034:	f1c3 031f 	rsb	r3, r3, #31
 8004038:	617b      	str	r3, [r7, #20]
 800403a:	491e      	ldr	r1, [pc, #120]	; (80040b4 <vTaskSwitchContext+0xac>)
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	4613      	mov	r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	4413      	add	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	440b      	add	r3, r1
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d109      	bne.n	8004062 <vTaskSwitchContext+0x5a>
	__asm volatile
 800404e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004052:	f383 8811 	msr	BASEPRI, r3
 8004056:	f3bf 8f6f 	isb	sy
 800405a:	f3bf 8f4f 	dsb	sy
 800405e:	607b      	str	r3, [r7, #4]
 8004060:	e7fe      	b.n	8004060 <vTaskSwitchContext+0x58>
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	4613      	mov	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4413      	add	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4a11      	ldr	r2, [pc, #68]	; (80040b4 <vTaskSwitchContext+0xac>)
 800406e:	4413      	add	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	605a      	str	r2, [r3, #4]
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	3308      	adds	r3, #8
 8004084:	429a      	cmp	r2, r3
 8004086:	d104      	bne.n	8004092 <vTaskSwitchContext+0x8a>
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	605a      	str	r2, [r3, #4]
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	4a07      	ldr	r2, [pc, #28]	; (80040b8 <vTaskSwitchContext+0xb0>)
 800409a:	6013      	str	r3, [r2, #0]
}
 800409c:	bf00      	nop
 800409e:	371c      	adds	r7, #28
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	20000410 	.word	0x20000410
 80040ac:	200003fc 	.word	0x200003fc
 80040b0:	200003f0 	.word	0x200003f0
 80040b4:	200002ec 	.word	0x200002ec
 80040b8:	200002e8 	.word	0x200002e8

080040bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d109      	bne.n	80040e0 <vTaskPlaceOnEventList+0x24>
 80040cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d0:	f383 8811 	msr	BASEPRI, r3
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	60fb      	str	r3, [r7, #12]
 80040de:	e7fe      	b.n	80040de <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80040e0:	4b07      	ldr	r3, [pc, #28]	; (8004100 <vTaskPlaceOnEventList+0x44>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	3318      	adds	r3, #24
 80040e6:	4619      	mov	r1, r3
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f7fe fdb8 	bl	8002c5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80040ee:	2101      	movs	r1, #1
 80040f0:	6838      	ldr	r0, [r7, #0]
 80040f2:	f000 fb8b 	bl	800480c <prvAddCurrentTaskToDelayedList>
}
 80040f6:	bf00      	nop
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	200002e8 	.word	0x200002e8

08004104 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d109      	bne.n	800412e <xTaskRemoveFromEventList+0x2a>
 800411a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800411e:	f383 8811 	msr	BASEPRI, r3
 8004122:	f3bf 8f6f 	isb	sy
 8004126:	f3bf 8f4f 	dsb	sy
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	e7fe      	b.n	800412c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	3318      	adds	r3, #24
 8004132:	4618      	mov	r0, r3
 8004134:	f7fe fdcc 	bl	8002cd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004138:	4b1d      	ldr	r3, [pc, #116]	; (80041b0 <xTaskRemoveFromEventList+0xac>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d11c      	bne.n	800417a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	3304      	adds	r3, #4
 8004144:	4618      	mov	r0, r3
 8004146:	f7fe fdc3 	bl	8002cd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414e:	2201      	movs	r2, #1
 8004150:	409a      	lsls	r2, r3
 8004152:	4b18      	ldr	r3, [pc, #96]	; (80041b4 <xTaskRemoveFromEventList+0xb0>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4313      	orrs	r3, r2
 8004158:	4a16      	ldr	r2, [pc, #88]	; (80041b4 <xTaskRemoveFromEventList+0xb0>)
 800415a:	6013      	str	r3, [r2, #0]
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004160:	4613      	mov	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4a13      	ldr	r2, [pc, #76]	; (80041b8 <xTaskRemoveFromEventList+0xb4>)
 800416a:	441a      	add	r2, r3
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	3304      	adds	r3, #4
 8004170:	4619      	mov	r1, r3
 8004172:	4610      	mov	r0, r2
 8004174:	f7fe fd4f 	bl	8002c16 <vListInsertEnd>
 8004178:	e005      	b.n	8004186 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	3318      	adds	r3, #24
 800417e:	4619      	mov	r1, r3
 8004180:	480e      	ldr	r0, [pc, #56]	; (80041bc <xTaskRemoveFromEventList+0xb8>)
 8004182:	f7fe fd48 	bl	8002c16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800418a:	4b0d      	ldr	r3, [pc, #52]	; (80041c0 <xTaskRemoveFromEventList+0xbc>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004190:	429a      	cmp	r2, r3
 8004192:	d905      	bls.n	80041a0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004194:	2301      	movs	r3, #1
 8004196:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004198:	4b0a      	ldr	r3, [pc, #40]	; (80041c4 <xTaskRemoveFromEventList+0xc0>)
 800419a:	2201      	movs	r2, #1
 800419c:	601a      	str	r2, [r3, #0]
 800419e:	e001      	b.n	80041a4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80041a0:	2300      	movs	r3, #0
 80041a2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80041a4:	697b      	ldr	r3, [r7, #20]
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	20000410 	.word	0x20000410
 80041b4:	200003f0 	.word	0x200003f0
 80041b8:	200002ec 	.word	0x200002ec
 80041bc:	200003a8 	.word	0x200003a8
 80041c0:	200002e8 	.word	0x200002e8
 80041c4:	200003fc 	.word	0x200003fc

080041c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80041d0:	4b06      	ldr	r3, [pc, #24]	; (80041ec <vTaskInternalSetTimeOutState+0x24>)
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80041d8:	4b05      	ldr	r3, [pc, #20]	; (80041f0 <vTaskInternalSetTimeOutState+0x28>)
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	605a      	str	r2, [r3, #4]
}
 80041e0:	bf00      	nop
 80041e2:	370c      	adds	r7, #12
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr
 80041ec:	20000400 	.word	0x20000400
 80041f0:	200003ec 	.word	0x200003ec

080041f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b088      	sub	sp, #32
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d109      	bne.n	8004218 <xTaskCheckForTimeOut+0x24>
 8004204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004208:	f383 8811 	msr	BASEPRI, r3
 800420c:	f3bf 8f6f 	isb	sy
 8004210:	f3bf 8f4f 	dsb	sy
 8004214:	613b      	str	r3, [r7, #16]
 8004216:	e7fe      	b.n	8004216 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d109      	bne.n	8004232 <xTaskCheckForTimeOut+0x3e>
 800421e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004222:	f383 8811 	msr	BASEPRI, r3
 8004226:	f3bf 8f6f 	isb	sy
 800422a:	f3bf 8f4f 	dsb	sy
 800422e:	60fb      	str	r3, [r7, #12]
 8004230:	e7fe      	b.n	8004230 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004232:	f000 fc7b 	bl	8004b2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004236:	4b1d      	ldr	r3, [pc, #116]	; (80042ac <xTaskCheckForTimeOut+0xb8>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800424e:	d102      	bne.n	8004256 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004250:	2300      	movs	r3, #0
 8004252:	61fb      	str	r3, [r7, #28]
 8004254:	e023      	b.n	800429e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	4b15      	ldr	r3, [pc, #84]	; (80042b0 <xTaskCheckForTimeOut+0xbc>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	429a      	cmp	r2, r3
 8004260:	d007      	beq.n	8004272 <xTaskCheckForTimeOut+0x7e>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	69ba      	ldr	r2, [r7, #24]
 8004268:	429a      	cmp	r2, r3
 800426a:	d302      	bcc.n	8004272 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800426c:	2301      	movs	r3, #1
 800426e:	61fb      	str	r3, [r7, #28]
 8004270:	e015      	b.n	800429e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	429a      	cmp	r2, r3
 800427a:	d20b      	bcs.n	8004294 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	1ad2      	subs	r2, r2, r3
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f7ff ff9d 	bl	80041c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800428e:	2300      	movs	r3, #0
 8004290:	61fb      	str	r3, [r7, #28]
 8004292:	e004      	b.n	800429e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	2200      	movs	r2, #0
 8004298:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800429a:	2301      	movs	r3, #1
 800429c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800429e:	f000 fc73 	bl	8004b88 <vPortExitCritical>

	return xReturn;
 80042a2:	69fb      	ldr	r3, [r7, #28]
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3720      	adds	r7, #32
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	200003ec 	.word	0x200003ec
 80042b0:	20000400 	.word	0x20000400

080042b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80042b8:	4b03      	ldr	r3, [pc, #12]	; (80042c8 <vTaskMissedYield+0x14>)
 80042ba:	2201      	movs	r2, #1
 80042bc:	601a      	str	r2, [r3, #0]
}
 80042be:	bf00      	nop
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	200003fc 	.word	0x200003fc

080042cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80042d4:	f000 f852 	bl	800437c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80042d8:	4b06      	ldr	r3, [pc, #24]	; (80042f4 <prvIdleTask+0x28>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d9f9      	bls.n	80042d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80042e0:	4b05      	ldr	r3, [pc, #20]	; (80042f8 <prvIdleTask+0x2c>)
 80042e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	f3bf 8f4f 	dsb	sy
 80042ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80042f0:	e7f0      	b.n	80042d4 <prvIdleTask+0x8>
 80042f2:	bf00      	nop
 80042f4:	200002ec 	.word	0x200002ec
 80042f8:	e000ed04 	.word	0xe000ed04

080042fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004302:	2300      	movs	r3, #0
 8004304:	607b      	str	r3, [r7, #4]
 8004306:	e00c      	b.n	8004322 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	4613      	mov	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4a12      	ldr	r2, [pc, #72]	; (800435c <prvInitialiseTaskLists+0x60>)
 8004314:	4413      	add	r3, r2
 8004316:	4618      	mov	r0, r3
 8004318:	f7fe fc50 	bl	8002bbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	3301      	adds	r3, #1
 8004320:	607b      	str	r3, [r7, #4]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b06      	cmp	r3, #6
 8004326:	d9ef      	bls.n	8004308 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004328:	480d      	ldr	r0, [pc, #52]	; (8004360 <prvInitialiseTaskLists+0x64>)
 800432a:	f7fe fc47 	bl	8002bbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800432e:	480d      	ldr	r0, [pc, #52]	; (8004364 <prvInitialiseTaskLists+0x68>)
 8004330:	f7fe fc44 	bl	8002bbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004334:	480c      	ldr	r0, [pc, #48]	; (8004368 <prvInitialiseTaskLists+0x6c>)
 8004336:	f7fe fc41 	bl	8002bbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800433a:	480c      	ldr	r0, [pc, #48]	; (800436c <prvInitialiseTaskLists+0x70>)
 800433c:	f7fe fc3e 	bl	8002bbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004340:	480b      	ldr	r0, [pc, #44]	; (8004370 <prvInitialiseTaskLists+0x74>)
 8004342:	f7fe fc3b 	bl	8002bbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004346:	4b0b      	ldr	r3, [pc, #44]	; (8004374 <prvInitialiseTaskLists+0x78>)
 8004348:	4a05      	ldr	r2, [pc, #20]	; (8004360 <prvInitialiseTaskLists+0x64>)
 800434a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800434c:	4b0a      	ldr	r3, [pc, #40]	; (8004378 <prvInitialiseTaskLists+0x7c>)
 800434e:	4a05      	ldr	r2, [pc, #20]	; (8004364 <prvInitialiseTaskLists+0x68>)
 8004350:	601a      	str	r2, [r3, #0]
}
 8004352:	bf00      	nop
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	200002ec 	.word	0x200002ec
 8004360:	20000378 	.word	0x20000378
 8004364:	2000038c 	.word	0x2000038c
 8004368:	200003a8 	.word	0x200003a8
 800436c:	200003bc 	.word	0x200003bc
 8004370:	200003d4 	.word	0x200003d4
 8004374:	200003a0 	.word	0x200003a0
 8004378:	200003a4 	.word	0x200003a4

0800437c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004382:	e019      	b.n	80043b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004384:	f000 fbd2 	bl	8004b2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004388:	4b0f      	ldr	r3, [pc, #60]	; (80043c8 <prvCheckTasksWaitingTermination+0x4c>)
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	3304      	adds	r3, #4
 8004394:	4618      	mov	r0, r3
 8004396:	f7fe fc9b 	bl	8002cd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800439a:	4b0c      	ldr	r3, [pc, #48]	; (80043cc <prvCheckTasksWaitingTermination+0x50>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	3b01      	subs	r3, #1
 80043a0:	4a0a      	ldr	r2, [pc, #40]	; (80043cc <prvCheckTasksWaitingTermination+0x50>)
 80043a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80043a4:	4b0a      	ldr	r3, [pc, #40]	; (80043d0 <prvCheckTasksWaitingTermination+0x54>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	3b01      	subs	r3, #1
 80043aa:	4a09      	ldr	r2, [pc, #36]	; (80043d0 <prvCheckTasksWaitingTermination+0x54>)
 80043ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80043ae:	f000 fbeb 	bl	8004b88 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 f80e 	bl	80043d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043b8:	4b05      	ldr	r3, [pc, #20]	; (80043d0 <prvCheckTasksWaitingTermination+0x54>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1e1      	bne.n	8004384 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80043c0:	bf00      	nop
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	200003bc 	.word	0x200003bc
 80043cc:	200003e8 	.word	0x200003e8
 80043d0:	200003d0 	.word	0x200003d0

080043d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d108      	bne.n	80043f8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 fd7a 	bl	8004ee4 <vPortFree>
				vPortFree( pxTCB );
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 fd77 	bl	8004ee4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80043f6:	e017      	b.n	8004428 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d103      	bne.n	800440a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 fd6e 	bl	8004ee4 <vPortFree>
	}
 8004408:	e00e      	b.n	8004428 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004410:	2b02      	cmp	r3, #2
 8004412:	d009      	beq.n	8004428 <prvDeleteTCB+0x54>
 8004414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004418:	f383 8811 	msr	BASEPRI, r3
 800441c:	f3bf 8f6f 	isb	sy
 8004420:	f3bf 8f4f 	dsb	sy
 8004424:	60fb      	str	r3, [r7, #12]
 8004426:	e7fe      	b.n	8004426 <prvDeleteTCB+0x52>
	}
 8004428:	bf00      	nop
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004436:	4b0c      	ldr	r3, [pc, #48]	; (8004468 <prvResetNextTaskUnblockTime+0x38>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d104      	bne.n	800444a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004440:	4b0a      	ldr	r3, [pc, #40]	; (800446c <prvResetNextTaskUnblockTime+0x3c>)
 8004442:	f04f 32ff 	mov.w	r2, #4294967295
 8004446:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004448:	e008      	b.n	800445c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800444a:	4b07      	ldr	r3, [pc, #28]	; (8004468 <prvResetNextTaskUnblockTime+0x38>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	4a04      	ldr	r2, [pc, #16]	; (800446c <prvResetNextTaskUnblockTime+0x3c>)
 800445a:	6013      	str	r3, [r2, #0]
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	200003a0 	.word	0x200003a0
 800446c:	20000408 	.word	0x20000408

08004470 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004476:	4b0b      	ldr	r3, [pc, #44]	; (80044a4 <xTaskGetSchedulerState+0x34>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d102      	bne.n	8004484 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800447e:	2301      	movs	r3, #1
 8004480:	607b      	str	r3, [r7, #4]
 8004482:	e008      	b.n	8004496 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004484:	4b08      	ldr	r3, [pc, #32]	; (80044a8 <xTaskGetSchedulerState+0x38>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800448c:	2302      	movs	r3, #2
 800448e:	607b      	str	r3, [r7, #4]
 8004490:	e001      	b.n	8004496 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004492:	2300      	movs	r3, #0
 8004494:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004496:	687b      	ldr	r3, [r7, #4]
	}
 8004498:	4618      	mov	r0, r3
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr
 80044a4:	200003f4 	.word	0x200003f4
 80044a8:	20000410 	.word	0x20000410

080044ac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80044b8:	2300      	movs	r3, #0
 80044ba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d069      	beq.n	8004596 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c6:	4b36      	ldr	r3, [pc, #216]	; (80045a0 <xTaskPriorityInherit+0xf4>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d259      	bcs.n	8004584 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	db06      	blt.n	80044e6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044d8:	4b31      	ldr	r3, [pc, #196]	; (80045a0 <xTaskPriorityInherit+0xf4>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044de:	f1c3 0207 	rsb	r2, r3, #7
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	6959      	ldr	r1, [r3, #20]
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	4a2b      	ldr	r2, [pc, #172]	; (80045a4 <xTaskPriorityInherit+0xf8>)
 80044f8:	4413      	add	r3, r2
 80044fa:	4299      	cmp	r1, r3
 80044fc:	d13a      	bne.n	8004574 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	3304      	adds	r3, #4
 8004502:	4618      	mov	r0, r3
 8004504:	f7fe fbe4 	bl	8002cd0 <uxListRemove>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d115      	bne.n	800453a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004512:	4924      	ldr	r1, [pc, #144]	; (80045a4 <xTaskPriorityInherit+0xf8>)
 8004514:	4613      	mov	r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	4413      	add	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	440b      	add	r3, r1
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d10a      	bne.n	800453a <xTaskPriorityInherit+0x8e>
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004528:	2201      	movs	r2, #1
 800452a:	fa02 f303 	lsl.w	r3, r2, r3
 800452e:	43da      	mvns	r2, r3
 8004530:	4b1d      	ldr	r3, [pc, #116]	; (80045a8 <xTaskPriorityInherit+0xfc>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4013      	ands	r3, r2
 8004536:	4a1c      	ldr	r2, [pc, #112]	; (80045a8 <xTaskPriorityInherit+0xfc>)
 8004538:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800453a:	4b19      	ldr	r3, [pc, #100]	; (80045a0 <xTaskPriorityInherit+0xf4>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004548:	2201      	movs	r2, #1
 800454a:	409a      	lsls	r2, r3
 800454c:	4b16      	ldr	r3, [pc, #88]	; (80045a8 <xTaskPriorityInherit+0xfc>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4313      	orrs	r3, r2
 8004552:	4a15      	ldr	r2, [pc, #84]	; (80045a8 <xTaskPriorityInherit+0xfc>)
 8004554:	6013      	str	r3, [r2, #0]
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800455a:	4613      	mov	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	4a10      	ldr	r2, [pc, #64]	; (80045a4 <xTaskPriorityInherit+0xf8>)
 8004564:	441a      	add	r2, r3
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	3304      	adds	r3, #4
 800456a:	4619      	mov	r1, r3
 800456c:	4610      	mov	r0, r2
 800456e:	f7fe fb52 	bl	8002c16 <vListInsertEnd>
 8004572:	e004      	b.n	800457e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004574:	4b0a      	ldr	r3, [pc, #40]	; (80045a0 <xTaskPriorityInherit+0xf4>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800457e:	2301      	movs	r3, #1
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	e008      	b.n	8004596 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004588:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <xTaskPriorityInherit+0xf4>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458e:	429a      	cmp	r2, r3
 8004590:	d201      	bcs.n	8004596 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004592:	2301      	movs	r3, #1
 8004594:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004596:	68fb      	ldr	r3, [r7, #12]
	}
 8004598:	4618      	mov	r0, r3
 800459a:	3710      	adds	r7, #16
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	200002e8 	.word	0x200002e8
 80045a4:	200002ec 	.word	0x200002ec
 80045a8:	200003f0 	.word	0x200003f0

080045ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80045b8:	2300      	movs	r3, #0
 80045ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d06c      	beq.n	800469c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80045c2:	4b39      	ldr	r3, [pc, #228]	; (80046a8 <xTaskPriorityDisinherit+0xfc>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d009      	beq.n	80045e0 <xTaskPriorityDisinherit+0x34>
 80045cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d0:	f383 8811 	msr	BASEPRI, r3
 80045d4:	f3bf 8f6f 	isb	sy
 80045d8:	f3bf 8f4f 	dsb	sy
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	e7fe      	b.n	80045de <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d109      	bne.n	80045fc <xTaskPriorityDisinherit+0x50>
 80045e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ec:	f383 8811 	msr	BASEPRI, r3
 80045f0:	f3bf 8f6f 	isb	sy
 80045f4:	f3bf 8f4f 	dsb	sy
 80045f8:	60bb      	str	r3, [r7, #8]
 80045fa:	e7fe      	b.n	80045fa <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004600:	1e5a      	subs	r2, r3, #1
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800460e:	429a      	cmp	r2, r3
 8004610:	d044      	beq.n	800469c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004616:	2b00      	cmp	r3, #0
 8004618:	d140      	bne.n	800469c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	3304      	adds	r3, #4
 800461e:	4618      	mov	r0, r3
 8004620:	f7fe fb56 	bl	8002cd0 <uxListRemove>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d115      	bne.n	8004656 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800462e:	491f      	ldr	r1, [pc, #124]	; (80046ac <xTaskPriorityDisinherit+0x100>)
 8004630:	4613      	mov	r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	4413      	add	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	440b      	add	r3, r1
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d10a      	bne.n	8004656 <xTaskPriorityDisinherit+0xaa>
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004644:	2201      	movs	r2, #1
 8004646:	fa02 f303 	lsl.w	r3, r2, r3
 800464a:	43da      	mvns	r2, r3
 800464c:	4b18      	ldr	r3, [pc, #96]	; (80046b0 <xTaskPriorityDisinherit+0x104>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4013      	ands	r3, r2
 8004652:	4a17      	ldr	r2, [pc, #92]	; (80046b0 <xTaskPriorityDisinherit+0x104>)
 8004654:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004662:	f1c3 0207 	rsb	r2, r3, #7
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466e:	2201      	movs	r2, #1
 8004670:	409a      	lsls	r2, r3
 8004672:	4b0f      	ldr	r3, [pc, #60]	; (80046b0 <xTaskPriorityDisinherit+0x104>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4313      	orrs	r3, r2
 8004678:	4a0d      	ldr	r2, [pc, #52]	; (80046b0 <xTaskPriorityDisinherit+0x104>)
 800467a:	6013      	str	r3, [r2, #0]
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004680:	4613      	mov	r3, r2
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	4413      	add	r3, r2
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	4a08      	ldr	r2, [pc, #32]	; (80046ac <xTaskPriorityDisinherit+0x100>)
 800468a:	441a      	add	r2, r3
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	3304      	adds	r3, #4
 8004690:	4619      	mov	r1, r3
 8004692:	4610      	mov	r0, r2
 8004694:	f7fe fabf 	bl	8002c16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004698:	2301      	movs	r3, #1
 800469a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800469c:	697b      	ldr	r3, [r7, #20]
	}
 800469e:	4618      	mov	r0, r3
 80046a0:	3718      	adds	r7, #24
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	200002e8 	.word	0x200002e8
 80046ac:	200002ec 	.word	0x200002ec
 80046b0:	200003f0 	.word	0x200003f0

080046b4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b088      	sub	sp, #32
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80046c2:	2301      	movs	r3, #1
 80046c4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 8081 	beq.w	80047d0 <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d109      	bne.n	80046ea <vTaskPriorityDisinheritAfterTimeout+0x36>
 80046d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046da:	f383 8811 	msr	BASEPRI, r3
 80046de:	f3bf 8f6f 	isb	sy
 80046e2:	f3bf 8f4f 	dsb	sy
 80046e6:	60fb      	str	r3, [r7, #12]
 80046e8:	e7fe      	b.n	80046e8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d902      	bls.n	80046fa <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	61fb      	str	r3, [r7, #28]
 80046f8:	e002      	b.n	8004700 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046fe:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004704:	69fa      	ldr	r2, [r7, #28]
 8004706:	429a      	cmp	r2, r3
 8004708:	d062      	beq.n	80047d0 <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	429a      	cmp	r2, r3
 8004712:	d15d      	bne.n	80047d0 <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004714:	4b30      	ldr	r3, [pc, #192]	; (80047d8 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	429a      	cmp	r2, r3
 800471c:	d109      	bne.n	8004732 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800471e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004722:	f383 8811 	msr	BASEPRI, r3
 8004726:	f3bf 8f6f 	isb	sy
 800472a:	f3bf 8f4f 	dsb	sy
 800472e:	60bb      	str	r3, [r7, #8]
 8004730:	e7fe      	b.n	8004730 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004736:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	69fa      	ldr	r2, [r7, #28]
 800473c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	2b00      	cmp	r3, #0
 8004744:	db04      	blt.n	8004750 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	f1c3 0207 	rsb	r2, r3, #7
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	6959      	ldr	r1, [r3, #20]
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	4613      	mov	r3, r2
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	4413      	add	r3, r2
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	4a1f      	ldr	r2, [pc, #124]	; (80047dc <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8004760:	4413      	add	r3, r2
 8004762:	4299      	cmp	r1, r3
 8004764:	d134      	bne.n	80047d0 <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	3304      	adds	r3, #4
 800476a:	4618      	mov	r0, r3
 800476c:	f7fe fab0 	bl	8002cd0 <uxListRemove>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d115      	bne.n	80047a2 <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800477a:	4918      	ldr	r1, [pc, #96]	; (80047dc <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800477c:	4613      	mov	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	440b      	add	r3, r1
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d10a      	bne.n	80047a2 <vTaskPriorityDisinheritAfterTimeout+0xee>
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004790:	2201      	movs	r2, #1
 8004792:	fa02 f303 	lsl.w	r3, r2, r3
 8004796:	43da      	mvns	r2, r3
 8004798:	4b11      	ldr	r3, [pc, #68]	; (80047e0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4013      	ands	r3, r2
 800479e:	4a10      	ldr	r2, [pc, #64]	; (80047e0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80047a0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a6:	2201      	movs	r2, #1
 80047a8:	409a      	lsls	r2, r3
 80047aa:	4b0d      	ldr	r3, [pc, #52]	; (80047e0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	4a0b      	ldr	r2, [pc, #44]	; (80047e0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80047b2:	6013      	str	r3, [r2, #0]
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b8:	4613      	mov	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4413      	add	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4a06      	ldr	r2, [pc, #24]	; (80047dc <vTaskPriorityDisinheritAfterTimeout+0x128>)
 80047c2:	441a      	add	r2, r3
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	3304      	adds	r3, #4
 80047c8:	4619      	mov	r1, r3
 80047ca:	4610      	mov	r0, r2
 80047cc:	f7fe fa23 	bl	8002c16 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80047d0:	bf00      	nop
 80047d2:	3720      	adds	r7, #32
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	200002e8 	.word	0x200002e8
 80047dc:	200002ec 	.word	0x200002ec
 80047e0:	200003f0 	.word	0x200003f0

080047e4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80047e4:	b480      	push	{r7}
 80047e6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80047e8:	4b07      	ldr	r3, [pc, #28]	; (8004808 <pvTaskIncrementMutexHeldCount+0x24>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d004      	beq.n	80047fa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80047f0:	4b05      	ldr	r3, [pc, #20]	; (8004808 <pvTaskIncrementMutexHeldCount+0x24>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047f6:	3201      	adds	r2, #1
 80047f8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80047fa:	4b03      	ldr	r3, [pc, #12]	; (8004808 <pvTaskIncrementMutexHeldCount+0x24>)
 80047fc:	681b      	ldr	r3, [r3, #0]
	}
 80047fe:	4618      	mov	r0, r3
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr
 8004808:	200002e8 	.word	0x200002e8

0800480c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004816:	4b29      	ldr	r3, [pc, #164]	; (80048bc <prvAddCurrentTaskToDelayedList+0xb0>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800481c:	4b28      	ldr	r3, [pc, #160]	; (80048c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	3304      	adds	r3, #4
 8004822:	4618      	mov	r0, r3
 8004824:	f7fe fa54 	bl	8002cd0 <uxListRemove>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10b      	bne.n	8004846 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800482e:	4b24      	ldr	r3, [pc, #144]	; (80048c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004834:	2201      	movs	r2, #1
 8004836:	fa02 f303 	lsl.w	r3, r2, r3
 800483a:	43da      	mvns	r2, r3
 800483c:	4b21      	ldr	r3, [pc, #132]	; (80048c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4013      	ands	r3, r2
 8004842:	4a20      	ldr	r2, [pc, #128]	; (80048c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004844:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484c:	d10a      	bne.n	8004864 <prvAddCurrentTaskToDelayedList+0x58>
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d007      	beq.n	8004864 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004854:	4b1a      	ldr	r3, [pc, #104]	; (80048c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	3304      	adds	r3, #4
 800485a:	4619      	mov	r1, r3
 800485c:	481a      	ldr	r0, [pc, #104]	; (80048c8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800485e:	f7fe f9da 	bl	8002c16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004862:	e026      	b.n	80048b2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4413      	add	r3, r2
 800486a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800486c:	4b14      	ldr	r3, [pc, #80]	; (80048c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68ba      	ldr	r2, [r7, #8]
 8004872:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004874:	68ba      	ldr	r2, [r7, #8]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	429a      	cmp	r2, r3
 800487a:	d209      	bcs.n	8004890 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800487c:	4b13      	ldr	r3, [pc, #76]	; (80048cc <prvAddCurrentTaskToDelayedList+0xc0>)
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	4b0f      	ldr	r3, [pc, #60]	; (80048c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	3304      	adds	r3, #4
 8004886:	4619      	mov	r1, r3
 8004888:	4610      	mov	r0, r2
 800488a:	f7fe f9e8 	bl	8002c5e <vListInsert>
}
 800488e:	e010      	b.n	80048b2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004890:	4b0f      	ldr	r3, [pc, #60]	; (80048d0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	4b0a      	ldr	r3, [pc, #40]	; (80048c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	3304      	adds	r3, #4
 800489a:	4619      	mov	r1, r3
 800489c:	4610      	mov	r0, r2
 800489e:	f7fe f9de 	bl	8002c5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80048a2:	4b0c      	ldr	r3, [pc, #48]	; (80048d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68ba      	ldr	r2, [r7, #8]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d202      	bcs.n	80048b2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80048ac:	4a09      	ldr	r2, [pc, #36]	; (80048d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	6013      	str	r3, [r2, #0]
}
 80048b2:	bf00      	nop
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	200003ec 	.word	0x200003ec
 80048c0:	200002e8 	.word	0x200002e8
 80048c4:	200003f0 	.word	0x200003f0
 80048c8:	200003d4 	.word	0x200003d4
 80048cc:	200003a4 	.word	0x200003a4
 80048d0:	200003a0 	.word	0x200003a0
 80048d4:	20000408 	.word	0x20000408

080048d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	3b04      	subs	r3, #4
 80048e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80048f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	3b04      	subs	r3, #4
 80048f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f023 0201 	bic.w	r2, r3, #1
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	3b04      	subs	r3, #4
 8004906:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004908:	4a0c      	ldr	r2, [pc, #48]	; (800493c <pxPortInitialiseStack+0x64>)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	3b14      	subs	r3, #20
 8004912:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	3b04      	subs	r3, #4
 800491e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f06f 0202 	mvn.w	r2, #2
 8004926:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	3b20      	subs	r3, #32
 800492c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800492e:	68fb      	ldr	r3, [r7, #12]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	08004941 	.word	0x08004941

08004940 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004940:	b480      	push	{r7}
 8004942:	b085      	sub	sp, #20
 8004944:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004946:	2300      	movs	r3, #0
 8004948:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800494a:	4b11      	ldr	r3, [pc, #68]	; (8004990 <prvTaskExitError+0x50>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004952:	d009      	beq.n	8004968 <prvTaskExitError+0x28>
 8004954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004958:	f383 8811 	msr	BASEPRI, r3
 800495c:	f3bf 8f6f 	isb	sy
 8004960:	f3bf 8f4f 	dsb	sy
 8004964:	60fb      	str	r3, [r7, #12]
 8004966:	e7fe      	b.n	8004966 <prvTaskExitError+0x26>
 8004968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800496c:	f383 8811 	msr	BASEPRI, r3
 8004970:	f3bf 8f6f 	isb	sy
 8004974:	f3bf 8f4f 	dsb	sy
 8004978:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800497a:	bf00      	nop
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0fc      	beq.n	800497c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004982:	bf00      	nop
 8004984:	3714      	adds	r7, #20
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	2000000c 	.word	0x2000000c
	...

080049a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80049a0:	4b07      	ldr	r3, [pc, #28]	; (80049c0 <pxCurrentTCBConst2>)
 80049a2:	6819      	ldr	r1, [r3, #0]
 80049a4:	6808      	ldr	r0, [r1, #0]
 80049a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049aa:	f380 8809 	msr	PSP, r0
 80049ae:	f3bf 8f6f 	isb	sy
 80049b2:	f04f 0000 	mov.w	r0, #0
 80049b6:	f380 8811 	msr	BASEPRI, r0
 80049ba:	4770      	bx	lr
 80049bc:	f3af 8000 	nop.w

080049c0 <pxCurrentTCBConst2>:
 80049c0:	200002e8 	.word	0x200002e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80049c4:	bf00      	nop
 80049c6:	bf00      	nop

080049c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80049c8:	4808      	ldr	r0, [pc, #32]	; (80049ec <prvPortStartFirstTask+0x24>)
 80049ca:	6800      	ldr	r0, [r0, #0]
 80049cc:	6800      	ldr	r0, [r0, #0]
 80049ce:	f380 8808 	msr	MSP, r0
 80049d2:	f04f 0000 	mov.w	r0, #0
 80049d6:	f380 8814 	msr	CONTROL, r0
 80049da:	b662      	cpsie	i
 80049dc:	b661      	cpsie	f
 80049de:	f3bf 8f4f 	dsb	sy
 80049e2:	f3bf 8f6f 	isb	sy
 80049e6:	df00      	svc	0
 80049e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80049ea:	bf00      	nop
 80049ec:	e000ed08 	.word	0xe000ed08

080049f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049f6:	4b44      	ldr	r3, [pc, #272]	; (8004b08 <xPortStartScheduler+0x118>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a44      	ldr	r2, [pc, #272]	; (8004b0c <xPortStartScheduler+0x11c>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d109      	bne.n	8004a14 <xPortStartScheduler+0x24>
 8004a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a04:	f383 8811 	msr	BASEPRI, r3
 8004a08:	f3bf 8f6f 	isb	sy
 8004a0c:	f3bf 8f4f 	dsb	sy
 8004a10:	613b      	str	r3, [r7, #16]
 8004a12:	e7fe      	b.n	8004a12 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004a14:	4b3c      	ldr	r3, [pc, #240]	; (8004b08 <xPortStartScheduler+0x118>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a3d      	ldr	r2, [pc, #244]	; (8004b10 <xPortStartScheduler+0x120>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d109      	bne.n	8004a32 <xPortStartScheduler+0x42>
 8004a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a22:	f383 8811 	msr	BASEPRI, r3
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	f3bf 8f4f 	dsb	sy
 8004a2e:	60fb      	str	r3, [r7, #12]
 8004a30:	e7fe      	b.n	8004a30 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a32:	4b38      	ldr	r3, [pc, #224]	; (8004b14 <xPortStartScheduler+0x124>)
 8004a34:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	22ff      	movs	r2, #255	; 0xff
 8004a42:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a4c:	78fb      	ldrb	r3, [r7, #3]
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	4b30      	ldr	r3, [pc, #192]	; (8004b18 <xPortStartScheduler+0x128>)
 8004a58:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a5a:	4b30      	ldr	r3, [pc, #192]	; (8004b1c <xPortStartScheduler+0x12c>)
 8004a5c:	2207      	movs	r2, #7
 8004a5e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a60:	e009      	b.n	8004a76 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004a62:	4b2e      	ldr	r3, [pc, #184]	; (8004b1c <xPortStartScheduler+0x12c>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3b01      	subs	r3, #1
 8004a68:	4a2c      	ldr	r2, [pc, #176]	; (8004b1c <xPortStartScheduler+0x12c>)
 8004a6a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a6c:	78fb      	ldrb	r3, [r7, #3]
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	005b      	lsls	r3, r3, #1
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a76:	78fb      	ldrb	r3, [r7, #3]
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a7e:	2b80      	cmp	r3, #128	; 0x80
 8004a80:	d0ef      	beq.n	8004a62 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a82:	4b26      	ldr	r3, [pc, #152]	; (8004b1c <xPortStartScheduler+0x12c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f1c3 0307 	rsb	r3, r3, #7
 8004a8a:	2b04      	cmp	r3, #4
 8004a8c:	d009      	beq.n	8004aa2 <xPortStartScheduler+0xb2>
 8004a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a92:	f383 8811 	msr	BASEPRI, r3
 8004a96:	f3bf 8f6f 	isb	sy
 8004a9a:	f3bf 8f4f 	dsb	sy
 8004a9e:	60bb      	str	r3, [r7, #8]
 8004aa0:	e7fe      	b.n	8004aa0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004aa2:	4b1e      	ldr	r3, [pc, #120]	; (8004b1c <xPortStartScheduler+0x12c>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	021b      	lsls	r3, r3, #8
 8004aa8:	4a1c      	ldr	r2, [pc, #112]	; (8004b1c <xPortStartScheduler+0x12c>)
 8004aaa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004aac:	4b1b      	ldr	r3, [pc, #108]	; (8004b1c <xPortStartScheduler+0x12c>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ab4:	4a19      	ldr	r2, [pc, #100]	; (8004b1c <xPortStartScheduler+0x12c>)
 8004ab6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	b2da      	uxtb	r2, r3
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ac0:	4b17      	ldr	r3, [pc, #92]	; (8004b20 <xPortStartScheduler+0x130>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a16      	ldr	r2, [pc, #88]	; (8004b20 <xPortStartScheduler+0x130>)
 8004ac6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004aca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004acc:	4b14      	ldr	r3, [pc, #80]	; (8004b20 <xPortStartScheduler+0x130>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a13      	ldr	r2, [pc, #76]	; (8004b20 <xPortStartScheduler+0x130>)
 8004ad2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004ad6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ad8:	f000 f8d6 	bl	8004c88 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004adc:	4b11      	ldr	r3, [pc, #68]	; (8004b24 <xPortStartScheduler+0x134>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ae2:	f000 f8f5 	bl	8004cd0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ae6:	4b10      	ldr	r3, [pc, #64]	; (8004b28 <xPortStartScheduler+0x138>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a0f      	ldr	r2, [pc, #60]	; (8004b28 <xPortStartScheduler+0x138>)
 8004aec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004af0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004af2:	f7ff ff69 	bl	80049c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004af6:	f7ff fa87 	bl	8004008 <vTaskSwitchContext>
	prvTaskExitError();
 8004afa:	f7ff ff21 	bl	8004940 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3718      	adds	r7, #24
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	e000ed00 	.word	0xe000ed00
 8004b0c:	410fc271 	.word	0x410fc271
 8004b10:	410fc270 	.word	0x410fc270
 8004b14:	e000e400 	.word	0xe000e400
 8004b18:	20000414 	.word	0x20000414
 8004b1c:	20000418 	.word	0x20000418
 8004b20:	e000ed20 	.word	0xe000ed20
 8004b24:	2000000c 	.word	0x2000000c
 8004b28:	e000ef34 	.word	0xe000ef34

08004b2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b44:	4b0e      	ldr	r3, [pc, #56]	; (8004b80 <vPortEnterCritical+0x54>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	3301      	adds	r3, #1
 8004b4a:	4a0d      	ldr	r2, [pc, #52]	; (8004b80 <vPortEnterCritical+0x54>)
 8004b4c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b4e:	4b0c      	ldr	r3, [pc, #48]	; (8004b80 <vPortEnterCritical+0x54>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d10e      	bne.n	8004b74 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <vPortEnterCritical+0x58>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d009      	beq.n	8004b74 <vPortEnterCritical+0x48>
 8004b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b64:	f383 8811 	msr	BASEPRI, r3
 8004b68:	f3bf 8f6f 	isb	sy
 8004b6c:	f3bf 8f4f 	dsb	sy
 8004b70:	603b      	str	r3, [r7, #0]
 8004b72:	e7fe      	b.n	8004b72 <vPortEnterCritical+0x46>
	}
}
 8004b74:	bf00      	nop
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	2000000c 	.word	0x2000000c
 8004b84:	e000ed04 	.word	0xe000ed04

08004b88 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b8e:	4b11      	ldr	r3, [pc, #68]	; (8004bd4 <vPortExitCritical+0x4c>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d109      	bne.n	8004baa <vPortExitCritical+0x22>
 8004b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b9a:	f383 8811 	msr	BASEPRI, r3
 8004b9e:	f3bf 8f6f 	isb	sy
 8004ba2:	f3bf 8f4f 	dsb	sy
 8004ba6:	607b      	str	r3, [r7, #4]
 8004ba8:	e7fe      	b.n	8004ba8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004baa:	4b0a      	ldr	r3, [pc, #40]	; (8004bd4 <vPortExitCritical+0x4c>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	4a08      	ldr	r2, [pc, #32]	; (8004bd4 <vPortExitCritical+0x4c>)
 8004bb2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004bb4:	4b07      	ldr	r3, [pc, #28]	; (8004bd4 <vPortExitCritical+0x4c>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d104      	bne.n	8004bc6 <vPortExitCritical+0x3e>
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004bc6:	bf00      	nop
 8004bc8:	370c      	adds	r7, #12
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	2000000c 	.word	0x2000000c
	...

08004be0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004be0:	f3ef 8009 	mrs	r0, PSP
 8004be4:	f3bf 8f6f 	isb	sy
 8004be8:	4b15      	ldr	r3, [pc, #84]	; (8004c40 <pxCurrentTCBConst>)
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	f01e 0f10 	tst.w	lr, #16
 8004bf0:	bf08      	it	eq
 8004bf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004bf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bfa:	6010      	str	r0, [r2, #0]
 8004bfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004c00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004c04:	f380 8811 	msr	BASEPRI, r0
 8004c08:	f3bf 8f4f 	dsb	sy
 8004c0c:	f3bf 8f6f 	isb	sy
 8004c10:	f7ff f9fa 	bl	8004008 <vTaskSwitchContext>
 8004c14:	f04f 0000 	mov.w	r0, #0
 8004c18:	f380 8811 	msr	BASEPRI, r0
 8004c1c:	bc09      	pop	{r0, r3}
 8004c1e:	6819      	ldr	r1, [r3, #0]
 8004c20:	6808      	ldr	r0, [r1, #0]
 8004c22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c26:	f01e 0f10 	tst.w	lr, #16
 8004c2a:	bf08      	it	eq
 8004c2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c30:	f380 8809 	msr	PSP, r0
 8004c34:	f3bf 8f6f 	isb	sy
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	f3af 8000 	nop.w

08004c40 <pxCurrentTCBConst>:
 8004c40:	200002e8 	.word	0x200002e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c44:	bf00      	nop
 8004c46:	bf00      	nop

08004c48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c52:	f383 8811 	msr	BASEPRI, r3
 8004c56:	f3bf 8f6f 	isb	sy
 8004c5a:	f3bf 8f4f 	dsb	sy
 8004c5e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c60:	f7ff f91a 	bl	8003e98 <xTaskIncrementTick>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d003      	beq.n	8004c72 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c6a:	4b06      	ldr	r3, [pc, #24]	; (8004c84 <SysTick_Handler+0x3c>)
 8004c6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c70:	601a      	str	r2, [r3, #0]
 8004c72:	2300      	movs	r3, #0
 8004c74:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c7c:	bf00      	nop
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	e000ed04 	.word	0xe000ed04

08004c88 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c88:	b480      	push	{r7}
 8004c8a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c8c:	4b0b      	ldr	r3, [pc, #44]	; (8004cbc <vPortSetupTimerInterrupt+0x34>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c92:	4b0b      	ldr	r3, [pc, #44]	; (8004cc0 <vPortSetupTimerInterrupt+0x38>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c98:	4b0a      	ldr	r3, [pc, #40]	; (8004cc4 <vPortSetupTimerInterrupt+0x3c>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a0a      	ldr	r2, [pc, #40]	; (8004cc8 <vPortSetupTimerInterrupt+0x40>)
 8004c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca2:	099b      	lsrs	r3, r3, #6
 8004ca4:	4a09      	ldr	r2, [pc, #36]	; (8004ccc <vPortSetupTimerInterrupt+0x44>)
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004caa:	4b04      	ldr	r3, [pc, #16]	; (8004cbc <vPortSetupTimerInterrupt+0x34>)
 8004cac:	2207      	movs	r2, #7
 8004cae:	601a      	str	r2, [r3, #0]
}
 8004cb0:	bf00      	nop
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	e000e010 	.word	0xe000e010
 8004cc0:	e000e018 	.word	0xe000e018
 8004cc4:	20000000 	.word	0x20000000
 8004cc8:	10624dd3 	.word	0x10624dd3
 8004ccc:	e000e014 	.word	0xe000e014

08004cd0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004cd0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ce0 <vPortEnableVFP+0x10>
 8004cd4:	6801      	ldr	r1, [r0, #0]
 8004cd6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004cda:	6001      	str	r1, [r0, #0]
 8004cdc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004cde:	bf00      	nop
 8004ce0:	e000ed88 	.word	0xe000ed88

08004ce4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004cea:	f3ef 8305 	mrs	r3, IPSR
 8004cee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2b0f      	cmp	r3, #15
 8004cf4:	d913      	bls.n	8004d1e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004cf6:	4a16      	ldr	r2, [pc, #88]	; (8004d50 <vPortValidateInterruptPriority+0x6c>)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004d00:	4b14      	ldr	r3, [pc, #80]	; (8004d54 <vPortValidateInterruptPriority+0x70>)
 8004d02:	781b      	ldrb	r3, [r3, #0]
 8004d04:	7afa      	ldrb	r2, [r7, #11]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d209      	bcs.n	8004d1e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d0e:	f383 8811 	msr	BASEPRI, r3
 8004d12:	f3bf 8f6f 	isb	sy
 8004d16:	f3bf 8f4f 	dsb	sy
 8004d1a:	607b      	str	r3, [r7, #4]
 8004d1c:	e7fe      	b.n	8004d1c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004d1e:	4b0e      	ldr	r3, [pc, #56]	; (8004d58 <vPortValidateInterruptPriority+0x74>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004d26:	4b0d      	ldr	r3, [pc, #52]	; (8004d5c <vPortValidateInterruptPriority+0x78>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d909      	bls.n	8004d42 <vPortValidateInterruptPriority+0x5e>
 8004d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d32:	f383 8811 	msr	BASEPRI, r3
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	f3bf 8f4f 	dsb	sy
 8004d3e:	603b      	str	r3, [r7, #0]
 8004d40:	e7fe      	b.n	8004d40 <vPortValidateInterruptPriority+0x5c>
	}
 8004d42:	bf00      	nop
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	e000e3f0 	.word	0xe000e3f0
 8004d54:	20000414 	.word	0x20000414
 8004d58:	e000ed0c 	.word	0xe000ed0c
 8004d5c:	20000418 	.word	0x20000418

08004d60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08a      	sub	sp, #40	; 0x28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d6c:	f7fe ffea 	bl	8003d44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d70:	4b57      	ldr	r3, [pc, #348]	; (8004ed0 <pvPortMalloc+0x170>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d78:	f000 f90c 	bl	8004f94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d7c:	4b55      	ldr	r3, [pc, #340]	; (8004ed4 <pvPortMalloc+0x174>)
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4013      	ands	r3, r2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f040 808c 	bne.w	8004ea2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d01c      	beq.n	8004dca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004d90:	2208      	movs	r2, #8
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4413      	add	r3, r2
 8004d96:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d013      	beq.n	8004dca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f023 0307 	bic.w	r3, r3, #7
 8004da8:	3308      	adds	r3, #8
 8004daa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f003 0307 	and.w	r3, r3, #7
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d009      	beq.n	8004dca <pvPortMalloc+0x6a>
 8004db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dba:	f383 8811 	msr	BASEPRI, r3
 8004dbe:	f3bf 8f6f 	isb	sy
 8004dc2:	f3bf 8f4f 	dsb	sy
 8004dc6:	617b      	str	r3, [r7, #20]
 8004dc8:	e7fe      	b.n	8004dc8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d068      	beq.n	8004ea2 <pvPortMalloc+0x142>
 8004dd0:	4b41      	ldr	r3, [pc, #260]	; (8004ed8 <pvPortMalloc+0x178>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d863      	bhi.n	8004ea2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004dda:	4b40      	ldr	r3, [pc, #256]	; (8004edc <pvPortMalloc+0x17c>)
 8004ddc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004dde:	4b3f      	ldr	r3, [pc, #252]	; (8004edc <pvPortMalloc+0x17c>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004de4:	e004      	b.n	8004df0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d903      	bls.n	8004e02 <pvPortMalloc+0xa2>
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1f1      	bne.n	8004de6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004e02:	4b33      	ldr	r3, [pc, #204]	; (8004ed0 <pvPortMalloc+0x170>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d04a      	beq.n	8004ea2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004e0c:	6a3b      	ldr	r3, [r7, #32]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2208      	movs	r2, #8
 8004e12:	4413      	add	r3, r2
 8004e14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	6a3b      	ldr	r3, [r7, #32]
 8004e1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	1ad2      	subs	r2, r2, r3
 8004e26:	2308      	movs	r3, #8
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d91e      	bls.n	8004e6c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4413      	add	r3, r2
 8004e34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	f003 0307 	and.w	r3, r3, #7
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d009      	beq.n	8004e54 <pvPortMalloc+0xf4>
 8004e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	613b      	str	r3, [r7, #16]
 8004e52:	e7fe      	b.n	8004e52 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e56:	685a      	ldr	r2, [r3, #4]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	1ad2      	subs	r2, r2, r3
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e66:	69b8      	ldr	r0, [r7, #24]
 8004e68:	f000 f8f6 	bl	8005058 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e6c:	4b1a      	ldr	r3, [pc, #104]	; (8004ed8 <pvPortMalloc+0x178>)
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	4a18      	ldr	r2, [pc, #96]	; (8004ed8 <pvPortMalloc+0x178>)
 8004e78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e7a:	4b17      	ldr	r3, [pc, #92]	; (8004ed8 <pvPortMalloc+0x178>)
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	4b18      	ldr	r3, [pc, #96]	; (8004ee0 <pvPortMalloc+0x180>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d203      	bcs.n	8004e8e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e86:	4b14      	ldr	r3, [pc, #80]	; (8004ed8 <pvPortMalloc+0x178>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a15      	ldr	r2, [pc, #84]	; (8004ee0 <pvPortMalloc+0x180>)
 8004e8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e90:	685a      	ldr	r2, [r3, #4]
 8004e92:	4b10      	ldr	r3, [pc, #64]	; (8004ed4 <pvPortMalloc+0x174>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	431a      	orrs	r2, r3
 8004e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004ea2:	f7fe ff5d 	bl	8003d60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	f003 0307 	and.w	r3, r3, #7
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d009      	beq.n	8004ec4 <pvPortMalloc+0x164>
 8004eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	e7fe      	b.n	8004ec2 <pvPortMalloc+0x162>
	return pvReturn;
 8004ec4:	69fb      	ldr	r3, [r7, #28]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3728      	adds	r7, #40	; 0x28
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	20004024 	.word	0x20004024
 8004ed4:	20004030 	.word	0x20004030
 8004ed8:	20004028 	.word	0x20004028
 8004edc:	2000401c 	.word	0x2000401c
 8004ee0:	2000402c 	.word	0x2000402c

08004ee4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d046      	beq.n	8004f84 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004ef6:	2308      	movs	r3, #8
 8004ef8:	425b      	negs	r3, r3
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	4413      	add	r3, r2
 8004efe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	685a      	ldr	r2, [r3, #4]
 8004f08:	4b20      	ldr	r3, [pc, #128]	; (8004f8c <vPortFree+0xa8>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d109      	bne.n	8004f26 <vPortFree+0x42>
 8004f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f16:	f383 8811 	msr	BASEPRI, r3
 8004f1a:	f3bf 8f6f 	isb	sy
 8004f1e:	f3bf 8f4f 	dsb	sy
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	e7fe      	b.n	8004f24 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d009      	beq.n	8004f42 <vPortFree+0x5e>
 8004f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	60bb      	str	r3, [r7, #8]
 8004f40:	e7fe      	b.n	8004f40 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	685a      	ldr	r2, [r3, #4]
 8004f46:	4b11      	ldr	r3, [pc, #68]	; (8004f8c <vPortFree+0xa8>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d019      	beq.n	8004f84 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d115      	bne.n	8004f84 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	685a      	ldr	r2, [r3, #4]
 8004f5c:	4b0b      	ldr	r3, [pc, #44]	; (8004f8c <vPortFree+0xa8>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	43db      	mvns	r3, r3
 8004f62:	401a      	ands	r2, r3
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f68:	f7fe feec 	bl	8003d44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	4b07      	ldr	r3, [pc, #28]	; (8004f90 <vPortFree+0xac>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4413      	add	r3, r2
 8004f76:	4a06      	ldr	r2, [pc, #24]	; (8004f90 <vPortFree+0xac>)
 8004f78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f7a:	6938      	ldr	r0, [r7, #16]
 8004f7c:	f000 f86c 	bl	8005058 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004f80:	f7fe feee 	bl	8003d60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f84:	bf00      	nop
 8004f86:	3718      	adds	r7, #24
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	20004030 	.word	0x20004030
 8004f90:	20004028 	.word	0x20004028

08004f94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004f9a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004f9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004fa0:	4b27      	ldr	r3, [pc, #156]	; (8005040 <prvHeapInit+0xac>)
 8004fa2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f003 0307 	and.w	r3, r3, #7
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00c      	beq.n	8004fc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	3307      	adds	r3, #7
 8004fb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f023 0307 	bic.w	r3, r3, #7
 8004fba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	4a1f      	ldr	r2, [pc, #124]	; (8005040 <prvHeapInit+0xac>)
 8004fc4:	4413      	add	r3, r2
 8004fc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004fcc:	4a1d      	ldr	r2, [pc, #116]	; (8005044 <prvHeapInit+0xb0>)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004fd2:	4b1c      	ldr	r3, [pc, #112]	; (8005044 <prvHeapInit+0xb0>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68ba      	ldr	r2, [r7, #8]
 8004fdc:	4413      	add	r3, r2
 8004fde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004fe0:	2208      	movs	r2, #8
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	1a9b      	subs	r3, r3, r2
 8004fe6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f023 0307 	bic.w	r3, r3, #7
 8004fee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	4a15      	ldr	r2, [pc, #84]	; (8005048 <prvHeapInit+0xb4>)
 8004ff4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004ff6:	4b14      	ldr	r3, [pc, #80]	; (8005048 <prvHeapInit+0xb4>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004ffe:	4b12      	ldr	r3, [pc, #72]	; (8005048 <prvHeapInit+0xb4>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2200      	movs	r2, #0
 8005004:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	1ad2      	subs	r2, r2, r3
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005014:	4b0c      	ldr	r3, [pc, #48]	; (8005048 <prvHeapInit+0xb4>)
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	4a0a      	ldr	r2, [pc, #40]	; (800504c <prvHeapInit+0xb8>)
 8005022:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	4a09      	ldr	r2, [pc, #36]	; (8005050 <prvHeapInit+0xbc>)
 800502a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800502c:	4b09      	ldr	r3, [pc, #36]	; (8005054 <prvHeapInit+0xc0>)
 800502e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005032:	601a      	str	r2, [r3, #0]
}
 8005034:	bf00      	nop
 8005036:	3714      	adds	r7, #20
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr
 8005040:	2000041c 	.word	0x2000041c
 8005044:	2000401c 	.word	0x2000401c
 8005048:	20004024 	.word	0x20004024
 800504c:	2000402c 	.word	0x2000402c
 8005050:	20004028 	.word	0x20004028
 8005054:	20004030 	.word	0x20004030

08005058 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005060:	4b28      	ldr	r3, [pc, #160]	; (8005104 <prvInsertBlockIntoFreeList+0xac>)
 8005062:	60fb      	str	r3, [r7, #12]
 8005064:	e002      	b.n	800506c <prvInsertBlockIntoFreeList+0x14>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	429a      	cmp	r2, r3
 8005074:	d8f7      	bhi.n	8005066 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	68ba      	ldr	r2, [r7, #8]
 8005080:	4413      	add	r3, r2
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	429a      	cmp	r2, r3
 8005086:	d108      	bne.n	800509a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	441a      	add	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	441a      	add	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d118      	bne.n	80050e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	4b15      	ldr	r3, [pc, #84]	; (8005108 <prvInsertBlockIntoFreeList+0xb0>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d00d      	beq.n	80050d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	441a      	add	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	e008      	b.n	80050e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80050d6:	4b0c      	ldr	r3, [pc, #48]	; (8005108 <prvInsertBlockIntoFreeList+0xb0>)
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	601a      	str	r2, [r3, #0]
 80050de:	e003      	b.n	80050e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d002      	beq.n	80050f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050f6:	bf00      	nop
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	2000401c 	.word	0x2000401c
 8005108:	20004024 	.word	0x20004024

0800510c <__errno>:
 800510c:	4b01      	ldr	r3, [pc, #4]	; (8005114 <__errno+0x8>)
 800510e:	6818      	ldr	r0, [r3, #0]
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	20000010 	.word	0x20000010

08005118 <__libc_init_array>:
 8005118:	b570      	push	{r4, r5, r6, lr}
 800511a:	4e0d      	ldr	r6, [pc, #52]	; (8005150 <__libc_init_array+0x38>)
 800511c:	4c0d      	ldr	r4, [pc, #52]	; (8005154 <__libc_init_array+0x3c>)
 800511e:	1ba4      	subs	r4, r4, r6
 8005120:	10a4      	asrs	r4, r4, #2
 8005122:	2500      	movs	r5, #0
 8005124:	42a5      	cmp	r5, r4
 8005126:	d109      	bne.n	800513c <__libc_init_array+0x24>
 8005128:	4e0b      	ldr	r6, [pc, #44]	; (8005158 <__libc_init_array+0x40>)
 800512a:	4c0c      	ldr	r4, [pc, #48]	; (800515c <__libc_init_array+0x44>)
 800512c:	f000 fc3c 	bl	80059a8 <_init>
 8005130:	1ba4      	subs	r4, r4, r6
 8005132:	10a4      	asrs	r4, r4, #2
 8005134:	2500      	movs	r5, #0
 8005136:	42a5      	cmp	r5, r4
 8005138:	d105      	bne.n	8005146 <__libc_init_array+0x2e>
 800513a:	bd70      	pop	{r4, r5, r6, pc}
 800513c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005140:	4798      	blx	r3
 8005142:	3501      	adds	r5, #1
 8005144:	e7ee      	b.n	8005124 <__libc_init_array+0xc>
 8005146:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800514a:	4798      	blx	r3
 800514c:	3501      	adds	r5, #1
 800514e:	e7f2      	b.n	8005136 <__libc_init_array+0x1e>
 8005150:	08005ac8 	.word	0x08005ac8
 8005154:	08005ac8 	.word	0x08005ac8
 8005158:	08005ac8 	.word	0x08005ac8
 800515c:	08005acc 	.word	0x08005acc

08005160 <memcpy>:
 8005160:	b510      	push	{r4, lr}
 8005162:	1e43      	subs	r3, r0, #1
 8005164:	440a      	add	r2, r1
 8005166:	4291      	cmp	r1, r2
 8005168:	d100      	bne.n	800516c <memcpy+0xc>
 800516a:	bd10      	pop	{r4, pc}
 800516c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005170:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005174:	e7f7      	b.n	8005166 <memcpy+0x6>

08005176 <memset>:
 8005176:	4402      	add	r2, r0
 8005178:	4603      	mov	r3, r0
 800517a:	4293      	cmp	r3, r2
 800517c:	d100      	bne.n	8005180 <memset+0xa>
 800517e:	4770      	bx	lr
 8005180:	f803 1b01 	strb.w	r1, [r3], #1
 8005184:	e7f9      	b.n	800517a <memset+0x4>
	...

08005188 <sniprintf>:
 8005188:	b40c      	push	{r2, r3}
 800518a:	b530      	push	{r4, r5, lr}
 800518c:	4b17      	ldr	r3, [pc, #92]	; (80051ec <sniprintf+0x64>)
 800518e:	1e0c      	subs	r4, r1, #0
 8005190:	b09d      	sub	sp, #116	; 0x74
 8005192:	681d      	ldr	r5, [r3, #0]
 8005194:	da08      	bge.n	80051a8 <sniprintf+0x20>
 8005196:	238b      	movs	r3, #139	; 0x8b
 8005198:	602b      	str	r3, [r5, #0]
 800519a:	f04f 30ff 	mov.w	r0, #4294967295
 800519e:	b01d      	add	sp, #116	; 0x74
 80051a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80051a4:	b002      	add	sp, #8
 80051a6:	4770      	bx	lr
 80051a8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80051ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80051b0:	bf14      	ite	ne
 80051b2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80051b6:	4623      	moveq	r3, r4
 80051b8:	9304      	str	r3, [sp, #16]
 80051ba:	9307      	str	r3, [sp, #28]
 80051bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80051c0:	9002      	str	r0, [sp, #8]
 80051c2:	9006      	str	r0, [sp, #24]
 80051c4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80051c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80051ca:	ab21      	add	r3, sp, #132	; 0x84
 80051cc:	a902      	add	r1, sp, #8
 80051ce:	4628      	mov	r0, r5
 80051d0:	9301      	str	r3, [sp, #4]
 80051d2:	f000 f867 	bl	80052a4 <_svfiprintf_r>
 80051d6:	1c43      	adds	r3, r0, #1
 80051d8:	bfbc      	itt	lt
 80051da:	238b      	movlt	r3, #139	; 0x8b
 80051dc:	602b      	strlt	r3, [r5, #0]
 80051de:	2c00      	cmp	r4, #0
 80051e0:	d0dd      	beq.n	800519e <sniprintf+0x16>
 80051e2:	9b02      	ldr	r3, [sp, #8]
 80051e4:	2200      	movs	r2, #0
 80051e6:	701a      	strb	r2, [r3, #0]
 80051e8:	e7d9      	b.n	800519e <sniprintf+0x16>
 80051ea:	bf00      	nop
 80051ec:	20000010 	.word	0x20000010

080051f0 <__ssputs_r>:
 80051f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051f4:	688e      	ldr	r6, [r1, #8]
 80051f6:	429e      	cmp	r6, r3
 80051f8:	4682      	mov	sl, r0
 80051fa:	460c      	mov	r4, r1
 80051fc:	4690      	mov	r8, r2
 80051fe:	4699      	mov	r9, r3
 8005200:	d837      	bhi.n	8005272 <__ssputs_r+0x82>
 8005202:	898a      	ldrh	r2, [r1, #12]
 8005204:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005208:	d031      	beq.n	800526e <__ssputs_r+0x7e>
 800520a:	6825      	ldr	r5, [r4, #0]
 800520c:	6909      	ldr	r1, [r1, #16]
 800520e:	1a6f      	subs	r7, r5, r1
 8005210:	6965      	ldr	r5, [r4, #20]
 8005212:	2302      	movs	r3, #2
 8005214:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005218:	fb95 f5f3 	sdiv	r5, r5, r3
 800521c:	f109 0301 	add.w	r3, r9, #1
 8005220:	443b      	add	r3, r7
 8005222:	429d      	cmp	r5, r3
 8005224:	bf38      	it	cc
 8005226:	461d      	movcc	r5, r3
 8005228:	0553      	lsls	r3, r2, #21
 800522a:	d530      	bpl.n	800528e <__ssputs_r+0x9e>
 800522c:	4629      	mov	r1, r5
 800522e:	f000 fb21 	bl	8005874 <_malloc_r>
 8005232:	4606      	mov	r6, r0
 8005234:	b950      	cbnz	r0, 800524c <__ssputs_r+0x5c>
 8005236:	230c      	movs	r3, #12
 8005238:	f8ca 3000 	str.w	r3, [sl]
 800523c:	89a3      	ldrh	r3, [r4, #12]
 800523e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005242:	81a3      	strh	r3, [r4, #12]
 8005244:	f04f 30ff 	mov.w	r0, #4294967295
 8005248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800524c:	463a      	mov	r2, r7
 800524e:	6921      	ldr	r1, [r4, #16]
 8005250:	f7ff ff86 	bl	8005160 <memcpy>
 8005254:	89a3      	ldrh	r3, [r4, #12]
 8005256:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800525a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800525e:	81a3      	strh	r3, [r4, #12]
 8005260:	6126      	str	r6, [r4, #16]
 8005262:	6165      	str	r5, [r4, #20]
 8005264:	443e      	add	r6, r7
 8005266:	1bed      	subs	r5, r5, r7
 8005268:	6026      	str	r6, [r4, #0]
 800526a:	60a5      	str	r5, [r4, #8]
 800526c:	464e      	mov	r6, r9
 800526e:	454e      	cmp	r6, r9
 8005270:	d900      	bls.n	8005274 <__ssputs_r+0x84>
 8005272:	464e      	mov	r6, r9
 8005274:	4632      	mov	r2, r6
 8005276:	4641      	mov	r1, r8
 8005278:	6820      	ldr	r0, [r4, #0]
 800527a:	f000 fa93 	bl	80057a4 <memmove>
 800527e:	68a3      	ldr	r3, [r4, #8]
 8005280:	1b9b      	subs	r3, r3, r6
 8005282:	60a3      	str	r3, [r4, #8]
 8005284:	6823      	ldr	r3, [r4, #0]
 8005286:	441e      	add	r6, r3
 8005288:	6026      	str	r6, [r4, #0]
 800528a:	2000      	movs	r0, #0
 800528c:	e7dc      	b.n	8005248 <__ssputs_r+0x58>
 800528e:	462a      	mov	r2, r5
 8005290:	f000 fb4a 	bl	8005928 <_realloc_r>
 8005294:	4606      	mov	r6, r0
 8005296:	2800      	cmp	r0, #0
 8005298:	d1e2      	bne.n	8005260 <__ssputs_r+0x70>
 800529a:	6921      	ldr	r1, [r4, #16]
 800529c:	4650      	mov	r0, sl
 800529e:	f000 fa9b 	bl	80057d8 <_free_r>
 80052a2:	e7c8      	b.n	8005236 <__ssputs_r+0x46>

080052a4 <_svfiprintf_r>:
 80052a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a8:	461d      	mov	r5, r3
 80052aa:	898b      	ldrh	r3, [r1, #12]
 80052ac:	061f      	lsls	r7, r3, #24
 80052ae:	b09d      	sub	sp, #116	; 0x74
 80052b0:	4680      	mov	r8, r0
 80052b2:	460c      	mov	r4, r1
 80052b4:	4616      	mov	r6, r2
 80052b6:	d50f      	bpl.n	80052d8 <_svfiprintf_r+0x34>
 80052b8:	690b      	ldr	r3, [r1, #16]
 80052ba:	b96b      	cbnz	r3, 80052d8 <_svfiprintf_r+0x34>
 80052bc:	2140      	movs	r1, #64	; 0x40
 80052be:	f000 fad9 	bl	8005874 <_malloc_r>
 80052c2:	6020      	str	r0, [r4, #0]
 80052c4:	6120      	str	r0, [r4, #16]
 80052c6:	b928      	cbnz	r0, 80052d4 <_svfiprintf_r+0x30>
 80052c8:	230c      	movs	r3, #12
 80052ca:	f8c8 3000 	str.w	r3, [r8]
 80052ce:	f04f 30ff 	mov.w	r0, #4294967295
 80052d2:	e0c8      	b.n	8005466 <_svfiprintf_r+0x1c2>
 80052d4:	2340      	movs	r3, #64	; 0x40
 80052d6:	6163      	str	r3, [r4, #20]
 80052d8:	2300      	movs	r3, #0
 80052da:	9309      	str	r3, [sp, #36]	; 0x24
 80052dc:	2320      	movs	r3, #32
 80052de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052e2:	2330      	movs	r3, #48	; 0x30
 80052e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052e8:	9503      	str	r5, [sp, #12]
 80052ea:	f04f 0b01 	mov.w	fp, #1
 80052ee:	4637      	mov	r7, r6
 80052f0:	463d      	mov	r5, r7
 80052f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80052f6:	b10b      	cbz	r3, 80052fc <_svfiprintf_r+0x58>
 80052f8:	2b25      	cmp	r3, #37	; 0x25
 80052fa:	d13e      	bne.n	800537a <_svfiprintf_r+0xd6>
 80052fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8005300:	d00b      	beq.n	800531a <_svfiprintf_r+0x76>
 8005302:	4653      	mov	r3, sl
 8005304:	4632      	mov	r2, r6
 8005306:	4621      	mov	r1, r4
 8005308:	4640      	mov	r0, r8
 800530a:	f7ff ff71 	bl	80051f0 <__ssputs_r>
 800530e:	3001      	adds	r0, #1
 8005310:	f000 80a4 	beq.w	800545c <_svfiprintf_r+0x1b8>
 8005314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005316:	4453      	add	r3, sl
 8005318:	9309      	str	r3, [sp, #36]	; 0x24
 800531a:	783b      	ldrb	r3, [r7, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 809d 	beq.w	800545c <_svfiprintf_r+0x1b8>
 8005322:	2300      	movs	r3, #0
 8005324:	f04f 32ff 	mov.w	r2, #4294967295
 8005328:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800532c:	9304      	str	r3, [sp, #16]
 800532e:	9307      	str	r3, [sp, #28]
 8005330:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005334:	931a      	str	r3, [sp, #104]	; 0x68
 8005336:	462f      	mov	r7, r5
 8005338:	2205      	movs	r2, #5
 800533a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800533e:	4850      	ldr	r0, [pc, #320]	; (8005480 <_svfiprintf_r+0x1dc>)
 8005340:	f7fa ff4e 	bl	80001e0 <memchr>
 8005344:	9b04      	ldr	r3, [sp, #16]
 8005346:	b9d0      	cbnz	r0, 800537e <_svfiprintf_r+0xda>
 8005348:	06d9      	lsls	r1, r3, #27
 800534a:	bf44      	itt	mi
 800534c:	2220      	movmi	r2, #32
 800534e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005352:	071a      	lsls	r2, r3, #28
 8005354:	bf44      	itt	mi
 8005356:	222b      	movmi	r2, #43	; 0x2b
 8005358:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800535c:	782a      	ldrb	r2, [r5, #0]
 800535e:	2a2a      	cmp	r2, #42	; 0x2a
 8005360:	d015      	beq.n	800538e <_svfiprintf_r+0xea>
 8005362:	9a07      	ldr	r2, [sp, #28]
 8005364:	462f      	mov	r7, r5
 8005366:	2000      	movs	r0, #0
 8005368:	250a      	movs	r5, #10
 800536a:	4639      	mov	r1, r7
 800536c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005370:	3b30      	subs	r3, #48	; 0x30
 8005372:	2b09      	cmp	r3, #9
 8005374:	d94d      	bls.n	8005412 <_svfiprintf_r+0x16e>
 8005376:	b1b8      	cbz	r0, 80053a8 <_svfiprintf_r+0x104>
 8005378:	e00f      	b.n	800539a <_svfiprintf_r+0xf6>
 800537a:	462f      	mov	r7, r5
 800537c:	e7b8      	b.n	80052f0 <_svfiprintf_r+0x4c>
 800537e:	4a40      	ldr	r2, [pc, #256]	; (8005480 <_svfiprintf_r+0x1dc>)
 8005380:	1a80      	subs	r0, r0, r2
 8005382:	fa0b f000 	lsl.w	r0, fp, r0
 8005386:	4318      	orrs	r0, r3
 8005388:	9004      	str	r0, [sp, #16]
 800538a:	463d      	mov	r5, r7
 800538c:	e7d3      	b.n	8005336 <_svfiprintf_r+0x92>
 800538e:	9a03      	ldr	r2, [sp, #12]
 8005390:	1d11      	adds	r1, r2, #4
 8005392:	6812      	ldr	r2, [r2, #0]
 8005394:	9103      	str	r1, [sp, #12]
 8005396:	2a00      	cmp	r2, #0
 8005398:	db01      	blt.n	800539e <_svfiprintf_r+0xfa>
 800539a:	9207      	str	r2, [sp, #28]
 800539c:	e004      	b.n	80053a8 <_svfiprintf_r+0x104>
 800539e:	4252      	negs	r2, r2
 80053a0:	f043 0302 	orr.w	r3, r3, #2
 80053a4:	9207      	str	r2, [sp, #28]
 80053a6:	9304      	str	r3, [sp, #16]
 80053a8:	783b      	ldrb	r3, [r7, #0]
 80053aa:	2b2e      	cmp	r3, #46	; 0x2e
 80053ac:	d10c      	bne.n	80053c8 <_svfiprintf_r+0x124>
 80053ae:	787b      	ldrb	r3, [r7, #1]
 80053b0:	2b2a      	cmp	r3, #42	; 0x2a
 80053b2:	d133      	bne.n	800541c <_svfiprintf_r+0x178>
 80053b4:	9b03      	ldr	r3, [sp, #12]
 80053b6:	1d1a      	adds	r2, r3, #4
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	9203      	str	r2, [sp, #12]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	bfb8      	it	lt
 80053c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80053c4:	3702      	adds	r7, #2
 80053c6:	9305      	str	r3, [sp, #20]
 80053c8:	4d2e      	ldr	r5, [pc, #184]	; (8005484 <_svfiprintf_r+0x1e0>)
 80053ca:	7839      	ldrb	r1, [r7, #0]
 80053cc:	2203      	movs	r2, #3
 80053ce:	4628      	mov	r0, r5
 80053d0:	f7fa ff06 	bl	80001e0 <memchr>
 80053d4:	b138      	cbz	r0, 80053e6 <_svfiprintf_r+0x142>
 80053d6:	2340      	movs	r3, #64	; 0x40
 80053d8:	1b40      	subs	r0, r0, r5
 80053da:	fa03 f000 	lsl.w	r0, r3, r0
 80053de:	9b04      	ldr	r3, [sp, #16]
 80053e0:	4303      	orrs	r3, r0
 80053e2:	3701      	adds	r7, #1
 80053e4:	9304      	str	r3, [sp, #16]
 80053e6:	7839      	ldrb	r1, [r7, #0]
 80053e8:	4827      	ldr	r0, [pc, #156]	; (8005488 <_svfiprintf_r+0x1e4>)
 80053ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053ee:	2206      	movs	r2, #6
 80053f0:	1c7e      	adds	r6, r7, #1
 80053f2:	f7fa fef5 	bl	80001e0 <memchr>
 80053f6:	2800      	cmp	r0, #0
 80053f8:	d038      	beq.n	800546c <_svfiprintf_r+0x1c8>
 80053fa:	4b24      	ldr	r3, [pc, #144]	; (800548c <_svfiprintf_r+0x1e8>)
 80053fc:	bb13      	cbnz	r3, 8005444 <_svfiprintf_r+0x1a0>
 80053fe:	9b03      	ldr	r3, [sp, #12]
 8005400:	3307      	adds	r3, #7
 8005402:	f023 0307 	bic.w	r3, r3, #7
 8005406:	3308      	adds	r3, #8
 8005408:	9303      	str	r3, [sp, #12]
 800540a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800540c:	444b      	add	r3, r9
 800540e:	9309      	str	r3, [sp, #36]	; 0x24
 8005410:	e76d      	b.n	80052ee <_svfiprintf_r+0x4a>
 8005412:	fb05 3202 	mla	r2, r5, r2, r3
 8005416:	2001      	movs	r0, #1
 8005418:	460f      	mov	r7, r1
 800541a:	e7a6      	b.n	800536a <_svfiprintf_r+0xc6>
 800541c:	2300      	movs	r3, #0
 800541e:	3701      	adds	r7, #1
 8005420:	9305      	str	r3, [sp, #20]
 8005422:	4619      	mov	r1, r3
 8005424:	250a      	movs	r5, #10
 8005426:	4638      	mov	r0, r7
 8005428:	f810 2b01 	ldrb.w	r2, [r0], #1
 800542c:	3a30      	subs	r2, #48	; 0x30
 800542e:	2a09      	cmp	r2, #9
 8005430:	d903      	bls.n	800543a <_svfiprintf_r+0x196>
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0c8      	beq.n	80053c8 <_svfiprintf_r+0x124>
 8005436:	9105      	str	r1, [sp, #20]
 8005438:	e7c6      	b.n	80053c8 <_svfiprintf_r+0x124>
 800543a:	fb05 2101 	mla	r1, r5, r1, r2
 800543e:	2301      	movs	r3, #1
 8005440:	4607      	mov	r7, r0
 8005442:	e7f0      	b.n	8005426 <_svfiprintf_r+0x182>
 8005444:	ab03      	add	r3, sp, #12
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	4622      	mov	r2, r4
 800544a:	4b11      	ldr	r3, [pc, #68]	; (8005490 <_svfiprintf_r+0x1ec>)
 800544c:	a904      	add	r1, sp, #16
 800544e:	4640      	mov	r0, r8
 8005450:	f3af 8000 	nop.w
 8005454:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005458:	4681      	mov	r9, r0
 800545a:	d1d6      	bne.n	800540a <_svfiprintf_r+0x166>
 800545c:	89a3      	ldrh	r3, [r4, #12]
 800545e:	065b      	lsls	r3, r3, #25
 8005460:	f53f af35 	bmi.w	80052ce <_svfiprintf_r+0x2a>
 8005464:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005466:	b01d      	add	sp, #116	; 0x74
 8005468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800546c:	ab03      	add	r3, sp, #12
 800546e:	9300      	str	r3, [sp, #0]
 8005470:	4622      	mov	r2, r4
 8005472:	4b07      	ldr	r3, [pc, #28]	; (8005490 <_svfiprintf_r+0x1ec>)
 8005474:	a904      	add	r1, sp, #16
 8005476:	4640      	mov	r0, r8
 8005478:	f000 f882 	bl	8005580 <_printf_i>
 800547c:	e7ea      	b.n	8005454 <_svfiprintf_r+0x1b0>
 800547e:	bf00      	nop
 8005480:	08005a8c 	.word	0x08005a8c
 8005484:	08005a92 	.word	0x08005a92
 8005488:	08005a96 	.word	0x08005a96
 800548c:	00000000 	.word	0x00000000
 8005490:	080051f1 	.word	0x080051f1

08005494 <_printf_common>:
 8005494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005498:	4691      	mov	r9, r2
 800549a:	461f      	mov	r7, r3
 800549c:	688a      	ldr	r2, [r1, #8]
 800549e:	690b      	ldr	r3, [r1, #16]
 80054a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054a4:	4293      	cmp	r3, r2
 80054a6:	bfb8      	it	lt
 80054a8:	4613      	movlt	r3, r2
 80054aa:	f8c9 3000 	str.w	r3, [r9]
 80054ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054b2:	4606      	mov	r6, r0
 80054b4:	460c      	mov	r4, r1
 80054b6:	b112      	cbz	r2, 80054be <_printf_common+0x2a>
 80054b8:	3301      	adds	r3, #1
 80054ba:	f8c9 3000 	str.w	r3, [r9]
 80054be:	6823      	ldr	r3, [r4, #0]
 80054c0:	0699      	lsls	r1, r3, #26
 80054c2:	bf42      	ittt	mi
 80054c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80054c8:	3302      	addmi	r3, #2
 80054ca:	f8c9 3000 	strmi.w	r3, [r9]
 80054ce:	6825      	ldr	r5, [r4, #0]
 80054d0:	f015 0506 	ands.w	r5, r5, #6
 80054d4:	d107      	bne.n	80054e6 <_printf_common+0x52>
 80054d6:	f104 0a19 	add.w	sl, r4, #25
 80054da:	68e3      	ldr	r3, [r4, #12]
 80054dc:	f8d9 2000 	ldr.w	r2, [r9]
 80054e0:	1a9b      	subs	r3, r3, r2
 80054e2:	42ab      	cmp	r3, r5
 80054e4:	dc28      	bgt.n	8005538 <_printf_common+0xa4>
 80054e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80054ea:	6822      	ldr	r2, [r4, #0]
 80054ec:	3300      	adds	r3, #0
 80054ee:	bf18      	it	ne
 80054f0:	2301      	movne	r3, #1
 80054f2:	0692      	lsls	r2, r2, #26
 80054f4:	d42d      	bmi.n	8005552 <_printf_common+0xbe>
 80054f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054fa:	4639      	mov	r1, r7
 80054fc:	4630      	mov	r0, r6
 80054fe:	47c0      	blx	r8
 8005500:	3001      	adds	r0, #1
 8005502:	d020      	beq.n	8005546 <_printf_common+0xb2>
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	68e5      	ldr	r5, [r4, #12]
 8005508:	f8d9 2000 	ldr.w	r2, [r9]
 800550c:	f003 0306 	and.w	r3, r3, #6
 8005510:	2b04      	cmp	r3, #4
 8005512:	bf08      	it	eq
 8005514:	1aad      	subeq	r5, r5, r2
 8005516:	68a3      	ldr	r3, [r4, #8]
 8005518:	6922      	ldr	r2, [r4, #16]
 800551a:	bf0c      	ite	eq
 800551c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005520:	2500      	movne	r5, #0
 8005522:	4293      	cmp	r3, r2
 8005524:	bfc4      	itt	gt
 8005526:	1a9b      	subgt	r3, r3, r2
 8005528:	18ed      	addgt	r5, r5, r3
 800552a:	f04f 0900 	mov.w	r9, #0
 800552e:	341a      	adds	r4, #26
 8005530:	454d      	cmp	r5, r9
 8005532:	d11a      	bne.n	800556a <_printf_common+0xd6>
 8005534:	2000      	movs	r0, #0
 8005536:	e008      	b.n	800554a <_printf_common+0xb6>
 8005538:	2301      	movs	r3, #1
 800553a:	4652      	mov	r2, sl
 800553c:	4639      	mov	r1, r7
 800553e:	4630      	mov	r0, r6
 8005540:	47c0      	blx	r8
 8005542:	3001      	adds	r0, #1
 8005544:	d103      	bne.n	800554e <_printf_common+0xba>
 8005546:	f04f 30ff 	mov.w	r0, #4294967295
 800554a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800554e:	3501      	adds	r5, #1
 8005550:	e7c3      	b.n	80054da <_printf_common+0x46>
 8005552:	18e1      	adds	r1, r4, r3
 8005554:	1c5a      	adds	r2, r3, #1
 8005556:	2030      	movs	r0, #48	; 0x30
 8005558:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800555c:	4422      	add	r2, r4
 800555e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005562:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005566:	3302      	adds	r3, #2
 8005568:	e7c5      	b.n	80054f6 <_printf_common+0x62>
 800556a:	2301      	movs	r3, #1
 800556c:	4622      	mov	r2, r4
 800556e:	4639      	mov	r1, r7
 8005570:	4630      	mov	r0, r6
 8005572:	47c0      	blx	r8
 8005574:	3001      	adds	r0, #1
 8005576:	d0e6      	beq.n	8005546 <_printf_common+0xb2>
 8005578:	f109 0901 	add.w	r9, r9, #1
 800557c:	e7d8      	b.n	8005530 <_printf_common+0x9c>
	...

08005580 <_printf_i>:
 8005580:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005584:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005588:	460c      	mov	r4, r1
 800558a:	7e09      	ldrb	r1, [r1, #24]
 800558c:	b085      	sub	sp, #20
 800558e:	296e      	cmp	r1, #110	; 0x6e
 8005590:	4617      	mov	r7, r2
 8005592:	4606      	mov	r6, r0
 8005594:	4698      	mov	r8, r3
 8005596:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005598:	f000 80b3 	beq.w	8005702 <_printf_i+0x182>
 800559c:	d822      	bhi.n	80055e4 <_printf_i+0x64>
 800559e:	2963      	cmp	r1, #99	; 0x63
 80055a0:	d036      	beq.n	8005610 <_printf_i+0x90>
 80055a2:	d80a      	bhi.n	80055ba <_printf_i+0x3a>
 80055a4:	2900      	cmp	r1, #0
 80055a6:	f000 80b9 	beq.w	800571c <_printf_i+0x19c>
 80055aa:	2958      	cmp	r1, #88	; 0x58
 80055ac:	f000 8083 	beq.w	80056b6 <_printf_i+0x136>
 80055b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055b4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80055b8:	e032      	b.n	8005620 <_printf_i+0xa0>
 80055ba:	2964      	cmp	r1, #100	; 0x64
 80055bc:	d001      	beq.n	80055c2 <_printf_i+0x42>
 80055be:	2969      	cmp	r1, #105	; 0x69
 80055c0:	d1f6      	bne.n	80055b0 <_printf_i+0x30>
 80055c2:	6820      	ldr	r0, [r4, #0]
 80055c4:	6813      	ldr	r3, [r2, #0]
 80055c6:	0605      	lsls	r5, r0, #24
 80055c8:	f103 0104 	add.w	r1, r3, #4
 80055cc:	d52a      	bpl.n	8005624 <_printf_i+0xa4>
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6011      	str	r1, [r2, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	da03      	bge.n	80055de <_printf_i+0x5e>
 80055d6:	222d      	movs	r2, #45	; 0x2d
 80055d8:	425b      	negs	r3, r3
 80055da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80055de:	486f      	ldr	r0, [pc, #444]	; (800579c <_printf_i+0x21c>)
 80055e0:	220a      	movs	r2, #10
 80055e2:	e039      	b.n	8005658 <_printf_i+0xd8>
 80055e4:	2973      	cmp	r1, #115	; 0x73
 80055e6:	f000 809d 	beq.w	8005724 <_printf_i+0x1a4>
 80055ea:	d808      	bhi.n	80055fe <_printf_i+0x7e>
 80055ec:	296f      	cmp	r1, #111	; 0x6f
 80055ee:	d020      	beq.n	8005632 <_printf_i+0xb2>
 80055f0:	2970      	cmp	r1, #112	; 0x70
 80055f2:	d1dd      	bne.n	80055b0 <_printf_i+0x30>
 80055f4:	6823      	ldr	r3, [r4, #0]
 80055f6:	f043 0320 	orr.w	r3, r3, #32
 80055fa:	6023      	str	r3, [r4, #0]
 80055fc:	e003      	b.n	8005606 <_printf_i+0x86>
 80055fe:	2975      	cmp	r1, #117	; 0x75
 8005600:	d017      	beq.n	8005632 <_printf_i+0xb2>
 8005602:	2978      	cmp	r1, #120	; 0x78
 8005604:	d1d4      	bne.n	80055b0 <_printf_i+0x30>
 8005606:	2378      	movs	r3, #120	; 0x78
 8005608:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800560c:	4864      	ldr	r0, [pc, #400]	; (80057a0 <_printf_i+0x220>)
 800560e:	e055      	b.n	80056bc <_printf_i+0x13c>
 8005610:	6813      	ldr	r3, [r2, #0]
 8005612:	1d19      	adds	r1, r3, #4
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	6011      	str	r1, [r2, #0]
 8005618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800561c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005620:	2301      	movs	r3, #1
 8005622:	e08c      	b.n	800573e <_printf_i+0x1be>
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6011      	str	r1, [r2, #0]
 8005628:	f010 0f40 	tst.w	r0, #64	; 0x40
 800562c:	bf18      	it	ne
 800562e:	b21b      	sxthne	r3, r3
 8005630:	e7cf      	b.n	80055d2 <_printf_i+0x52>
 8005632:	6813      	ldr	r3, [r2, #0]
 8005634:	6825      	ldr	r5, [r4, #0]
 8005636:	1d18      	adds	r0, r3, #4
 8005638:	6010      	str	r0, [r2, #0]
 800563a:	0628      	lsls	r0, r5, #24
 800563c:	d501      	bpl.n	8005642 <_printf_i+0xc2>
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	e002      	b.n	8005648 <_printf_i+0xc8>
 8005642:	0668      	lsls	r0, r5, #25
 8005644:	d5fb      	bpl.n	800563e <_printf_i+0xbe>
 8005646:	881b      	ldrh	r3, [r3, #0]
 8005648:	4854      	ldr	r0, [pc, #336]	; (800579c <_printf_i+0x21c>)
 800564a:	296f      	cmp	r1, #111	; 0x6f
 800564c:	bf14      	ite	ne
 800564e:	220a      	movne	r2, #10
 8005650:	2208      	moveq	r2, #8
 8005652:	2100      	movs	r1, #0
 8005654:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005658:	6865      	ldr	r5, [r4, #4]
 800565a:	60a5      	str	r5, [r4, #8]
 800565c:	2d00      	cmp	r5, #0
 800565e:	f2c0 8095 	blt.w	800578c <_printf_i+0x20c>
 8005662:	6821      	ldr	r1, [r4, #0]
 8005664:	f021 0104 	bic.w	r1, r1, #4
 8005668:	6021      	str	r1, [r4, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d13d      	bne.n	80056ea <_printf_i+0x16a>
 800566e:	2d00      	cmp	r5, #0
 8005670:	f040 808e 	bne.w	8005790 <_printf_i+0x210>
 8005674:	4665      	mov	r5, ip
 8005676:	2a08      	cmp	r2, #8
 8005678:	d10b      	bne.n	8005692 <_printf_i+0x112>
 800567a:	6823      	ldr	r3, [r4, #0]
 800567c:	07db      	lsls	r3, r3, #31
 800567e:	d508      	bpl.n	8005692 <_printf_i+0x112>
 8005680:	6923      	ldr	r3, [r4, #16]
 8005682:	6862      	ldr	r2, [r4, #4]
 8005684:	429a      	cmp	r2, r3
 8005686:	bfde      	ittt	le
 8005688:	2330      	movle	r3, #48	; 0x30
 800568a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800568e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005692:	ebac 0305 	sub.w	r3, ip, r5
 8005696:	6123      	str	r3, [r4, #16]
 8005698:	f8cd 8000 	str.w	r8, [sp]
 800569c:	463b      	mov	r3, r7
 800569e:	aa03      	add	r2, sp, #12
 80056a0:	4621      	mov	r1, r4
 80056a2:	4630      	mov	r0, r6
 80056a4:	f7ff fef6 	bl	8005494 <_printf_common>
 80056a8:	3001      	adds	r0, #1
 80056aa:	d14d      	bne.n	8005748 <_printf_i+0x1c8>
 80056ac:	f04f 30ff 	mov.w	r0, #4294967295
 80056b0:	b005      	add	sp, #20
 80056b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80056b6:	4839      	ldr	r0, [pc, #228]	; (800579c <_printf_i+0x21c>)
 80056b8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80056bc:	6813      	ldr	r3, [r2, #0]
 80056be:	6821      	ldr	r1, [r4, #0]
 80056c0:	1d1d      	adds	r5, r3, #4
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6015      	str	r5, [r2, #0]
 80056c6:	060a      	lsls	r2, r1, #24
 80056c8:	d50b      	bpl.n	80056e2 <_printf_i+0x162>
 80056ca:	07ca      	lsls	r2, r1, #31
 80056cc:	bf44      	itt	mi
 80056ce:	f041 0120 	orrmi.w	r1, r1, #32
 80056d2:	6021      	strmi	r1, [r4, #0]
 80056d4:	b91b      	cbnz	r3, 80056de <_printf_i+0x15e>
 80056d6:	6822      	ldr	r2, [r4, #0]
 80056d8:	f022 0220 	bic.w	r2, r2, #32
 80056dc:	6022      	str	r2, [r4, #0]
 80056de:	2210      	movs	r2, #16
 80056e0:	e7b7      	b.n	8005652 <_printf_i+0xd2>
 80056e2:	064d      	lsls	r5, r1, #25
 80056e4:	bf48      	it	mi
 80056e6:	b29b      	uxthmi	r3, r3
 80056e8:	e7ef      	b.n	80056ca <_printf_i+0x14a>
 80056ea:	4665      	mov	r5, ip
 80056ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80056f0:	fb02 3311 	mls	r3, r2, r1, r3
 80056f4:	5cc3      	ldrb	r3, [r0, r3]
 80056f6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80056fa:	460b      	mov	r3, r1
 80056fc:	2900      	cmp	r1, #0
 80056fe:	d1f5      	bne.n	80056ec <_printf_i+0x16c>
 8005700:	e7b9      	b.n	8005676 <_printf_i+0xf6>
 8005702:	6813      	ldr	r3, [r2, #0]
 8005704:	6825      	ldr	r5, [r4, #0]
 8005706:	6961      	ldr	r1, [r4, #20]
 8005708:	1d18      	adds	r0, r3, #4
 800570a:	6010      	str	r0, [r2, #0]
 800570c:	0628      	lsls	r0, r5, #24
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	d501      	bpl.n	8005716 <_printf_i+0x196>
 8005712:	6019      	str	r1, [r3, #0]
 8005714:	e002      	b.n	800571c <_printf_i+0x19c>
 8005716:	066a      	lsls	r2, r5, #25
 8005718:	d5fb      	bpl.n	8005712 <_printf_i+0x192>
 800571a:	8019      	strh	r1, [r3, #0]
 800571c:	2300      	movs	r3, #0
 800571e:	6123      	str	r3, [r4, #16]
 8005720:	4665      	mov	r5, ip
 8005722:	e7b9      	b.n	8005698 <_printf_i+0x118>
 8005724:	6813      	ldr	r3, [r2, #0]
 8005726:	1d19      	adds	r1, r3, #4
 8005728:	6011      	str	r1, [r2, #0]
 800572a:	681d      	ldr	r5, [r3, #0]
 800572c:	6862      	ldr	r2, [r4, #4]
 800572e:	2100      	movs	r1, #0
 8005730:	4628      	mov	r0, r5
 8005732:	f7fa fd55 	bl	80001e0 <memchr>
 8005736:	b108      	cbz	r0, 800573c <_printf_i+0x1bc>
 8005738:	1b40      	subs	r0, r0, r5
 800573a:	6060      	str	r0, [r4, #4]
 800573c:	6863      	ldr	r3, [r4, #4]
 800573e:	6123      	str	r3, [r4, #16]
 8005740:	2300      	movs	r3, #0
 8005742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005746:	e7a7      	b.n	8005698 <_printf_i+0x118>
 8005748:	6923      	ldr	r3, [r4, #16]
 800574a:	462a      	mov	r2, r5
 800574c:	4639      	mov	r1, r7
 800574e:	4630      	mov	r0, r6
 8005750:	47c0      	blx	r8
 8005752:	3001      	adds	r0, #1
 8005754:	d0aa      	beq.n	80056ac <_printf_i+0x12c>
 8005756:	6823      	ldr	r3, [r4, #0]
 8005758:	079b      	lsls	r3, r3, #30
 800575a:	d413      	bmi.n	8005784 <_printf_i+0x204>
 800575c:	68e0      	ldr	r0, [r4, #12]
 800575e:	9b03      	ldr	r3, [sp, #12]
 8005760:	4298      	cmp	r0, r3
 8005762:	bfb8      	it	lt
 8005764:	4618      	movlt	r0, r3
 8005766:	e7a3      	b.n	80056b0 <_printf_i+0x130>
 8005768:	2301      	movs	r3, #1
 800576a:	464a      	mov	r2, r9
 800576c:	4639      	mov	r1, r7
 800576e:	4630      	mov	r0, r6
 8005770:	47c0      	blx	r8
 8005772:	3001      	adds	r0, #1
 8005774:	d09a      	beq.n	80056ac <_printf_i+0x12c>
 8005776:	3501      	adds	r5, #1
 8005778:	68e3      	ldr	r3, [r4, #12]
 800577a:	9a03      	ldr	r2, [sp, #12]
 800577c:	1a9b      	subs	r3, r3, r2
 800577e:	42ab      	cmp	r3, r5
 8005780:	dcf2      	bgt.n	8005768 <_printf_i+0x1e8>
 8005782:	e7eb      	b.n	800575c <_printf_i+0x1dc>
 8005784:	2500      	movs	r5, #0
 8005786:	f104 0919 	add.w	r9, r4, #25
 800578a:	e7f5      	b.n	8005778 <_printf_i+0x1f8>
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1ac      	bne.n	80056ea <_printf_i+0x16a>
 8005790:	7803      	ldrb	r3, [r0, #0]
 8005792:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005796:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800579a:	e76c      	b.n	8005676 <_printf_i+0xf6>
 800579c:	08005a9d 	.word	0x08005a9d
 80057a0:	08005aae 	.word	0x08005aae

080057a4 <memmove>:
 80057a4:	4288      	cmp	r0, r1
 80057a6:	b510      	push	{r4, lr}
 80057a8:	eb01 0302 	add.w	r3, r1, r2
 80057ac:	d807      	bhi.n	80057be <memmove+0x1a>
 80057ae:	1e42      	subs	r2, r0, #1
 80057b0:	4299      	cmp	r1, r3
 80057b2:	d00a      	beq.n	80057ca <memmove+0x26>
 80057b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80057bc:	e7f8      	b.n	80057b0 <memmove+0xc>
 80057be:	4283      	cmp	r3, r0
 80057c0:	d9f5      	bls.n	80057ae <memmove+0xa>
 80057c2:	1881      	adds	r1, r0, r2
 80057c4:	1ad2      	subs	r2, r2, r3
 80057c6:	42d3      	cmn	r3, r2
 80057c8:	d100      	bne.n	80057cc <memmove+0x28>
 80057ca:	bd10      	pop	{r4, pc}
 80057cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80057d4:	e7f7      	b.n	80057c6 <memmove+0x22>
	...

080057d8 <_free_r>:
 80057d8:	b538      	push	{r3, r4, r5, lr}
 80057da:	4605      	mov	r5, r0
 80057dc:	2900      	cmp	r1, #0
 80057de:	d045      	beq.n	800586c <_free_r+0x94>
 80057e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057e4:	1f0c      	subs	r4, r1, #4
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	bfb8      	it	lt
 80057ea:	18e4      	addlt	r4, r4, r3
 80057ec:	f000 f8d2 	bl	8005994 <__malloc_lock>
 80057f0:	4a1f      	ldr	r2, [pc, #124]	; (8005870 <_free_r+0x98>)
 80057f2:	6813      	ldr	r3, [r2, #0]
 80057f4:	4610      	mov	r0, r2
 80057f6:	b933      	cbnz	r3, 8005806 <_free_r+0x2e>
 80057f8:	6063      	str	r3, [r4, #4]
 80057fa:	6014      	str	r4, [r2, #0]
 80057fc:	4628      	mov	r0, r5
 80057fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005802:	f000 b8c8 	b.w	8005996 <__malloc_unlock>
 8005806:	42a3      	cmp	r3, r4
 8005808:	d90c      	bls.n	8005824 <_free_r+0x4c>
 800580a:	6821      	ldr	r1, [r4, #0]
 800580c:	1862      	adds	r2, r4, r1
 800580e:	4293      	cmp	r3, r2
 8005810:	bf04      	itt	eq
 8005812:	681a      	ldreq	r2, [r3, #0]
 8005814:	685b      	ldreq	r3, [r3, #4]
 8005816:	6063      	str	r3, [r4, #4]
 8005818:	bf04      	itt	eq
 800581a:	1852      	addeq	r2, r2, r1
 800581c:	6022      	streq	r2, [r4, #0]
 800581e:	6004      	str	r4, [r0, #0]
 8005820:	e7ec      	b.n	80057fc <_free_r+0x24>
 8005822:	4613      	mov	r3, r2
 8005824:	685a      	ldr	r2, [r3, #4]
 8005826:	b10a      	cbz	r2, 800582c <_free_r+0x54>
 8005828:	42a2      	cmp	r2, r4
 800582a:	d9fa      	bls.n	8005822 <_free_r+0x4a>
 800582c:	6819      	ldr	r1, [r3, #0]
 800582e:	1858      	adds	r0, r3, r1
 8005830:	42a0      	cmp	r0, r4
 8005832:	d10b      	bne.n	800584c <_free_r+0x74>
 8005834:	6820      	ldr	r0, [r4, #0]
 8005836:	4401      	add	r1, r0
 8005838:	1858      	adds	r0, r3, r1
 800583a:	4282      	cmp	r2, r0
 800583c:	6019      	str	r1, [r3, #0]
 800583e:	d1dd      	bne.n	80057fc <_free_r+0x24>
 8005840:	6810      	ldr	r0, [r2, #0]
 8005842:	6852      	ldr	r2, [r2, #4]
 8005844:	605a      	str	r2, [r3, #4]
 8005846:	4401      	add	r1, r0
 8005848:	6019      	str	r1, [r3, #0]
 800584a:	e7d7      	b.n	80057fc <_free_r+0x24>
 800584c:	d902      	bls.n	8005854 <_free_r+0x7c>
 800584e:	230c      	movs	r3, #12
 8005850:	602b      	str	r3, [r5, #0]
 8005852:	e7d3      	b.n	80057fc <_free_r+0x24>
 8005854:	6820      	ldr	r0, [r4, #0]
 8005856:	1821      	adds	r1, r4, r0
 8005858:	428a      	cmp	r2, r1
 800585a:	bf04      	itt	eq
 800585c:	6811      	ldreq	r1, [r2, #0]
 800585e:	6852      	ldreq	r2, [r2, #4]
 8005860:	6062      	str	r2, [r4, #4]
 8005862:	bf04      	itt	eq
 8005864:	1809      	addeq	r1, r1, r0
 8005866:	6021      	streq	r1, [r4, #0]
 8005868:	605c      	str	r4, [r3, #4]
 800586a:	e7c7      	b.n	80057fc <_free_r+0x24>
 800586c:	bd38      	pop	{r3, r4, r5, pc}
 800586e:	bf00      	nop
 8005870:	20004034 	.word	0x20004034

08005874 <_malloc_r>:
 8005874:	b570      	push	{r4, r5, r6, lr}
 8005876:	1ccd      	adds	r5, r1, #3
 8005878:	f025 0503 	bic.w	r5, r5, #3
 800587c:	3508      	adds	r5, #8
 800587e:	2d0c      	cmp	r5, #12
 8005880:	bf38      	it	cc
 8005882:	250c      	movcc	r5, #12
 8005884:	2d00      	cmp	r5, #0
 8005886:	4606      	mov	r6, r0
 8005888:	db01      	blt.n	800588e <_malloc_r+0x1a>
 800588a:	42a9      	cmp	r1, r5
 800588c:	d903      	bls.n	8005896 <_malloc_r+0x22>
 800588e:	230c      	movs	r3, #12
 8005890:	6033      	str	r3, [r6, #0]
 8005892:	2000      	movs	r0, #0
 8005894:	bd70      	pop	{r4, r5, r6, pc}
 8005896:	f000 f87d 	bl	8005994 <__malloc_lock>
 800589a:	4a21      	ldr	r2, [pc, #132]	; (8005920 <_malloc_r+0xac>)
 800589c:	6814      	ldr	r4, [r2, #0]
 800589e:	4621      	mov	r1, r4
 80058a0:	b991      	cbnz	r1, 80058c8 <_malloc_r+0x54>
 80058a2:	4c20      	ldr	r4, [pc, #128]	; (8005924 <_malloc_r+0xb0>)
 80058a4:	6823      	ldr	r3, [r4, #0]
 80058a6:	b91b      	cbnz	r3, 80058b0 <_malloc_r+0x3c>
 80058a8:	4630      	mov	r0, r6
 80058aa:	f000 f863 	bl	8005974 <_sbrk_r>
 80058ae:	6020      	str	r0, [r4, #0]
 80058b0:	4629      	mov	r1, r5
 80058b2:	4630      	mov	r0, r6
 80058b4:	f000 f85e 	bl	8005974 <_sbrk_r>
 80058b8:	1c43      	adds	r3, r0, #1
 80058ba:	d124      	bne.n	8005906 <_malloc_r+0x92>
 80058bc:	230c      	movs	r3, #12
 80058be:	6033      	str	r3, [r6, #0]
 80058c0:	4630      	mov	r0, r6
 80058c2:	f000 f868 	bl	8005996 <__malloc_unlock>
 80058c6:	e7e4      	b.n	8005892 <_malloc_r+0x1e>
 80058c8:	680b      	ldr	r3, [r1, #0]
 80058ca:	1b5b      	subs	r3, r3, r5
 80058cc:	d418      	bmi.n	8005900 <_malloc_r+0x8c>
 80058ce:	2b0b      	cmp	r3, #11
 80058d0:	d90f      	bls.n	80058f2 <_malloc_r+0x7e>
 80058d2:	600b      	str	r3, [r1, #0]
 80058d4:	50cd      	str	r5, [r1, r3]
 80058d6:	18cc      	adds	r4, r1, r3
 80058d8:	4630      	mov	r0, r6
 80058da:	f000 f85c 	bl	8005996 <__malloc_unlock>
 80058de:	f104 000b 	add.w	r0, r4, #11
 80058e2:	1d23      	adds	r3, r4, #4
 80058e4:	f020 0007 	bic.w	r0, r0, #7
 80058e8:	1ac3      	subs	r3, r0, r3
 80058ea:	d0d3      	beq.n	8005894 <_malloc_r+0x20>
 80058ec:	425a      	negs	r2, r3
 80058ee:	50e2      	str	r2, [r4, r3]
 80058f0:	e7d0      	b.n	8005894 <_malloc_r+0x20>
 80058f2:	428c      	cmp	r4, r1
 80058f4:	684b      	ldr	r3, [r1, #4]
 80058f6:	bf16      	itet	ne
 80058f8:	6063      	strne	r3, [r4, #4]
 80058fa:	6013      	streq	r3, [r2, #0]
 80058fc:	460c      	movne	r4, r1
 80058fe:	e7eb      	b.n	80058d8 <_malloc_r+0x64>
 8005900:	460c      	mov	r4, r1
 8005902:	6849      	ldr	r1, [r1, #4]
 8005904:	e7cc      	b.n	80058a0 <_malloc_r+0x2c>
 8005906:	1cc4      	adds	r4, r0, #3
 8005908:	f024 0403 	bic.w	r4, r4, #3
 800590c:	42a0      	cmp	r0, r4
 800590e:	d005      	beq.n	800591c <_malloc_r+0xa8>
 8005910:	1a21      	subs	r1, r4, r0
 8005912:	4630      	mov	r0, r6
 8005914:	f000 f82e 	bl	8005974 <_sbrk_r>
 8005918:	3001      	adds	r0, #1
 800591a:	d0cf      	beq.n	80058bc <_malloc_r+0x48>
 800591c:	6025      	str	r5, [r4, #0]
 800591e:	e7db      	b.n	80058d8 <_malloc_r+0x64>
 8005920:	20004034 	.word	0x20004034
 8005924:	20004038 	.word	0x20004038

08005928 <_realloc_r>:
 8005928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800592a:	4607      	mov	r7, r0
 800592c:	4614      	mov	r4, r2
 800592e:	460e      	mov	r6, r1
 8005930:	b921      	cbnz	r1, 800593c <_realloc_r+0x14>
 8005932:	4611      	mov	r1, r2
 8005934:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005938:	f7ff bf9c 	b.w	8005874 <_malloc_r>
 800593c:	b922      	cbnz	r2, 8005948 <_realloc_r+0x20>
 800593e:	f7ff ff4b 	bl	80057d8 <_free_r>
 8005942:	4625      	mov	r5, r4
 8005944:	4628      	mov	r0, r5
 8005946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005948:	f000 f826 	bl	8005998 <_malloc_usable_size_r>
 800594c:	42a0      	cmp	r0, r4
 800594e:	d20f      	bcs.n	8005970 <_realloc_r+0x48>
 8005950:	4621      	mov	r1, r4
 8005952:	4638      	mov	r0, r7
 8005954:	f7ff ff8e 	bl	8005874 <_malloc_r>
 8005958:	4605      	mov	r5, r0
 800595a:	2800      	cmp	r0, #0
 800595c:	d0f2      	beq.n	8005944 <_realloc_r+0x1c>
 800595e:	4631      	mov	r1, r6
 8005960:	4622      	mov	r2, r4
 8005962:	f7ff fbfd 	bl	8005160 <memcpy>
 8005966:	4631      	mov	r1, r6
 8005968:	4638      	mov	r0, r7
 800596a:	f7ff ff35 	bl	80057d8 <_free_r>
 800596e:	e7e9      	b.n	8005944 <_realloc_r+0x1c>
 8005970:	4635      	mov	r5, r6
 8005972:	e7e7      	b.n	8005944 <_realloc_r+0x1c>

08005974 <_sbrk_r>:
 8005974:	b538      	push	{r3, r4, r5, lr}
 8005976:	4c06      	ldr	r4, [pc, #24]	; (8005990 <_sbrk_r+0x1c>)
 8005978:	2300      	movs	r3, #0
 800597a:	4605      	mov	r5, r0
 800597c:	4608      	mov	r0, r1
 800597e:	6023      	str	r3, [r4, #0]
 8005980:	f7fb f8f4 	bl	8000b6c <_sbrk>
 8005984:	1c43      	adds	r3, r0, #1
 8005986:	d102      	bne.n	800598e <_sbrk_r+0x1a>
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	b103      	cbz	r3, 800598e <_sbrk_r+0x1a>
 800598c:	602b      	str	r3, [r5, #0]
 800598e:	bd38      	pop	{r3, r4, r5, pc}
 8005990:	200040cc 	.word	0x200040cc

08005994 <__malloc_lock>:
 8005994:	4770      	bx	lr

08005996 <__malloc_unlock>:
 8005996:	4770      	bx	lr

08005998 <_malloc_usable_size_r>:
 8005998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800599c:	1f18      	subs	r0, r3, #4
 800599e:	2b00      	cmp	r3, #0
 80059a0:	bfbc      	itt	lt
 80059a2:	580b      	ldrlt	r3, [r1, r0]
 80059a4:	18c0      	addlt	r0, r0, r3
 80059a6:	4770      	bx	lr

080059a8 <_init>:
 80059a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059aa:	bf00      	nop
 80059ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ae:	bc08      	pop	{r3}
 80059b0:	469e      	mov	lr, r3
 80059b2:	4770      	bx	lr

080059b4 <_fini>:
 80059b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059b6:	bf00      	nop
 80059b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ba:	bc08      	pop	{r3}
 80059bc:	469e      	mov	lr, r3
 80059be:	4770      	bx	lr
