// Seed: 3839016068
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_9 = 1;
endmodule
module module_1 (
    input tri id_0
    , id_3,
    input tri id_1
);
  assign id_3 = id_3;
  assign id_3 = id_1 == 1'b0;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
endmodule
