library verilog;
use verilog.vl_types.all;
entity mux_2_to_1 is
    port(
        input_A         : in     vl_logic_vector(3 downto 0);
        input_B         : in     vl_logic_vector(3 downto 0);
        S               : in     vl_logic;
        Output          : out    vl_logic_vector(3 downto 0)
    );
end mux_2_to_1;
