// Seed: 362017764
module module_0 (
    input tri id_0,
    output tri id_1,
    input wand id_2,
    output supply0 id_3,
    input wor id_4,
    output tri id_5,
    input wor id_6,
    input uwire id_7,
    output wand id_8,
    output supply1 id_9,
    output supply0 id_10,
    output wand id_11
);
  wand id_13 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    input wand id_7,
    output supply1 id_8,
    input tri id_9
);
  wire id_11;
  wor id_12, id_13;
  assign id_13 = id_7;
  assign id_3  = id_1;
  wire id_14;
  module_0(
      id_6, id_4, id_6, id_13, id_9, id_8, id_6, id_9, id_4, id_2, id_13, id_3
  );
  wire id_15;
endmodule
