
DriverSetup.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc1c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  0800fdb4  0800fdb4  0001fdb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ff18  0800ff18  000200fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ff18  0800ff18  0001ff18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ff20  0800ff20  000200fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ff20  0800ff20  0001ff20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ff24  0800ff24  0001ff24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  0800ff28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dcc  200000fc  08010024  000200fc  2**2
                  ALLOC
 10 ._user_heap_stack 00004000  20001ec8  08010024  00021ec8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002158c  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005686  00000000  00000000  000416b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018d8  00000000  00000000  00046d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001688  00000000  00000000  00048618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d83c  00000000  00000000  00049ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002410c  00000000  00000000  000674dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095948  00000000  00000000  0008b5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00120f30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068b4  00000000  00000000  00120f80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000fc 	.word	0x200000fc
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800fd9c 	.word	0x0800fd9c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000100 	.word	0x20000100
 80001d4:	0800fd9c 	.word	0x0800fd9c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_uldivmod>:
 8000a84:	b953      	cbnz	r3, 8000a9c <__aeabi_uldivmod+0x18>
 8000a86:	b94a      	cbnz	r2, 8000a9c <__aeabi_uldivmod+0x18>
 8000a88:	2900      	cmp	r1, #0
 8000a8a:	bf08      	it	eq
 8000a8c:	2800      	cmpeq	r0, #0
 8000a8e:	bf1c      	itt	ne
 8000a90:	f04f 31ff 	movne.w	r1, #4294967295
 8000a94:	f04f 30ff 	movne.w	r0, #4294967295
 8000a98:	f000 b974 	b.w	8000d84 <__aeabi_idiv0>
 8000a9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa4:	f000 f806 	bl	8000ab4 <__udivmoddi4>
 8000aa8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab0:	b004      	add	sp, #16
 8000ab2:	4770      	bx	lr

08000ab4 <__udivmoddi4>:
 8000ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab8:	9d08      	ldr	r5, [sp, #32]
 8000aba:	4604      	mov	r4, r0
 8000abc:	468e      	mov	lr, r1
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d14d      	bne.n	8000b5e <__udivmoddi4+0xaa>
 8000ac2:	428a      	cmp	r2, r1
 8000ac4:	4694      	mov	ip, r2
 8000ac6:	d969      	bls.n	8000b9c <__udivmoddi4+0xe8>
 8000ac8:	fab2 f282 	clz	r2, r2
 8000acc:	b152      	cbz	r2, 8000ae4 <__udivmoddi4+0x30>
 8000ace:	fa01 f302 	lsl.w	r3, r1, r2
 8000ad2:	f1c2 0120 	rsb	r1, r2, #32
 8000ad6:	fa20 f101 	lsr.w	r1, r0, r1
 8000ada:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ade:	ea41 0e03 	orr.w	lr, r1, r3
 8000ae2:	4094      	lsls	r4, r2
 8000ae4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae8:	0c21      	lsrs	r1, r4, #16
 8000aea:	fbbe f6f8 	udiv	r6, lr, r8
 8000aee:	fa1f f78c 	uxth.w	r7, ip
 8000af2:	fb08 e316 	mls	r3, r8, r6, lr
 8000af6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000afa:	fb06 f107 	mul.w	r1, r6, r7
 8000afe:	4299      	cmp	r1, r3
 8000b00:	d90a      	bls.n	8000b18 <__udivmoddi4+0x64>
 8000b02:	eb1c 0303 	adds.w	r3, ip, r3
 8000b06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b0a:	f080 811f 	bcs.w	8000d4c <__udivmoddi4+0x298>
 8000b0e:	4299      	cmp	r1, r3
 8000b10:	f240 811c 	bls.w	8000d4c <__udivmoddi4+0x298>
 8000b14:	3e02      	subs	r6, #2
 8000b16:	4463      	add	r3, ip
 8000b18:	1a5b      	subs	r3, r3, r1
 8000b1a:	b2a4      	uxth	r4, r4
 8000b1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b20:	fb08 3310 	mls	r3, r8, r0, r3
 8000b24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b28:	fb00 f707 	mul.w	r7, r0, r7
 8000b2c:	42a7      	cmp	r7, r4
 8000b2e:	d90a      	bls.n	8000b46 <__udivmoddi4+0x92>
 8000b30:	eb1c 0404 	adds.w	r4, ip, r4
 8000b34:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b38:	f080 810a 	bcs.w	8000d50 <__udivmoddi4+0x29c>
 8000b3c:	42a7      	cmp	r7, r4
 8000b3e:	f240 8107 	bls.w	8000d50 <__udivmoddi4+0x29c>
 8000b42:	4464      	add	r4, ip
 8000b44:	3802      	subs	r0, #2
 8000b46:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b4a:	1be4      	subs	r4, r4, r7
 8000b4c:	2600      	movs	r6, #0
 8000b4e:	b11d      	cbz	r5, 8000b58 <__udivmoddi4+0xa4>
 8000b50:	40d4      	lsrs	r4, r2
 8000b52:	2300      	movs	r3, #0
 8000b54:	e9c5 4300 	strd	r4, r3, [r5]
 8000b58:	4631      	mov	r1, r6
 8000b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5e:	428b      	cmp	r3, r1
 8000b60:	d909      	bls.n	8000b76 <__udivmoddi4+0xc2>
 8000b62:	2d00      	cmp	r5, #0
 8000b64:	f000 80ef 	beq.w	8000d46 <__udivmoddi4+0x292>
 8000b68:	2600      	movs	r6, #0
 8000b6a:	e9c5 0100 	strd	r0, r1, [r5]
 8000b6e:	4630      	mov	r0, r6
 8000b70:	4631      	mov	r1, r6
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	fab3 f683 	clz	r6, r3
 8000b7a:	2e00      	cmp	r6, #0
 8000b7c:	d14a      	bne.n	8000c14 <__udivmoddi4+0x160>
 8000b7e:	428b      	cmp	r3, r1
 8000b80:	d302      	bcc.n	8000b88 <__udivmoddi4+0xd4>
 8000b82:	4282      	cmp	r2, r0
 8000b84:	f200 80f9 	bhi.w	8000d7a <__udivmoddi4+0x2c6>
 8000b88:	1a84      	subs	r4, r0, r2
 8000b8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000b8e:	2001      	movs	r0, #1
 8000b90:	469e      	mov	lr, r3
 8000b92:	2d00      	cmp	r5, #0
 8000b94:	d0e0      	beq.n	8000b58 <__udivmoddi4+0xa4>
 8000b96:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b9a:	e7dd      	b.n	8000b58 <__udivmoddi4+0xa4>
 8000b9c:	b902      	cbnz	r2, 8000ba0 <__udivmoddi4+0xec>
 8000b9e:	deff      	udf	#255	; 0xff
 8000ba0:	fab2 f282 	clz	r2, r2
 8000ba4:	2a00      	cmp	r2, #0
 8000ba6:	f040 8092 	bne.w	8000cce <__udivmoddi4+0x21a>
 8000baa:	eba1 010c 	sub.w	r1, r1, ip
 8000bae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bb2:	fa1f fe8c 	uxth.w	lr, ip
 8000bb6:	2601      	movs	r6, #1
 8000bb8:	0c20      	lsrs	r0, r4, #16
 8000bba:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bbe:	fb07 1113 	mls	r1, r7, r3, r1
 8000bc2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bc6:	fb0e f003 	mul.w	r0, lr, r3
 8000bca:	4288      	cmp	r0, r1
 8000bcc:	d908      	bls.n	8000be0 <__udivmoddi4+0x12c>
 8000bce:	eb1c 0101 	adds.w	r1, ip, r1
 8000bd2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x12a>
 8000bd8:	4288      	cmp	r0, r1
 8000bda:	f200 80cb 	bhi.w	8000d74 <__udivmoddi4+0x2c0>
 8000bde:	4643      	mov	r3, r8
 8000be0:	1a09      	subs	r1, r1, r0
 8000be2:	b2a4      	uxth	r4, r4
 8000be4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be8:	fb07 1110 	mls	r1, r7, r0, r1
 8000bec:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000bf0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bf4:	45a6      	cmp	lr, r4
 8000bf6:	d908      	bls.n	8000c0a <__udivmoddi4+0x156>
 8000bf8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bfc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c00:	d202      	bcs.n	8000c08 <__udivmoddi4+0x154>
 8000c02:	45a6      	cmp	lr, r4
 8000c04:	f200 80bb 	bhi.w	8000d7e <__udivmoddi4+0x2ca>
 8000c08:	4608      	mov	r0, r1
 8000c0a:	eba4 040e 	sub.w	r4, r4, lr
 8000c0e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c12:	e79c      	b.n	8000b4e <__udivmoddi4+0x9a>
 8000c14:	f1c6 0720 	rsb	r7, r6, #32
 8000c18:	40b3      	lsls	r3, r6
 8000c1a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c1e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c22:	fa20 f407 	lsr.w	r4, r0, r7
 8000c26:	fa01 f306 	lsl.w	r3, r1, r6
 8000c2a:	431c      	orrs	r4, r3
 8000c2c:	40f9      	lsrs	r1, r7
 8000c2e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c32:	fa00 f306 	lsl.w	r3, r0, r6
 8000c36:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c3a:	0c20      	lsrs	r0, r4, #16
 8000c3c:	fa1f fe8c 	uxth.w	lr, ip
 8000c40:	fb09 1118 	mls	r1, r9, r8, r1
 8000c44:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c48:	fb08 f00e 	mul.w	r0, r8, lr
 8000c4c:	4288      	cmp	r0, r1
 8000c4e:	fa02 f206 	lsl.w	r2, r2, r6
 8000c52:	d90b      	bls.n	8000c6c <__udivmoddi4+0x1b8>
 8000c54:	eb1c 0101 	adds.w	r1, ip, r1
 8000c58:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c5c:	f080 8088 	bcs.w	8000d70 <__udivmoddi4+0x2bc>
 8000c60:	4288      	cmp	r0, r1
 8000c62:	f240 8085 	bls.w	8000d70 <__udivmoddi4+0x2bc>
 8000c66:	f1a8 0802 	sub.w	r8, r8, #2
 8000c6a:	4461      	add	r1, ip
 8000c6c:	1a09      	subs	r1, r1, r0
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c74:	fb09 1110 	mls	r1, r9, r0, r1
 8000c78:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c7c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c80:	458e      	cmp	lr, r1
 8000c82:	d908      	bls.n	8000c96 <__udivmoddi4+0x1e2>
 8000c84:	eb1c 0101 	adds.w	r1, ip, r1
 8000c88:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c8c:	d26c      	bcs.n	8000d68 <__udivmoddi4+0x2b4>
 8000c8e:	458e      	cmp	lr, r1
 8000c90:	d96a      	bls.n	8000d68 <__udivmoddi4+0x2b4>
 8000c92:	3802      	subs	r0, #2
 8000c94:	4461      	add	r1, ip
 8000c96:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c9a:	fba0 9402 	umull	r9, r4, r0, r2
 8000c9e:	eba1 010e 	sub.w	r1, r1, lr
 8000ca2:	42a1      	cmp	r1, r4
 8000ca4:	46c8      	mov	r8, r9
 8000ca6:	46a6      	mov	lr, r4
 8000ca8:	d356      	bcc.n	8000d58 <__udivmoddi4+0x2a4>
 8000caa:	d053      	beq.n	8000d54 <__udivmoddi4+0x2a0>
 8000cac:	b15d      	cbz	r5, 8000cc6 <__udivmoddi4+0x212>
 8000cae:	ebb3 0208 	subs.w	r2, r3, r8
 8000cb2:	eb61 010e 	sbc.w	r1, r1, lr
 8000cb6:	fa01 f707 	lsl.w	r7, r1, r7
 8000cba:	fa22 f306 	lsr.w	r3, r2, r6
 8000cbe:	40f1      	lsrs	r1, r6
 8000cc0:	431f      	orrs	r7, r3
 8000cc2:	e9c5 7100 	strd	r7, r1, [r5]
 8000cc6:	2600      	movs	r6, #0
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	f1c2 0320 	rsb	r3, r2, #32
 8000cd2:	40d8      	lsrs	r0, r3
 8000cd4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd8:	fa21 f303 	lsr.w	r3, r1, r3
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4301      	orrs	r1, r0
 8000ce0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce4:	fa1f fe8c 	uxth.w	lr, ip
 8000ce8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000cec:	fb07 3610 	mls	r6, r7, r0, r3
 8000cf0:	0c0b      	lsrs	r3, r1, #16
 8000cf2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cf6:	fb00 f60e 	mul.w	r6, r0, lr
 8000cfa:	429e      	cmp	r6, r3
 8000cfc:	fa04 f402 	lsl.w	r4, r4, r2
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x260>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d0a:	d22f      	bcs.n	8000d6c <__udivmoddi4+0x2b8>
 8000d0c:	429e      	cmp	r6, r3
 8000d0e:	d92d      	bls.n	8000d6c <__udivmoddi4+0x2b8>
 8000d10:	3802      	subs	r0, #2
 8000d12:	4463      	add	r3, ip
 8000d14:	1b9b      	subs	r3, r3, r6
 8000d16:	b289      	uxth	r1, r1
 8000d18:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d1c:	fb07 3316 	mls	r3, r7, r6, r3
 8000d20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d24:	fb06 f30e 	mul.w	r3, r6, lr
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x28a>
 8000d2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d30:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d34:	d216      	bcs.n	8000d64 <__udivmoddi4+0x2b0>
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d914      	bls.n	8000d64 <__udivmoddi4+0x2b0>
 8000d3a:	3e02      	subs	r6, #2
 8000d3c:	4461      	add	r1, ip
 8000d3e:	1ac9      	subs	r1, r1, r3
 8000d40:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d44:	e738      	b.n	8000bb8 <__udivmoddi4+0x104>
 8000d46:	462e      	mov	r6, r5
 8000d48:	4628      	mov	r0, r5
 8000d4a:	e705      	b.n	8000b58 <__udivmoddi4+0xa4>
 8000d4c:	4606      	mov	r6, r0
 8000d4e:	e6e3      	b.n	8000b18 <__udivmoddi4+0x64>
 8000d50:	4618      	mov	r0, r3
 8000d52:	e6f8      	b.n	8000b46 <__udivmoddi4+0x92>
 8000d54:	454b      	cmp	r3, r9
 8000d56:	d2a9      	bcs.n	8000cac <__udivmoddi4+0x1f8>
 8000d58:	ebb9 0802 	subs.w	r8, r9, r2
 8000d5c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d60:	3801      	subs	r0, #1
 8000d62:	e7a3      	b.n	8000cac <__udivmoddi4+0x1f8>
 8000d64:	4646      	mov	r6, r8
 8000d66:	e7ea      	b.n	8000d3e <__udivmoddi4+0x28a>
 8000d68:	4620      	mov	r0, r4
 8000d6a:	e794      	b.n	8000c96 <__udivmoddi4+0x1e2>
 8000d6c:	4640      	mov	r0, r8
 8000d6e:	e7d1      	b.n	8000d14 <__udivmoddi4+0x260>
 8000d70:	46d0      	mov	r8, sl
 8000d72:	e77b      	b.n	8000c6c <__udivmoddi4+0x1b8>
 8000d74:	3b02      	subs	r3, #2
 8000d76:	4461      	add	r1, ip
 8000d78:	e732      	b.n	8000be0 <__udivmoddi4+0x12c>
 8000d7a:	4630      	mov	r0, r6
 8000d7c:	e709      	b.n	8000b92 <__udivmoddi4+0xde>
 8000d7e:	4464      	add	r4, ip
 8000d80:	3802      	subs	r0, #2
 8000d82:	e742      	b.n	8000c0a <__udivmoddi4+0x156>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <write_register>:
static void write_register(uint8_t reg, uint8_t *data);
static void read_register(uint8_t reg, uint8_t *data);

// Function(1): Write to register
static void write_register(uint8_t reg, uint8_t *data)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af02      	add	r7, sp, #8
 8000d8e:	4603      	mov	r3, r0
 8000d90:	6039      	str	r1, [r7, #0]
 8000d92:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
	iData[0] = reg;
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	733b      	strb	r3, [r7, #12]
	iData[1] = data[0];
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 2, 100);
 8000d9e:	f107 020c 	add.w	r2, r7, #12
 8000da2:	2364      	movs	r3, #100	; 0x64
 8000da4:	9300      	str	r3, [sp, #0]
 8000da6:	2302      	movs	r3, #2
 8000da8:	2194      	movs	r1, #148	; 0x94
 8000daa:	4803      	ldr	r0, [pc, #12]	; (8000db8 <write_register+0x30>)
 8000dac:	f004 fdc0 	bl	8005930 <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, data, size, 100);
}
 8000db0:	bf00      	nop
 8000db2:	3710      	adds	r7, #16
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20000118 	.word	0x20000118

08000dbc <read_register>:
// Function(2): Read from register
static void read_register(uint8_t reg, uint8_t *data)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af02      	add	r7, sp, #8
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	6039      	str	r1, [r7, #0]
 8000dc6:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
	iData[0] = reg;
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 1, 100);
 8000dcc:	f107 020c 	add.w	r2, r7, #12
 8000dd0:	2364      	movs	r3, #100	; 0x64
 8000dd2:	9300      	str	r3, [sp, #0]
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	2194      	movs	r1, #148	; 0x94
 8000dd8:	4807      	ldr	r0, [pc, #28]	; (8000df8 <read_register+0x3c>)
 8000dda:	f004 fda9 	bl	8005930 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2cx, DAC_I2C_ADDR, data, 1, 100);
 8000dde:	2364      	movs	r3, #100	; 0x64
 8000de0:	9300      	str	r3, [sp, #0]
 8000de2:	2301      	movs	r3, #1
 8000de4:	683a      	ldr	r2, [r7, #0]
 8000de6:	2194      	movs	r1, #148	; 0x94
 8000de8:	4803      	ldr	r0, [pc, #12]	; (8000df8 <read_register+0x3c>)
 8000dea:	f004 fe9f 	bl	8005b2c <HAL_I2C_Master_Receive>
}
 8000dee:	bf00      	nop
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000118 	.word	0x20000118

08000dfc <CS43_Init>:

//-------------- Public Functions ----------------//
// Function(1): Initialisation
void CS43_Init(I2C_HandleTypeDef i2c_handle, CS43_MODE outputMode)
{
 8000dfc:	b084      	sub	sp, #16
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b082      	sub	sp, #8
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	f107 0c10 	add.w	ip, r7, #16
 8000e08:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint8_t iData[2];
	__HAL_UNLOCK(&hi2s3);     // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 8000e0c:	4b7b      	ldr	r3, [pc, #492]	; (8000ffc <CS43_Init+0x200>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	__HAL_I2S_ENABLE(&hi2s3); // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 8000e14:	4b79      	ldr	r3, [pc, #484]	; (8000ffc <CS43_Init+0x200>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	69da      	ldr	r2, [r3, #28]
 8000e1a:	4b78      	ldr	r3, [pc, #480]	; (8000ffc <CS43_Init+0x200>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e22:	61da      	str	r2, [r3, #28]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8000e24:	2201      	movs	r2, #1
 8000e26:	2110      	movs	r1, #16
 8000e28:	4875      	ldr	r0, [pc, #468]	; (8001000 <CS43_Init+0x204>)
 8000e2a:	f002 ffc5 	bl	8003db8 <HAL_GPIO_WritePin>
	//(1): Get the I2C handle
	i2cx = i2c_handle;
 8000e2e:	4b75      	ldr	r3, [pc, #468]	; (8001004 <CS43_Init+0x208>)
 8000e30:	4618      	mov	r0, r3
 8000e32:	f107 0310 	add.w	r3, r7, #16
 8000e36:	2254      	movs	r2, #84	; 0x54
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f00e fe9b 	bl	800fb74 <memcpy>
	//(2): Power down
	iData[1] = 0x01;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	717b      	strb	r3, [r7, #5]
	write_register(POWER_CONTROL1,iData);
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	4619      	mov	r1, r3
 8000e46:	2002      	movs	r0, #2
 8000e48:	f7ff ff9e 	bl	8000d88 <write_register>
	//(3): Enable Right and Left headphones
	iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000e4c:	2380      	movs	r3, #128	; 0x80
 8000e4e:	717b      	strb	r3, [r7, #5]
	iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8000e50:	797b      	ldrb	r3, [r7, #5]
 8000e52:	f043 0320 	orr.w	r3, r3, #32
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	717b      	strb	r3, [r7, #5]
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 8000e5a:	797b      	ldrb	r3, [r7, #5]
 8000e5c:	f043 030c 	orr.w	r3, r3, #12
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	717b      	strb	r3, [r7, #5]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 8000e64:	797b      	ldrb	r3, [r7, #5]
 8000e66:	f043 0303 	orr.w	r3, r3, #3
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	717b      	strb	r3, [r7, #5]
	write_register(POWER_CONTROL2,&iData[1]);
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	3301      	adds	r3, #1
 8000e72:	4619      	mov	r1, r3
 8000e74:	2004      	movs	r0, #4
 8000e76:	f7ff ff87 	bl	8000d88 <write_register>
	//(4): Automatic clock detection
	iData[1] = (1 << 7);
 8000e7a:	2380      	movs	r3, #128	; 0x80
 8000e7c:	717b      	strb	r3, [r7, #5]
	write_register(CLOCKING_CONTROL,&iData[1]);
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	3301      	adds	r3, #1
 8000e82:	4619      	mov	r1, r3
 8000e84:	2005      	movs	r0, #5
 8000e86:	f7ff ff7f 	bl	8000d88 <write_register>
	//(5): Interface control 1
	read_register(INTERFACE_CONTROL1, iData);
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	2006      	movs	r0, #6
 8000e90:	f7ff ff94 	bl	8000dbc <read_register>
	iData[1] &= (1 << 5); // Clear all bits except bit 5 which is reserved
 8000e94:	797b      	ldrb	r3, [r7, #5]
 8000e96:	f003 0320 	and.w	r3, r3, #32
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	717b      	strb	r3, [r7, #5]
	iData[1] &= ~(1 << 7);  // Slave
 8000e9e:	797b      	ldrb	r3, [r7, #5]
 8000ea0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	717b      	strb	r3, [r7, #5]
	iData[1] &= ~(1 << 6);  // Clock polarity: Not inverted
 8000ea8:	797b      	ldrb	r3, [r7, #5]
 8000eaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	717b      	strb	r3, [r7, #5]
	iData[1] &= ~(1 << 4);  // No DSP mode
 8000eb2:	797b      	ldrb	r3, [r7, #5]
 8000eb4:	f023 0310 	bic.w	r3, r3, #16
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	717b      	strb	r3, [r7, #5]
	iData[1] &= ~(1 << 2);  // Left justified, up to 24 bit (default)
 8000ebc:	797b      	ldrb	r3, [r7, #5]
 8000ebe:	f023 0304 	bic.w	r3, r3, #4
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	717b      	strb	r3, [r7, #5]
	iData[1] |= (1 << 2);
 8000ec6:	797b      	ldrb	r3, [r7, #5]
 8000ec8:	f043 0304 	orr.w	r3, r3, #4
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	717b      	strb	r3, [r7, #5]
	
	iData[1] |=  (3 << 0);  // 16-bit audio word length for I2S interface
 8000ed0:	797b      	ldrb	r3, [r7, #5]
 8000ed2:	f043 0303 	orr.w	r3, r3, #3
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	717b      	strb	r3, [r7, #5]
	write_register(INTERFACE_CONTROL1,&iData[1]);
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	3301      	adds	r3, #1
 8000ede:	4619      	mov	r1, r3
 8000ee0:	2006      	movs	r0, #6
 8000ee2:	f7ff ff51 	bl	8000d88 <write_register>
	//(6): Passthrough A settings
	read_register(PASSTHROUGH_A, &iData[1]);
 8000ee6:	1d3b      	adds	r3, r7, #4
 8000ee8:	3301      	adds	r3, #1
 8000eea:	4619      	mov	r1, r3
 8000eec:	2008      	movs	r0, #8
 8000eee:	f7ff ff65 	bl	8000dbc <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 8000ef2:	797b      	ldrb	r3, [r7, #5]
 8000ef4:	f023 030f 	bic.w	r3, r3, #15
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	717b      	strb	r3, [r7, #5]
	iData[1] |=  (1 << 0); // Use AIN1A as source for passthrough
 8000efc:	797b      	ldrb	r3, [r7, #5]
 8000efe:	f043 0301 	orr.w	r3, r3, #1
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	717b      	strb	r3, [r7, #5]
	write_register(PASSTHROUGH_A,&iData[1]);
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	3301      	adds	r3, #1
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	2008      	movs	r0, #8
 8000f0e:	f7ff ff3b 	bl	8000d88 <write_register>
	//(7): Passthrough B settings
	read_register(PASSTHROUGH_B, &iData[1]);
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	3301      	adds	r3, #1
 8000f16:	4619      	mov	r1, r3
 8000f18:	2009      	movs	r0, #9
 8000f1a:	f7ff ff4f 	bl	8000dbc <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 8000f1e:	797b      	ldrb	r3, [r7, #5]
 8000f20:	f023 030f 	bic.w	r3, r3, #15
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	717b      	strb	r3, [r7, #5]
	iData[1] |=  (1 << 0); // Use AIN1B as source for passthrough
 8000f28:	797b      	ldrb	r3, [r7, #5]
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	717b      	strb	r3, [r7, #5]
	write_register(PASSTHROUGH_B,&iData[1]);
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	3301      	adds	r3, #1
 8000f36:	4619      	mov	r1, r3
 8000f38:	2009      	movs	r0, #9
 8000f3a:	f7ff ff25 	bl	8000d88 <write_register>
	//(8): Miscellaneous register settings
	read_register(MISCELLANEOUS_CONTRLS, &iData[1]);
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	3301      	adds	r3, #1
 8000f42:	4619      	mov	r1, r3
 8000f44:	200e      	movs	r0, #14
 8000f46:	f7ff ff39 	bl	8000dbc <read_register>
	if(outputMode == MODE_ANALOG)
 8000f4a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d119      	bne.n	8000f86 <CS43_Init+0x18a>
	{
		iData[1] |=  (1 << 7);   // Enable passthrough for AIN-A
 8000f52:	797b      	ldrb	r3, [r7, #5]
 8000f54:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	717b      	strb	r3, [r7, #5]
		iData[1] |=  (1 << 6);   // Enable passthrough for AIN-B
 8000f5c:	797b      	ldrb	r3, [r7, #5]
 8000f5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	717b      	strb	r3, [r7, #5]
		iData[1] &= ~(1 << 5);   // Unmute passthrough on AIN-A
 8000f66:	797b      	ldrb	r3, [r7, #5]
 8000f68:	f023 0320 	bic.w	r3, r3, #32
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	717b      	strb	r3, [r7, #5]
		iData[1] &= ~(1 << 4);   // Unmute passthrough on AIN-B
 8000f70:	797b      	ldrb	r3, [r7, #5]
 8000f72:	f023 0310 	bic.w	r3, r3, #16
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	717b      	strb	r3, [r7, #5]
		iData[1] &= ~(1 << 3);   // Changed settings take affect immediately
 8000f7a:	797b      	ldrb	r3, [r7, #5]
 8000f7c:	f023 0308 	bic.w	r3, r3, #8
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	717b      	strb	r3, [r7, #5]
 8000f84:	e005      	b.n	8000f92 <CS43_Init+0x196>
	}
	else if(outputMode == MODE_I2S)
 8000f86:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d101      	bne.n	8000f92 <CS43_Init+0x196>
	{
		iData[1] = 0x02;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	717b      	strb	r3, [r7, #5]
	}
	write_register(MISCELLANEOUS_CONTRLS,&iData[1]);
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	3301      	adds	r3, #1
 8000f96:	4619      	mov	r1, r3
 8000f98:	200e      	movs	r0, #14
 8000f9a:	f7ff fef5 	bl	8000d88 <write_register>
	//(9): Unmute headphone and speaker
	read_register(PLAYBACK_CONTROL, &iData[1]);
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	200f      	movs	r0, #15
 8000fa6:	f7ff ff09 	bl	8000dbc <read_register>
	iData[1] = 0x00;
 8000faa:	2300      	movs	r3, #0
 8000fac:	717b      	strb	r3, [r7, #5]
	write_register(PLAYBACK_CONTROL,&iData[1]);
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	200f      	movs	r0, #15
 8000fb6:	f7ff fee7 	bl	8000d88 <write_register>
	//(10): Set volume to default (0dB)
	iData[1] = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	717b      	strb	r3, [r7, #5]
	write_register(PASSTHROUGH_VOLUME_A,&iData[1]);
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	2014      	movs	r0, #20
 8000fc6:	f7ff fedf 	bl	8000d88 <write_register>
	write_register(PASSTHROUGH_VOLUME_B,&iData[1]);
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	3301      	adds	r3, #1
 8000fce:	4619      	mov	r1, r3
 8000fd0:	2015      	movs	r0, #21
 8000fd2:	f7ff fed9 	bl	8000d88 <write_register>
	write_register(PCM_VOLUME_A,&iData[1]);
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	3301      	adds	r3, #1
 8000fda:	4619      	mov	r1, r3
 8000fdc:	201a      	movs	r0, #26
 8000fde:	f7ff fed3 	bl	8000d88 <write_register>
	write_register(PCM_VOLUME_B,&iData[1]);
 8000fe2:	1d3b      	adds	r3, r7, #4
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	201b      	movs	r0, #27
 8000fea:	f7ff fecd 	bl	8000d88 <write_register>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ff8:	b004      	add	sp, #16
 8000ffa:	4770      	bx	lr
 8000ffc:	2000140c 	.word	0x2000140c
 8001000:	40020c00 	.word	0x40020c00
 8001004:	20000118 	.word	0x20000118

08001008 <CS43_Enable_RightLeft>:

// Function(2): Enable Right and Left headphones
void CS43_Enable_RightLeft(uint8_t side)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
	switch (side)
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	2b03      	cmp	r3, #3
 8001016:	d82b      	bhi.n	8001070 <CS43_Enable_RightLeft+0x68>
 8001018:	a201      	add	r2, pc, #4	; (adr r2, 8001020 <CS43_Enable_RightLeft+0x18>)
 800101a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800101e:	bf00      	nop
 8001020:	08001031 	.word	0x08001031
 8001024:	08001041 	.word	0x08001041
 8001028:	08001051 	.word	0x08001051
 800102c:	08001061 	.word	0x08001061
	{
		case 0:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8001030:	23c0      	movs	r3, #192	; 0xc0
 8001032:	737b      	strb	r3, [r7, #13]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8001034:	7b7b      	ldrb	r3, [r7, #13]
 8001036:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800103a:	b2db      	uxtb	r3, r3
 800103c:	737b      	strb	r3, [r7, #13]
			break;
 800103e:	e018      	b.n	8001072 <CS43_Enable_RightLeft+0x6a>
		case 1:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8001040:	2380      	movs	r3, #128	; 0x80
 8001042:	737b      	strb	r3, [r7, #13]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8001044:	7b7b      	ldrb	r3, [r7, #13]
 8001046:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800104a:	b2db      	uxtb	r3, r3
 800104c:	737b      	strb	r3, [r7, #13]
			break;
 800104e:	e010      	b.n	8001072 <CS43_Enable_RightLeft+0x6a>
		case 2:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8001050:	23c0      	movs	r3, #192	; 0xc0
 8001052:	737b      	strb	r3, [r7, #13]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8001054:	7b7b      	ldrb	r3, [r7, #13]
 8001056:	f043 0320 	orr.w	r3, r3, #32
 800105a:	b2db      	uxtb	r3, r3
 800105c:	737b      	strb	r3, [r7, #13]
			break;
 800105e:	e008      	b.n	8001072 <CS43_Enable_RightLeft+0x6a>
		case 3:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	737b      	strb	r3, [r7, #13]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8001064:	7b7b      	ldrb	r3, [r7, #13]
 8001066:	f043 0320 	orr.w	r3, r3, #32
 800106a:	b2db      	uxtb	r3, r3
 800106c:	737b      	strb	r3, [r7, #13]
			break;
 800106e:	e000      	b.n	8001072 <CS43_Enable_RightLeft+0x6a>
		default:
			break;
 8001070:	bf00      	nop
	}
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 8001072:	7b7b      	ldrb	r3, [r7, #13]
 8001074:	f043 030c 	orr.w	r3, r3, #12
 8001078:	b2db      	uxtb	r3, r3
 800107a:	737b      	strb	r3, [r7, #13]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 800107c:	7b7b      	ldrb	r3, [r7, #13]
 800107e:	f043 0303 	orr.w	r3, r3, #3
 8001082:	b2db      	uxtb	r3, r3
 8001084:	737b      	strb	r3, [r7, #13]
	write_register(POWER_CONTROL2,&iData[1]);
 8001086:	f107 030c 	add.w	r3, r7, #12
 800108a:	3301      	adds	r3, #1
 800108c:	4619      	mov	r1, r3
 800108e:	2004      	movs	r0, #4
 8001090:	f7ff fe7a 	bl	8000d88 <write_register>
}
 8001094:	bf00      	nop
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <CS43_SetVolume>:

// Function(3): Set Volume Level
void CS43_SetVolume(uint8_t volume)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
  /* Set the Master volume */
  iData[1] = VOLUME_MASTER(volume);
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	3319      	adds	r3, #25
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	737b      	strb	r3, [r7, #13]
  write_register(CS43L22_REG_MASTER_A_VOL,&iData[1]);
 80010ae:	f107 030c 	add.w	r3, r7, #12
 80010b2:	3301      	adds	r3, #1
 80010b4:	4619      	mov	r1, r3
 80010b6:	2020      	movs	r0, #32
 80010b8:	f7ff fe66 	bl	8000d88 <write_register>
  write_register(CS43L22_REG_MASTER_B_VOL,&iData[1]);
 80010bc:	f107 030c 	add.w	r3, r7, #12
 80010c0:	3301      	adds	r3, #1
 80010c2:	4619      	mov	r1, r3
 80010c4:	2021      	movs	r0, #33	; 0x21
 80010c6:	f7ff fe5f 	bl	8000d88 <write_register>
}
 80010ca:	bf00      	nop
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <CS43_SetMute>:

void CS43_SetMute(bool mute)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b084      	sub	sp, #16
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	4603      	mov	r3, r0
 80010da:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
  if(mute)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d019      	beq.n	8001116 <CS43_SetMute+0x44>
  {
    iData[1] = 0xFF;
 80010e2:	23ff      	movs	r3, #255	; 0xff
 80010e4:	737b      	strb	r3, [r7, #13]
    write_register(POWER_CONTROL2,&iData[1]);
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	3301      	adds	r3, #1
 80010ec:	4619      	mov	r1, r3
 80010ee:	2004      	movs	r0, #4
 80010f0:	f7ff fe4a 	bl	8000d88 <write_register>
    iData[1] = 0x01;
 80010f4:	2301      	movs	r3, #1
 80010f6:	737b      	strb	r3, [r7, #13]
    write_register(CS43L22_REG_HEADPHONE_A_VOL,&iData[1]);
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	3301      	adds	r3, #1
 80010fe:	4619      	mov	r1, r3
 8001100:	2022      	movs	r0, #34	; 0x22
 8001102:	f7ff fe41 	bl	8000d88 <write_register>
    write_register(CS43L22_REG_HEADPHONE_B_VOL,&iData[1]);
 8001106:	f107 030c 	add.w	r3, r7, #12
 800110a:	3301      	adds	r3, #1
 800110c:	4619      	mov	r1, r3
 800110e:	2023      	movs	r0, #35	; 0x23
 8001110:	f7ff fe3a 	bl	8000d88 <write_register>
    write_register(CS43L22_REG_HEADPHONE_A_VOL,&iData[1]);
    write_register(CS43L22_REG_HEADPHONE_B_VOL,&iData[1]);
    iData[1] = 0xAF;
    write_register(POWER_CONTROL2,&iData[1]);
  }
}
 8001114:	e018      	b.n	8001148 <CS43_SetMute+0x76>
    iData[1] = 0x00;
 8001116:	2300      	movs	r3, #0
 8001118:	737b      	strb	r3, [r7, #13]
    write_register(CS43L22_REG_HEADPHONE_A_VOL,&iData[1]);
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	3301      	adds	r3, #1
 8001120:	4619      	mov	r1, r3
 8001122:	2022      	movs	r0, #34	; 0x22
 8001124:	f7ff fe30 	bl	8000d88 <write_register>
    write_register(CS43L22_REG_HEADPHONE_B_VOL,&iData[1]);
 8001128:	f107 030c 	add.w	r3, r7, #12
 800112c:	3301      	adds	r3, #1
 800112e:	4619      	mov	r1, r3
 8001130:	2023      	movs	r0, #35	; 0x23
 8001132:	f7ff fe29 	bl	8000d88 <write_register>
    iData[1] = 0xAF;
 8001136:	23af      	movs	r3, #175	; 0xaf
 8001138:	737b      	strb	r3, [r7, #13]
    write_register(POWER_CONTROL2,&iData[1]);
 800113a:	f107 030c 	add.w	r3, r7, #12
 800113e:	3301      	adds	r3, #1
 8001140:	4619      	mov	r1, r3
 8001142:	2004      	movs	r0, #4
 8001144:	f7ff fe20 	bl	8000d88 <write_register>
}
 8001148:	bf00      	nop
 800114a:	3710      	adds	r7, #16
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <CS43_Start>:

// Function(4): Start the Audio DAC
void CS43_Start(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
  uint8_t iData[2];
  CS43_SetMute(0);
 8001156:	2000      	movs	r0, #0
 8001158:	f7ff ffbb 	bl	80010d2 <CS43_SetMute>
	// Write 0x99 to register 0x00.
	iData[1] = 0x99;
 800115c:	2399      	movs	r3, #153	; 0x99
 800115e:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_00,&iData[1]);
 8001160:	1d3b      	adds	r3, r7, #4
 8001162:	3301      	adds	r3, #1
 8001164:	4619      	mov	r1, r3
 8001166:	2000      	movs	r0, #0
 8001168:	f7ff fe0e 	bl	8000d88 <write_register>
	// Write 0x80 to register 0x47.
	iData[1] = 0x80;
 800116c:	2380      	movs	r3, #128	; 0x80
 800116e:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_47,&iData[1]);
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	3301      	adds	r3, #1
 8001174:	4619      	mov	r1, r3
 8001176:	2047      	movs	r0, #71	; 0x47
 8001178:	f7ff fe06 	bl	8000d88 <write_register>
	// Write '1'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 800117c:	1d3b      	adds	r3, r7, #4
 800117e:	3301      	adds	r3, #1
 8001180:	4619      	mov	r1, r3
 8001182:	2032      	movs	r0, #50	; 0x32
 8001184:	f7ff fe1a 	bl	8000dbc <read_register>
	iData[1] |= 0x80;
 8001188:	797b      	ldrb	r3, [r7, #5]
 800118a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800118e:	b2db      	uxtb	r3, r3
 8001190:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_32,&iData[1]);
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	3301      	adds	r3, #1
 8001196:	4619      	mov	r1, r3
 8001198:	2032      	movs	r0, #50	; 0x32
 800119a:	f7ff fdf5 	bl	8000d88 <write_register>
	// Write '0'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	3301      	adds	r3, #1
 80011a2:	4619      	mov	r1, r3
 80011a4:	2032      	movs	r0, #50	; 0x32
 80011a6:	f7ff fe09 	bl	8000dbc <read_register>
	iData[1] &= ~(0x80);
 80011aa:	797b      	ldrb	r3, [r7, #5]
 80011ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_32,&iData[1]);
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	3301      	adds	r3, #1
 80011b8:	4619      	mov	r1, r3
 80011ba:	2032      	movs	r0, #50	; 0x32
 80011bc:	f7ff fde4 	bl	8000d88 <write_register>
	// Write 0x00 to register 0x00.
	iData[1] = 0x00;
 80011c0:	2300      	movs	r3, #0
 80011c2:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_00,&iData[1]);
 80011c4:	1d3b      	adds	r3, r7, #4
 80011c6:	3301      	adds	r3, #1
 80011c8:	4619      	mov	r1, r3
 80011ca:	2000      	movs	r0, #0
 80011cc:	f7ff fddc 	bl	8000d88 <write_register>
	//Set the "Power Ctl 1" register (0x02) to 0x9E
	iData[1] = 0x9E;
 80011d0:	239e      	movs	r3, #158	; 0x9e
 80011d2:	717b      	strb	r3, [r7, #5]
	write_register(POWER_CONTROL1,&iData[1]);
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	3301      	adds	r3, #1
 80011d8:	4619      	mov	r1, r3
 80011da:	2002      	movs	r0, #2
 80011dc:	f7ff fdd4 	bl	8000d88 <write_register>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <CS43_Stop>:

void CS43_Stop(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
  uint8_t iData[2];
  CS43_SetMute(1);
 80011ee:	2001      	movs	r0, #1
 80011f0:	f7ff ff6f 	bl	80010d2 <CS43_SetMute>
  iData[1] = 0x04;
 80011f4:	2304      	movs	r3, #4
 80011f6:	717b      	strb	r3, [r7, #5]
  write_register(MISCELLANEOUS_CONTRLS,&iData[1]);
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	3301      	adds	r3, #1
 80011fc:	4619      	mov	r1, r3
 80011fe:	200e      	movs	r0, #14
 8001200:	f7ff fdc2 	bl	8000d88 <write_register>
	iData[1] = 0x9F;
 8001204:	239f      	movs	r3, #159	; 0x9f
 8001206:	717b      	strb	r3, [r7, #5]
	write_register(POWER_CONTROL1,&iData[1]);
 8001208:	1d3b      	adds	r3, r7, #4
 800120a:	3301      	adds	r3, #1
 800120c:	4619      	mov	r1, r3
 800120e:	2002      	movs	r0, #2
 8001210:	f7ff fdba 	bl	8000d88 <write_register>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <audioI2S_pllClockConfig>:

/**
 * @brief I2S Clock Config
 */
static void audioI2S_pllClockConfig(uint32_t audioFreq)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08a      	sub	sp, #40	; 0x28
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8001224:	2300      	movs	r3, #0
 8001226:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800122a:	23ff      	movs	r3, #255	; 0xff
 800122c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  for(index = 0; index < 8; index++)
 8001230:	2300      	movs	r3, #0
 8001232:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001236:	e010      	b.n	800125a <audioI2S_pllClockConfig+0x3e>
  {
    if(I2SFreq[index] == audioFreq)
 8001238:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800123c:	4a20      	ldr	r2, [pc, #128]	; (80012c0 <audioI2S_pllClockConfig+0xa4>)
 800123e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	429a      	cmp	r2, r3
 8001246:	d103      	bne.n	8001250 <audioI2S_pllClockConfig+0x34>
    {
      freqindex = index;
 8001248:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800124c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8001250:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001254:	3301      	adds	r3, #1
 8001256:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800125a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800125e:	2b07      	cmp	r3, #7
 8001260:	d9ea      	bls.n	8001238 <audioI2S_pllClockConfig+0x1c>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8001262:	f107 030c 	add.w	r3, r7, #12
 8001266:	4618      	mov	r0, r3
 8001268:	f007 fb7a 	bl	8008960 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 800126c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001270:	f003 0307 	and.w	r3, r3, #7
 8001274:	2b00      	cmp	r3, #0
 8001276:	d113      	bne.n	80012a0 <audioI2S_pllClockConfig+0x84>
  {
    /* I2S clock config
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001278:	2301      	movs	r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 800127c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001280:	4a10      	ldr	r2, [pc, #64]	; (80012c4 <audioI2S_pllClockConfig+0xa8>)
 8001282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001286:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8001288:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800128c:	4a0e      	ldr	r2, [pc, #56]	; (80012c8 <audioI2S_pllClockConfig+0xac>)
 800128e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001292:	61bb      	str	r3, [r7, #24]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	4618      	mov	r0, r3
 800129a:	f007 fa71 	bl	8008780 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800129e:	e00b      	b.n	80012b8 <audioI2S_pllClockConfig+0x9c>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80012a0:	2301      	movs	r3, #1
 80012a2:	60fb      	str	r3, [r7, #12]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 80012a4:	f44f 7381 	mov.w	r3, #258	; 0x102
 80012a8:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 80012aa:	2303      	movs	r3, #3
 80012ac:	61bb      	str	r3, [r7, #24]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80012ae:	f107 030c 	add.w	r3, r7, #12
 80012b2:	4618      	mov	r0, r3
 80012b4:	f007 fa64 	bl	8008780 <HAL_RCCEx_PeriphCLKConfig>
}
 80012b8:	bf00      	nop
 80012ba:	3728      	adds	r7, #40	; 0x28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	0800fe04 	.word	0x0800fe04
 80012c4:	0800fe24 	.word	0x0800fe24
 80012c8:	0800fe44 	.word	0x0800fe44

080012cc <I2S3_freqUpdate>:

/**
 * @brief update I2S peripheral with selected Sampling Frequency
 */
static bool I2S3_freqUpdate(uint32_t AudioFreq)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioI2S->Instance         = SPI3;
 80012d4:	4b1d      	ldr	r3, [pc, #116]	; (800134c <I2S3_freqUpdate+0x80>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a1d      	ldr	r2, [pc, #116]	; (8001350 <I2S3_freqUpdate+0x84>)
 80012da:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(hAudioI2S);
 80012dc:	4b1b      	ldr	r3, [pc, #108]	; (800134c <I2S3_freqUpdate+0x80>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	69da      	ldr	r2, [r3, #28]
 80012e4:	4b19      	ldr	r3, [pc, #100]	; (800134c <I2S3_freqUpdate+0x80>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80012ee:	61da      	str	r2, [r3, #28]

  /* I2S3 peripheral configuration */
  hAudioI2S->Init.AudioFreq   = AudioFreq;
 80012f0:	4b16      	ldr	r3, [pc, #88]	; (800134c <I2S3_freqUpdate+0x80>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	615a      	str	r2, [r3, #20]
  hAudioI2S->Init.ClockSource = I2S_CLOCK_PLL;
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <I2S3_freqUpdate+0x80>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2200      	movs	r2, #0
 80012fe:	61da      	str	r2, [r3, #28]
  hAudioI2S->Init.CPOL        = I2S_CPOL_LOW;
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <I2S3_freqUpdate+0x80>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2200      	movs	r2, #0
 8001306:	619a      	str	r2, [r3, #24]
  hAudioI2S->Init.DataFormat  = I2S_DATAFORMAT_16B;
 8001308:	4b10      	ldr	r3, [pc, #64]	; (800134c <I2S3_freqUpdate+0x80>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2200      	movs	r2, #0
 800130e:	60da      	str	r2, [r3, #12]
  hAudioI2S->Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8001310:	4b0e      	ldr	r3, [pc, #56]	; (800134c <I2S3_freqUpdate+0x80>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001318:	611a      	str	r2, [r3, #16]
  hAudioI2S->Init.Mode        = I2S_MODE_MASTER_TX;
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <I2S3_freqUpdate+0x80>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001322:	605a      	str	r2, [r3, #4]
  hAudioI2S->Init.Standard    = I2S_STANDARD_PHILIPS;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <I2S3_freqUpdate+0x80>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(hAudioI2S) != HAL_OK)
 800132c:	4b07      	ldr	r3, [pc, #28]	; (800134c <I2S3_freqUpdate+0x80>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4618      	mov	r0, r3
 8001332:	f005 fdfb 	bl	8006f2c <HAL_I2S_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <I2S3_freqUpdate+0x74>
  {
    return false;
 800133c:	2300      	movs	r3, #0
 800133e:	e000      	b.n	8001342 <I2S3_freqUpdate+0x76>
  }
  else
  {
    return true;
 8001340:	2301      	movs	r3, #1
  }
}
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000016c 	.word	0x2000016c
 8001350:	40003c00 	.word	0x40003c00

08001354 <audioI2S_setHandle>:

/**
 * @brief set I2S HAL handle
 */
void audioI2S_setHandle(I2S_HandleTypeDef *pI2Shandle)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  hAudioI2S = pI2Shandle;
 800135c:	4a04      	ldr	r2, [pc, #16]	; (8001370 <audioI2S_setHandle+0x1c>)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6013      	str	r3, [r2, #0]
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	2000016c 	.word	0x2000016c

08001374 <audioI2S_init>:
 * @param audioFreq - WAV file Audio sampling rate (44.1KHz, 48KHz, ...)
 * @param volume - CS43L22 Codec volume settings (0 - 100)
 * @retval state - true: Successfully, false: Failed
 */
bool audioI2S_init(uint32_t audioFreq)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  //Update PLL Clock Frequency setting
  audioI2S_pllClockConfig(audioFreq);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff4d 	bl	800121c <audioI2S_pllClockConfig>
  //Update I2S peripheral sampling frequency
  I2S3_freqUpdate(audioFreq);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff ffa2 	bl	80012cc <I2S3_freqUpdate>
  return true;
 8001388:	2301      	movs	r3, #1
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <audioI2S_play>:

/**
 * @brief Starts Playing Audio from buffer
 */
bool audioI2S_play(uint16_t* pDataBuf, uint32_t len)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  //Start Codec
  CS43_Start();
 800139e:	f7ff fed7 	bl	8001150 <CS43_Start>
  //Start I2S DMA transfer
  HAL_I2S_Transmit_DMA(hAudioI2S, pDataBuf, DMA_MAX(len/AUDIODATA_SIZE));
 80013a2:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <audioI2S_play+0x38>)
 80013a4:	6818      	ldr	r0, [r3, #0]
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80013ac:	d203      	bcs.n	80013b6 <audioI2S_play+0x22>
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	085b      	lsrs	r3, r3, #1
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	e001      	b.n	80013ba <audioI2S_play+0x26>
 80013b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013ba:	461a      	mov	r2, r3
 80013bc:	6879      	ldr	r1, [r7, #4]
 80013be:	f005 fef5 	bl	80071ac <HAL_I2S_Transmit_DMA>
  return true;
 80013c2:	2301      	movs	r3, #1
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	2000016c 	.word	0x2000016c

080013d0 <audioI2S_stop>:

/**
 * @brief Stop audio
 */
void audioI2S_stop(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  CS43_Stop();
 80013d4:	f7ff ff08 	bl	80011e8 <CS43_Stop>
  HAL_I2S_DMAStop(hAudioI2S);
 80013d8:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <audioI2S_stop+0x18>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4618      	mov	r0, r3
 80013de:	f005 ff8d 	bl	80072fc <HAL_I2S_DMAStop>
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	2000016c 	.word	0x2000016c

080013ec <HAL_I2S_TxCpltCallback>:
{

}

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == SPI3)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a04      	ldr	r2, [pc, #16]	; (800140c <HAL_I2S_TxCpltCallback+0x20>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d101      	bne.n	8001402 <HAL_I2S_TxCpltCallback+0x16>
  {
    audioI2S_fullTransfer_Callback();
 80013fe:	f000 f91d 	bl	800163c <audioI2S_fullTransfer_Callback>
  }
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40003c00 	.word	0x40003c00

08001410 <HAL_I2S_TxHalfCpltCallback>:

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == SPI3)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a04      	ldr	r2, [pc, #16]	; (8001430 <HAL_I2S_TxHalfCpltCallback+0x20>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d101      	bne.n	8001426 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    audioI2S_halfTransfer_Callback();
 8001422:	f000 f8ff 	bl	8001624 <audioI2S_halfTransfer_Callback>
  }
}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40003c00 	.word	0x40003c00

08001434 <wavPlayer_reset>:
  PLAYER_CONTROL_EndOfFile,
}PLAYER_CONTROL_e;
static volatile PLAYER_CONTROL_e playerControlSM = PLAYER_CONTROL_Idle;

static void wavPlayer_reset(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  audioRemainSize = 0;
 8001438:	4b05      	ldr	r3, [pc, #20]	; (8001450 <wavPlayer_reset+0x1c>)
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
  playerReadBytes = 0;
 800143e:	4b05      	ldr	r3, [pc, #20]	; (8001454 <wavPlayer_reset+0x20>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	200013a4 	.word	0x200013a4
 8001454:	200013ac 	.word	0x200013ac

08001458 <wavPlayer_fileSelect>:
/**
 * @brief Select WAV file to play
 * @retval returns true when file is found in USB Drive
 */
bool wavPlayer_fileSelect(const char* filePath)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08e      	sub	sp, #56	; 0x38
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  WAV_HeaderTypeDef wavHeader;
  UINT readBytes = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	60bb      	str	r3, [r7, #8]
  //Open WAV file
  if(f_open(&wavFile, filePath, FA_READ) != FR_OK)
 8001464:	2201      	movs	r2, #1
 8001466:	6879      	ldr	r1, [r7, #4]
 8001468:	480d      	ldr	r0, [pc, #52]	; (80014a0 <wavPlayer_fileSelect+0x48>)
 800146a:	f00d fa2d 	bl	800e8c8 <f_open>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <wavPlayer_fileSelect+0x20>
  {
    return false;
 8001474:	2300      	movs	r3, #0
 8001476:	e00e      	b.n	8001496 <wavPlayer_fileSelect+0x3e>
  }
  //Read WAV file Header
  f_read(&wavFile, &wavHeader, sizeof(wavHeader), &readBytes);
 8001478:	f107 0308 	add.w	r3, r7, #8
 800147c:	f107 010c 	add.w	r1, r7, #12
 8001480:	222c      	movs	r2, #44	; 0x2c
 8001482:	4807      	ldr	r0, [pc, #28]	; (80014a0 <wavPlayer_fileSelect+0x48>)
 8001484:	f00d fbde 	bl	800ec44 <f_read>
  //Get audio data size
  fileLength = wavHeader.FileSize;
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	4a06      	ldr	r2, [pc, #24]	; (80014a4 <wavPlayer_fileSelect+0x4c>)
 800148c:	6013      	str	r3, [r2, #0]
  //Play the WAV file with frequency specified in header
  samplingFreq = wavHeader.SampleRate;
 800148e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001490:	4a05      	ldr	r2, [pc, #20]	; (80014a8 <wavPlayer_fileSelect+0x50>)
 8001492:	6013      	str	r3, [r2, #0]
  return true;
 8001494:	2301      	movs	r3, #1
}
 8001496:	4618      	mov	r0, r3
 8001498:	3738      	adds	r7, #56	; 0x38
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000170 	.word	0x20000170
 80014a4:	200003a0 	.word	0x200003a0
 80014a8:	200013a8 	.word	0x200013a8

080014ac <wavPlayer_play>:

/**
 * @brief WAV File Play
 */
void wavPlayer_play(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  isFinished = false;
 80014b0:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <wavPlayer_play+0x48>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	701a      	strb	r2, [r3, #0]
  //Initialise I2S Audio Sampling settings
  audioI2S_init(samplingFreq);
 80014b6:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <wavPlayer_play+0x4c>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff ff5a 	bl	8001374 <audioI2S_init>
  //Read Audio data from USB Disk
  f_lseek(&wavFile, 0);
 80014c0:	2100      	movs	r1, #0
 80014c2:	480e      	ldr	r0, [pc, #56]	; (80014fc <wavPlayer_play+0x50>)
 80014c4:	f00d fda5 	bl	800f012 <f_lseek>
  f_read (&wavFile, &audioBuffer[0], AUDIO_BUFFER_SIZE, &playerReadBytes);
 80014c8:	4b0d      	ldr	r3, [pc, #52]	; (8001500 <wavPlayer_play+0x54>)
 80014ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014ce:	490d      	ldr	r1, [pc, #52]	; (8001504 <wavPlayer_play+0x58>)
 80014d0:	480a      	ldr	r0, [pc, #40]	; (80014fc <wavPlayer_play+0x50>)
 80014d2:	f00d fbb7 	bl	800ec44 <f_read>
  audioRemainSize = fileLength - playerReadBytes;
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <wavPlayer_play+0x5c>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <wavPlayer_play+0x54>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	4a0a      	ldr	r2, [pc, #40]	; (800150c <wavPlayer_play+0x60>)
 80014e2:	6013      	str	r3, [r2, #0]
  //Start playing the WAV
  audioI2S_play((uint16_t *)&audioBuffer[0], AUDIO_BUFFER_SIZE);
 80014e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014e8:	4806      	ldr	r0, [pc, #24]	; (8001504 <wavPlayer_play+0x58>)
 80014ea:	f7ff ff53 	bl	8001394 <audioI2S_play>
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200013b0 	.word	0x200013b0
 80014f8:	200013a8 	.word	0x200013a8
 80014fc:	20000170 	.word	0x20000170
 8001500:	200013ac 	.word	0x200013ac
 8001504:	200003a4 	.word	0x200003a4
 8001508:	200003a0 	.word	0x200003a0
 800150c:	200013a4 	.word	0x200013a4

08001510 <wavPlayer_process>:

/**
 * @brief Process WAV
 */
void wavPlayer_process(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  switch(playerControlSM)
 8001514:	4b30      	ldr	r3, [pc, #192]	; (80015d8 <wavPlayer_process+0xc8>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b03      	cmp	r3, #3
 800151c:	d859      	bhi.n	80015d2 <wavPlayer_process+0xc2>
 800151e:	a201      	add	r2, pc, #4	; (adr r2, 8001524 <wavPlayer_process+0x14>)
 8001520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001524:	080015d1 	.word	0x080015d1
 8001528:	08001535 	.word	0x08001535
 800152c:	08001577 	.word	0x08001577
 8001530:	080015b9 	.word	0x080015b9
  {
  case PLAYER_CONTROL_Idle:
    break;

  case PLAYER_CONTROL_HalfBuffer:
    playerReadBytes = 0;
 8001534:	4b29      	ldr	r3, [pc, #164]	; (80015dc <wavPlayer_process+0xcc>)
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
    playerControlSM = PLAYER_CONTROL_Idle;
 800153a:	4b27      	ldr	r3, [pc, #156]	; (80015d8 <wavPlayer_process+0xc8>)
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
    f_read (&wavFile, &audioBuffer[0], AUDIO_BUFFER_SIZE/2, &playerReadBytes);
 8001540:	4b26      	ldr	r3, [pc, #152]	; (80015dc <wavPlayer_process+0xcc>)
 8001542:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001546:	4926      	ldr	r1, [pc, #152]	; (80015e0 <wavPlayer_process+0xd0>)
 8001548:	4826      	ldr	r0, [pc, #152]	; (80015e4 <wavPlayer_process+0xd4>)
 800154a:	f00d fb7b 	bl	800ec44 <f_read>
    if(audioRemainSize > (AUDIO_BUFFER_SIZE / 2))
 800154e:	4b26      	ldr	r3, [pc, #152]	; (80015e8 <wavPlayer_process+0xd8>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001556:	d907      	bls.n	8001568 <wavPlayer_process+0x58>
    {
      audioRemainSize -= playerReadBytes;
 8001558:	4b23      	ldr	r3, [pc, #140]	; (80015e8 <wavPlayer_process+0xd8>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b1f      	ldr	r3, [pc, #124]	; (80015dc <wavPlayer_process+0xcc>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	4a21      	ldr	r2, [pc, #132]	; (80015e8 <wavPlayer_process+0xd8>)
 8001564:	6013      	str	r3, [r2, #0]
    else
    {
      audioRemainSize = 0;
      playerControlSM = PLAYER_CONTROL_EndOfFile;
    }
    break;
 8001566:	e034      	b.n	80015d2 <wavPlayer_process+0xc2>
      audioRemainSize = 0;
 8001568:	4b1f      	ldr	r3, [pc, #124]	; (80015e8 <wavPlayer_process+0xd8>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
      playerControlSM = PLAYER_CONTROL_EndOfFile;
 800156e:	4b1a      	ldr	r3, [pc, #104]	; (80015d8 <wavPlayer_process+0xc8>)
 8001570:	2203      	movs	r2, #3
 8001572:	701a      	strb	r2, [r3, #0]
    break;
 8001574:	e02d      	b.n	80015d2 <wavPlayer_process+0xc2>

  case PLAYER_CONTROL_FullBuffer:
    playerReadBytes = 0;
 8001576:	4b19      	ldr	r3, [pc, #100]	; (80015dc <wavPlayer_process+0xcc>)
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
    playerControlSM = PLAYER_CONTROL_Idle;
 800157c:	4b16      	ldr	r3, [pc, #88]	; (80015d8 <wavPlayer_process+0xc8>)
 800157e:	2200      	movs	r2, #0
 8001580:	701a      	strb	r2, [r3, #0]
    f_read (&wavFile, &audioBuffer[AUDIO_BUFFER_SIZE/2], AUDIO_BUFFER_SIZE/2, &playerReadBytes);
 8001582:	4b16      	ldr	r3, [pc, #88]	; (80015dc <wavPlayer_process+0xcc>)
 8001584:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001588:	4918      	ldr	r1, [pc, #96]	; (80015ec <wavPlayer_process+0xdc>)
 800158a:	4816      	ldr	r0, [pc, #88]	; (80015e4 <wavPlayer_process+0xd4>)
 800158c:	f00d fb5a 	bl	800ec44 <f_read>
    if(audioRemainSize > (AUDIO_BUFFER_SIZE / 2))
 8001590:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <wavPlayer_process+0xd8>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001598:	d907      	bls.n	80015aa <wavPlayer_process+0x9a>
    {
      audioRemainSize -= playerReadBytes;
 800159a:	4b13      	ldr	r3, [pc, #76]	; (80015e8 <wavPlayer_process+0xd8>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <wavPlayer_process+0xcc>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	4a10      	ldr	r2, [pc, #64]	; (80015e8 <wavPlayer_process+0xd8>)
 80015a6:	6013      	str	r3, [r2, #0]
    else
    {
      audioRemainSize = 0;
      playerControlSM = PLAYER_CONTROL_EndOfFile;
    }
    break;
 80015a8:	e013      	b.n	80015d2 <wavPlayer_process+0xc2>
      audioRemainSize = 0;
 80015aa:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <wavPlayer_process+0xd8>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
      playerControlSM = PLAYER_CONTROL_EndOfFile;
 80015b0:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <wavPlayer_process+0xc8>)
 80015b2:	2203      	movs	r2, #3
 80015b4:	701a      	strb	r2, [r3, #0]
    break;
 80015b6:	e00c      	b.n	80015d2 <wavPlayer_process+0xc2>

  case PLAYER_CONTROL_EndOfFile:
    f_close(&wavFile);
 80015b8:	480a      	ldr	r0, [pc, #40]	; (80015e4 <wavPlayer_process+0xd4>)
 80015ba:	f00d fd00 	bl	800efbe <f_close>
    wavPlayer_reset();
 80015be:	f7ff ff39 	bl	8001434 <wavPlayer_reset>
    isFinished = true;
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <wavPlayer_process+0xe0>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	701a      	strb	r2, [r3, #0]
    playerControlSM = PLAYER_CONTROL_Idle;
 80015c8:	4b03      	ldr	r3, [pc, #12]	; (80015d8 <wavPlayer_process+0xc8>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
    break;
 80015ce:	e000      	b.n	80015d2 <wavPlayer_process+0xc2>
    break;
 80015d0:	bf00      	nop
  }
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	200013b1 	.word	0x200013b1
 80015dc:	200013ac 	.word	0x200013ac
 80015e0:	200003a4 	.word	0x200003a4
 80015e4:	20000170 	.word	0x20000170
 80015e8:	200013a4 	.word	0x200013a4
 80015ec:	20000ba4 	.word	0x20000ba4
 80015f0:	200013b0 	.word	0x200013b0

080015f4 <wavPlayer_stop>:

/**
 * @brief WAV stop
 */
void wavPlayer_stop(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  audioI2S_stop();
 80015f8:	f7ff feea 	bl	80013d0 <audioI2S_stop>
  isFinished = true;
 80015fc:	4b02      	ldr	r3, [pc, #8]	; (8001608 <wavPlayer_stop+0x14>)
 80015fe:	2201      	movs	r2, #1
 8001600:	701a      	strb	r2, [r3, #0]
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	200013b0 	.word	0x200013b0

0800160c <wavPlayer_isFinished>:

/**
 * @brief isEndofFile reached
 */
bool wavPlayer_isFinished(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return isFinished;
 8001610:	4b03      	ldr	r3, [pc, #12]	; (8001620 <wavPlayer_isFinished+0x14>)
 8001612:	781b      	ldrb	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	200013b0 	.word	0x200013b0

08001624 <audioI2S_halfTransfer_Callback>:

/**
 * @brief Half/Full transfer Audio callback for buffer management
 */
void audioI2S_halfTransfer_Callback(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  playerControlSM = PLAYER_CONTROL_HalfBuffer;
 8001628:	4b03      	ldr	r3, [pc, #12]	; (8001638 <audioI2S_halfTransfer_Callback+0x14>)
 800162a:	2201      	movs	r2, #1
 800162c:	701a      	strb	r2, [r3, #0]
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	200013b1 	.word	0x200013b1

0800163c <audioI2S_fullTransfer_Callback>:
void audioI2S_fullTransfer_Callback(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  playerControlSM = PLAYER_CONTROL_FullBuffer;
 8001640:	4b03      	ldr	r3, [pc, #12]	; (8001650 <audioI2S_fullTransfer_Callback+0x14>)
 8001642:	2202      	movs	r2, #2
 8001644:	701a      	strb	r2, [r3, #0]
//  audioI2S_changeBuffer((uint16_t*)&audioBuffer[0], AUDIO_BUFFER_SIZE / 2);
}
 8001646:	bf00      	nop
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	200013b1 	.word	0x200013b1
 8001654:	00000000 	.word	0x00000000

08001658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800165a:	b0a7      	sub	sp, #156	; 0x9c
 800165c:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800165e:	f001 fbbb 	bl	8002dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001662:	f000 f8eb 	bl	800183c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001666:	f000 fa03 	bl	8001a70 <MX_GPIO_Init>
  MX_DMA_Init();
 800166a:	f000 f9e1 	bl	8001a30 <MX_DMA_Init>
  MX_I2C1_Init();
 800166e:	f000 f94d 	bl	800190c <MX_I2C1_Init>
  MX_I2S3_Init();
 8001672:	f000 f979 	bl	8001968 <MX_I2S3_Init>
  MX_SPI1_Init();
 8001676:	f000 f9a5 	bl	80019c4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800167a:	f00d ff2f 	bl	800f4dc <MX_USB_HOST_Init>
  MX_FATFS_Init();
 800167e:	f008 fa7f 	bl	8009b80 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  CS43_Init(hi2c1, MODE_I2S);
 8001682:	4e67      	ldr	r6, [pc, #412]	; (8001820 <main+0x1c8>)
 8001684:	2300      	movs	r3, #0
 8001686:	9311      	str	r3, [sp, #68]	; 0x44
 8001688:	4668      	mov	r0, sp
 800168a:	f106 0310 	add.w	r3, r6, #16
 800168e:	2244      	movs	r2, #68	; 0x44
 8001690:	4619      	mov	r1, r3
 8001692:	f00e fa6f 	bl	800fb74 <memcpy>
 8001696:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800169a:	f7ff fbaf 	bl	8000dfc <CS43_Init>
  CS43_SetVolume(255);
 800169e:	20ff      	movs	r0, #255	; 0xff
 80016a0:	f7ff fcfc 	bl	800109c <CS43_SetVolume>
  CS43_Enable_RightLeft(CS43_RIGHT_LEFT);
 80016a4:	2003      	movs	r0, #3
 80016a6:	f7ff fcaf 	bl	8001008 <CS43_Enable_RightLeft>
  audioI2S_setHandle(&hi2s3);
 80016aa:	485e      	ldr	r0, [pc, #376]	; (8001824 <main+0x1cc>)
 80016ac:	f7ff fe52 	bl	8001354 <audioI2S_setHandle>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int16_t buffer[3] = {0, 0, 0};
 80016b0:	2300      	movs	r3, #0
 80016b2:	833b      	strh	r3, [r7, #24]
 80016b4:	2300      	movs	r3, #0
 80016b6:	837b      	strh	r3, [r7, #26]
 80016b8:	2300      	movs	r3, #0
 80016ba:	83bb      	strh	r3, [r7, #28]
	BSP_ACCELERO_Init();
 80016bc:	f001 fa9e 	bl	8002bfc <BSP_ACCELERO_Init>
	BSP_ACCELERO_GetXYZ(buffer);
 80016c0:	f107 0318 	add.w	r3, r7, #24
 80016c4:	4618      	mov	r0, r3
 80016c6:	f001 fb5b 	bl	8002d80 <BSP_ACCELERO_GetXYZ>
	double start_acceleration=1;
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	4b56      	ldr	r3, [pc, #344]	; (8001828 <main+0x1d0>)
 80016d0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double bound=0.2;
 80016d4:	a350      	add	r3, pc, #320	; (adr r3, 8001818 <main+0x1c0>)
 80016d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016da:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	int count1=0;
 80016de:	2300      	movs	r3, #0
 80016e0:	64fb      	str	r3, [r7, #76]	; 0x4c
	int count2=0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	64bb      	str	r3, [r7, #72]	; 0x48
	int goDown=1;
 80016e6:	2301      	movs	r3, #1
 80016e8:	647b      	str	r3, [r7, #68]	; 0x44
	int state=0;	//1 - ground, 2 - rising, 3 - max height, 4 -
 80016ea:	2300      	movs	r3, #0
 80016ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	int array[]={0,0,0};
 80016ee:	2300      	movs	r3, #0
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
	size_t i = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	643b      	str	r3, [r7, #64]	; 0x40
	const char* FILENAME = "a.wav";
 80016fe:	4b4b      	ldr	r3, [pc, #300]	; (800182c <main+0x1d4>)
 8001700:	62bb      	str	r3, [r7, #40]	; 0x28
	//while (Appli_state != APPLICATION_READY) {}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001702:	2201      	movs	r2, #1
 8001704:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001708:	4849      	ldr	r0, [pc, #292]	; (8001830 <main+0x1d8>)
 800170a:	f002 fb55 	bl	8003db8 <HAL_GPIO_WritePin>
	  while (1)
	  {

		  BSP_ACCELERO_GetXYZ(buffer);
 800170e:	f107 0318 	add.w	r3, r7, #24
 8001712:	4618      	mov	r0, r3
 8001714:	f001 fb34 	bl	8002d80 <BSP_ACCELERO_GetXYZ>
		  double acceleration=(double)buffer[2]/16/1000.0-start_acceleration;
 8001718:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe fead 	bl	800047c <__aeabi_i2d>
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	4b43      	ldr	r3, [pc, #268]	; (8001834 <main+0x1dc>)
 8001728:	f7ff f83c 	bl	80007a4 <__aeabi_ddiv>
 800172c:	4602      	mov	r2, r0
 800172e:	460b      	mov	r3, r1
 8001730:	4610      	mov	r0, r2
 8001732:	4619      	mov	r1, r3
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	4b3f      	ldr	r3, [pc, #252]	; (8001838 <main+0x1e0>)
 800173a:	f7ff f833 	bl	80007a4 <__aeabi_ddiv>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4610      	mov	r0, r2
 8001744:	4619      	mov	r1, r3
 8001746:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800174a:	f7fe fd49 	bl	80001e0 <__aeabi_dsub>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if ((-bound<acceleration) &&  (acceleration<bound)){
 8001756:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 8001758:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800175a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800175e:	4622      	mov	r2, r4
 8001760:	462b      	mov	r3, r5
 8001762:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001766:	f7ff f983 	bl	8000a70 <__aeabi_dcmpgt>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d00b      	beq.n	8001788 <main+0x130>
 8001770:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001774:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001778:	f7ff f95c 	bl	8000a34 <__aeabi_dcmplt>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <main+0x130>
			array[0] += 1;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	3301      	adds	r3, #1
 8001786:	60fb      	str	r3, [r7, #12]
		}
		if (acceleration < -bound){
 8001788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800178e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001798:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800179c:	f7ff f94a 	bl	8000a34 <__aeabi_dcmplt>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00a      	beq.n	80017bc <main+0x164>
			array[1] += 1;
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	3301      	adds	r3, #1
 80017aa:	613b      	str	r3, [r7, #16]
			if (goDown){
 80017ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d002      	beq.n	80017b8 <main+0x160>
				count2+=1;
 80017b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017b4:	3301      	adds	r3, #1
 80017b6:	64bb      	str	r3, [r7, #72]	; 0x48
			}
			goDown=0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (acceleration > bound){
 80017bc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80017c0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80017c4:	f7ff f954 	bl	8000a70 <__aeabi_dcmpgt>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d00d      	beq.n	80017ea <main+0x192>
			array[2] += 1;
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	3301      	adds	r3, #1
 80017d2:	617b      	str	r3, [r7, #20]
			if (!goDown){
 80017d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d105      	bne.n	80017e6 <main+0x18e>
				count1+=1;
 80017da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017dc:	3301      	adds	r3, #1
 80017de:	64fb      	str	r3, [r7, #76]	; 0x4c
				Sound_play(FILENAME);
 80017e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80017e2:	f000 fa4f 	bl	8001c84 <Sound_play>
			}
			goDown=1;
 80017e6:	2301      	movs	r3, #1
 80017e8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if ((count1>=10)&&(count2>=10)){
 80017ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017ec:	2b09      	cmp	r3, #9
 80017ee:	dd08      	ble.n	8001802 <main+0x1aa>
 80017f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017f2:	2b09      	cmp	r3, #9
 80017f4:	dd05      	ble.n	8001802 <main+0x1aa>
			i = 0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	643b      	str	r3, [r7, #64]	; 0x40
			count1 = 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	64fb      	str	r3, [r7, #76]	; 0x4c
			count2 = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	64bb      	str	r3, [r7, #72]	; 0x48
		}
		i += 1;
 8001802:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001804:	3301      	adds	r3, #1
 8001806:	643b      	str	r3, [r7, #64]	; 0x40

		HAL_Delay(200);
 8001808:	20c8      	movs	r0, #200	; 0xc8
 800180a:	f001 fb57 	bl	8002ebc <HAL_Delay>

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800180e:	f00d fe8b 	bl	800f528 <MX_USB_HOST_Process>
	  {
 8001812:	e77c      	b.n	800170e <main+0xb6>
 8001814:	f3af 8000 	nop.w
 8001818:	9999999a 	.word	0x9999999a
 800181c:	3fc99999 	.word	0x3fc99999
 8001820:	200013b8 	.word	0x200013b8
 8001824:	2000140c 	.word	0x2000140c
 8001828:	3ff00000 	.word	0x3ff00000
 800182c:	0800fdb4 	.word	0x0800fdb4
 8001830:	40020c00 	.word	0x40020c00
 8001834:	40300000 	.word	0x40300000
 8001838:	408f4000 	.word	0x408f4000

0800183c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b094      	sub	sp, #80	; 0x50
 8001840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001842:	f107 0320 	add.w	r3, r7, #32
 8001846:	2230      	movs	r2, #48	; 0x30
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f00e f9a0 	bl	800fb90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001850:	f107 030c 	add.w	r3, r7, #12
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001860:	2300      	movs	r3, #0
 8001862:	60bb      	str	r3, [r7, #8]
 8001864:	4b27      	ldr	r3, [pc, #156]	; (8001904 <SystemClock_Config+0xc8>)
 8001866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001868:	4a26      	ldr	r2, [pc, #152]	; (8001904 <SystemClock_Config+0xc8>)
 800186a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800186e:	6413      	str	r3, [r2, #64]	; 0x40
 8001870:	4b24      	ldr	r3, [pc, #144]	; (8001904 <SystemClock_Config+0xc8>)
 8001872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800187c:	2300      	movs	r3, #0
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	4b21      	ldr	r3, [pc, #132]	; (8001908 <SystemClock_Config+0xcc>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a20      	ldr	r2, [pc, #128]	; (8001908 <SystemClock_Config+0xcc>)
 8001886:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b1e      	ldr	r3, [pc, #120]	; (8001908 <SystemClock_Config+0xcc>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001898:	2301      	movs	r3, #1
 800189a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800189c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018a2:	2302      	movs	r3, #2
 80018a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018ac:	2304      	movs	r3, #4
 80018ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80018b0:	23c0      	movs	r3, #192	; 0xc0
 80018b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80018b4:	2304      	movs	r3, #4
 80018b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80018b8:	2308      	movs	r3, #8
 80018ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018bc:	f107 0320 	add.w	r3, r7, #32
 80018c0:	4618      	mov	r0, r3
 80018c2:	f006 fad9 	bl	8007e78 <HAL_RCC_OscConfig>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018cc:	f000 fa26 	bl	8001d1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018d0:	230f      	movs	r3, #15
 80018d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018d4:	2302      	movs	r3, #2
 80018d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80018e6:	f107 030c 	add.w	r3, r7, #12
 80018ea:	2103      	movs	r1, #3
 80018ec:	4618      	mov	r0, r3
 80018ee:	f006 fd3b 	bl	8008368 <HAL_RCC_ClockConfig>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018f8:	f000 fa10 	bl	8001d1c <Error_Handler>
  }
}
 80018fc:	bf00      	nop
 80018fe:	3750      	adds	r7, #80	; 0x50
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40023800 	.word	0x40023800
 8001908:	40007000 	.word	0x40007000

0800190c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001910:	4b12      	ldr	r3, [pc, #72]	; (800195c <MX_I2C1_Init+0x50>)
 8001912:	4a13      	ldr	r2, [pc, #76]	; (8001960 <MX_I2C1_Init+0x54>)
 8001914:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001916:	4b11      	ldr	r3, [pc, #68]	; (800195c <MX_I2C1_Init+0x50>)
 8001918:	4a12      	ldr	r2, [pc, #72]	; (8001964 <MX_I2C1_Init+0x58>)
 800191a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800191c:	4b0f      	ldr	r3, [pc, #60]	; (800195c <MX_I2C1_Init+0x50>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001922:	4b0e      	ldr	r3, [pc, #56]	; (800195c <MX_I2C1_Init+0x50>)
 8001924:	2200      	movs	r2, #0
 8001926:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001928:	4b0c      	ldr	r3, [pc, #48]	; (800195c <MX_I2C1_Init+0x50>)
 800192a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800192e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001930:	4b0a      	ldr	r3, [pc, #40]	; (800195c <MX_I2C1_Init+0x50>)
 8001932:	2200      	movs	r2, #0
 8001934:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001936:	4b09      	ldr	r3, [pc, #36]	; (800195c <MX_I2C1_Init+0x50>)
 8001938:	2200      	movs	r2, #0
 800193a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800193c:	4b07      	ldr	r3, [pc, #28]	; (800195c <MX_I2C1_Init+0x50>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001942:	4b06      	ldr	r3, [pc, #24]	; (800195c <MX_I2C1_Init+0x50>)
 8001944:	2200      	movs	r2, #0
 8001946:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001948:	4804      	ldr	r0, [pc, #16]	; (800195c <MX_I2C1_Init+0x50>)
 800194a:	f003 fe7d 	bl	8005648 <HAL_I2C_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001954:	f000 f9e2 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	200013b8 	.word	0x200013b8
 8001960:	40005400 	.word	0x40005400
 8001964:	000186a0 	.word	0x000186a0

08001968 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800196c:	4b13      	ldr	r3, [pc, #76]	; (80019bc <MX_I2S3_Init+0x54>)
 800196e:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <MX_I2S3_Init+0x58>)
 8001970:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001972:	4b12      	ldr	r3, [pc, #72]	; (80019bc <MX_I2S3_Init+0x54>)
 8001974:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001978:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800197a:	4b10      	ldr	r3, [pc, #64]	; (80019bc <MX_I2S3_Init+0x54>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001980:	4b0e      	ldr	r3, [pc, #56]	; (80019bc <MX_I2S3_Init+0x54>)
 8001982:	2200      	movs	r2, #0
 8001984:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001986:	4b0d      	ldr	r3, [pc, #52]	; (80019bc <MX_I2S3_Init+0x54>)
 8001988:	f44f 7200 	mov.w	r2, #512	; 0x200
 800198c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800198e:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <MX_I2S3_Init+0x54>)
 8001990:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001994:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001996:	4b09      	ldr	r3, [pc, #36]	; (80019bc <MX_I2S3_Init+0x54>)
 8001998:	2200      	movs	r2, #0
 800199a:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800199c:	4b07      	ldr	r3, [pc, #28]	; (80019bc <MX_I2S3_Init+0x54>)
 800199e:	2200      	movs	r2, #0
 80019a0:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80019a2:	4b06      	ldr	r3, [pc, #24]	; (80019bc <MX_I2S3_Init+0x54>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80019a8:	4804      	ldr	r0, [pc, #16]	; (80019bc <MX_I2S3_Init+0x54>)
 80019aa:	f005 fabf 	bl	8006f2c <HAL_I2S_Init>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 80019b4:	f000 f9b2 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	2000140c 	.word	0x2000140c
 80019c0:	40003c00 	.word	0x40003c00

080019c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80019c8:	4b17      	ldr	r3, [pc, #92]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019ca:	4a18      	ldr	r2, [pc, #96]	; (8001a2c <MX_SPI1_Init+0x68>)
 80019cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ce:	4b16      	ldr	r3, [pc, #88]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019d6:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019de:	2200      	movs	r2, #0
 80019e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019e2:	4b11      	ldr	r3, [pc, #68]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019e8:	4b0f      	ldr	r3, [pc, #60]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019ee:	4b0e      	ldr	r3, [pc, #56]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019fc:	4b0a      	ldr	r3, [pc, #40]	; (8001a28 <MX_SPI1_Init+0x64>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a02:	4b09      	ldr	r3, [pc, #36]	; (8001a28 <MX_SPI1_Init+0x64>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a08:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <MX_SPI1_Init+0x64>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a0e:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <MX_SPI1_Init+0x64>)
 8001a10:	220a      	movs	r2, #10
 8001a12:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a14:	4804      	ldr	r0, [pc, #16]	; (8001a28 <MX_SPI1_Init+0x64>)
 8001a16:	f007 f845 	bl	8008aa4 <HAL_SPI_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a20:	f000 f97c 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	200014b4 	.word	0x200014b4
 8001a2c:	40013000 	.word	0x40013000

08001a30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	607b      	str	r3, [r7, #4]
 8001a3a:	4b0c      	ldr	r3, [pc, #48]	; (8001a6c <MX_DMA_Init+0x3c>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	4a0b      	ldr	r2, [pc, #44]	; (8001a6c <MX_DMA_Init+0x3c>)
 8001a40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a44:	6313      	str	r3, [r2, #48]	; 0x30
 8001a46:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <MX_DMA_Init+0x3c>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2100      	movs	r1, #0
 8001a56:	2010      	movs	r0, #16
 8001a58:	f001 fb2f 	bl	80030ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a5c:	2010      	movs	r0, #16
 8001a5e:	f001 fb48 	bl	80030f2 <HAL_NVIC_EnableIRQ>

}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40023800 	.word	0x40023800

08001a70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08c      	sub	sp, #48	; 0x30
 8001a74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a76:	f107 031c 	add.w	r3, r7, #28
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]
 8001a82:	60da      	str	r2, [r3, #12]
 8001a84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	61bb      	str	r3, [r7, #24]
 8001a8a:	4b78      	ldr	r3, [pc, #480]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	4a77      	ldr	r2, [pc, #476]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001a90:	f043 0310 	orr.w	r3, r3, #16
 8001a94:	6313      	str	r3, [r2, #48]	; 0x30
 8001a96:	4b75      	ldr	r3, [pc, #468]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	f003 0310 	and.w	r3, r3, #16
 8001a9e:	61bb      	str	r3, [r7, #24]
 8001aa0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	4b71      	ldr	r3, [pc, #452]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	4a70      	ldr	r2, [pc, #448]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001aac:	f043 0304 	orr.w	r3, r3, #4
 8001ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab2:	4b6e      	ldr	r3, [pc, #440]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	f003 0304 	and.w	r3, r3, #4
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	613b      	str	r3, [r7, #16]
 8001ac2:	4b6a      	ldr	r3, [pc, #424]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	4a69      	ldr	r2, [pc, #420]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001acc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ace:	4b67      	ldr	r3, [pc, #412]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	4b63      	ldr	r3, [pc, #396]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	4a62      	ldr	r2, [pc, #392]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aea:	4b60      	ldr	r3, [pc, #384]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	60bb      	str	r3, [r7, #8]
 8001afa:	4b5c      	ldr	r3, [pc, #368]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	4a5b      	ldr	r2, [pc, #364]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001b00:	f043 0302 	orr.w	r3, r3, #2
 8001b04:	6313      	str	r3, [r2, #48]	; 0x30
 8001b06:	4b59      	ldr	r3, [pc, #356]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]
 8001b16:	4b55      	ldr	r3, [pc, #340]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a54      	ldr	r2, [pc, #336]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001b1c:	f043 0308 	orr.w	r3, r3, #8
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b52      	ldr	r3, [pc, #328]	; (8001c6c <MX_GPIO_Init+0x1fc>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0308 	and.w	r3, r3, #8
 8001b2a:	607b      	str	r3, [r7, #4]
 8001b2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2108      	movs	r1, #8
 8001b32:	484f      	ldr	r0, [pc, #316]	; (8001c70 <MX_GPIO_Init+0x200>)
 8001b34:	f002 f940 	bl	8003db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	484d      	ldr	r0, [pc, #308]	; (8001c74 <MX_GPIO_Init+0x204>)
 8001b3e:	f002 f93b 	bl	8003db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001b42:	2201      	movs	r2, #1
 8001b44:	2102      	movs	r1, #2
 8001b46:	484b      	ldr	r0, [pc, #300]	; (8001c74 <MX_GPIO_Init+0x204>)
 8001b48:	f002 f936 	bl	8003db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001b52:	4849      	ldr	r0, [pc, #292]	; (8001c78 <MX_GPIO_Init+0x208>)
 8001b54:	f002 f930 	bl	8003db8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8001b58:	2304      	movs	r3, #4
 8001b5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8001b64:	f107 031c 	add.w	r3, r7, #28
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4841      	ldr	r0, [pc, #260]	; (8001c70 <MX_GPIO_Init+0x200>)
 8001b6c:	f001 febc 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001b70:	2308      	movs	r3, #8
 8001b72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b74:	2301      	movs	r3, #1
 8001b76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001b80:	f107 031c 	add.w	r3, r7, #28
 8001b84:	4619      	mov	r1, r3
 8001b86:	483a      	ldr	r0, [pc, #232]	; (8001c70 <MX_GPIO_Init+0x200>)
 8001b88:	f001 feae 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8001b8c:	2332      	movs	r3, #50	; 0x32
 8001b8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b90:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001b94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b9a:	f107 031c 	add.w	r3, r7, #28
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4833      	ldr	r0, [pc, #204]	; (8001c70 <MX_GPIO_Init+0x200>)
 8001ba2:	f001 fea1 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin PC1 */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|GPIO_PIN_1;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001baa:	2301      	movs	r3, #1
 8001bac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb6:	f107 031c 	add.w	r3, r7, #28
 8001bba:	4619      	mov	r1, r3
 8001bbc:	482d      	ldr	r0, [pc, #180]	; (8001c74 <MX_GPIO_Init+0x204>)
 8001bbe:	f001 fe93 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001bc2:	2308      	movs	r3, #8
 8001bc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bd2:	2305      	movs	r3, #5
 8001bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001bd6:	f107 031c 	add.w	r3, r7, #28
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4825      	ldr	r0, [pc, #148]	; (8001c74 <MX_GPIO_Init+0x204>)
 8001bde:	f001 fe83 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001be2:	2301      	movs	r3, #1
 8001be4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001be6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001bea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf0:	f107 031c 	add.w	r3, r7, #28
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4821      	ldr	r0, [pc, #132]	; (8001c7c <MX_GPIO_Init+0x20c>)
 8001bf8:	f001 fe76 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001bfc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c02:	2302      	movs	r3, #2
 8001c04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c0e:	2305      	movs	r3, #5
 8001c10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c12:	f107 031c 	add.w	r3, r7, #28
 8001c16:	4619      	mov	r1, r3
 8001c18:	4819      	ldr	r0, [pc, #100]	; (8001c80 <MX_GPIO_Init+0x210>)
 8001c1a:	f001 fe65 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c1e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001c22:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c24:	2301      	movs	r3, #1
 8001c26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c30:	f107 031c 	add.w	r3, r7, #28
 8001c34:	4619      	mov	r1, r3
 8001c36:	4810      	ldr	r0, [pc, #64]	; (8001c78 <MX_GPIO_Init+0x208>)
 8001c38:	f001 fe56 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001c3c:	2320      	movs	r3, #32
 8001c3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c40:	2300      	movs	r3, #0
 8001c42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c48:	f107 031c 	add.w	r3, r7, #28
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	480a      	ldr	r0, [pc, #40]	; (8001c78 <MX_GPIO_Init+0x208>)
 8001c50:	f001 fe4a 	bl	80038e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001c54:	2200      	movs	r2, #0
 8001c56:	2100      	movs	r1, #0
 8001c58:	2006      	movs	r0, #6
 8001c5a:	f001 fa2e 	bl	80030ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c5e:	2006      	movs	r0, #6
 8001c60:	f001 fa47 	bl	80030f2 <HAL_NVIC_EnableIRQ>

}
 8001c64:	bf00      	nop
 8001c66:	3730      	adds	r7, #48	; 0x30
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40021000 	.word	0x40021000
 8001c74:	40020800 	.word	0x40020800
 8001c78:	40020c00 	.word	0x40020c00
 8001c7c:	40020000 	.word	0x40020000
 8001c80:	40020400 	.word	0x40020400

08001c84 <Sound_play>:

/* USER CODE BEGIN 4 */

void Sound_play(const char* FILENAME){
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	if(!isUSBMounted)
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <Sound_play+0x84>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d10d      	bne.n	8001cb0 <Sound_play+0x2c>
		  {
			if (f_mount(&USBHFatFS, (const TCHAR*)USBHPath, 0) == FR_OK) {
 8001c94:	2200      	movs	r2, #0
 8001c96:	491d      	ldr	r1, [pc, #116]	; (8001d0c <Sound_play+0x88>)
 8001c98:	481d      	ldr	r0, [pc, #116]	; (8001d10 <Sound_play+0x8c>)
 8001c9a:	f00c fdcf 	bl	800e83c <f_mount>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d105      	bne.n	8001cb0 <Sound_play+0x2c>
				isUSBMounted = 1;
 8001ca4:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <Sound_play+0x84>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]
			}
		  }

	while (Appli_state != APPLICATION_READY) {
 8001caa:	e001      	b.n	8001cb0 <Sound_play+0x2c>
		MX_USB_HOST_Process();
 8001cac:	f00d fc3c 	bl	800f528 <MX_USB_HOST_Process>
	while (Appli_state != APPLICATION_READY) {
 8001cb0:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <Sound_play+0x90>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d1f9      	bne.n	8001cac <Sound_play+0x28>
	}
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001cb8:	2201      	movs	r2, #1
 8001cba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cbe:	4816      	ldr	r0, [pc, #88]	; (8001d18 <Sound_play+0x94>)
 8001cc0:	f002 f87a 	bl	8003db8 <HAL_GPIO_WritePin>
		//HAL_Delay(500);
		wavPlayer_fileSelect(FILENAME);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff fbc7 	bl	8001458 <wavPlayer_fileSelect>
		wavPlayer_play();
 8001cca:	f7ff fbef 	bl	80014ac <wavPlayer_play>

		while(!wavPlayer_isFinished())
 8001cce:	e007      	b.n	8001ce0 <Sound_play+0x5c>
		{
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cd6:	4810      	ldr	r0, [pc, #64]	; (8001d18 <Sound_play+0x94>)
 8001cd8:	f002 f86e 	bl	8003db8 <HAL_GPIO_WritePin>
		  wavPlayer_process();
 8001cdc:	f7ff fc18 	bl	8001510 <wavPlayer_process>
		while(!wavPlayer_isFinished())
 8001ce0:	f7ff fc94 	bl	800160c <wavPlayer_isFinished>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	f083 0301 	eor.w	r3, r3, #1
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1ef      	bne.n	8001cd0 <Sound_play+0x4c>
		}
		wavPlayer_stop();
 8001cf0:	f7ff fc80 	bl	80015f4 <wavPlayer_stop>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cfa:	4807      	ldr	r0, [pc, #28]	; (8001d18 <Sound_play+0x94>)
 8001cfc:	f002 f85c 	bl	8003db8 <HAL_GPIO_WritePin>
}
 8001d00:	bf00      	nop
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	200013b4 	.word	0x200013b4
 8001d0c:	20001570 	.word	0x20001570
 8001d10:	20001574 	.word	0x20001574
 8001d14:	20001bb0 	.word	0x20001bb0
 8001d18:	40020c00 	.word	0x40020c00

08001d1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d20:	b672      	cpsid	i
}
 8001d22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d24:	e7fe      	b.n	8001d24 <Error_Handler+0x8>
	...

08001d28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	607b      	str	r3, [r7, #4]
 8001d32:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <HAL_MspInit+0x5c>)
 8001d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d36:	4a13      	ldr	r2, [pc, #76]	; (8001d84 <HAL_MspInit+0x5c>)
 8001d38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d3e:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <HAL_MspInit+0x5c>)
 8001d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d46:	607b      	str	r3, [r7, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	603b      	str	r3, [r7, #0]
 8001d4e:	4b0d      	ldr	r3, [pc, #52]	; (8001d84 <HAL_MspInit+0x5c>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	4a0c      	ldr	r2, [pc, #48]	; (8001d84 <HAL_MspInit+0x5c>)
 8001d54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d58:	6413      	str	r3, [r2, #64]	; 0x40
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <HAL_MspInit+0x5c>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d62:	603b      	str	r3, [r7, #0]
 8001d64:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d66:	2007      	movs	r0, #7
 8001d68:	f001 f99c 	bl	80030a4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2100      	movs	r1, #0
 8001d70:	2005      	movs	r0, #5
 8001d72:	f001 f9a2 	bl	80030ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001d76:	2005      	movs	r0, #5
 8001d78:	f001 f9bb 	bl	80030f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d7c:	bf00      	nop
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40023800 	.word	0x40023800

08001d88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	; 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a19      	ldr	r2, [pc, #100]	; (8001e0c <HAL_I2C_MspInit+0x84>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d12c      	bne.n	8001e04 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
 8001dae:	4b18      	ldr	r3, [pc, #96]	; (8001e10 <HAL_I2C_MspInit+0x88>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	4a17      	ldr	r2, [pc, #92]	; (8001e10 <HAL_I2C_MspInit+0x88>)
 8001db4:	f043 0302 	orr.w	r3, r3, #2
 8001db8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dba:	4b15      	ldr	r3, [pc, #84]	; (8001e10 <HAL_I2C_MspInit+0x88>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	f003 0302 	and.w	r3, r3, #2
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001dc6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001dca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dcc:	2312      	movs	r3, #18
 8001dce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dd8:	2304      	movs	r3, #4
 8001dda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	4619      	mov	r1, r3
 8001de2:	480c      	ldr	r0, [pc, #48]	; (8001e14 <HAL_I2C_MspInit+0x8c>)
 8001de4:	f001 fd80 	bl	80038e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001de8:	2300      	movs	r3, #0
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <HAL_I2C_MspInit+0x88>)
 8001dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df0:	4a07      	ldr	r2, [pc, #28]	; (8001e10 <HAL_I2C_MspInit+0x88>)
 8001df2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001df6:	6413      	str	r3, [r2, #64]	; 0x40
 8001df8:	4b05      	ldr	r3, [pc, #20]	; (8001e10 <HAL_I2C_MspInit+0x88>)
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e04:	bf00      	nop
 8001e06:	3728      	adds	r7, #40	; 0x28
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40005400 	.word	0x40005400
 8001e10:	40023800 	.word	0x40023800
 8001e14:	40020400 	.word	0x40020400

08001e18 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a0a      	ldr	r2, [pc, #40]	; (8001e50 <HAL_I2C_MspDeInit+0x38>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d10e      	bne.n	8001e48 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001e2a:	4b0a      	ldr	r3, [pc, #40]	; (8001e54 <HAL_I2C_MspDeInit+0x3c>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2e:	4a09      	ldr	r2, [pc, #36]	; (8001e54 <HAL_I2C_MspDeInit+0x3c>)
 8001e30:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001e34:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 8001e36:	2140      	movs	r1, #64	; 0x40
 8001e38:	4807      	ldr	r0, [pc, #28]	; (8001e58 <HAL_I2C_MspDeInit+0x40>)
 8001e3a:	f001 fed9 	bl	8003bf0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8001e3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e42:	4805      	ldr	r0, [pc, #20]	; (8001e58 <HAL_I2C_MspDeInit+0x40>)
 8001e44:	f001 fed4 	bl	8003bf0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8001e48:	bf00      	nop
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40005400 	.word	0x40005400
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40020400 	.word	0x40020400

08001e5c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b090      	sub	sp, #64	; 0x40
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e74:	f107 0314 	add.w	r3, r7, #20
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
 8001e84:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI3)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a4f      	ldr	r2, [pc, #316]	; (8001fc8 <HAL_I2S_MspInit+0x16c>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	f040 8096 	bne.w	8001fbe <HAL_I2S_MspInit+0x162>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001e92:	2301      	movs	r3, #1
 8001e94:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8001e96:	23c8      	movs	r3, #200	; 0xc8
 8001e98:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 8001e9a:	2308      	movs	r3, #8
 8001e9c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ea2:	f107 0314 	add.w	r3, r7, #20
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f006 fc6a 	bl	8008780 <HAL_RCCEx_PeriphCLKConfig>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 8001eb2:	f7ff ff33 	bl	8001d1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	4b44      	ldr	r3, [pc, #272]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebe:	4a43      	ldr	r2, [pc, #268]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001ec0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ec4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec6:	4b41      	ldr	r3, [pc, #260]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	4b3d      	ldr	r3, [pc, #244]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	4a3c      	ldr	r2, [pc, #240]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee2:	4b3a      	ldr	r3, [pc, #232]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	4b36      	ldr	r3, [pc, #216]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	4a35      	ldr	r2, [pc, #212]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001ef8:	f043 0304 	orr.w	r3, r3, #4
 8001efc:	6313      	str	r3, [r2, #48]	; 0x30
 8001efe:	4b33      	ldr	r3, [pc, #204]	; (8001fcc <HAL_I2S_MspInit+0x170>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	f003 0304 	and.w	r3, r3, #4
 8001f06:	60bb      	str	r3, [r7, #8]
 8001f08:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001f0a:	2310      	movs	r3, #16
 8001f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f16:	2300      	movs	r3, #0
 8001f18:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f1a:	2306      	movs	r3, #6
 8001f1c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001f1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f22:	4619      	mov	r1, r3
 8001f24:	482a      	ldr	r0, [pc, #168]	; (8001fd0 <HAL_I2S_MspInit+0x174>)
 8001f26:	f001 fcdf 	bl	80038e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001f2a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f30:	2302      	movs	r3, #2
 8001f32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f3c:	2306      	movs	r3, #6
 8001f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f44:	4619      	mov	r1, r3
 8001f46:	4823      	ldr	r0, [pc, #140]	; (8001fd4 <HAL_I2S_MspInit+0x178>)
 8001f48:	f001 fcce 	bl	80038e8 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001f4c:	4b22      	ldr	r3, [pc, #136]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f4e:	4a23      	ldr	r2, [pc, #140]	; (8001fdc <HAL_I2S_MspInit+0x180>)
 8001f50:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001f52:	4b21      	ldr	r3, [pc, #132]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f58:	4b1f      	ldr	r3, [pc, #124]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f5a:	2240      	movs	r2, #64	; 0x40
 8001f5c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f5e:	4b1e      	ldr	r3, [pc, #120]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f64:	4b1c      	ldr	r3, [pc, #112]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f6a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f6c:	4b1a      	ldr	r3, [pc, #104]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f72:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f74:	4b18      	ldr	r3, [pc, #96]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f7a:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001f7c:	4b16      	ldr	r3, [pc, #88]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f82:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f84:	4b14      	ldr	r3, [pc, #80]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001f8a:	4b13      	ldr	r3, [pc, #76]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f8c:	2204      	movs	r2, #4
 8001f8e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001f90:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f92:	2203      	movs	r2, #3
 8001f94:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001f96:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001f9c:	4b0e      	ldr	r3, [pc, #56]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001fa2:	480d      	ldr	r0, [pc, #52]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001fa4:	f001 f8c0 	bl	8003128 <HAL_DMA_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <HAL_I2S_MspInit+0x156>
    {
      Error_Handler();
 8001fae:	f7ff feb5 	bl	8001d1c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a08      	ldr	r2, [pc, #32]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001fb6:	639a      	str	r2, [r3, #56]	; 0x38
 8001fb8:	4a07      	ldr	r2, [pc, #28]	; (8001fd8 <HAL_I2S_MspInit+0x17c>)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001fbe:	bf00      	nop
 8001fc0:	3740      	adds	r7, #64	; 0x40
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40003c00 	.word	0x40003c00
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40020000 	.word	0x40020000
 8001fd4:	40020800 	.word	0x40020800
 8001fd8:	20001454 	.word	0x20001454
 8001fdc:	40026088 	.word	0x40026088

08001fe0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b08a      	sub	sp, #40	; 0x28
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a19      	ldr	r2, [pc, #100]	; (8002064 <HAL_SPI_MspInit+0x84>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d12b      	bne.n	800205a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	4b18      	ldr	r3, [pc, #96]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200a:	4a17      	ldr	r2, [pc, #92]	; (8002068 <HAL_SPI_MspInit+0x88>)
 800200c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002010:	6453      	str	r3, [r2, #68]	; 0x44
 8002012:	4b15      	ldr	r3, [pc, #84]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800201a:	613b      	str	r3, [r7, #16]
 800201c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	4a10      	ldr	r2, [pc, #64]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	6313      	str	r3, [r2, #48]	; 0x30
 800202e:	4b0e      	ldr	r3, [pc, #56]	; (8002068 <HAL_SPI_MspInit+0x88>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800203a:	23e0      	movs	r3, #224	; 0xe0
 800203c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203e:	2302      	movs	r3, #2
 8002040:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002042:	2300      	movs	r3, #0
 8002044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002046:	2303      	movs	r3, #3
 8002048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800204a:	2305      	movs	r3, #5
 800204c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204e:	f107 0314 	add.w	r3, r7, #20
 8002052:	4619      	mov	r1, r3
 8002054:	4805      	ldr	r0, [pc, #20]	; (800206c <HAL_SPI_MspInit+0x8c>)
 8002056:	f001 fc47 	bl	80038e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800205a:	bf00      	nop
 800205c:	3728      	adds	r7, #40	; 0x28
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	40013000 	.word	0x40013000
 8002068:	40023800 	.word	0x40023800
 800206c:	40020000 	.word	0x40020000

08002070 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002074:	e7fe      	b.n	8002074 <NMI_Handler+0x4>

08002076 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002076:	b480      	push	{r7}
 8002078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800207a:	e7fe      	b.n	800207a <HardFault_Handler+0x4>

0800207c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002080:	e7fe      	b.n	8002080 <MemManage_Handler+0x4>

08002082 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002082:	b480      	push	{r7}
 8002084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002086:	e7fe      	b.n	8002086 <BusFault_Handler+0x4>

08002088 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800208c:	e7fe      	b.n	800208c <UsageFault_Handler+0x4>

0800208e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800208e:	b480      	push	{r7}
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020aa:	b480      	push	{r7}
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020bc:	f000 fede 	bl	8002e7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020c0:	bf00      	nop
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80020d6:	2001      	movs	r0, #1
 80020d8:	f001 fe88 	bl	8003dec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}

080020e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80020e4:	4802      	ldr	r0, [pc, #8]	; (80020f0 <DMA1_Stream5_IRQHandler+0x10>)
 80020e6:	f001 f995 	bl	8003414 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20001454 	.word	0x20001454

080020f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80020f8:	4802      	ldr	r0, [pc, #8]	; (8002104 <OTG_FS_IRQHandler+0x10>)
 80020fa:	f002 f905 	bl	8004308 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	20001bb4 	.word	0x20001bb4

08002108 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002110:	4a14      	ldr	r2, [pc, #80]	; (8002164 <_sbrk+0x5c>)
 8002112:	4b15      	ldr	r3, [pc, #84]	; (8002168 <_sbrk+0x60>)
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800211c:	4b13      	ldr	r3, [pc, #76]	; (800216c <_sbrk+0x64>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d102      	bne.n	800212a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002124:	4b11      	ldr	r3, [pc, #68]	; (800216c <_sbrk+0x64>)
 8002126:	4a12      	ldr	r2, [pc, #72]	; (8002170 <_sbrk+0x68>)
 8002128:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800212a:	4b10      	ldr	r3, [pc, #64]	; (800216c <_sbrk+0x64>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	429a      	cmp	r2, r3
 8002136:	d207      	bcs.n	8002148 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002138:	f00d fce2 	bl	800fb00 <__errno>
 800213c:	4603      	mov	r3, r0
 800213e:	220c      	movs	r2, #12
 8002140:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002142:	f04f 33ff 	mov.w	r3, #4294967295
 8002146:	e009      	b.n	800215c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002148:	4b08      	ldr	r3, [pc, #32]	; (800216c <_sbrk+0x64>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800214e:	4b07      	ldr	r3, [pc, #28]	; (800216c <_sbrk+0x64>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4413      	add	r3, r2
 8002156:	4a05      	ldr	r2, [pc, #20]	; (800216c <_sbrk+0x64>)
 8002158:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800215a:	68fb      	ldr	r3, [r7, #12]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20020000 	.word	0x20020000
 8002168:	00002000 	.word	0x00002000
 800216c:	2000150c 	.word	0x2000150c
 8002170:	20001ec8 	.word	0x20001ec8

08002174 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002178:	4b06      	ldr	r3, [pc, #24]	; (8002194 <SystemInit+0x20>)
 800217a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800217e:	4a05      	ldr	r2, [pc, #20]	; (8002194 <SystemInit+0x20>)
 8002180:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002184:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002198:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800219c:	480d      	ldr	r0, [pc, #52]	; (80021d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800219e:	490e      	ldr	r1, [pc, #56]	; (80021d8 <LoopFillZerobss+0x1a>)

  ldr r2, =_sidata
 80021a0:	4a0e      	ldr	r2, [pc, #56]	; (80021dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a4:	e002      	b.n	80021ac <LoopCopyDataInit>

080021a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021aa:	3304      	adds	r3, #4

080021ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b0:	d3f9      	bcc.n	80021a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021b2:	4a0b      	ldr	r2, [pc, #44]	; (80021e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021b4:	4c0b      	ldr	r4, [pc, #44]	; (80021e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80021b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021b8:	e001      	b.n	80021be <LoopFillZerobss>

080021ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021bc:	3204      	adds	r2, #4

080021be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c0:	d3fb      	bcc.n	80021ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021c2:	f7ff ffd7 	bl	8002174 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021c6:	f00d fca1 	bl	800fb0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ca:	f7ff fa45 	bl	8001658 <main>
  bx  lr    
 80021ce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d8:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 80021dc:	0800ff28 	.word	0x0800ff28
  ldr r2, =_sbss
 80021e0:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 80021e4:	20001ec8 	.word	0x20001ec8

080021e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021e8:	e7fe      	b.n	80021e8 <ADC_IRQHandler>

080021ea <LSM303AGR_AccInit>:
  * @brief  Set LSM303AGR Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303AGR_AccInit(uint16_t InitStruct)
{  
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b084      	sub	sp, #16
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	4603      	mov	r3, r0
 80021f2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80021f4:	2300      	movs	r3, #0
 80021f6:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 80021f8:	f000 fc82 	bl	8002b00 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80021fc:	88fb      	ldrh	r3, [r7, #6]
 80021fe:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG1_A, ctrl);
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	461a      	mov	r2, r3
 8002204:	2120      	movs	r1, #32
 8002206:	2032      	movs	r0, #50	; 0x32
 8002208:	f000 fcd2 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 800220c:	2300      	movs	r3, #0
 800220e:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A, ctrl);
 8002210:	7bfb      	ldrb	r3, [r7, #15]
 8002212:	461a      	mov	r2, r3
 8002214:	2123      	movs	r1, #35	; 0x23
 8002216:	2032      	movs	r0, #50	; 0x32
 8002218:	f000 fcca 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 800221c:	bf00      	nop
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <LSM303AGR_AccDeInit>:
  * @brief  LSM303AGR De-initialization.
  * @param  None
  * @retval None
  */
void LSM303AGR_AccDeInit(void)
{  
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <LSM303AGR_AccReadID>:
  * @brief  Read LSM303AGR ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303AGR_AccReadID(void)
{  
 8002232:	b580      	push	{r7, lr}
 8002234:	b082      	sub	sp, #8
 8002236:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002238:	2300      	movs	r3, #0
 800223a:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 800223c:	f000 fc60 	bl	8002b00 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_WHO_AM_I_ADDR);
 8002240:	210f      	movs	r1, #15
 8002242:	2032      	movs	r0, #50	; 0x32
 8002244:	f000 fcc7 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002248:	4603      	mov	r3, r0
 800224a:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 800224c:	79fb      	ldrb	r3, [r7, #7]
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <LSM303AGR_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303AGR
  * @param  None
  * @retval None
  */
void LSM303AGR_AccRebootCmd(void)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b082      	sub	sp, #8
 800225a:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 800225c:	2124      	movs	r1, #36	; 0x24
 800225e:	2032      	movs	r0, #50	; 0x32
 8002260:	f000 fcb9 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002264:	4603      	mov	r3, r0
 8002266:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303AGR_BOOT_REBOOTMEMORY;
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800226e:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A, tmpreg);
 8002270:	79fb      	ldrb	r3, [r7, #7]
 8002272:	461a      	mov	r2, r3
 8002274:	2124      	movs	r1, #36	; 0x24
 8002276:	2032      	movs	r0, #50	; 0x32
 8002278:	f000 fc9a 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 800227c:	bf00      	nop
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <LSM303AGR_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303AGR_AccFilterConfig(uint8_t FilterStruct) 
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 800228e:	2121      	movs	r1, #33	; 0x21
 8002290:	2032      	movs	r0, #50	; 0x32
 8002292:	f000 fca0 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002296:	4603      	mov	r3, r0
 8002298:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 800229a:	7bfb      	ldrb	r3, [r7, #15]
 800229c:	f003 030c 	and.w	r3, r3, #12
 80022a0:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 80022a2:	7bfa      	ldrb	r2, [r7, #15]
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
 80022ac:	461a      	mov	r2, r3
 80022ae:	2121      	movs	r1, #33	; 0x21
 80022b0:	2032      	movs	r0, #50	; 0x32
 80022b2:	f000 fc7d 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 80022b6:	bf00      	nop
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <LSM303AGR_AccFilterCmd>:
  *         @arg: LSM303AGR_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303AGR_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterCmd(uint8_t HighPassFilterState)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b084      	sub	sp, #16
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	4603      	mov	r3, r0
 80022c6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 80022c8:	2121      	movs	r1, #33	; 0x21
 80022ca:	2032      	movs	r0, #50	; 0x32
 80022cc:	f000 fc83 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80022d0:	4603      	mov	r3, r0
 80022d2:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
 80022d6:	f023 0308 	bic.w	r3, r3, #8
 80022da:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 80022dc:	7bfa      	ldrb	r2, [r7, #15]
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 80022e4:	7bfb      	ldrb	r3, [r7, #15]
 80022e6:	461a      	mov	r2, r3
 80022e8:	2121      	movs	r1, #33	; 0x21
 80022ea:	2032      	movs	r0, #50	; 0x32
 80022ec:	f000 fc60 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 80022f0:	bf00      	nop
 80022f2:	3710      	adds	r7, #16
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <LSM303AGR_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303AGR_AccReadXYZ(int16_t* pData)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b088      	sub	sp, #32
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 8002300:	2300      	movs	r3, #0
 8002302:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 8002308:	2301      	movs	r3, #1
 800230a:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A);
 800230c:	2123      	movs	r1, #35	; 0x23
 800230e:	2032      	movs	r0, #50	; 0x32
 8002310:	f000 fc61 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002314:	4603      	mov	r3, r0
 8002316:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 8002318:	2124      	movs	r1, #36	; 0x24
 800231a:	2032      	movs	r0, #50	; 0x32
 800231c:	f000 fc5b 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002320:	4603      	mov	r3, r0
 8002322:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_L_A); 
 8002324:	2128      	movs	r1, #40	; 0x28
 8002326:	2032      	movs	r0, #50	; 0x32
 8002328:	f000 fc55 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 800232c:	4603      	mov	r3, r0
 800232e:	b25b      	sxtb	r3, r3
 8002330:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_H_A);
 8002332:	2129      	movs	r1, #41	; 0x29
 8002334:	2032      	movs	r0, #50	; 0x32
 8002336:	f000 fc4e 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 800233a:	4603      	mov	r3, r0
 800233c:	b25b      	sxtb	r3, r3
 800233e:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_L_A);
 8002340:	212a      	movs	r1, #42	; 0x2a
 8002342:	2032      	movs	r0, #50	; 0x32
 8002344:	f000 fc47 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002348:	4603      	mov	r3, r0
 800234a:	b25b      	sxtb	r3, r3
 800234c:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_H_A);
 800234e:	212b      	movs	r1, #43	; 0x2b
 8002350:	2032      	movs	r0, #50	; 0x32
 8002352:	f000 fc40 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002356:	4603      	mov	r3, r0
 8002358:	b25b      	sxtb	r3, r3
 800235a:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_L_A);
 800235c:	212c      	movs	r1, #44	; 0x2c
 800235e:	2032      	movs	r0, #50	; 0x32
 8002360:	f000 fc39 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002364:	4603      	mov	r3, r0
 8002366:	b25b      	sxtb	r3, r3
 8002368:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_H_A);
 800236a:	212d      	movs	r1, #45	; 0x2d
 800236c:	2032      	movs	r0, #50	; 0x32
 800236e:	f000 fc32 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002372:	4603      	mov	r3, r0
 8002374:	b25b      	sxtb	r3, r3
 8002376:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303AGR_BLE_MSB)) 
 8002378:	7d3b      	ldrb	r3, [r7, #20]
 800237a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800237e:	2b00      	cmp	r3, #0
 8002380:	d123      	bne.n	80023ca <LSM303AGR_AccReadXYZ+0xd2>
  {
    for(i=0; i<3; i++)
 8002382:	2300      	movs	r3, #0
 8002384:	77fb      	strb	r3, [r7, #31]
 8002386:	e01c      	b.n	80023c2 <LSM303AGR_AccReadXYZ+0xca>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8002388:	7ffb      	ldrb	r3, [r7, #31]
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	3301      	adds	r3, #1
 800238e:	3320      	adds	r3, #32
 8002390:	443b      	add	r3, r7
 8002392:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8002396:	b29b      	uxth	r3, r3
 8002398:	021b      	lsls	r3, r3, #8
 800239a:	b29a      	uxth	r2, r3
 800239c:	7ffb      	ldrb	r3, [r7, #31]
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	3320      	adds	r3, #32
 80023a2:	443b      	add	r3, r7
 80023a4:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	4413      	add	r3, r2
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	7ffb      	ldrb	r3, [r7, #31]
 80023b0:	b212      	sxth	r2, r2
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	3320      	adds	r3, #32
 80023b6:	443b      	add	r3, r7
 80023b8:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 80023bc:	7ffb      	ldrb	r3, [r7, #31]
 80023be:	3301      	adds	r3, #1
 80023c0:	77fb      	strb	r3, [r7, #31]
 80023c2:	7ffb      	ldrb	r3, [r7, #31]
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d9df      	bls.n	8002388 <LSM303AGR_AccReadXYZ+0x90>
 80023c8:	e022      	b.n	8002410 <LSM303AGR_AccReadXYZ+0x118>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 80023ca:	2300      	movs	r3, #0
 80023cc:	77fb      	strb	r3, [r7, #31]
 80023ce:	e01c      	b.n	800240a <LSM303AGR_AccReadXYZ+0x112>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 80023d0:	7ffb      	ldrb	r3, [r7, #31]
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	3320      	adds	r3, #32
 80023d6:	443b      	add	r3, r7
 80023d8:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80023dc:	b29b      	uxth	r3, r3
 80023de:	021b      	lsls	r3, r3, #8
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	7ffb      	ldrb	r3, [r7, #31]
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	3301      	adds	r3, #1
 80023e8:	3320      	adds	r3, #32
 80023ea:	443b      	add	r3, r7
 80023ec:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	4413      	add	r3, r2
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	7ffb      	ldrb	r3, [r7, #31]
 80023f8:	b212      	sxth	r2, r2
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	3320      	adds	r3, #32
 80023fe:	443b      	add	r3, r7
 8002400:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8002404:	7ffb      	ldrb	r3, [r7, #31]
 8002406:	3301      	adds	r3, #1
 8002408:	77fb      	strb	r3, [r7, #31]
 800240a:	7ffb      	ldrb	r3, [r7, #31]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d9df      	bls.n	80023d0 <LSM303AGR_AccReadXYZ+0xd8>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303AGR_FULLSCALE_16G)
 8002410:	7d3b      	ldrb	r3, [r7, #20]
 8002412:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002416:	2b30      	cmp	r3, #48	; 0x30
 8002418:	d013      	beq.n	8002442 <LSM303AGR_AccReadXYZ+0x14a>
 800241a:	2b30      	cmp	r3, #48	; 0x30
 800241c:	dc14      	bgt.n	8002448 <LSM303AGR_AccReadXYZ+0x150>
 800241e:	2b20      	cmp	r3, #32
 8002420:	d00c      	beq.n	800243c <LSM303AGR_AccReadXYZ+0x144>
 8002422:	2b20      	cmp	r3, #32
 8002424:	dc10      	bgt.n	8002448 <LSM303AGR_AccReadXYZ+0x150>
 8002426:	2b00      	cmp	r3, #0
 8002428:	d002      	beq.n	8002430 <LSM303AGR_AccReadXYZ+0x138>
 800242a:	2b10      	cmp	r3, #16
 800242c:	d003      	beq.n	8002436 <LSM303AGR_AccReadXYZ+0x13e>
 800242e:	e00b      	b.n	8002448 <LSM303AGR_AccReadXYZ+0x150>
  {
  case LSM303AGR_FULLSCALE_2G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 8002430:	2301      	movs	r3, #1
 8002432:	77bb      	strb	r3, [r7, #30]
    break;
 8002434:	e008      	b.n	8002448 <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_4G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_4G;
 8002436:	2302      	movs	r3, #2
 8002438:	77bb      	strb	r3, [r7, #30]
    break;
 800243a:	e005      	b.n	8002448 <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_8G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_8G;
 800243c:	2304      	movs	r3, #4
 800243e:	77bb      	strb	r3, [r7, #30]
    break;
 8002440:	e002      	b.n	8002448 <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_16G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_16G;
 8002442:	230c      	movs	r3, #12
 8002444:	77bb      	strb	r3, [r7, #30]
    break;
 8002446:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002448:	2300      	movs	r3, #0
 800244a:	77fb      	strb	r3, [r7, #31]
 800244c:	e014      	b.n	8002478 <LSM303AGR_AccReadXYZ+0x180>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 800244e:	7ffb      	ldrb	r3, [r7, #31]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	3320      	adds	r3, #32
 8002454:	443b      	add	r3, r7
 8002456:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 800245a:	b29a      	uxth	r2, r3
 800245c:	7fbb      	ldrb	r3, [r7, #30]
 800245e:	b29b      	uxth	r3, r3
 8002460:	fb12 f303 	smulbb	r3, r2, r3
 8002464:	b299      	uxth	r1, r3
 8002466:	7ffb      	ldrb	r3, [r7, #31]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	b20a      	sxth	r2, r1
 8002470:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002472:	7ffb      	ldrb	r3, [r7, #31]
 8002474:	3301      	adds	r3, #1
 8002476:	77fb      	strb	r3, [r7, #31]
 8002478:	7ffb      	ldrb	r3, [r7, #31]
 800247a:	2b02      	cmp	r3, #2
 800247c:	d9e7      	bls.n	800244e <LSM303AGR_AccReadXYZ+0x156>
  }
}
 800247e:	bf00      	nop
 8002480:	bf00      	nop
 8002482:	3720      	adds	r7, #32
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <LSM303AGR_AccFilterClickCmd>:
  *         @arg: LSM303AGR_HPF_CLICK_DISABLE 
  *         @arg: LSM303AGR_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 8002492:	2300      	movs	r3, #0
 8002494:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8002496:	2121      	movs	r1, #33	; 0x21
 8002498:	2032      	movs	r0, #50	; 0x32
 800249a:	f000 fb9c 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 800249e:	4603      	mov	r3, r0
 80024a0:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303AGR_HPF_CLICK_ENABLE);
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	f023 0304 	bic.w	r3, r3, #4
 80024a8:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 80024aa:	7bfa      	ldrb	r2, [r7, #15]
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
 80024b4:	461a      	mov	r2, r3
 80024b6:	2121      	movs	r1, #33	; 0x21
 80024b8:	2032      	movs	r0, #50	; 0x32
 80024ba:	f000 fb79 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 80024be:	bf00      	nop
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <LSM303AGR_AccIT1Enable>:
  *         @arg   LSM303AGR_IT1_WTM
  *         @arg   LSM303AGR_IT1_OVERRUN
  * @retval None
  */
void LSM303AGR_AccIT1Enable(uint8_t LSM303AGR_IT)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b084      	sub	sp, #16
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	4603      	mov	r3, r0
 80024ce:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 80024d0:	2300      	movs	r3, #0
 80024d2:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A);
 80024d4:	2122      	movs	r1, #34	; 0x22
 80024d6:	2032      	movs	r0, #50	; 0x32
 80024d8:	f000 fb7d 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80024dc:	4603      	mov	r3, r0
 80024de:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303AGR_IT;
 80024e0:	7bfa      	ldrb	r2, [r7, #15]
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A, tmpval);
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	461a      	mov	r2, r3
 80024ec:	2122      	movs	r1, #34	; 0x22
 80024ee:	2032      	movs	r0, #50	; 0x32
 80024f0:	f000 fb5e 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 80024f4:	bf00      	nop
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <LSM303AGR_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303AGR_AccClickITEnable(uint8_t ITClick)
{  
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8002506:	2300      	movs	r3, #0
 8002508:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A);
 800250a:	2138      	movs	r1, #56	; 0x38
 800250c:	2032      	movs	r0, #50	; 0x32
 800250e:	f000 fb62 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002512:	4603      	mov	r3, r0
 8002514:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8002516:	7bfa      	ldrb	r2, [r7, #15]
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	4313      	orrs	r3, r2
 800251c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A, tmpval);
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	461a      	mov	r2, r3
 8002522:	2138      	movs	r1, #56	; 0x38
 8002524:	2032      	movs	r0, #50	; 0x32
 8002526:	f000 fb43 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 800252a:	230a      	movs	r3, #10
 800252c:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_THS_A, tmpval);
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	461a      	mov	r2, r3
 8002532:	213a      	movs	r1, #58	; 0x3a
 8002534:	2032      	movs	r0, #50	; 0x32
 8002536:	f000 fb3b 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 800253a:	2305      	movs	r3, #5
 800253c:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LIMIT_A, tmpval);
 800253e:	7bfb      	ldrb	r3, [r7, #15]
 8002540:	461a      	mov	r2, r3
 8002542:	213b      	movs	r1, #59	; 0x3b
 8002544:	2032      	movs	r0, #50	; 0x32
 8002546:	f000 fb33 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LATENCY_A, tmpval);
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	461a      	mov	r2, r3
 800254e:	213c      	movs	r1, #60	; 0x3c
 8002550:	2032      	movs	r0, #50	; 0x32
 8002552:	f000 fb2d 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 8002556:	2332      	movs	r3, #50	; 0x32
 8002558:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_WINDOW_A, tmpval);
 800255a:	7bfb      	ldrb	r3, [r7, #15]
 800255c:	461a      	mov	r2, r3
 800255e:	213d      	movs	r1, #61	; 0x3d
 8002560:	2032      	movs	r0, #50	; 0x32
 8002562:	f000 fb25 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <LSM303AGR_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303AGR_AccZClickITConfig(void)
{  
 800256e:	b580      	push	{r7, lr}
 8002570:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8002572:	f000 faed 	bl	8002b50 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303AGR_AccIT1Enable(LSM303AGR_IT1_CLICK);
 8002576:	2080      	movs	r0, #128	; 0x80
 8002578:	f7ff ffa5 	bl	80024c6 <LSM303AGR_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303AGR_AccFilterClickCmd(LSM303AGR_HPF_CLICK_ENABLE);
 800257c:	2004      	movs	r0, #4
 800257e:	f7ff ff83 	bl	8002488 <LSM303AGR_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303AGR_AccClickITEnable(LSM303AGR_Z_SINGLE_CLICK);
 8002582:	2010      	movs	r0, #16
 8002584:	f7ff ffba 	bl	80024fc <LSM303AGR_AccClickITEnable>
}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}

0800258c <LSM303DLHC_AccInit>:
  * @brief  Set LSM303DLHC Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	4603      	mov	r3, r0
 8002594:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002596:	2300      	movs	r3, #0
 8002598:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 800259a:	f000 fab1 	bl	8002b00 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 800259e:	88fb      	ldrh	r3, [r7, #6]
 80025a0:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
 80025a4:	461a      	mov	r2, r3
 80025a6:	2120      	movs	r1, #32
 80025a8:	2032      	movs	r0, #50	; 0x32
 80025aa:	f000 fb01 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 80025ae:	2300      	movs	r3, #0
 80025b0:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	461a      	mov	r2, r3
 80025b6:	2123      	movs	r1, #35	; 0x23
 80025b8:	2032      	movs	r0, #50	; 0x32
 80025ba:	f000 faf9 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <LSM303DLHC_AccDeInit>:
  * @brief  LSM303DLHC De-initialization.
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccDeInit(void)
{  
 80025c6:	b480      	push	{r7}
 80025c8:	af00      	add	r7, sp, #0
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <LSM303DLHC_AccReadID>:
  * @brief  Read LSM303DLHC ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80025da:	2300      	movs	r3, #0
 80025dc:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 80025de:	f000 fa8f 	bl	8002b00 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 80025e2:	210f      	movs	r1, #15
 80025e4:	2032      	movs	r0, #50	; 0x32
 80025e6:	f000 faf6 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80025ea:	4603      	mov	r3, r0
 80025ec:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 80025ee:	79fb      	ldrb	r3, [r7, #7]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <LSM303DLHC_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303DLHC
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 80025fe:	2124      	movs	r1, #36	; 0x24
 8002600:	2032      	movs	r0, #50	; 0x32
 8002602:	f000 fae8 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002606:	4603      	mov	r3, r0
 8002608:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002610:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	461a      	mov	r2, r3
 8002616:	2124      	movs	r1, #36	; 0x24
 8002618:	2032      	movs	r0, #50	; 0x32
 800261a:	f000 fac9 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 800261e:	bf00      	nop
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <LSM303DLHC_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b084      	sub	sp, #16
 800262a:	af00      	add	r7, sp, #0
 800262c:	4603      	mov	r3, r0
 800262e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8002630:	2121      	movs	r1, #33	; 0x21
 8002632:	2032      	movs	r0, #50	; 0x32
 8002634:	f000 facf 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002638:	4603      	mov	r3, r0
 800263a:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	f003 030c 	and.w	r3, r3, #12
 8002642:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 8002644:	7bfa      	ldrb	r2, [r7, #15]
 8002646:	79fb      	ldrb	r3, [r7, #7]
 8002648:	4313      	orrs	r3, r2
 800264a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 800264c:	7bfb      	ldrb	r3, [r7, #15]
 800264e:	461a      	mov	r2, r3
 8002650:	2121      	movs	r1, #33	; 0x21
 8002652:	2032      	movs	r0, #50	; 0x32
 8002654:	f000 faac 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 8002658:	bf00      	nop
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303DLHC_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 800266a:	2121      	movs	r1, #33	; 0x21
 800266c:	2032      	movs	r0, #50	; 0x32
 800266e:	f000 fab2 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002672:	4603      	mov	r3, r0
 8002674:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	f023 0308 	bic.w	r3, r3, #8
 800267c:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 800267e:	7bfa      	ldrb	r2, [r7, #15]
 8002680:	79fb      	ldrb	r3, [r7, #7]
 8002682:	4313      	orrs	r3, r2
 8002684:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8002686:	7bfb      	ldrb	r3, [r7, #15]
 8002688:	461a      	mov	r2, r3
 800268a:	2121      	movs	r1, #33	; 0x21
 800268c:	2032      	movs	r0, #50	; 0x32
 800268e:	f000 fa8f 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 8002692:	bf00      	nop
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b088      	sub	sp, #32
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 80026a2:	2300      	movs	r3, #0
 80026a4:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 80026a6:	2300      	movs	r3, #0
 80026a8:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 80026aa:	2301      	movs	r3, #1
 80026ac:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 80026ae:	2123      	movs	r1, #35	; 0x23
 80026b0:	2032      	movs	r0, #50	; 0x32
 80026b2:	f000 fa90 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80026b6:	4603      	mov	r3, r0
 80026b8:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 80026ba:	2124      	movs	r1, #36	; 0x24
 80026bc:	2032      	movs	r0, #50	; 0x32
 80026be:	f000 fa8a 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80026c2:	4603      	mov	r3, r0
 80026c4:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 80026c6:	2128      	movs	r1, #40	; 0x28
 80026c8:	2032      	movs	r0, #50	; 0x32
 80026ca:	f000 fa84 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80026ce:	4603      	mov	r3, r0
 80026d0:	b25b      	sxtb	r3, r3
 80026d2:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 80026d4:	2129      	movs	r1, #41	; 0x29
 80026d6:	2032      	movs	r0, #50	; 0x32
 80026d8:	f000 fa7d 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80026dc:	4603      	mov	r3, r0
 80026de:	b25b      	sxtb	r3, r3
 80026e0:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 80026e2:	212a      	movs	r1, #42	; 0x2a
 80026e4:	2032      	movs	r0, #50	; 0x32
 80026e6:	f000 fa76 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80026ea:	4603      	mov	r3, r0
 80026ec:	b25b      	sxtb	r3, r3
 80026ee:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 80026f0:	212b      	movs	r1, #43	; 0x2b
 80026f2:	2032      	movs	r0, #50	; 0x32
 80026f4:	f000 fa6f 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80026f8:	4603      	mov	r3, r0
 80026fa:	b25b      	sxtb	r3, r3
 80026fc:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 80026fe:	212c      	movs	r1, #44	; 0x2c
 8002700:	2032      	movs	r0, #50	; 0x32
 8002702:	f000 fa68 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002706:	4603      	mov	r3, r0
 8002708:	b25b      	sxtb	r3, r3
 800270a:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 800270c:	212d      	movs	r1, #45	; 0x2d
 800270e:	2032      	movs	r0, #50	; 0x32
 8002710:	f000 fa61 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002714:	4603      	mov	r3, r0
 8002716:	b25b      	sxtb	r3, r3
 8002718:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 800271a:	7d3b      	ldrb	r3, [r7, #20]
 800271c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002720:	2b00      	cmp	r3, #0
 8002722:	d123      	bne.n	800276c <LSM303DLHC_AccReadXYZ+0xd2>
  {
    for(i=0; i<3; i++)
 8002724:	2300      	movs	r3, #0
 8002726:	77fb      	strb	r3, [r7, #31]
 8002728:	e01c      	b.n	8002764 <LSM303DLHC_AccReadXYZ+0xca>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 800272a:	7ffb      	ldrb	r3, [r7, #31]
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	3301      	adds	r3, #1
 8002730:	3320      	adds	r3, #32
 8002732:	443b      	add	r3, r7
 8002734:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8002738:	b29b      	uxth	r3, r3
 800273a:	021b      	lsls	r3, r3, #8
 800273c:	b29a      	uxth	r2, r3
 800273e:	7ffb      	ldrb	r3, [r7, #31]
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	3320      	adds	r3, #32
 8002744:	443b      	add	r3, r7
 8002746:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 800274a:	b29b      	uxth	r3, r3
 800274c:	4413      	add	r3, r2
 800274e:	b29a      	uxth	r2, r3
 8002750:	7ffb      	ldrb	r3, [r7, #31]
 8002752:	b212      	sxth	r2, r2
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	3320      	adds	r3, #32
 8002758:	443b      	add	r3, r7
 800275a:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 800275e:	7ffb      	ldrb	r3, [r7, #31]
 8002760:	3301      	adds	r3, #1
 8002762:	77fb      	strb	r3, [r7, #31]
 8002764:	7ffb      	ldrb	r3, [r7, #31]
 8002766:	2b02      	cmp	r3, #2
 8002768:	d9df      	bls.n	800272a <LSM303DLHC_AccReadXYZ+0x90>
 800276a:	e022      	b.n	80027b2 <LSM303DLHC_AccReadXYZ+0x118>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 800276c:	2300      	movs	r3, #0
 800276e:	77fb      	strb	r3, [r7, #31]
 8002770:	e01c      	b.n	80027ac <LSM303DLHC_AccReadXYZ+0x112>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8002772:	7ffb      	ldrb	r3, [r7, #31]
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	3320      	adds	r3, #32
 8002778:	443b      	add	r3, r7
 800277a:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 800277e:	b29b      	uxth	r3, r3
 8002780:	021b      	lsls	r3, r3, #8
 8002782:	b29a      	uxth	r2, r3
 8002784:	7ffb      	ldrb	r3, [r7, #31]
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	3301      	adds	r3, #1
 800278a:	3320      	adds	r3, #32
 800278c:	443b      	add	r3, r7
 800278e:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8002792:	b29b      	uxth	r3, r3
 8002794:	4413      	add	r3, r2
 8002796:	b29a      	uxth	r2, r3
 8002798:	7ffb      	ldrb	r3, [r7, #31]
 800279a:	b212      	sxth	r2, r2
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	3320      	adds	r3, #32
 80027a0:	443b      	add	r3, r7
 80027a2:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 80027a6:	7ffb      	ldrb	r3, [r7, #31]
 80027a8:	3301      	adds	r3, #1
 80027aa:	77fb      	strb	r3, [r7, #31]
 80027ac:	7ffb      	ldrb	r3, [r7, #31]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d9df      	bls.n	8002772 <LSM303DLHC_AccReadXYZ+0xd8>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 80027b2:	7d3b      	ldrb	r3, [r7, #20]
 80027b4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80027b8:	2b30      	cmp	r3, #48	; 0x30
 80027ba:	d013      	beq.n	80027e4 <LSM303DLHC_AccReadXYZ+0x14a>
 80027bc:	2b30      	cmp	r3, #48	; 0x30
 80027be:	dc14      	bgt.n	80027ea <LSM303DLHC_AccReadXYZ+0x150>
 80027c0:	2b20      	cmp	r3, #32
 80027c2:	d00c      	beq.n	80027de <LSM303DLHC_AccReadXYZ+0x144>
 80027c4:	2b20      	cmp	r3, #32
 80027c6:	dc10      	bgt.n	80027ea <LSM303DLHC_AccReadXYZ+0x150>
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d002      	beq.n	80027d2 <LSM303DLHC_AccReadXYZ+0x138>
 80027cc:	2b10      	cmp	r3, #16
 80027ce:	d003      	beq.n	80027d8 <LSM303DLHC_AccReadXYZ+0x13e>
 80027d0:	e00b      	b.n	80027ea <LSM303DLHC_AccReadXYZ+0x150>
  {
  case LSM303DLHC_FULLSCALE_2G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 80027d2:	2301      	movs	r3, #1
 80027d4:	77bb      	strb	r3, [r7, #30]
    break;
 80027d6:	e008      	b.n	80027ea <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
 80027d8:	2302      	movs	r3, #2
 80027da:	77bb      	strb	r3, [r7, #30]
    break;
 80027dc:	e005      	b.n	80027ea <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 80027de:	2304      	movs	r3, #4
 80027e0:	77bb      	strb	r3, [r7, #30]
    break;
 80027e2:	e002      	b.n	80027ea <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 80027e4:	230c      	movs	r3, #12
 80027e6:	77bb      	strb	r3, [r7, #30]
    break;
 80027e8:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80027ea:	2300      	movs	r3, #0
 80027ec:	77fb      	strb	r3, [r7, #31]
 80027ee:	e014      	b.n	800281a <LSM303DLHC_AccReadXYZ+0x180>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 80027f0:	7ffb      	ldrb	r3, [r7, #31]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	3320      	adds	r3, #32
 80027f6:	443b      	add	r3, r7
 80027f8:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 80027fc:	b29a      	uxth	r2, r3
 80027fe:	7fbb      	ldrb	r3, [r7, #30]
 8002800:	b29b      	uxth	r3, r3
 8002802:	fb12 f303 	smulbb	r3, r2, r3
 8002806:	b299      	uxth	r1, r3
 8002808:	7ffb      	ldrb	r3, [r7, #31]
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	4413      	add	r3, r2
 8002810:	b20a      	sxth	r2, r1
 8002812:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002814:	7ffb      	ldrb	r3, [r7, #31]
 8002816:	3301      	adds	r3, #1
 8002818:	77fb      	strb	r3, [r7, #31]
 800281a:	7ffb      	ldrb	r3, [r7, #31]
 800281c:	2b02      	cmp	r3, #2
 800281e:	d9e7      	bls.n	80027f0 <LSM303DLHC_AccReadXYZ+0x156>
  }
}
 8002820:	bf00      	nop
 8002822:	bf00      	nop
 8002824:	3720      	adds	r7, #32
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b084      	sub	sp, #16
 800282e:	af00      	add	r7, sp, #0
 8002830:	4603      	mov	r3, r0
 8002832:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 8002834:	2300      	movs	r3, #0
 8002836:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8002838:	2121      	movs	r1, #33	; 0x21
 800283a:	2032      	movs	r0, #50	; 0x32
 800283c:	f000 f9cb 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 8002840:	4603      	mov	r3, r0
 8002842:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 8002844:	7bfb      	ldrb	r3, [r7, #15]
 8002846:	f023 0304 	bic.w	r3, r3, #4
 800284a:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 800284c:	7bfa      	ldrb	r2, [r7, #15]
 800284e:	79fb      	ldrb	r3, [r7, #7]
 8002850:	4313      	orrs	r3, r2
 8002852:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8002854:	7bfb      	ldrb	r3, [r7, #15]
 8002856:	461a      	mov	r2, r3
 8002858:	2121      	movs	r1, #33	; 0x21
 800285a:	2032      	movs	r0, #50	; 0x32
 800285c:	f000 f9a8 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 8002860:	bf00      	nop
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8002872:	2300      	movs	r3, #0
 8002874:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8002876:	2122      	movs	r1, #34	; 0x22
 8002878:	2032      	movs	r0, #50	; 0x32
 800287a:	f000 f9ac 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 800287e:	4603      	mov	r3, r0
 8002880:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 8002882:	7bfa      	ldrb	r2, [r7, #15]
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	4313      	orrs	r3, r2
 8002888:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 800288a:	7bfb      	ldrb	r3, [r7, #15]
 800288c:	461a      	mov	r2, r3
 800288e:	2122      	movs	r1, #34	; 0x22
 8002890:	2032      	movs	r0, #50	; 0x32
 8002892:	f000 f98d 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 8002896:	bf00      	nop
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <LSM303DLHC_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 800289e:	b580      	push	{r7, lr}
 80028a0:	b084      	sub	sp, #16
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	4603      	mov	r3, r0
 80028a6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 80028a8:	2300      	movs	r3, #0
 80028aa:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 80028ac:	2138      	movs	r1, #56	; 0x38
 80028ae:	2032      	movs	r0, #50	; 0x32
 80028b0:	f000 f991 	bl	8002bd6 <COMPASSACCELERO_IO_Read>
 80028b4:	4603      	mov	r3, r0
 80028b6:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 80028b8:	7bfa      	ldrb	r2, [r7, #15]
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	4313      	orrs	r3, r2
 80028be:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
 80028c2:	461a      	mov	r2, r3
 80028c4:	2138      	movs	r1, #56	; 0x38
 80028c6:	2032      	movs	r0, #50	; 0x32
 80028c8:	f000 f972 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 80028cc:	230a      	movs	r3, #10
 80028ce:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 80028d0:	7bfb      	ldrb	r3, [r7, #15]
 80028d2:	461a      	mov	r2, r3
 80028d4:	213a      	movs	r1, #58	; 0x3a
 80028d6:	2032      	movs	r0, #50	; 0x32
 80028d8:	f000 f96a 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 80028dc:	2305      	movs	r3, #5
 80028de:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	461a      	mov	r2, r3
 80028e4:	213b      	movs	r1, #59	; 0x3b
 80028e6:	2032      	movs	r0, #50	; 0x32
 80028e8:	f000 f962 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
 80028ee:	461a      	mov	r2, r3
 80028f0:	213c      	movs	r1, #60	; 0x3c
 80028f2:	2032      	movs	r0, #50	; 0x32
 80028f4:	f000 f95c 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 80028f8:	2332      	movs	r3, #50	; 0x32
 80028fa:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
 80028fe:	461a      	mov	r2, r3
 8002900:	213d      	movs	r1, #61	; 0x3d
 8002902:	2032      	movs	r0, #50	; 0x32
 8002904:	f000 f954 	bl	8002bb0 <COMPASSACCELERO_IO_Write>
}
 8002908:	bf00      	nop
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <LSM303DLHC_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8002914:	f000 f91c 	bl	8002b50 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 8002918:	2080      	movs	r0, #128	; 0x80
 800291a:	f7ff ffa5 	bl	8002868 <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 800291e:	2004      	movs	r0, #4
 8002920:	f7ff ff83 	bl	800282a <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8002924:	2010      	movs	r0, #16
 8002926:	f7ff ffba 	bl	800289e <LSM303DLHC_AccClickITEnable>
}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
	...

08002930 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002934:	4814      	ldr	r0, [pc, #80]	; (8002988 <I2Cx_Init+0x58>)
 8002936:	f003 fe3f 	bl	80065b8 <HAL_I2C_GetState>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d121      	bne.n	8002984 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8002940:	4b11      	ldr	r3, [pc, #68]	; (8002988 <I2Cx_Init+0x58>)
 8002942:	4a12      	ldr	r2, [pc, #72]	; (800298c <I2Cx_Init+0x5c>)
 8002944:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <I2Cx_Init+0x58>)
 8002948:	2243      	movs	r2, #67	; 0x43
 800294a:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 800294c:	4b0e      	ldr	r3, [pc, #56]	; (8002988 <I2Cx_Init+0x58>)
 800294e:	4a10      	ldr	r2, [pc, #64]	; (8002990 <I2Cx_Init+0x60>)
 8002950:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002952:	4b0d      	ldr	r3, [pc, #52]	; (8002988 <I2Cx_Init+0x58>)
 8002954:	2200      	movs	r2, #0
 8002956:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002958:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <I2Cx_Init+0x58>)
 800295a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800295e:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8002960:	4b09      	ldr	r3, [pc, #36]	; (8002988 <I2Cx_Init+0x58>)
 8002962:	2200      	movs	r2, #0
 8002964:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 8002966:	4b08      	ldr	r3, [pc, #32]	; (8002988 <I2Cx_Init+0x58>)
 8002968:	2200      	movs	r2, #0
 800296a:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <I2Cx_Init+0x58>)
 800296e:	2200      	movs	r2, #0
 8002970:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	
 8002972:	4b05      	ldr	r3, [pc, #20]	; (8002988 <I2Cx_Init+0x58>)
 8002974:	2200      	movs	r2, #0
 8002976:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8002978:	4803      	ldr	r0, [pc, #12]	; (8002988 <I2Cx_Init+0x58>)
 800297a:	f000 f86b 	bl	8002a54 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 800297e:	4802      	ldr	r0, [pc, #8]	; (8002988 <I2Cx_Init+0x58>)
 8002980:	f002 fe62 	bl	8005648 <HAL_I2C_Init>
  }
}
 8002984:	bf00      	nop
 8002986:	bd80      	pop	{r7, pc}
 8002988:	20001510 	.word	0x20001510
 800298c:	40005400 	.word	0x40005400
 8002990:	000186a0 	.word	0x000186a0

08002994 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b088      	sub	sp, #32
 8002998:	af04      	add	r7, sp, #16
 800299a:	4603      	mov	r3, r0
 800299c:	80fb      	strh	r3, [r7, #6]
 800299e:	460b      	mov	r3, r1
 80029a0:	717b      	strb	r3, [r7, #5]
 80029a2:	4613      	mov	r3, r2
 80029a4:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029a6:	2300      	movs	r3, #0
 80029a8:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80029aa:	797b      	ldrb	r3, [r7, #5]
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	4b0b      	ldr	r3, [pc, #44]	; (80029dc <I2Cx_WriteData+0x48>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	88f9      	ldrh	r1, [r7, #6]
 80029b4:	9302      	str	r3, [sp, #8]
 80029b6:	2301      	movs	r3, #1
 80029b8:	9301      	str	r3, [sp, #4]
 80029ba:	1d3b      	adds	r3, r7, #4
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	2301      	movs	r3, #1
 80029c0:	4807      	ldr	r0, [pc, #28]	; (80029e0 <I2Cx_WriteData+0x4c>)
 80029c2:	f003 fad9 	bl	8005f78 <HAL_I2C_Mem_Write>
 80029c6:	4603      	mov	r3, r0
 80029c8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 80029d0:	f000 f834 	bl	8002a3c <I2Cx_Error>
  }
}
 80029d4:	bf00      	nop
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	2000006c 	.word	0x2000006c
 80029e0:	20001510 	.word	0x20001510

080029e4 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b088      	sub	sp, #32
 80029e8:	af04      	add	r7, sp, #16
 80029ea:	4603      	mov	r3, r0
 80029ec:	460a      	mov	r2, r1
 80029ee:	80fb      	strh	r3, [r7, #6]
 80029f0:	4613      	mov	r3, r2
 80029f2:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80029f4:	2300      	movs	r3, #0
 80029f6:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80029f8:	2300      	movs	r3, #0
 80029fa:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 80029fc:	797b      	ldrb	r3, [r7, #5]
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	4b0c      	ldr	r3, [pc, #48]	; (8002a34 <I2Cx_ReadData+0x50>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	88f9      	ldrh	r1, [r7, #6]
 8002a06:	9302      	str	r3, [sp, #8]
 8002a08:	2301      	movs	r3, #1
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	f107 030e 	add.w	r3, r7, #14
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	2301      	movs	r3, #1
 8002a14:	4808      	ldr	r0, [pc, #32]	; (8002a38 <I2Cx_ReadData+0x54>)
 8002a16:	f003 fba9 	bl	800616c <HAL_I2C_Mem_Read>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002a1e:	7bfb      	ldrb	r3, [r7, #15]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8002a24:	f000 f80a 	bl	8002a3c <I2Cx_Error>
  }
  return value;
 8002a28:	7bbb      	ldrb	r3, [r7, #14]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	2000006c 	.word	0x2000006c
 8002a38:	20001510 	.word	0x20001510

08002a3c <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8002a40:	4803      	ldr	r0, [pc, #12]	; (8002a50 <I2Cx_Error+0x14>)
 8002a42:	f002 ff45 	bl	80058d0 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8002a46:	f7ff ff73 	bl	8002930 <I2Cx_Init>
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20001510 	.word	0x20001510

08002a54 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b08a      	sub	sp, #40	; 0x28
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the I2C peripheral */
  DISCOVERY_I2Cx_CLOCK_ENABLE();
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	613b      	str	r3, [r7, #16]
 8002a60:	4b25      	ldr	r3, [pc, #148]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a64:	4a24      	ldr	r2, [pc, #144]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002a66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a6a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a6c:	4b22      	ldr	r3, [pc, #136]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	4b1e      	ldr	r3, [pc, #120]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a80:	4a1d      	ldr	r2, [pc, #116]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002a82:	f043 0302 	orr.w	r3, r3, #2
 8002a86:	6313      	str	r3, [r2, #48]	; 0x30
 8002a88:	4b1b      	ldr	r3, [pc, #108]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN;
 8002a94:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002a98:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8002a9a:	2312      	movs	r3, #18
 8002a9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 8002aa6:	2304      	movs	r3, #4
 8002aa8:	627b      	str	r3, [r7, #36]	; 0x24
  
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8002aaa:	f107 0314 	add.w	r3, r7, #20
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4812      	ldr	r0, [pc, #72]	; (8002afc <I2Cx_MspInit+0xa8>)
 8002ab2:	f000 ff19 	bl	80038e8 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002ab6:	4b10      	ldr	r3, [pc, #64]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	4a0f      	ldr	r2, [pc, #60]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002abc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ac0:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002ac2:	4b0d      	ldr	r3, [pc, #52]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	4a0c      	ldr	r2, [pc, #48]	; (8002af8 <I2Cx_MspInit+0xa4>)
 8002ac8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002acc:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002ace:	2200      	movs	r2, #0
 8002ad0:	210f      	movs	r1, #15
 8002ad2:	201f      	movs	r0, #31
 8002ad4:	f000 faf1 	bl	80030ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002ad8:	201f      	movs	r0, #31
 8002ada:	f000 fb0a 	bl	80030f2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002ade:	2200      	movs	r2, #0
 8002ae0:	210f      	movs	r1, #15
 8002ae2:	2020      	movs	r0, #32
 8002ae4:	f000 fae9 	bl	80030ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8002ae8:	2020      	movs	r0, #32
 8002aea:	f000 fb02 	bl	80030f2 <HAL_NVIC_EnableIRQ>
}
 8002aee:	bf00      	nop
 8002af0:	3728      	adds	r7, #40	; 0x28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40023800 	.word	0x40023800
 8002afc:	40020400 	.word	0x40020400

08002b00 <COMPASSACCELERO_IO_Init>:

/**
  * @brief  Configures COMPASS / ACCELERO I2C interface.
  */
void COMPASSACCELERO_IO_Init(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	603b      	str	r3, [r7, #0]
 8002b0a:	4b0f      	ldr	r3, [pc, #60]	; (8002b48 <COMPASSACCELERO_IO_Init+0x48>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	4a0e      	ldr	r2, [pc, #56]	; (8002b48 <COMPASSACCELERO_IO_Init+0x48>)
 8002b10:	f043 0310 	orr.w	r3, r3, #16
 8002b14:	6313      	str	r3, [r2, #48]	; 0x30
 8002b16:	4b0c      	ldr	r3, [pc, #48]	; (8002b48 <COMPASSACCELERO_IO_Init+0x48>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	f003 0310 	and.w	r3, r3, #16
 8002b1e:	603b      	str	r3, [r7, #0]
 8002b20:	683b      	ldr	r3, [r7, #0]
  
  /* MEMS DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 8002b22:	2304      	movs	r3, #4
 8002b24:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8002b26:	2300      	movs	r3, #0
 8002b28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8002b32:	1d3b      	adds	r3, r7, #4
 8002b34:	4619      	mov	r1, r3
 8002b36:	4805      	ldr	r0, [pc, #20]	; (8002b4c <COMPASSACCELERO_IO_Init+0x4c>)
 8002b38:	f000 fed6 	bl	80038e8 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8002b3c:	f7ff fef8 	bl	8002930 <I2Cx_Init>
}
 8002b40:	bf00      	nop
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	40021000 	.word	0x40021000

08002b50 <COMPASSACCELERO_IO_ITConfig>:

/**
  * @brief  Configures COMPASS / ACCELERO click IT.
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 and INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8002b56:	2300      	movs	r3, #0
 8002b58:	603b      	str	r3, [r7, #0]
 8002b5a:	4b13      	ldr	r3, [pc, #76]	; (8002ba8 <COMPASSACCELERO_IO_ITConfig+0x58>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5e:	4a12      	ldr	r2, [pc, #72]	; (8002ba8 <COMPASSACCELERO_IO_ITConfig+0x58>)
 8002b60:	f043 0310 	orr.w	r3, r3, #16
 8002b64:	6313      	str	r3, [r2, #48]	; 0x30
 8002b66:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <COMPASSACCELERO_IO_ITConfig+0x58>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6a:	f003 0310 	and.w	r3, r3, #16
 8002b6e:	603b      	str	r3, [r7, #0]
 8002b70:	683b      	ldr	r3, [r7, #0]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8002b72:	2330      	movs	r3, #48	; 0x30
 8002b74:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8002b76:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8002b84:	1d3b      	adds	r3, r7, #4
 8002b86:	4619      	mov	r1, r3
 8002b88:	4808      	ldr	r0, [pc, #32]	; (8002bac <COMPASSACCELERO_IO_ITConfig+0x5c>)
 8002b8a:	f000 fead 	bl	80038e8 <HAL_GPIO_Init>
  
  /* Enable and set COMPASS / ACCELERO Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x0F, 0x00);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	210f      	movs	r1, #15
 8002b92:	200a      	movs	r0, #10
 8002b94:	f000 fa91 	bl	80030ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 8002b98:	200a      	movs	r0, #10
 8002b9a:	f000 faaa 	bl	80030f2 <HAL_NVIC_EnableIRQ>
}
 8002b9e:	bf00      	nop
 8002ba0:	3718      	adds	r7, #24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40021000 	.word	0x40021000

08002bb0 <COMPASSACCELERO_IO_Write>:
  * @param  DeviceAddr: the slave address to be programmed
  * @param  RegisterAddr: the COMPASS / ACCELERO register to be written
  * @param  Value: Data to be written
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	80fb      	strh	r3, [r7, #6]
 8002bba:	460b      	mov	r3, r1
 8002bbc:	717b      	strb	r3, [r7, #5]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	713b      	strb	r3, [r7, #4]
  /* Call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
 8002bc2:	793a      	ldrb	r2, [r7, #4]
 8002bc4:	7979      	ldrb	r1, [r7, #5]
 8002bc6:	88fb      	ldrh	r3, [r7, #6]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff fee3 	bl	8002994 <I2Cx_WriteData>
}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr: the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr: the COMPASS / ACCELERO internal address register to read from
  * @retval COMPASS / ACCELERO register value
  */
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b082      	sub	sp, #8
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	4603      	mov	r3, r0
 8002bde:	460a      	mov	r2, r1
 8002be0:	80fb      	strh	r3, [r7, #6]
 8002be2:	4613      	mov	r3, r2
 8002be4:	717b      	strb	r3, [r7, #5]
  /* Call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 8002be6:	797a      	ldrb	r2, [r7, #5]
 8002be8:	88fb      	ldrh	r3, [r7, #6]
 8002bea:	4611      	mov	r1, r2
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff fef9 	bl	80029e4 <I2Cx_ReadData>
 8002bf2:	4603      	mov	r3, r0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3708      	adds	r7, #8
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <BSP_ACCELERO_Init>:
/**
  * @brief  Set accelerometer Initialization.
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
  uint8_t ret = ACCELERO_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	75fb      	strb	r3, [r7, #23]
  uint16_t ctrl = 0x0000;
 8002c06:	2300      	movs	r3, #0
 8002c08:	82bb      	strh	r3, [r7, #20]
  ACCELERO_InitTypeDef         Accelero_InitStructure;
  ACCELERO_FilterConfigTypeDef Accelero_FilterStructure = {0,0,0,0};
 8002c0a:	1d3b      	adds	r3, r7, #4
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	809a      	strh	r2, [r3, #4]

  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 8002c12:	4b58      	ldr	r3, [pc, #352]	; (8002d74 <BSP_ACCELERO_Init+0x178>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	4798      	blx	r3
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b33      	cmp	r3, #51	; 0x33
 8002c1c:	d14f      	bne.n	8002cbe <BSP_ACCELERO_Init+0xc2>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 8002c1e:	4b56      	ldr	r3, [pc, #344]	; (8002d78 <BSP_ACCELERO_Init+0x17c>)
 8002c20:	4a54      	ldr	r2, [pc, #336]	; (8002d74 <BSP_ACCELERO_Init+0x178>)
 8002c22:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303DLHC_NORMAL_MODE;
 8002c24:	2300      	movs	r3, #0
 8002c26:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303DLHC_ODR_50_HZ;
 8002c28:	2340      	movs	r3, #64	; 0x40
 8002c2a:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303DLHC_AXES_ENABLE;
 8002c2c:	2307      	movs	r3, #7
 8002c2e:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303DLHC_FULLSCALE_2G;
 8002c30:	2300      	movs	r3, #0
 8002c32:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303DLHC_BlockUpdate_Continous;
 8002c34:	2300      	movs	r3, #0
 8002c36:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303DLHC_BLE_LSB;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303DLHC_HR_ENABLE;
 8002c3c:	2308      	movs	r3, #8
 8002c3e:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8002c40:	7b3a      	ldrb	r2, [r7, #12]
 8002c42:	7b7b      	ldrb	r3, [r7, #13]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 8002c48:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	8abb      	ldrh	r3, [r7, #20]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8002c56:	7c3a      	ldrb	r2, [r7, #16]
 8002c58:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	7cbb      	ldrb	r3, [r7, #18]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	b2da      	uxtb	r2, r3
 8002c64:	7bfb      	ldrb	r3, [r7, #15]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8002c6c:	b21a      	sxth	r2, r3
 8002c6e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	b21b      	sxth	r3, r3
 8002c76:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8002c78:	4b3f      	ldr	r3, [pc, #252]	; (8002d78 <BSP_ACCELERO_Init+0x17c>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	8aba      	ldrh	r2, [r7, #20]
 8002c80:	4610      	mov	r0, r2
 8002c82:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303DLHC_HPM_NORMAL_MODE;
 8002c84:	2380      	movs	r3, #128	; 0x80
 8002c86:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303DLHC_HPFCF_16;
 8002c88:	2310      	movs	r3, #16
 8002c8a:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303DLHC_HPF_AOI1_DISABLE;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303DLHC_HPF_AOI2_DISABLE;
 8002c90:	2300      	movs	r3, #0
 8002c92:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002c94:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 8002c96:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 8002c9c:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 8002ca2:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8002caa:	4b33      	ldr	r3, [pc, #204]	; (8002d78 <BSP_ACCELERO_Init+0x17c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cb0:	8aba      	ldrh	r2, [r7, #20]
 8002cb2:	b2d2      	uxtb	r2, r2
 8002cb4:	4610      	mov	r0, r2
 8002cb6:	4798      	blx	r3

    ret = ACCELERO_OK;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	75fb      	strb	r3, [r7, #23]
 8002cbc:	e054      	b.n	8002d68 <BSP_ACCELERO_Init+0x16c>
  }
  else if(Lsm303agrDrv.ReadID() == I_AM_LSM303AGR)
 8002cbe:	4b2f      	ldr	r3, [pc, #188]	; (8002d7c <BSP_ACCELERO_Init+0x180>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	4798      	blx	r3
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b33      	cmp	r3, #51	; 0x33
 8002cc8:	d14e      	bne.n	8002d68 <BSP_ACCELERO_Init+0x16c>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303agrDrv;
 8002cca:	4b2b      	ldr	r3, [pc, #172]	; (8002d78 <BSP_ACCELERO_Init+0x17c>)
 8002ccc:	4a2b      	ldr	r2, [pc, #172]	; (8002d7c <BSP_ACCELERO_Init+0x180>)
 8002cce:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303AGR_NORMAL_MODE;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303AGR_ODR_50_HZ;
 8002cd4:	2340      	movs	r3, #64	; 0x40
 8002cd6:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303AGR_AXES_ENABLE;
 8002cd8:	2307      	movs	r3, #7
 8002cda:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303AGR_FULLSCALE_2G;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303AGR_BlockUpdate_Continous;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303AGR_BLE_LSB;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303AGR_HR_ENABLE;
 8002ce8:	2308      	movs	r3, #8
 8002cea:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8002cec:	7b3a      	ldrb	r2, [r7, #12]
 8002cee:	7b7b      	ldrb	r3, [r7, #13]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 8002cf4:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	8abb      	ldrh	r3, [r7, #20]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8002d02:	7c3a      	ldrb	r2, [r7, #16]
 8002d04:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 8002d06:	4313      	orrs	r3, r2
 8002d08:	b2da      	uxtb	r2, r3
 8002d0a:	7cbb      	ldrb	r3, [r7, #18]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	b2da      	uxtb	r2, r3
 8002d10:	7bfb      	ldrb	r3, [r7, #15]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8002d18:	b21a      	sxth	r2, r3
 8002d1a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	b21b      	sxth	r3, r3
 8002d22:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8002d24:	4b14      	ldr	r3, [pc, #80]	; (8002d78 <BSP_ACCELERO_Init+0x17c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	8aba      	ldrh	r2, [r7, #20]
 8002d2c:	4610      	mov	r0, r2
 8002d2e:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303AGR_HPM_NORMAL_MODE;
 8002d30:	2380      	movs	r3, #128	; 0x80
 8002d32:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303AGR_HPFCF_16;
 8002d34:	2310      	movs	r3, #16
 8002d36:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303AGR_HPF_AOI1_DISABLE;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303AGR_HPF_AOI2_DISABLE;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002d40:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 8002d42:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002d44:	4313      	orrs	r3, r2
 8002d46:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 8002d48:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8002d50:	4313      	orrs	r3, r2
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8002d56:	4b08      	ldr	r3, [pc, #32]	; (8002d78 <BSP_ACCELERO_Init+0x17c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5c:	8aba      	ldrh	r2, [r7, #20]
 8002d5e:	b2d2      	uxtb	r2, r2
 8002d60:	4610      	mov	r0, r2
 8002d62:	4798      	blx	r3

    ret = ACCELERO_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8002d68:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000038 	.word	0x20000038
 8002d78:	20001564 	.word	0x20001564
 8002d7c:	20000004 	.word	0x20000004

08002d80 <BSP_ACCELERO_GetXYZ>:
  * @brief  Get XYZ axes acceleration.
  * @param  pDataXYZ: Pointer to 3 angular acceleration axes.
  *                   pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  */
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  int16_t SwitchXY = 0;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	81fb      	strh	r3, [r7, #14]

  if(AccelerometerDrv->GetXYZ!= NULL)
 8002d8c:	4b10      	ldr	r3, [pc, #64]	; (8002dd0 <BSP_ACCELERO_GetXYZ+0x50>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d018      	beq.n	8002dc8 <BSP_ACCELERO_GetXYZ+0x48>
  {
    AccelerometerDrv->GetXYZ(pDataXYZ);
 8002d96:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <BSP_ACCELERO_GetXYZ+0x50>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	4798      	blx	r3

    /* Switch X and Y Axes in case of LSM303DLHC MEMS */
    if(AccelerometerDrv == &Lsm303dlhcDrv)
 8002da0:	4b0b      	ldr	r3, [pc, #44]	; (8002dd0 <BSP_ACCELERO_GetXYZ+0x50>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0b      	ldr	r2, [pc, #44]	; (8002dd4 <BSP_ACCELERO_GetXYZ+0x54>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d10e      	bne.n	8002dc8 <BSP_ACCELERO_GetXYZ+0x48>
    {
      SwitchXY  = pDataXYZ[0];
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	81fb      	strh	r3, [r7, #14]
      pDataXYZ[0] = pDataXYZ[1];
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	801a      	strh	r2, [r3, #0]

      /* Invert Y Axis to be conpliant with LIS3DSH */
      pDataXYZ[1] = -SwitchXY;
 8002dba:	89fb      	ldrh	r3, [r7, #14]
 8002dbc:	425b      	negs	r3, r3
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	3302      	adds	r3, #2
 8002dc4:	b212      	sxth	r2, r2
 8002dc6:	801a      	strh	r2, [r3, #0]
    }
  }
}
 8002dc8:	bf00      	nop
 8002dca:	3710      	adds	r7, #16
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20001564 	.word	0x20001564
 8002dd4:	20000038 	.word	0x20000038

08002dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ddc:	4b0e      	ldr	r3, [pc, #56]	; (8002e18 <HAL_Init+0x40>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a0d      	ldr	r2, [pc, #52]	; (8002e18 <HAL_Init+0x40>)
 8002de2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002de6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002de8:	4b0b      	ldr	r3, [pc, #44]	; (8002e18 <HAL_Init+0x40>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a0a      	ldr	r2, [pc, #40]	; (8002e18 <HAL_Init+0x40>)
 8002dee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002df2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002df4:	4b08      	ldr	r3, [pc, #32]	; (8002e18 <HAL_Init+0x40>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a07      	ldr	r2, [pc, #28]	; (8002e18 <HAL_Init+0x40>)
 8002dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e00:	2003      	movs	r0, #3
 8002e02:	f000 f94f 	bl	80030a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e06:	2000      	movs	r0, #0
 8002e08:	f000 f808 	bl	8002e1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e0c:	f7fe ff8c 	bl	8001d28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	40023c00 	.word	0x40023c00

08002e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e24:	4b12      	ldr	r3, [pc, #72]	; (8002e70 <HAL_InitTick+0x54>)
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	4b12      	ldr	r3, [pc, #72]	; (8002e74 <HAL_InitTick+0x58>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e32:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f000 f967 	bl	800310e <HAL_SYSTICK_Config>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e00e      	b.n	8002e68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b0f      	cmp	r3, #15
 8002e4e:	d80a      	bhi.n	8002e66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e50:	2200      	movs	r2, #0
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	f04f 30ff 	mov.w	r0, #4294967295
 8002e58:	f000 f92f 	bl	80030ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e5c:	4a06      	ldr	r2, [pc, #24]	; (8002e78 <HAL_InitTick+0x5c>)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
 8002e64:	e000      	b.n	8002e68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3708      	adds	r7, #8
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	20000000 	.word	0x20000000
 8002e74:	20000074 	.word	0x20000074
 8002e78:	20000070 	.word	0x20000070

08002e7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e80:	4b06      	ldr	r3, [pc, #24]	; (8002e9c <HAL_IncTick+0x20>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	461a      	mov	r2, r3
 8002e86:	4b06      	ldr	r3, [pc, #24]	; (8002ea0 <HAL_IncTick+0x24>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	4a04      	ldr	r2, [pc, #16]	; (8002ea0 <HAL_IncTick+0x24>)
 8002e8e:	6013      	str	r3, [r2, #0]
}
 8002e90:	bf00      	nop
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	20000074 	.word	0x20000074
 8002ea0:	20001568 	.word	0x20001568

08002ea4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ea8:	4b03      	ldr	r3, [pc, #12]	; (8002eb8 <HAL_GetTick+0x14>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	20001568 	.word	0x20001568

08002ebc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ec4:	f7ff ffee 	bl	8002ea4 <HAL_GetTick>
 8002ec8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed4:	d005      	beq.n	8002ee2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ed6:	4b0a      	ldr	r3, [pc, #40]	; (8002f00 <HAL_Delay+0x44>)
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	461a      	mov	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4413      	add	r3, r2
 8002ee0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ee2:	bf00      	nop
 8002ee4:	f7ff ffde 	bl	8002ea4 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d8f7      	bhi.n	8002ee4 <HAL_Delay+0x28>
  {
  }
}
 8002ef4:	bf00      	nop
 8002ef6:	bf00      	nop
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	20000074 	.word	0x20000074

08002f04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f14:	4b0c      	ldr	r3, [pc, #48]	; (8002f48 <__NVIC_SetPriorityGrouping+0x44>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f1a:	68ba      	ldr	r2, [r7, #8]
 8002f1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f20:	4013      	ands	r3, r2
 8002f22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f36:	4a04      	ldr	r2, [pc, #16]	; (8002f48 <__NVIC_SetPriorityGrouping+0x44>)
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	60d3      	str	r3, [r2, #12]
}
 8002f3c:	bf00      	nop
 8002f3e:	3714      	adds	r7, #20
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr
 8002f48:	e000ed00 	.word	0xe000ed00

08002f4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f50:	4b04      	ldr	r3, [pc, #16]	; (8002f64 <__NVIC_GetPriorityGrouping+0x18>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	0a1b      	lsrs	r3, r3, #8
 8002f56:	f003 0307 	and.w	r3, r3, #7
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	e000ed00 	.word	0xe000ed00

08002f68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	db0b      	blt.n	8002f92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f7a:	79fb      	ldrb	r3, [r7, #7]
 8002f7c:	f003 021f 	and.w	r2, r3, #31
 8002f80:	4907      	ldr	r1, [pc, #28]	; (8002fa0 <__NVIC_EnableIRQ+0x38>)
 8002f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f86:	095b      	lsrs	r3, r3, #5
 8002f88:	2001      	movs	r0, #1
 8002f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f92:	bf00      	nop
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	e000e100 	.word	0xe000e100

08002fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	4603      	mov	r3, r0
 8002fac:	6039      	str	r1, [r7, #0]
 8002fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	db0a      	blt.n	8002fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	490c      	ldr	r1, [pc, #48]	; (8002ff0 <__NVIC_SetPriority+0x4c>)
 8002fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc2:	0112      	lsls	r2, r2, #4
 8002fc4:	b2d2      	uxtb	r2, r2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fcc:	e00a      	b.n	8002fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	4908      	ldr	r1, [pc, #32]	; (8002ff4 <__NVIC_SetPriority+0x50>)
 8002fd4:	79fb      	ldrb	r3, [r7, #7]
 8002fd6:	f003 030f 	and.w	r3, r3, #15
 8002fda:	3b04      	subs	r3, #4
 8002fdc:	0112      	lsls	r2, r2, #4
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	761a      	strb	r2, [r3, #24]
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr
 8002ff0:	e000e100 	.word	0xe000e100
 8002ff4:	e000ed00 	.word	0xe000ed00

08002ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b089      	sub	sp, #36	; 0x24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	f1c3 0307 	rsb	r3, r3, #7
 8003012:	2b04      	cmp	r3, #4
 8003014:	bf28      	it	cs
 8003016:	2304      	movcs	r3, #4
 8003018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	3304      	adds	r3, #4
 800301e:	2b06      	cmp	r3, #6
 8003020:	d902      	bls.n	8003028 <NVIC_EncodePriority+0x30>
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	3b03      	subs	r3, #3
 8003026:	e000      	b.n	800302a <NVIC_EncodePriority+0x32>
 8003028:	2300      	movs	r3, #0
 800302a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800302c:	f04f 32ff 	mov.w	r2, #4294967295
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	43da      	mvns	r2, r3
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	401a      	ands	r2, r3
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003040:	f04f 31ff 	mov.w	r1, #4294967295
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	fa01 f303 	lsl.w	r3, r1, r3
 800304a:	43d9      	mvns	r1, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003050:	4313      	orrs	r3, r2
         );
}
 8003052:	4618      	mov	r0, r3
 8003054:	3724      	adds	r7, #36	; 0x24
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
	...

08003060 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	3b01      	subs	r3, #1
 800306c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003070:	d301      	bcc.n	8003076 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003072:	2301      	movs	r3, #1
 8003074:	e00f      	b.n	8003096 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003076:	4a0a      	ldr	r2, [pc, #40]	; (80030a0 <SysTick_Config+0x40>)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	3b01      	subs	r3, #1
 800307c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800307e:	210f      	movs	r1, #15
 8003080:	f04f 30ff 	mov.w	r0, #4294967295
 8003084:	f7ff ff8e 	bl	8002fa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003088:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <SysTick_Config+0x40>)
 800308a:	2200      	movs	r2, #0
 800308c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800308e:	4b04      	ldr	r3, [pc, #16]	; (80030a0 <SysTick_Config+0x40>)
 8003090:	2207      	movs	r2, #7
 8003092:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	e000e010 	.word	0xe000e010

080030a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7ff ff29 	bl	8002f04 <__NVIC_SetPriorityGrouping>
}
 80030b2:	bf00      	nop
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b086      	sub	sp, #24
 80030be:	af00      	add	r7, sp, #0
 80030c0:	4603      	mov	r3, r0
 80030c2:	60b9      	str	r1, [r7, #8]
 80030c4:	607a      	str	r2, [r7, #4]
 80030c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030c8:	2300      	movs	r3, #0
 80030ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030cc:	f7ff ff3e 	bl	8002f4c <__NVIC_GetPriorityGrouping>
 80030d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	68b9      	ldr	r1, [r7, #8]
 80030d6:	6978      	ldr	r0, [r7, #20]
 80030d8:	f7ff ff8e 	bl	8002ff8 <NVIC_EncodePriority>
 80030dc:	4602      	mov	r2, r0
 80030de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030e2:	4611      	mov	r1, r2
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff ff5d 	bl	8002fa4 <__NVIC_SetPriority>
}
 80030ea:	bf00      	nop
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b082      	sub	sp, #8
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	4603      	mov	r3, r0
 80030fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff ff31 	bl	8002f68 <__NVIC_EnableIRQ>
}
 8003106:	bf00      	nop
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b082      	sub	sp, #8
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7ff ffa2 	bl	8003060 <SysTick_Config>
 800311c:	4603      	mov	r3, r0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3708      	adds	r7, #8
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
	...

08003128 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003130:	2300      	movs	r3, #0
 8003132:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003134:	f7ff feb6 	bl	8002ea4 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d101      	bne.n	8003144 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e099      	b.n	8003278 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2202      	movs	r2, #2
 8003148:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f022 0201 	bic.w	r2, r2, #1
 8003162:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003164:	e00f      	b.n	8003186 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003166:	f7ff fe9d 	bl	8002ea4 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b05      	cmp	r3, #5
 8003172:	d908      	bls.n	8003186 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2220      	movs	r2, #32
 8003178:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2203      	movs	r2, #3
 800317e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e078      	b.n	8003278 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1e8      	bne.n	8003166 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800319c:	697a      	ldr	r2, [r7, #20]
 800319e:	4b38      	ldr	r3, [pc, #224]	; (8003280 <HAL_DMA_Init+0x158>)
 80031a0:	4013      	ands	r3, r2
 80031a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d107      	bne.n	80031f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e8:	4313      	orrs	r3, r2
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	f023 0307 	bic.w	r3, r3, #7
 8003206:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	4313      	orrs	r3, r2
 8003210:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003216:	2b04      	cmp	r3, #4
 8003218:	d117      	bne.n	800324a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	4313      	orrs	r3, r2
 8003222:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00e      	beq.n	800324a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f000 fadf 	bl	80037f0 <DMA_CheckFifoParam>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d008      	beq.n	800324a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2240      	movs	r2, #64	; 0x40
 800323c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003246:	2301      	movs	r3, #1
 8003248:	e016      	b.n	8003278 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 fa96 	bl	8003784 <DMA_CalcBaseAndBitshift>
 8003258:	4603      	mov	r3, r0
 800325a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003260:	223f      	movs	r2, #63	; 0x3f
 8003262:	409a      	lsls	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3718      	adds	r7, #24
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	f010803f 	.word	0xf010803f

08003284 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
 8003290:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_DMA_Start_IT+0x26>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e040      	b.n	800332c <HAL_DMA_Start_IT+0xa8>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d12f      	bne.n	800331e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2202      	movs	r2, #2
 80032c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	68b9      	ldr	r1, [r7, #8]
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 fa28 	bl	8003728 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032dc:	223f      	movs	r2, #63	; 0x3f
 80032de:	409a      	lsls	r2, r3
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0216 	orr.w	r2, r2, #22
 80032f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d007      	beq.n	800330c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0208 	orr.w	r2, r2, #8
 800330a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f042 0201 	orr.w	r2, r2, #1
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	e005      	b.n	800332a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003326:	2302      	movs	r3, #2
 8003328:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800332a:	7dfb      	ldrb	r3, [r7, #23]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3718      	adds	r7, #24
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003340:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003342:	f7ff fdaf 	bl	8002ea4 <HAL_GetTick>
 8003346:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800334e:	b2db      	uxtb	r3, r3
 8003350:	2b02      	cmp	r3, #2
 8003352:	d008      	beq.n	8003366 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2280      	movs	r2, #128	; 0x80
 8003358:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e052      	b.n	800340c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0216 	bic.w	r2, r2, #22
 8003374:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	695a      	ldr	r2, [r3, #20]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003384:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338a:	2b00      	cmp	r3, #0
 800338c:	d103      	bne.n	8003396 <HAL_DMA_Abort+0x62>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003392:	2b00      	cmp	r3, #0
 8003394:	d007      	beq.n	80033a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 0208 	bic.w	r2, r2, #8
 80033a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0201 	bic.w	r2, r2, #1
 80033b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033b6:	e013      	b.n	80033e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033b8:	f7ff fd74 	bl	8002ea4 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	2b05      	cmp	r3, #5
 80033c4:	d90c      	bls.n	80033e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2220      	movs	r2, #32
 80033ca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2203      	movs	r2, #3
 80033d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e015      	b.n	800340c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1e4      	bne.n	80033b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f2:	223f      	movs	r2, #63	; 0x3f
 80033f4:	409a      	lsls	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800341c:	2300      	movs	r3, #0
 800341e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003420:	4b8e      	ldr	r3, [pc, #568]	; (800365c <HAL_DMA_IRQHandler+0x248>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a8e      	ldr	r2, [pc, #568]	; (8003660 <HAL_DMA_IRQHandler+0x24c>)
 8003426:	fba2 2303 	umull	r2, r3, r2, r3
 800342a:	0a9b      	lsrs	r3, r3, #10
 800342c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003432:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800343e:	2208      	movs	r2, #8
 8003440:	409a      	lsls	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	4013      	ands	r3, r2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d01a      	beq.n	8003480 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b00      	cmp	r3, #0
 8003456:	d013      	beq.n	8003480 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 0204 	bic.w	r2, r2, #4
 8003466:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800346c:	2208      	movs	r2, #8
 800346e:	409a      	lsls	r2, r3
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003478:	f043 0201 	orr.w	r2, r3, #1
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003484:	2201      	movs	r2, #1
 8003486:	409a      	lsls	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	4013      	ands	r3, r2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d012      	beq.n	80034b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00b      	beq.n	80034b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a2:	2201      	movs	r2, #1
 80034a4:	409a      	lsls	r2, r3
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ae:	f043 0202 	orr.w	r2, r3, #2
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ba:	2204      	movs	r2, #4
 80034bc:	409a      	lsls	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	4013      	ands	r3, r2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d012      	beq.n	80034ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00b      	beq.n	80034ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d8:	2204      	movs	r2, #4
 80034da:	409a      	lsls	r2, r3
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e4:	f043 0204 	orr.w	r2, r3, #4
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f0:	2210      	movs	r2, #16
 80034f2:	409a      	lsls	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	4013      	ands	r3, r2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d043      	beq.n	8003584 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0308 	and.w	r3, r3, #8
 8003506:	2b00      	cmp	r3, #0
 8003508:	d03c      	beq.n	8003584 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800350e:	2210      	movs	r2, #16
 8003510:	409a      	lsls	r2, r3
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d018      	beq.n	8003556 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d108      	bne.n	8003544 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	2b00      	cmp	r3, #0
 8003538:	d024      	beq.n	8003584 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	4798      	blx	r3
 8003542:	e01f      	b.n	8003584 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01b      	beq.n	8003584 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	4798      	blx	r3
 8003554:	e016      	b.n	8003584 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003560:	2b00      	cmp	r3, #0
 8003562:	d107      	bne.n	8003574 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0208 	bic.w	r2, r2, #8
 8003572:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003588:	2220      	movs	r2, #32
 800358a:	409a      	lsls	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4013      	ands	r3, r2
 8003590:	2b00      	cmp	r3, #0
 8003592:	f000 808f 	beq.w	80036b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0310 	and.w	r3, r3, #16
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f000 8087 	beq.w	80036b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035aa:	2220      	movs	r2, #32
 80035ac:	409a      	lsls	r2, r3
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b05      	cmp	r3, #5
 80035bc:	d136      	bne.n	800362c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 0216 	bic.w	r2, r2, #22
 80035cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	695a      	ldr	r2, [r3, #20]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d103      	bne.n	80035ee <HAL_DMA_IRQHandler+0x1da>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d007      	beq.n	80035fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0208 	bic.w	r2, r2, #8
 80035fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003602:	223f      	movs	r2, #63	; 0x3f
 8003604:	409a      	lsls	r2, r3
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800361e:	2b00      	cmp	r3, #0
 8003620:	d07e      	beq.n	8003720 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	4798      	blx	r3
        }
        return;
 800362a:	e079      	b.n	8003720 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d01d      	beq.n	8003676 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10d      	bne.n	8003664 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364c:	2b00      	cmp	r3, #0
 800364e:	d031      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	4798      	blx	r3
 8003658:	e02c      	b.n	80036b4 <HAL_DMA_IRQHandler+0x2a0>
 800365a:	bf00      	nop
 800365c:	20000000 	.word	0x20000000
 8003660:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003668:	2b00      	cmp	r3, #0
 800366a:	d023      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	4798      	blx	r3
 8003674:	e01e      	b.n	80036b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003680:	2b00      	cmp	r3, #0
 8003682:	d10f      	bne.n	80036a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0210 	bic.w	r2, r2, #16
 8003692:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d032      	beq.n	8003722 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d022      	beq.n	800370e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2205      	movs	r2, #5
 80036cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 0201 	bic.w	r2, r2, #1
 80036de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	3301      	adds	r3, #1
 80036e4:	60bb      	str	r3, [r7, #8]
 80036e6:	697a      	ldr	r2, [r7, #20]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d307      	bcc.n	80036fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d1f2      	bne.n	80036e0 <HAL_DMA_IRQHandler+0x2cc>
 80036fa:	e000      	b.n	80036fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003712:	2b00      	cmp	r3, #0
 8003714:	d005      	beq.n	8003722 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	4798      	blx	r3
 800371e:	e000      	b.n	8003722 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003720:	bf00      	nop
    }
  }
}
 8003722:	3718      	adds	r7, #24
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]
 8003734:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003744:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b40      	cmp	r3, #64	; 0x40
 8003754:	d108      	bne.n	8003768 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003766:	e007      	b.n	8003778 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	60da      	str	r2, [r3, #12]
}
 8003778:	bf00      	nop
 800377a:	3714      	adds	r7, #20
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	b2db      	uxtb	r3, r3
 8003792:	3b10      	subs	r3, #16
 8003794:	4a14      	ldr	r2, [pc, #80]	; (80037e8 <DMA_CalcBaseAndBitshift+0x64>)
 8003796:	fba2 2303 	umull	r2, r3, r2, r3
 800379a:	091b      	lsrs	r3, r3, #4
 800379c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800379e:	4a13      	ldr	r2, [pc, #76]	; (80037ec <DMA_CalcBaseAndBitshift+0x68>)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	4413      	add	r3, r2
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	461a      	mov	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d909      	bls.n	80037c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037ba:	f023 0303 	bic.w	r3, r3, #3
 80037be:	1d1a      	adds	r2, r3, #4
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	659a      	str	r2, [r3, #88]	; 0x58
 80037c4:	e007      	b.n	80037d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037ce:	f023 0303 	bic.w	r3, r3, #3
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	aaaaaaab 	.word	0xaaaaaaab
 80037ec:	0800fe7c 	.word	0x0800fe7c

080037f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037f8:	2300      	movs	r3, #0
 80037fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003800:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d11f      	bne.n	800384a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	2b03      	cmp	r3, #3
 800380e:	d856      	bhi.n	80038be <DMA_CheckFifoParam+0xce>
 8003810:	a201      	add	r2, pc, #4	; (adr r2, 8003818 <DMA_CheckFifoParam+0x28>)
 8003812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003816:	bf00      	nop
 8003818:	08003829 	.word	0x08003829
 800381c:	0800383b 	.word	0x0800383b
 8003820:	08003829 	.word	0x08003829
 8003824:	080038bf 	.word	0x080038bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d046      	beq.n	80038c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003838:	e043      	b.n	80038c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800383e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003842:	d140      	bne.n	80038c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003848:	e03d      	b.n	80038c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003852:	d121      	bne.n	8003898 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	2b03      	cmp	r3, #3
 8003858:	d837      	bhi.n	80038ca <DMA_CheckFifoParam+0xda>
 800385a:	a201      	add	r2, pc, #4	; (adr r2, 8003860 <DMA_CheckFifoParam+0x70>)
 800385c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003860:	08003871 	.word	0x08003871
 8003864:	08003877 	.word	0x08003877
 8003868:	08003871 	.word	0x08003871
 800386c:	08003889 	.word	0x08003889
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	73fb      	strb	r3, [r7, #15]
      break;
 8003874:	e030      	b.n	80038d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d025      	beq.n	80038ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003886:	e022      	b.n	80038ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003890:	d11f      	bne.n	80038d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003896:	e01c      	b.n	80038d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	2b02      	cmp	r3, #2
 800389c:	d903      	bls.n	80038a6 <DMA_CheckFifoParam+0xb6>
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	2b03      	cmp	r3, #3
 80038a2:	d003      	beq.n	80038ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038a4:	e018      	b.n	80038d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	73fb      	strb	r3, [r7, #15]
      break;
 80038aa:	e015      	b.n	80038d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00e      	beq.n	80038d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	73fb      	strb	r3, [r7, #15]
      break;
 80038bc:	e00b      	b.n	80038d6 <DMA_CheckFifoParam+0xe6>
      break;
 80038be:	bf00      	nop
 80038c0:	e00a      	b.n	80038d8 <DMA_CheckFifoParam+0xe8>
      break;
 80038c2:	bf00      	nop
 80038c4:	e008      	b.n	80038d8 <DMA_CheckFifoParam+0xe8>
      break;
 80038c6:	bf00      	nop
 80038c8:	e006      	b.n	80038d8 <DMA_CheckFifoParam+0xe8>
      break;
 80038ca:	bf00      	nop
 80038cc:	e004      	b.n	80038d8 <DMA_CheckFifoParam+0xe8>
      break;
 80038ce:	bf00      	nop
 80038d0:	e002      	b.n	80038d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80038d2:	bf00      	nop
 80038d4:	e000      	b.n	80038d8 <DMA_CheckFifoParam+0xe8>
      break;
 80038d6:	bf00      	nop
    }
  } 
  
  return status; 
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3714      	adds	r7, #20
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop

080038e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b089      	sub	sp, #36	; 0x24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038fe:	2300      	movs	r3, #0
 8003900:	61fb      	str	r3, [r7, #28]
 8003902:	e159      	b.n	8003bb8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003904:	2201      	movs	r2, #1
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	4013      	ands	r3, r2
 8003916:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	429a      	cmp	r2, r3
 800391e:	f040 8148 	bne.w	8003bb2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	2b01      	cmp	r3, #1
 800392c:	d005      	beq.n	800393a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003936:	2b02      	cmp	r3, #2
 8003938:	d130      	bne.n	800399c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	2203      	movs	r2, #3
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	43db      	mvns	r3, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4013      	ands	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4313      	orrs	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003970:	2201      	movs	r2, #1
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	091b      	lsrs	r3, r3, #4
 8003986:	f003 0201 	and.w	r2, r3, #1
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4313      	orrs	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	2b03      	cmp	r3, #3
 80039a6:	d017      	beq.n	80039d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	2203      	movs	r2, #3
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	4013      	ands	r3, r2
 80039be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f003 0303 	and.w	r3, r3, #3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d123      	bne.n	8003a2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	08da      	lsrs	r2, r3, #3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	3208      	adds	r2, #8
 80039ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	220f      	movs	r2, #15
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	43db      	mvns	r3, r3
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4013      	ands	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	08da      	lsrs	r2, r3, #3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	3208      	adds	r2, #8
 8003a26:	69b9      	ldr	r1, [r7, #24]
 8003a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	2203      	movs	r2, #3
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 0203 	and.w	r2, r3, #3
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f000 80a2 	beq.w	8003bb2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	4b57      	ldr	r3, [pc, #348]	; (8003bd0 <HAL_GPIO_Init+0x2e8>)
 8003a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a76:	4a56      	ldr	r2, [pc, #344]	; (8003bd0 <HAL_GPIO_Init+0x2e8>)
 8003a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a7c:	6453      	str	r3, [r2, #68]	; 0x44
 8003a7e:	4b54      	ldr	r3, [pc, #336]	; (8003bd0 <HAL_GPIO_Init+0x2e8>)
 8003a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a86:	60fb      	str	r3, [r7, #12]
 8003a88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a8a:	4a52      	ldr	r2, [pc, #328]	; (8003bd4 <HAL_GPIO_Init+0x2ec>)
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	089b      	lsrs	r3, r3, #2
 8003a90:	3302      	adds	r3, #2
 8003a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	220f      	movs	r2, #15
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	43db      	mvns	r3, r3
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	4013      	ands	r3, r2
 8003aac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a49      	ldr	r2, [pc, #292]	; (8003bd8 <HAL_GPIO_Init+0x2f0>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d019      	beq.n	8003aea <HAL_GPIO_Init+0x202>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a48      	ldr	r2, [pc, #288]	; (8003bdc <HAL_GPIO_Init+0x2f4>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d013      	beq.n	8003ae6 <HAL_GPIO_Init+0x1fe>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a47      	ldr	r2, [pc, #284]	; (8003be0 <HAL_GPIO_Init+0x2f8>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d00d      	beq.n	8003ae2 <HAL_GPIO_Init+0x1fa>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a46      	ldr	r2, [pc, #280]	; (8003be4 <HAL_GPIO_Init+0x2fc>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d007      	beq.n	8003ade <HAL_GPIO_Init+0x1f6>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a45      	ldr	r2, [pc, #276]	; (8003be8 <HAL_GPIO_Init+0x300>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d101      	bne.n	8003ada <HAL_GPIO_Init+0x1f2>
 8003ad6:	2304      	movs	r3, #4
 8003ad8:	e008      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003ada:	2307      	movs	r3, #7
 8003adc:	e006      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e004      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e002      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e000      	b.n	8003aec <HAL_GPIO_Init+0x204>
 8003aea:	2300      	movs	r3, #0
 8003aec:	69fa      	ldr	r2, [r7, #28]
 8003aee:	f002 0203 	and.w	r2, r2, #3
 8003af2:	0092      	lsls	r2, r2, #2
 8003af4:	4093      	lsls	r3, r2
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003afc:	4935      	ldr	r1, [pc, #212]	; (8003bd4 <HAL_GPIO_Init+0x2ec>)
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	089b      	lsrs	r3, r3, #2
 8003b02:	3302      	adds	r3, #2
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b0a:	4b38      	ldr	r3, [pc, #224]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	43db      	mvns	r3, r3
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	4013      	ands	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b2e:	4a2f      	ldr	r2, [pc, #188]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b34:	4b2d      	ldr	r3, [pc, #180]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4013      	ands	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b58:	4a24      	ldr	r2, [pc, #144]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b5e:	4b23      	ldr	r3, [pc, #140]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	43db      	mvns	r3, r3
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b82:	4a1a      	ldr	r2, [pc, #104]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b88:	4b18      	ldr	r3, [pc, #96]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	43db      	mvns	r3, r3
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	4013      	ands	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d003      	beq.n	8003bac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bac:	4a0f      	ldr	r2, [pc, #60]	; (8003bec <HAL_GPIO_Init+0x304>)
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	61fb      	str	r3, [r7, #28]
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	2b0f      	cmp	r3, #15
 8003bbc:	f67f aea2 	bls.w	8003904 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bc0:	bf00      	nop
 8003bc2:	bf00      	nop
 8003bc4:	3724      	adds	r7, #36	; 0x24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40013800 	.word	0x40013800
 8003bd8:	40020000 	.word	0x40020000
 8003bdc:	40020400 	.word	0x40020400
 8003be0:	40020800 	.word	0x40020800
 8003be4:	40020c00 	.word	0x40020c00
 8003be8:	40021000 	.word	0x40021000
 8003bec:	40013c00 	.word	0x40013c00

08003bf0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b087      	sub	sp, #28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]
 8003c0a:	e0bb      	b.n	8003d84 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	fa02 f303 	lsl.w	r3, r2, r3
 8003c14:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	f040 80ab 	bne.w	8003d7e <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003c28:	4a5c      	ldr	r2, [pc, #368]	; (8003d9c <HAL_GPIO_DeInit+0x1ac>)
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	089b      	lsrs	r3, r3, #2
 8003c2e:	3302      	adds	r3, #2
 8003c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c34:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	f003 0303 	and.w	r3, r3, #3
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	220f      	movs	r2, #15
 8003c40:	fa02 f303 	lsl.w	r3, r2, r3
 8003c44:	68ba      	ldr	r2, [r7, #8]
 8003c46:	4013      	ands	r3, r2
 8003c48:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a54      	ldr	r2, [pc, #336]	; (8003da0 <HAL_GPIO_DeInit+0x1b0>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d019      	beq.n	8003c86 <HAL_GPIO_DeInit+0x96>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a53      	ldr	r2, [pc, #332]	; (8003da4 <HAL_GPIO_DeInit+0x1b4>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d013      	beq.n	8003c82 <HAL_GPIO_DeInit+0x92>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a52      	ldr	r2, [pc, #328]	; (8003da8 <HAL_GPIO_DeInit+0x1b8>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d00d      	beq.n	8003c7e <HAL_GPIO_DeInit+0x8e>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a51      	ldr	r2, [pc, #324]	; (8003dac <HAL_GPIO_DeInit+0x1bc>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d007      	beq.n	8003c7a <HAL_GPIO_DeInit+0x8a>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a50      	ldr	r2, [pc, #320]	; (8003db0 <HAL_GPIO_DeInit+0x1c0>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d101      	bne.n	8003c76 <HAL_GPIO_DeInit+0x86>
 8003c72:	2304      	movs	r3, #4
 8003c74:	e008      	b.n	8003c88 <HAL_GPIO_DeInit+0x98>
 8003c76:	2307      	movs	r3, #7
 8003c78:	e006      	b.n	8003c88 <HAL_GPIO_DeInit+0x98>
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e004      	b.n	8003c88 <HAL_GPIO_DeInit+0x98>
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e002      	b.n	8003c88 <HAL_GPIO_DeInit+0x98>
 8003c82:	2301      	movs	r3, #1
 8003c84:	e000      	b.n	8003c88 <HAL_GPIO_DeInit+0x98>
 8003c86:	2300      	movs	r3, #0
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	f002 0203 	and.w	r2, r2, #3
 8003c8e:	0092      	lsls	r2, r2, #2
 8003c90:	4093      	lsls	r3, r2
 8003c92:	68ba      	ldr	r2, [r7, #8]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d132      	bne.n	8003cfe <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003c98:	4b46      	ldr	r3, [pc, #280]	; (8003db4 <HAL_GPIO_DeInit+0x1c4>)
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	43db      	mvns	r3, r3
 8003ca0:	4944      	ldr	r1, [pc, #272]	; (8003db4 <HAL_GPIO_DeInit+0x1c4>)
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003ca6:	4b43      	ldr	r3, [pc, #268]	; (8003db4 <HAL_GPIO_DeInit+0x1c4>)
 8003ca8:	685a      	ldr	r2, [r3, #4]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	43db      	mvns	r3, r3
 8003cae:	4941      	ldr	r1, [pc, #260]	; (8003db4 <HAL_GPIO_DeInit+0x1c4>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003cb4:	4b3f      	ldr	r3, [pc, #252]	; (8003db4 <HAL_GPIO_DeInit+0x1c4>)
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	493d      	ldr	r1, [pc, #244]	; (8003db4 <HAL_GPIO_DeInit+0x1c4>)
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003cc2:	4b3c      	ldr	r3, [pc, #240]	; (8003db4 <HAL_GPIO_DeInit+0x1c4>)
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	493a      	ldr	r1, [pc, #232]	; (8003db4 <HAL_GPIO_DeInit+0x1c4>)
 8003ccc:	4013      	ands	r3, r2
 8003cce:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	f003 0303 	and.w	r3, r3, #3
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	220f      	movs	r2, #15
 8003cda:	fa02 f303 	lsl.w	r3, r2, r3
 8003cde:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003ce0:	4a2e      	ldr	r2, [pc, #184]	; (8003d9c <HAL_GPIO_DeInit+0x1ac>)
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	089b      	lsrs	r3, r3, #2
 8003ce6:	3302      	adds	r3, #2
 8003ce8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	43da      	mvns	r2, r3
 8003cf0:	482a      	ldr	r0, [pc, #168]	; (8003d9c <HAL_GPIO_DeInit+0x1ac>)
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	089b      	lsrs	r3, r3, #2
 8003cf6:	400a      	ands	r2, r1
 8003cf8:	3302      	adds	r3, #2
 8003cfa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	2103      	movs	r1, #3
 8003d08:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	401a      	ands	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	08da      	lsrs	r2, r3, #3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3208      	adds	r2, #8
 8003d1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	f003 0307 	and.w	r3, r3, #7
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	220f      	movs	r2, #15
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	08d2      	lsrs	r2, r2, #3
 8003d34:	4019      	ands	r1, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	3208      	adds	r2, #8
 8003d3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68da      	ldr	r2, [r3, #12]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	2103      	movs	r1, #3
 8003d48:	fa01 f303 	lsl.w	r3, r1, r3
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	401a      	ands	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	2101      	movs	r1, #1
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d60:	43db      	mvns	r3, r3
 8003d62:	401a      	ands	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	2103      	movs	r1, #3
 8003d72:	fa01 f303 	lsl.w	r3, r1, r3
 8003d76:	43db      	mvns	r3, r3
 8003d78:	401a      	ands	r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	3301      	adds	r3, #1
 8003d82:	617b      	str	r3, [r7, #20]
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	2b0f      	cmp	r3, #15
 8003d88:	f67f af40 	bls.w	8003c0c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003d8c:	bf00      	nop
 8003d8e:	bf00      	nop
 8003d90:	371c      	adds	r7, #28
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	40013800 	.word	0x40013800
 8003da0:	40020000 	.word	0x40020000
 8003da4:	40020400 	.word	0x40020400
 8003da8:	40020800 	.word	0x40020800
 8003dac:	40020c00 	.word	0x40020c00
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40013c00 	.word	0x40013c00

08003db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	807b      	strh	r3, [r7, #2]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003dc8:	787b      	ldrb	r3, [r7, #1]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dce:	887a      	ldrh	r2, [r7, #2]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003dd4:	e003      	b.n	8003dde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dd6:	887b      	ldrh	r3, [r7, #2]
 8003dd8:	041a      	lsls	r2, r3, #16
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	619a      	str	r2, [r3, #24]
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
	...

08003dec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	4603      	mov	r3, r0
 8003df4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003df6:	4b08      	ldr	r3, [pc, #32]	; (8003e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003df8:	695a      	ldr	r2, [r3, #20]
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d006      	beq.n	8003e10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e02:	4a05      	ldr	r2, [pc, #20]	; (8003e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e08:	88fb      	ldrh	r3, [r7, #6]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f000 f806 	bl	8003e1c <HAL_GPIO_EXTI_Callback>
  }
}
 8003e10:	bf00      	nop
 8003e12:	3708      	adds	r7, #8
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40013c00 	.word	0x40013c00

08003e1c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	4603      	mov	r3, r0
 8003e24:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003e32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e34:	b08f      	sub	sp, #60	; 0x3c
 8003e36:	af0a      	add	r7, sp, #40	; 0x28
 8003e38:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d101      	bne.n	8003e44 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e054      	b.n	8003eee <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d106      	bne.n	8003e64 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f00b fb9a 	bl	800f598 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2203      	movs	r2, #3
 8003e68:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d102      	bne.n	8003e7e <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f004 ff09 	bl	8008c9a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	603b      	str	r3, [r7, #0]
 8003e8e:	687e      	ldr	r6, [r7, #4]
 8003e90:	466d      	mov	r5, sp
 8003e92:	f106 0410 	add.w	r4, r6, #16
 8003e96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e9e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ea2:	e885 0003 	stmia.w	r5, {r0, r1}
 8003ea6:	1d33      	adds	r3, r6, #4
 8003ea8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003eaa:	6838      	ldr	r0, [r7, #0]
 8003eac:	f004 fe83 	bl	8008bb6 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f004 ff00 	bl	8008cbc <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	603b      	str	r3, [r7, #0]
 8003ec2:	687e      	ldr	r6, [r7, #4]
 8003ec4:	466d      	mov	r5, sp
 8003ec6:	f106 0410 	add.w	r4, r6, #16
 8003eca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ecc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ece:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ed0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ed2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ed6:	e885 0003 	stmia.w	r5, {r0, r1}
 8003eda:	1d33      	adds	r3, r6, #4
 8003edc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ede:	6838      	ldr	r0, [r7, #0]
 8003ee0:	f005 f888 	bl	8008ff4 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3714      	adds	r7, #20
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ef6 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8003ef6:	b590      	push	{r4, r7, lr}
 8003ef8:	b089      	sub	sp, #36	; 0x24
 8003efa:	af04      	add	r7, sp, #16
 8003efc:	6078      	str	r0, [r7, #4]
 8003efe:	4608      	mov	r0, r1
 8003f00:	4611      	mov	r1, r2
 8003f02:	461a      	mov	r2, r3
 8003f04:	4603      	mov	r3, r0
 8003f06:	70fb      	strb	r3, [r7, #3]
 8003f08:	460b      	mov	r3, r1
 8003f0a:	70bb      	strb	r3, [r7, #2]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d101      	bne.n	8003f1e <HAL_HCD_HC_Init+0x28>
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	e076      	b.n	800400c <HAL_HCD_HC_Init+0x116>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8003f26:	78fb      	ldrb	r3, [r7, #3]
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	212c      	movs	r1, #44	; 0x2c
 8003f2c:	fb01 f303 	mul.w	r3, r1, r3
 8003f30:	4413      	add	r3, r2
 8003f32:	333d      	adds	r3, #61	; 0x3d
 8003f34:	2200      	movs	r2, #0
 8003f36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003f38:	78fb      	ldrb	r3, [r7, #3]
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	212c      	movs	r1, #44	; 0x2c
 8003f3e:	fb01 f303 	mul.w	r3, r1, r3
 8003f42:	4413      	add	r3, r2
 8003f44:	3338      	adds	r3, #56	; 0x38
 8003f46:	787a      	ldrb	r2, [r7, #1]
 8003f48:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8003f4a:	78fb      	ldrb	r3, [r7, #3]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	212c      	movs	r1, #44	; 0x2c
 8003f50:	fb01 f303 	mul.w	r3, r1, r3
 8003f54:	4413      	add	r3, r2
 8003f56:	3340      	adds	r3, #64	; 0x40
 8003f58:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003f5a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003f5c:	78fb      	ldrb	r3, [r7, #3]
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	212c      	movs	r1, #44	; 0x2c
 8003f62:	fb01 f303 	mul.w	r3, r1, r3
 8003f66:	4413      	add	r3, r2
 8003f68:	3339      	adds	r3, #57	; 0x39
 8003f6a:	78fa      	ldrb	r2, [r7, #3]
 8003f6c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003f6e:	78fb      	ldrb	r3, [r7, #3]
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	212c      	movs	r1, #44	; 0x2c
 8003f74:	fb01 f303 	mul.w	r3, r1, r3
 8003f78:	4413      	add	r3, r2
 8003f7a:	333f      	adds	r3, #63	; 0x3f
 8003f7c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003f80:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003f82:	78fb      	ldrb	r3, [r7, #3]
 8003f84:	78ba      	ldrb	r2, [r7, #2]
 8003f86:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f8a:	b2d0      	uxtb	r0, r2
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	212c      	movs	r1, #44	; 0x2c
 8003f90:	fb01 f303 	mul.w	r3, r1, r3
 8003f94:	4413      	add	r3, r2
 8003f96:	333a      	adds	r3, #58	; 0x3a
 8003f98:	4602      	mov	r2, r0
 8003f9a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8003f9c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	da09      	bge.n	8003fb8 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003fa4:	78fb      	ldrb	r3, [r7, #3]
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	212c      	movs	r1, #44	; 0x2c
 8003faa:	fb01 f303 	mul.w	r3, r1, r3
 8003fae:	4413      	add	r3, r2
 8003fb0:	333b      	adds	r3, #59	; 0x3b
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	701a      	strb	r2, [r3, #0]
 8003fb6:	e008      	b.n	8003fca <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003fb8:	78fb      	ldrb	r3, [r7, #3]
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	212c      	movs	r1, #44	; 0x2c
 8003fbe:	fb01 f303 	mul.w	r3, r1, r3
 8003fc2:	4413      	add	r3, r2
 8003fc4:	333b      	adds	r3, #59	; 0x3b
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8003fca:	78fb      	ldrb	r3, [r7, #3]
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	212c      	movs	r1, #44	; 0x2c
 8003fd0:	fb01 f303 	mul.w	r3, r1, r3
 8003fd4:	4413      	add	r3, r2
 8003fd6:	333c      	adds	r3, #60	; 0x3c
 8003fd8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003fdc:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	787c      	ldrb	r4, [r7, #1]
 8003fe4:	78ba      	ldrb	r2, [r7, #2]
 8003fe6:	78f9      	ldrb	r1, [r7, #3]
 8003fe8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003fea:	9302      	str	r3, [sp, #8]
 8003fec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003ff0:	9301      	str	r3, [sp, #4]
 8003ff2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003ff6:	9300      	str	r3, [sp, #0]
 8003ff8:	4623      	mov	r3, r4
 8003ffa:	f005 f981 	bl	8009300 <USB_HC_Init>
 8003ffe:	4603      	mov	r3, r0
 8004000:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800400a:	7bfb      	ldrb	r3, [r7, #15]
}
 800400c:	4618      	mov	r0, r3
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	bd90      	pop	{r4, r7, pc}

08004014 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	460b      	mov	r3, r1
 800401e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004020:	2300      	movs	r3, #0
 8004022:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800402a:	2b01      	cmp	r3, #1
 800402c:	d101      	bne.n	8004032 <HAL_HCD_HC_Halt+0x1e>
 800402e:	2302      	movs	r3, #2
 8004030:	e00f      	b.n	8004052 <HAL_HCD_HC_Halt+0x3e>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	78fa      	ldrb	r2, [r7, #3]
 8004040:	4611      	mov	r1, r2
 8004042:	4618      	mov	r0, r3
 8004044:	f005 fbd1 	bl	80097ea <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004050:	7bfb      	ldrb	r3, [r7, #15]
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
	...

0800405c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	4608      	mov	r0, r1
 8004066:	4611      	mov	r1, r2
 8004068:	461a      	mov	r2, r3
 800406a:	4603      	mov	r3, r0
 800406c:	70fb      	strb	r3, [r7, #3]
 800406e:	460b      	mov	r3, r1
 8004070:	70bb      	strb	r3, [r7, #2]
 8004072:	4613      	mov	r3, r2
 8004074:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004076:	78fb      	ldrb	r3, [r7, #3]
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	212c      	movs	r1, #44	; 0x2c
 800407c:	fb01 f303 	mul.w	r3, r1, r3
 8004080:	4413      	add	r3, r2
 8004082:	333b      	adds	r3, #59	; 0x3b
 8004084:	78ba      	ldrb	r2, [r7, #2]
 8004086:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004088:	78fb      	ldrb	r3, [r7, #3]
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	212c      	movs	r1, #44	; 0x2c
 800408e:	fb01 f303 	mul.w	r3, r1, r3
 8004092:	4413      	add	r3, r2
 8004094:	333f      	adds	r3, #63	; 0x3f
 8004096:	787a      	ldrb	r2, [r7, #1]
 8004098:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800409a:	7c3b      	ldrb	r3, [r7, #16]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d112      	bne.n	80040c6 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80040a0:	78fb      	ldrb	r3, [r7, #3]
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	212c      	movs	r1, #44	; 0x2c
 80040a6:	fb01 f303 	mul.w	r3, r1, r3
 80040aa:	4413      	add	r3, r2
 80040ac:	3342      	adds	r3, #66	; 0x42
 80040ae:	2203      	movs	r2, #3
 80040b0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80040b2:	78fb      	ldrb	r3, [r7, #3]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	212c      	movs	r1, #44	; 0x2c
 80040b8:	fb01 f303 	mul.w	r3, r1, r3
 80040bc:	4413      	add	r3, r2
 80040be:	333d      	adds	r3, #61	; 0x3d
 80040c0:	7f3a      	ldrb	r2, [r7, #28]
 80040c2:	701a      	strb	r2, [r3, #0]
 80040c4:	e008      	b.n	80040d8 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80040c6:	78fb      	ldrb	r3, [r7, #3]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	212c      	movs	r1, #44	; 0x2c
 80040cc:	fb01 f303 	mul.w	r3, r1, r3
 80040d0:	4413      	add	r3, r2
 80040d2:	3342      	adds	r3, #66	; 0x42
 80040d4:	2202      	movs	r2, #2
 80040d6:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80040d8:	787b      	ldrb	r3, [r7, #1]
 80040da:	2b03      	cmp	r3, #3
 80040dc:	f200 80c6 	bhi.w	800426c <HAL_HCD_HC_SubmitRequest+0x210>
 80040e0:	a201      	add	r2, pc, #4	; (adr r2, 80040e8 <HAL_HCD_HC_SubmitRequest+0x8c>)
 80040e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e6:	bf00      	nop
 80040e8:	080040f9 	.word	0x080040f9
 80040ec:	08004259 	.word	0x08004259
 80040f0:	0800415d 	.word	0x0800415d
 80040f4:	080041db 	.word	0x080041db
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80040f8:	7c3b      	ldrb	r3, [r7, #16]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	f040 80b8 	bne.w	8004270 <HAL_HCD_HC_SubmitRequest+0x214>
 8004100:	78bb      	ldrb	r3, [r7, #2]
 8004102:	2b00      	cmp	r3, #0
 8004104:	f040 80b4 	bne.w	8004270 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8004108:	8b3b      	ldrh	r3, [r7, #24]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d108      	bne.n	8004120 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800410e:	78fb      	ldrb	r3, [r7, #3]
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	212c      	movs	r1, #44	; 0x2c
 8004114:	fb01 f303 	mul.w	r3, r1, r3
 8004118:	4413      	add	r3, r2
 800411a:	3355      	adds	r3, #85	; 0x55
 800411c:	2201      	movs	r2, #1
 800411e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004120:	78fb      	ldrb	r3, [r7, #3]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	212c      	movs	r1, #44	; 0x2c
 8004126:	fb01 f303 	mul.w	r3, r1, r3
 800412a:	4413      	add	r3, r2
 800412c:	3355      	adds	r3, #85	; 0x55
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d109      	bne.n	8004148 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004134:	78fb      	ldrb	r3, [r7, #3]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	212c      	movs	r1, #44	; 0x2c
 800413a:	fb01 f303 	mul.w	r3, r1, r3
 800413e:	4413      	add	r3, r2
 8004140:	3342      	adds	r3, #66	; 0x42
 8004142:	2200      	movs	r2, #0
 8004144:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004146:	e093      	b.n	8004270 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004148:	78fb      	ldrb	r3, [r7, #3]
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	212c      	movs	r1, #44	; 0x2c
 800414e:	fb01 f303 	mul.w	r3, r1, r3
 8004152:	4413      	add	r3, r2
 8004154:	3342      	adds	r3, #66	; 0x42
 8004156:	2202      	movs	r2, #2
 8004158:	701a      	strb	r2, [r3, #0]
      break;
 800415a:	e089      	b.n	8004270 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800415c:	78bb      	ldrb	r3, [r7, #2]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d11d      	bne.n	800419e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004162:	78fb      	ldrb	r3, [r7, #3]
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	212c      	movs	r1, #44	; 0x2c
 8004168:	fb01 f303 	mul.w	r3, r1, r3
 800416c:	4413      	add	r3, r2
 800416e:	3355      	adds	r3, #85	; 0x55
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d109      	bne.n	800418a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004176:	78fb      	ldrb	r3, [r7, #3]
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	212c      	movs	r1, #44	; 0x2c
 800417c:	fb01 f303 	mul.w	r3, r1, r3
 8004180:	4413      	add	r3, r2
 8004182:	3342      	adds	r3, #66	; 0x42
 8004184:	2200      	movs	r2, #0
 8004186:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004188:	e073      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800418a:	78fb      	ldrb	r3, [r7, #3]
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	212c      	movs	r1, #44	; 0x2c
 8004190:	fb01 f303 	mul.w	r3, r1, r3
 8004194:	4413      	add	r3, r2
 8004196:	3342      	adds	r3, #66	; 0x42
 8004198:	2202      	movs	r2, #2
 800419a:	701a      	strb	r2, [r3, #0]
      break;
 800419c:	e069      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800419e:	78fb      	ldrb	r3, [r7, #3]
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	212c      	movs	r1, #44	; 0x2c
 80041a4:	fb01 f303 	mul.w	r3, r1, r3
 80041a8:	4413      	add	r3, r2
 80041aa:	3354      	adds	r3, #84	; 0x54
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d109      	bne.n	80041c6 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80041b2:	78fb      	ldrb	r3, [r7, #3]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	212c      	movs	r1, #44	; 0x2c
 80041b8:	fb01 f303 	mul.w	r3, r1, r3
 80041bc:	4413      	add	r3, r2
 80041be:	3342      	adds	r3, #66	; 0x42
 80041c0:	2200      	movs	r2, #0
 80041c2:	701a      	strb	r2, [r3, #0]
      break;
 80041c4:	e055      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80041c6:	78fb      	ldrb	r3, [r7, #3]
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	212c      	movs	r1, #44	; 0x2c
 80041cc:	fb01 f303 	mul.w	r3, r1, r3
 80041d0:	4413      	add	r3, r2
 80041d2:	3342      	adds	r3, #66	; 0x42
 80041d4:	2202      	movs	r2, #2
 80041d6:	701a      	strb	r2, [r3, #0]
      break;
 80041d8:	e04b      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80041da:	78bb      	ldrb	r3, [r7, #2]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d11d      	bne.n	800421c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80041e0:	78fb      	ldrb	r3, [r7, #3]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	212c      	movs	r1, #44	; 0x2c
 80041e6:	fb01 f303 	mul.w	r3, r1, r3
 80041ea:	4413      	add	r3, r2
 80041ec:	3355      	adds	r3, #85	; 0x55
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d109      	bne.n	8004208 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80041f4:	78fb      	ldrb	r3, [r7, #3]
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	212c      	movs	r1, #44	; 0x2c
 80041fa:	fb01 f303 	mul.w	r3, r1, r3
 80041fe:	4413      	add	r3, r2
 8004200:	3342      	adds	r3, #66	; 0x42
 8004202:	2200      	movs	r2, #0
 8004204:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004206:	e034      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004208:	78fb      	ldrb	r3, [r7, #3]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	212c      	movs	r1, #44	; 0x2c
 800420e:	fb01 f303 	mul.w	r3, r1, r3
 8004212:	4413      	add	r3, r2
 8004214:	3342      	adds	r3, #66	; 0x42
 8004216:	2202      	movs	r2, #2
 8004218:	701a      	strb	r2, [r3, #0]
      break;
 800421a:	e02a      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800421c:	78fb      	ldrb	r3, [r7, #3]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	212c      	movs	r1, #44	; 0x2c
 8004222:	fb01 f303 	mul.w	r3, r1, r3
 8004226:	4413      	add	r3, r2
 8004228:	3354      	adds	r3, #84	; 0x54
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d109      	bne.n	8004244 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004230:	78fb      	ldrb	r3, [r7, #3]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	212c      	movs	r1, #44	; 0x2c
 8004236:	fb01 f303 	mul.w	r3, r1, r3
 800423a:	4413      	add	r3, r2
 800423c:	3342      	adds	r3, #66	; 0x42
 800423e:	2200      	movs	r2, #0
 8004240:	701a      	strb	r2, [r3, #0]
      break;
 8004242:	e016      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	212c      	movs	r1, #44	; 0x2c
 800424a:	fb01 f303 	mul.w	r3, r1, r3
 800424e:	4413      	add	r3, r2
 8004250:	3342      	adds	r3, #66	; 0x42
 8004252:	2202      	movs	r2, #2
 8004254:	701a      	strb	r2, [r3, #0]
      break;
 8004256:	e00c      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004258:	78fb      	ldrb	r3, [r7, #3]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	212c      	movs	r1, #44	; 0x2c
 800425e:	fb01 f303 	mul.w	r3, r1, r3
 8004262:	4413      	add	r3, r2
 8004264:	3342      	adds	r3, #66	; 0x42
 8004266:	2200      	movs	r2, #0
 8004268:	701a      	strb	r2, [r3, #0]
      break;
 800426a:	e002      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800426c:	bf00      	nop
 800426e:	e000      	b.n	8004272 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8004270:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004272:	78fb      	ldrb	r3, [r7, #3]
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	212c      	movs	r1, #44	; 0x2c
 8004278:	fb01 f303 	mul.w	r3, r1, r3
 800427c:	4413      	add	r3, r2
 800427e:	3344      	adds	r3, #68	; 0x44
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004284:	78fb      	ldrb	r3, [r7, #3]
 8004286:	8b3a      	ldrh	r2, [r7, #24]
 8004288:	6879      	ldr	r1, [r7, #4]
 800428a:	202c      	movs	r0, #44	; 0x2c
 800428c:	fb00 f303 	mul.w	r3, r0, r3
 8004290:	440b      	add	r3, r1
 8004292:	334c      	adds	r3, #76	; 0x4c
 8004294:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004296:	78fb      	ldrb	r3, [r7, #3]
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	212c      	movs	r1, #44	; 0x2c
 800429c:	fb01 f303 	mul.w	r3, r1, r3
 80042a0:	4413      	add	r3, r2
 80042a2:	3360      	adds	r3, #96	; 0x60
 80042a4:	2200      	movs	r2, #0
 80042a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80042a8:	78fb      	ldrb	r3, [r7, #3]
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	212c      	movs	r1, #44	; 0x2c
 80042ae:	fb01 f303 	mul.w	r3, r1, r3
 80042b2:	4413      	add	r3, r2
 80042b4:	3350      	adds	r3, #80	; 0x50
 80042b6:	2200      	movs	r2, #0
 80042b8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80042ba:	78fb      	ldrb	r3, [r7, #3]
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	212c      	movs	r1, #44	; 0x2c
 80042c0:	fb01 f303 	mul.w	r3, r1, r3
 80042c4:	4413      	add	r3, r2
 80042c6:	3339      	adds	r3, #57	; 0x39
 80042c8:	78fa      	ldrb	r2, [r7, #3]
 80042ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80042cc:	78fb      	ldrb	r3, [r7, #3]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	212c      	movs	r1, #44	; 0x2c
 80042d2:	fb01 f303 	mul.w	r3, r1, r3
 80042d6:	4413      	add	r3, r2
 80042d8:	3361      	adds	r3, #97	; 0x61
 80042da:	2200      	movs	r2, #0
 80042dc:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6818      	ldr	r0, [r3, #0]
 80042e2:	78fb      	ldrb	r3, [r7, #3]
 80042e4:	222c      	movs	r2, #44	; 0x2c
 80042e6:	fb02 f303 	mul.w	r3, r2, r3
 80042ea:	3338      	adds	r3, #56	; 0x38
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	18d1      	adds	r1, r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	461a      	mov	r2, r3
 80042f8:	f005 f924 	bl	8009544 <USB_HC_StartXfer>
 80042fc:	4603      	mov	r3, r0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop

08004308 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f004 fe25 	bl	8008f6e <USB_GetMode>
 8004324:	4603      	mov	r3, r0
 8004326:	2b01      	cmp	r3, #1
 8004328:	f040 80f6 	bne.w	8004518 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4618      	mov	r0, r3
 8004332:	f004 fe09 	bl	8008f48 <USB_ReadInterrupts>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	f000 80ec 	beq.w	8004516 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4618      	mov	r0, r3
 8004344:	f004 fe00 	bl	8008f48 <USB_ReadInterrupts>
 8004348:	4603      	mov	r3, r0
 800434a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800434e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004352:	d104      	bne.n	800435e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800435c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f004 fdf0 	bl	8008f48 <USB_ReadInterrupts>
 8004368:	4603      	mov	r3, r0
 800436a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800436e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004372:	d104      	bne.n	800437e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800437c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f004 fde0 	bl	8008f48 <USB_ReadInterrupts>
 8004388:	4603      	mov	r3, r0
 800438a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800438e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004392:	d104      	bne.n	800439e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800439c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f004 fdd0 	bl	8008f48 <USB_ReadInterrupts>
 80043a8:	4603      	mov	r3, r0
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d103      	bne.n	80043ba <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2202      	movs	r2, #2
 80043b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4618      	mov	r0, r3
 80043c0:	f004 fdc2 	bl	8008f48 <USB_ReadInterrupts>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043ce:	d11c      	bne.n	800440a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80043d8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10f      	bne.n	800440a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80043ea:	2110      	movs	r1, #16
 80043ec:	6938      	ldr	r0, [r7, #16]
 80043ee:	f004 fcb1 	bl	8008d54 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80043f2:	6938      	ldr	r0, [r7, #16]
 80043f4:	f004 fce2 	bl	8008dbc <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2101      	movs	r1, #1
 80043fe:	4618      	mov	r0, r3
 8004400:	f004 feb8 	bl	8009174 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f00b f945 	bl	800f694 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4618      	mov	r0, r3
 8004410:	f004 fd9a 	bl	8008f48 <USB_ReadInterrupts>
 8004414:	4603      	mov	r3, r0
 8004416:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800441a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800441e:	d102      	bne.n	8004426 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f001 f89e 	bl	8005562 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4618      	mov	r0, r3
 800442c:	f004 fd8c 	bl	8008f48 <USB_ReadInterrupts>
 8004430:	4603      	mov	r3, r0
 8004432:	f003 0308 	and.w	r3, r3, #8
 8004436:	2b08      	cmp	r3, #8
 8004438:	d106      	bne.n	8004448 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f00b f90e 	bl	800f65c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2208      	movs	r2, #8
 8004446:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4618      	mov	r0, r3
 800444e:	f004 fd7b 	bl	8008f48 <USB_ReadInterrupts>
 8004452:	4603      	mov	r3, r0
 8004454:	f003 0310 	and.w	r3, r3, #16
 8004458:	2b10      	cmp	r3, #16
 800445a:	d101      	bne.n	8004460 <HAL_HCD_IRQHandler+0x158>
 800445c:	2301      	movs	r3, #1
 800445e:	e000      	b.n	8004462 <HAL_HCD_IRQHandler+0x15a>
 8004460:	2300      	movs	r3, #0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d012      	beq.n	800448c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699a      	ldr	r2, [r3, #24]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 0210 	bic.w	r2, r2, #16
 8004474:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 ffa1 	bl	80053be <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	699a      	ldr	r2, [r3, #24]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f042 0210 	orr.w	r2, r2, #16
 800448a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4618      	mov	r0, r3
 8004492:	f004 fd59 	bl	8008f48 <USB_ReadInterrupts>
 8004496:	4603      	mov	r3, r0
 8004498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800449c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80044a0:	d13a      	bne.n	8004518 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f005 f98e 	bl	80097c8 <USB_HC_ReadInterrupt>
 80044ac:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80044ae:	2300      	movs	r3, #0
 80044b0:	617b      	str	r3, [r7, #20]
 80044b2:	e025      	b.n	8004500 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	f003 030f 	and.w	r3, r3, #15
 80044ba:	68ba      	ldr	r2, [r7, #8]
 80044bc:	fa22 f303 	lsr.w	r3, r2, r3
 80044c0:	f003 0301 	and.w	r3, r3, #1
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d018      	beq.n	80044fa <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	015a      	lsls	r2, r3, #5
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4413      	add	r3, r2
 80044d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044de:	d106      	bne.n	80044ee <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	4619      	mov	r1, r3
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f8ab 	bl	8004642 <HCD_HC_IN_IRQHandler>
 80044ec:	e005      	b.n	80044fa <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	4619      	mov	r1, r3
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 fbf9 	bl	8004cec <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	3301      	adds	r3, #1
 80044fe:	617b      	str	r3, [r7, #20]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	697a      	ldr	r2, [r7, #20]
 8004506:	429a      	cmp	r2, r3
 8004508:	d3d4      	bcc.n	80044b4 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004512:	615a      	str	r2, [r3, #20]
 8004514:	e000      	b.n	8004518 <HAL_HCD_IRQHandler+0x210>
      return;
 8004516:	bf00      	nop
    }
  }
}
 8004518:	3718      	adds	r7, #24
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800451e:	b580      	push	{r7, lr}
 8004520:	b082      	sub	sp, #8
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800452c:	2b01      	cmp	r3, #1
 800452e:	d101      	bne.n	8004534 <HAL_HCD_Start+0x16>
 8004530:	2302      	movs	r3, #2
 8004532:	e013      	b.n	800455c <HAL_HCD_Start+0x3e>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2101      	movs	r1, #1
 8004542:	4618      	mov	r0, r3
 8004544:	f004 fe7a 	bl	800923c <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f004 fb93 	bl	8008c78 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004572:	2b01      	cmp	r3, #1
 8004574:	d101      	bne.n	800457a <HAL_HCD_Stop+0x16>
 8004576:	2302      	movs	r3, #2
 8004578:	e00d      	b.n	8004596 <HAL_HCD_Stop+0x32>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f005 fa68 	bl	8009a5c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800459e:	b580      	push	{r7, lr}
 80045a0:	b082      	sub	sp, #8
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f004 fe1c 	bl	80091e8 <USB_ResetPort>
 80045b0:	4603      	mov	r3, r0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80045ba:	b480      	push	{r7}
 80045bc:	b083      	sub	sp, #12
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
 80045c2:	460b      	mov	r3, r1
 80045c4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80045c6:	78fb      	ldrb	r3, [r7, #3]
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	212c      	movs	r1, #44	; 0x2c
 80045cc:	fb01 f303 	mul.w	r3, r1, r3
 80045d0:	4413      	add	r3, r2
 80045d2:	3360      	adds	r3, #96	; 0x60
 80045d4:	781b      	ldrb	r3, [r3, #0]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	370c      	adds	r7, #12
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr

080045e2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80045e2:	b480      	push	{r7}
 80045e4:	b083      	sub	sp, #12
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
 80045ea:	460b      	mov	r3, r1
 80045ec:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80045ee:	78fb      	ldrb	r3, [r7, #3]
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	212c      	movs	r1, #44	; 0x2c
 80045f4:	fb01 f303 	mul.w	r3, r1, r3
 80045f8:	4413      	add	r3, r2
 80045fa:	3350      	adds	r3, #80	; 0x50
 80045fc:	681b      	ldr	r3, [r3, #0]
}
 80045fe:	4618      	mov	r0, r3
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr

0800460a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	b082      	sub	sp, #8
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4618      	mov	r0, r3
 8004618:	f004 fe60 	bl	80092dc <USB_GetCurrentFrame>
 800461c:	4603      	mov	r3, r0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b082      	sub	sp, #8
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4618      	mov	r0, r3
 8004634:	f004 fe3b 	bl	80092ae <USB_GetHostSpeed>
 8004638:	4603      	mov	r3, r0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3708      	adds	r7, #8
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}

08004642 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004642:	b580      	push	{r7, lr}
 8004644:	b086      	sub	sp, #24
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
 800464a:	460b      	mov	r3, r1
 800464c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004658:	78fb      	ldrb	r3, [r7, #3]
 800465a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	015a      	lsls	r2, r3, #5
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	4413      	add	r3, r2
 8004664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 0304 	and.w	r3, r3, #4
 800466e:	2b04      	cmp	r3, #4
 8004670:	d11a      	bne.n	80046a8 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4413      	add	r3, r2
 800467a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800467e:	461a      	mov	r2, r3
 8004680:	2304      	movs	r3, #4
 8004682:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	212c      	movs	r1, #44	; 0x2c
 800468a:	fb01 f303 	mul.w	r3, r1, r3
 800468e:	4413      	add	r3, r2
 8004690:	3361      	adds	r3, #97	; 0x61
 8004692:	2206      	movs	r2, #6
 8004694:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	b2d2      	uxtb	r2, r2
 800469e:	4611      	mov	r1, r2
 80046a0:	4618      	mov	r0, r3
 80046a2:	f005 f8a2 	bl	80097ea <USB_HC_Halt>
 80046a6:	e0af      	b.n	8004808 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	015a      	lsls	r2, r3, #5
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	4413      	add	r3, r2
 80046b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046be:	d11b      	bne.n	80046f8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046cc:	461a      	mov	r2, r3
 80046ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80046d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	212c      	movs	r1, #44	; 0x2c
 80046da:	fb01 f303 	mul.w	r3, r1, r3
 80046de:	4413      	add	r3, r2
 80046e0:	3361      	adds	r3, #97	; 0x61
 80046e2:	2207      	movs	r2, #7
 80046e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	b2d2      	uxtb	r2, r2
 80046ee:	4611      	mov	r1, r2
 80046f0:	4618      	mov	r0, r3
 80046f2:	f005 f87a 	bl	80097ea <USB_HC_Halt>
 80046f6:	e087      	b.n	8004808 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	015a      	lsls	r2, r3, #5
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	4413      	add	r3, r2
 8004700:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 0320 	and.w	r3, r3, #32
 800470a:	2b20      	cmp	r3, #32
 800470c:	d109      	bne.n	8004722 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	015a      	lsls	r2, r3, #5
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	4413      	add	r3, r2
 8004716:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800471a:	461a      	mov	r2, r3
 800471c:	2320      	movs	r3, #32
 800471e:	6093      	str	r3, [r2, #8]
 8004720:	e072      	b.n	8004808 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	015a      	lsls	r2, r3, #5
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	4413      	add	r3, r2
 800472a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f003 0308 	and.w	r3, r3, #8
 8004734:	2b08      	cmp	r3, #8
 8004736:	d11a      	bne.n	800476e <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	015a      	lsls	r2, r3, #5
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	4413      	add	r3, r2
 8004740:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004744:	461a      	mov	r2, r3
 8004746:	2308      	movs	r3, #8
 8004748:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	212c      	movs	r1, #44	; 0x2c
 8004750:	fb01 f303 	mul.w	r3, r1, r3
 8004754:	4413      	add	r3, r2
 8004756:	3361      	adds	r3, #97	; 0x61
 8004758:	2205      	movs	r2, #5
 800475a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	b2d2      	uxtb	r2, r2
 8004764:	4611      	mov	r1, r2
 8004766:	4618      	mov	r0, r3
 8004768:	f005 f83f 	bl	80097ea <USB_HC_Halt>
 800476c:	e04c      	b.n	8004808 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	015a      	lsls	r2, r3, #5
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	4413      	add	r3, r2
 8004776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004784:	d11b      	bne.n	80047be <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	015a      	lsls	r2, r3, #5
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	4413      	add	r3, r2
 800478e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004792:	461a      	mov	r2, r3
 8004794:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004798:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	212c      	movs	r1, #44	; 0x2c
 80047a0:	fb01 f303 	mul.w	r3, r1, r3
 80047a4:	4413      	add	r3, r2
 80047a6:	3361      	adds	r3, #97	; 0x61
 80047a8:	2208      	movs	r2, #8
 80047aa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	b2d2      	uxtb	r2, r2
 80047b4:	4611      	mov	r1, r2
 80047b6:	4618      	mov	r0, r3
 80047b8:	f005 f817 	bl	80097ea <USB_HC_Halt>
 80047bc:	e024      	b.n	8004808 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	015a      	lsls	r2, r3, #5
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	4413      	add	r3, r2
 80047c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d0:	2b80      	cmp	r3, #128	; 0x80
 80047d2:	d119      	bne.n	8004808 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	015a      	lsls	r2, r3, #5
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	4413      	add	r3, r2
 80047dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047e0:	461a      	mov	r2, r3
 80047e2:	2380      	movs	r3, #128	; 0x80
 80047e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	212c      	movs	r1, #44	; 0x2c
 80047ec:	fb01 f303 	mul.w	r3, r1, r3
 80047f0:	4413      	add	r3, r2
 80047f2:	3361      	adds	r3, #97	; 0x61
 80047f4:	2206      	movs	r2, #6
 80047f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	b2d2      	uxtb	r2, r2
 8004800:	4611      	mov	r1, r2
 8004802:	4618      	mov	r0, r3
 8004804:	f004 fff1 	bl	80097ea <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	015a      	lsls	r2, r3, #5
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	4413      	add	r3, r2
 8004810:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800481a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800481e:	d112      	bne.n	8004846 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68fa      	ldr	r2, [r7, #12]
 8004826:	b2d2      	uxtb	r2, r2
 8004828:	4611      	mov	r1, r2
 800482a:	4618      	mov	r0, r3
 800482c:	f004 ffdd 	bl	80097ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	015a      	lsls	r2, r3, #5
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	4413      	add	r3, r2
 8004838:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800483c:	461a      	mov	r2, r3
 800483e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004842:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004844:	e24e      	b.n	8004ce4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	015a      	lsls	r2, r3, #5
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	4413      	add	r3, r2
 800484e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b01      	cmp	r3, #1
 800485a:	f040 80df 	bne.w	8004a1c <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d019      	beq.n	800489a <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	212c      	movs	r1, #44	; 0x2c
 800486c:	fb01 f303 	mul.w	r3, r1, r3
 8004870:	4413      	add	r3, r2
 8004872:	3348      	adds	r3, #72	; 0x48
 8004874:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	0159      	lsls	r1, r3, #5
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	440b      	add	r3, r1
 800487e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004888:	1ad2      	subs	r2, r2, r3
 800488a:	6879      	ldr	r1, [r7, #4]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	202c      	movs	r0, #44	; 0x2c
 8004890:	fb00 f303 	mul.w	r3, r0, r3
 8004894:	440b      	add	r3, r1
 8004896:	3350      	adds	r3, #80	; 0x50
 8004898:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	212c      	movs	r1, #44	; 0x2c
 80048a0:	fb01 f303 	mul.w	r3, r1, r3
 80048a4:	4413      	add	r3, r2
 80048a6:	3361      	adds	r3, #97	; 0x61
 80048a8:	2201      	movs	r2, #1
 80048aa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	212c      	movs	r1, #44	; 0x2c
 80048b2:	fb01 f303 	mul.w	r3, r1, r3
 80048b6:	4413      	add	r3, r2
 80048b8:	335c      	adds	r3, #92	; 0x5c
 80048ba:	2200      	movs	r2, #0
 80048bc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	015a      	lsls	r2, r3, #5
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	4413      	add	r3, r2
 80048c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ca:	461a      	mov	r2, r3
 80048cc:	2301      	movs	r3, #1
 80048ce:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	212c      	movs	r1, #44	; 0x2c
 80048d6:	fb01 f303 	mul.w	r3, r1, r3
 80048da:	4413      	add	r3, r2
 80048dc:	333f      	adds	r3, #63	; 0x3f
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d009      	beq.n	80048f8 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	212c      	movs	r1, #44	; 0x2c
 80048ea:	fb01 f303 	mul.w	r3, r1, r3
 80048ee:	4413      	add	r3, r2
 80048f0:	333f      	adds	r3, #63	; 0x3f
 80048f2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d111      	bne.n	800491c <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	b2d2      	uxtb	r2, r2
 8004900:	4611      	mov	r1, r2
 8004902:	4618      	mov	r0, r3
 8004904:	f004 ff71 	bl	80097ea <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	015a      	lsls	r2, r3, #5
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	4413      	add	r3, r2
 8004910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004914:	461a      	mov	r2, r3
 8004916:	2310      	movs	r3, #16
 8004918:	6093      	str	r3, [r2, #8]
 800491a:	e03a      	b.n	8004992 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	212c      	movs	r1, #44	; 0x2c
 8004922:	fb01 f303 	mul.w	r3, r1, r3
 8004926:	4413      	add	r3, r2
 8004928:	333f      	adds	r3, #63	; 0x3f
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	2b03      	cmp	r3, #3
 800492e:	d009      	beq.n	8004944 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	212c      	movs	r1, #44	; 0x2c
 8004936:	fb01 f303 	mul.w	r3, r1, r3
 800493a:	4413      	add	r3, r2
 800493c:	333f      	adds	r3, #63	; 0x3f
 800493e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8004940:	2b01      	cmp	r3, #1
 8004942:	d126      	bne.n	8004992 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	4413      	add	r3, r2
 800494c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68fa      	ldr	r2, [r7, #12]
 8004954:	0151      	lsls	r1, r2, #5
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	440a      	add	r2, r1
 800495a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800495e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004962:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	212c      	movs	r1, #44	; 0x2c
 800496a:	fb01 f303 	mul.w	r3, r1, r3
 800496e:	4413      	add	r3, r2
 8004970:	3360      	adds	r3, #96	; 0x60
 8004972:	2201      	movs	r2, #1
 8004974:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	b2d9      	uxtb	r1, r3
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	202c      	movs	r0, #44	; 0x2c
 8004980:	fb00 f303 	mul.w	r3, r0, r3
 8004984:	4413      	add	r3, r2
 8004986:	3360      	adds	r3, #96	; 0x60
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	461a      	mov	r2, r3
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f00a fe8f 	bl	800f6b0 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d12b      	bne.n	80049f2 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	212c      	movs	r1, #44	; 0x2c
 80049a0:	fb01 f303 	mul.w	r3, r1, r3
 80049a4:	4413      	add	r3, r2
 80049a6:	3348      	adds	r3, #72	; 0x48
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	202c      	movs	r0, #44	; 0x2c
 80049b0:	fb00 f202 	mul.w	r2, r0, r2
 80049b4:	440a      	add	r2, r1
 80049b6:	3240      	adds	r2, #64	; 0x40
 80049b8:	8812      	ldrh	r2, [r2, #0]
 80049ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80049be:	f003 0301 	and.w	r3, r3, #1
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f000 818e 	beq.w	8004ce4 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	212c      	movs	r1, #44	; 0x2c
 80049ce:	fb01 f303 	mul.w	r3, r1, r3
 80049d2:	4413      	add	r3, r2
 80049d4:	3354      	adds	r3, #84	; 0x54
 80049d6:	781b      	ldrb	r3, [r3, #0]
 80049d8:	f083 0301 	eor.w	r3, r3, #1
 80049dc:	b2d8      	uxtb	r0, r3
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	212c      	movs	r1, #44	; 0x2c
 80049e4:	fb01 f303 	mul.w	r3, r1, r3
 80049e8:	4413      	add	r3, r2
 80049ea:	3354      	adds	r3, #84	; 0x54
 80049ec:	4602      	mov	r2, r0
 80049ee:	701a      	strb	r2, [r3, #0]
}
 80049f0:	e178      	b.n	8004ce4 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	212c      	movs	r1, #44	; 0x2c
 80049f8:	fb01 f303 	mul.w	r3, r1, r3
 80049fc:	4413      	add	r3, r2
 80049fe:	3354      	adds	r3, #84	; 0x54
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	f083 0301 	eor.w	r3, r3, #1
 8004a06:	b2d8      	uxtb	r0, r3
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	212c      	movs	r1, #44	; 0x2c
 8004a0e:	fb01 f303 	mul.w	r3, r1, r3
 8004a12:	4413      	add	r3, r2
 8004a14:	3354      	adds	r3, #84	; 0x54
 8004a16:	4602      	mov	r2, r0
 8004a18:	701a      	strb	r2, [r3, #0]
}
 8004a1a:	e163      	b.n	8004ce4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	015a      	lsls	r2, r3, #5
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	4413      	add	r3, r2
 8004a24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	f040 80f6 	bne.w	8004c20 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	212c      	movs	r1, #44	; 0x2c
 8004a3a:	fb01 f303 	mul.w	r3, r1, r3
 8004a3e:	4413      	add	r3, r2
 8004a40:	3361      	adds	r3, #97	; 0x61
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d109      	bne.n	8004a5c <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	212c      	movs	r1, #44	; 0x2c
 8004a4e:	fb01 f303 	mul.w	r3, r1, r3
 8004a52:	4413      	add	r3, r2
 8004a54:	3360      	adds	r3, #96	; 0x60
 8004a56:	2201      	movs	r2, #1
 8004a58:	701a      	strb	r2, [r3, #0]
 8004a5a:	e0c9      	b.n	8004bf0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	212c      	movs	r1, #44	; 0x2c
 8004a62:	fb01 f303 	mul.w	r3, r1, r3
 8004a66:	4413      	add	r3, r2
 8004a68:	3361      	adds	r3, #97	; 0x61
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	2b05      	cmp	r3, #5
 8004a6e:	d109      	bne.n	8004a84 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	212c      	movs	r1, #44	; 0x2c
 8004a76:	fb01 f303 	mul.w	r3, r1, r3
 8004a7a:	4413      	add	r3, r2
 8004a7c:	3360      	adds	r3, #96	; 0x60
 8004a7e:	2205      	movs	r2, #5
 8004a80:	701a      	strb	r2, [r3, #0]
 8004a82:	e0b5      	b.n	8004bf0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	212c      	movs	r1, #44	; 0x2c
 8004a8a:	fb01 f303 	mul.w	r3, r1, r3
 8004a8e:	4413      	add	r3, r2
 8004a90:	3361      	adds	r3, #97	; 0x61
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	2b06      	cmp	r3, #6
 8004a96:	d009      	beq.n	8004aac <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	212c      	movs	r1, #44	; 0x2c
 8004a9e:	fb01 f303 	mul.w	r3, r1, r3
 8004aa2:	4413      	add	r3, r2
 8004aa4:	3361      	adds	r3, #97	; 0x61
 8004aa6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	d150      	bne.n	8004b4e <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	212c      	movs	r1, #44	; 0x2c
 8004ab2:	fb01 f303 	mul.w	r3, r1, r3
 8004ab6:	4413      	add	r3, r2
 8004ab8:	335c      	adds	r3, #92	; 0x5c
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	1c5a      	adds	r2, r3, #1
 8004abe:	6879      	ldr	r1, [r7, #4]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	202c      	movs	r0, #44	; 0x2c
 8004ac4:	fb00 f303 	mul.w	r3, r0, r3
 8004ac8:	440b      	add	r3, r1
 8004aca:	335c      	adds	r3, #92	; 0x5c
 8004acc:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	212c      	movs	r1, #44	; 0x2c
 8004ad4:	fb01 f303 	mul.w	r3, r1, r3
 8004ad8:	4413      	add	r3, r2
 8004ada:	335c      	adds	r3, #92	; 0x5c
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d912      	bls.n	8004b08 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	212c      	movs	r1, #44	; 0x2c
 8004ae8:	fb01 f303 	mul.w	r3, r1, r3
 8004aec:	4413      	add	r3, r2
 8004aee:	335c      	adds	r3, #92	; 0x5c
 8004af0:	2200      	movs	r2, #0
 8004af2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	212c      	movs	r1, #44	; 0x2c
 8004afa:	fb01 f303 	mul.w	r3, r1, r3
 8004afe:	4413      	add	r3, r2
 8004b00:	3360      	adds	r3, #96	; 0x60
 8004b02:	2204      	movs	r2, #4
 8004b04:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004b06:	e073      	b.n	8004bf0 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	212c      	movs	r1, #44	; 0x2c
 8004b0e:	fb01 f303 	mul.w	r3, r1, r3
 8004b12:	4413      	add	r3, r2
 8004b14:	3360      	adds	r3, #96	; 0x60
 8004b16:	2202      	movs	r2, #2
 8004b18:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	015a      	lsls	r2, r3, #5
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	4413      	add	r3, r2
 8004b22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004b30:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b38:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	015a      	lsls	r2, r3, #5
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	4413      	add	r3, r2
 8004b42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b46:	461a      	mov	r2, r3
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004b4c:	e050      	b.n	8004bf0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	212c      	movs	r1, #44	; 0x2c
 8004b54:	fb01 f303 	mul.w	r3, r1, r3
 8004b58:	4413      	add	r3, r2
 8004b5a:	3361      	adds	r3, #97	; 0x61
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	2b03      	cmp	r3, #3
 8004b60:	d122      	bne.n	8004ba8 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	212c      	movs	r1, #44	; 0x2c
 8004b68:	fb01 f303 	mul.w	r3, r1, r3
 8004b6c:	4413      	add	r3, r2
 8004b6e:	3360      	adds	r3, #96	; 0x60
 8004b70:	2202      	movs	r2, #2
 8004b72:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	015a      	lsls	r2, r3, #5
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004b8a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b92:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	015a      	lsls	r2, r3, #5
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	6013      	str	r3, [r2, #0]
 8004ba6:	e023      	b.n	8004bf0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	212c      	movs	r1, #44	; 0x2c
 8004bae:	fb01 f303 	mul.w	r3, r1, r3
 8004bb2:	4413      	add	r3, r2
 8004bb4:	3361      	adds	r3, #97	; 0x61
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	2b07      	cmp	r3, #7
 8004bba:	d119      	bne.n	8004bf0 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	212c      	movs	r1, #44	; 0x2c
 8004bc2:	fb01 f303 	mul.w	r3, r1, r3
 8004bc6:	4413      	add	r3, r2
 8004bc8:	335c      	adds	r3, #92	; 0x5c
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	1c5a      	adds	r2, r3, #1
 8004bce:	6879      	ldr	r1, [r7, #4]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	202c      	movs	r0, #44	; 0x2c
 8004bd4:	fb00 f303 	mul.w	r3, r0, r3
 8004bd8:	440b      	add	r3, r1
 8004bda:	335c      	adds	r3, #92	; 0x5c
 8004bdc:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	212c      	movs	r1, #44	; 0x2c
 8004be4:	fb01 f303 	mul.w	r3, r1, r3
 8004be8:	4413      	add	r3, r2
 8004bea:	3360      	adds	r3, #96	; 0x60
 8004bec:	2204      	movs	r2, #4
 8004bee:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	015a      	lsls	r2, r3, #5
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	4413      	add	r3, r2
 8004bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	2302      	movs	r3, #2
 8004c00:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	b2d9      	uxtb	r1, r3
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	202c      	movs	r0, #44	; 0x2c
 8004c0c:	fb00 f303 	mul.w	r3, r0, r3
 8004c10:	4413      	add	r3, r2
 8004c12:	3360      	adds	r3, #96	; 0x60
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	461a      	mov	r2, r3
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f00a fd49 	bl	800f6b0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004c1e:	e061      	b.n	8004ce4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	015a      	lsls	r2, r3, #5
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	4413      	add	r3, r2
 8004c28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f003 0310 	and.w	r3, r3, #16
 8004c32:	2b10      	cmp	r3, #16
 8004c34:	d156      	bne.n	8004ce4 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	212c      	movs	r1, #44	; 0x2c
 8004c3c:	fb01 f303 	mul.w	r3, r1, r3
 8004c40:	4413      	add	r3, r2
 8004c42:	333f      	adds	r3, #63	; 0x3f
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	2b03      	cmp	r3, #3
 8004c48:	d111      	bne.n	8004c6e <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	212c      	movs	r1, #44	; 0x2c
 8004c50:	fb01 f303 	mul.w	r3, r1, r3
 8004c54:	4413      	add	r3, r2
 8004c56:	335c      	adds	r3, #92	; 0x5c
 8004c58:	2200      	movs	r2, #0
 8004c5a:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	b2d2      	uxtb	r2, r2
 8004c64:	4611      	mov	r1, r2
 8004c66:	4618      	mov	r0, r3
 8004c68:	f004 fdbf 	bl	80097ea <USB_HC_Halt>
 8004c6c:	e031      	b.n	8004cd2 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	212c      	movs	r1, #44	; 0x2c
 8004c74:	fb01 f303 	mul.w	r3, r1, r3
 8004c78:	4413      	add	r3, r2
 8004c7a:	333f      	adds	r3, #63	; 0x3f
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d009      	beq.n	8004c96 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	212c      	movs	r1, #44	; 0x2c
 8004c88:	fb01 f303 	mul.w	r3, r1, r3
 8004c8c:	4413      	add	r3, r2
 8004c8e:	333f      	adds	r3, #63	; 0x3f
 8004c90:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d11d      	bne.n	8004cd2 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	212c      	movs	r1, #44	; 0x2c
 8004c9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ca0:	4413      	add	r3, r2
 8004ca2:	335c      	adds	r3, #92	; 0x5c
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d110      	bne.n	8004cd2 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	212c      	movs	r1, #44	; 0x2c
 8004cb6:	fb01 f303 	mul.w	r3, r1, r3
 8004cba:	4413      	add	r3, r2
 8004cbc:	3361      	adds	r3, #97	; 0x61
 8004cbe:	2203      	movs	r2, #3
 8004cc0:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	4611      	mov	r1, r2
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f004 fd8c 	bl	80097ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	015a      	lsls	r2, r3, #5
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	4413      	add	r3, r2
 8004cda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cde:	461a      	mov	r2, r3
 8004ce0:	2310      	movs	r3, #16
 8004ce2:	6093      	str	r3, [r2, #8]
}
 8004ce4:	bf00      	nop
 8004ce6:	3718      	adds	r7, #24
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b088      	sub	sp, #32
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8004d02:	78fb      	ldrb	r3, [r7, #3]
 8004d04:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	015a      	lsls	r2, r3, #5
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	f003 0304 	and.w	r3, r3, #4
 8004d18:	2b04      	cmp	r3, #4
 8004d1a:	d11a      	bne.n	8004d52 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	015a      	lsls	r2, r3, #5
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	4413      	add	r3, r2
 8004d24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d28:	461a      	mov	r2, r3
 8004d2a:	2304      	movs	r3, #4
 8004d2c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	212c      	movs	r1, #44	; 0x2c
 8004d34:	fb01 f303 	mul.w	r3, r1, r3
 8004d38:	4413      	add	r3, r2
 8004d3a:	3361      	adds	r3, #97	; 0x61
 8004d3c:	2206      	movs	r2, #6
 8004d3e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	697a      	ldr	r2, [r7, #20]
 8004d46:	b2d2      	uxtb	r2, r2
 8004d48:	4611      	mov	r1, r2
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f004 fd4d 	bl	80097ea <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8004d50:	e331      	b.n	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	015a      	lsls	r2, r3, #5
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	4413      	add	r3, r2
 8004d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f003 0320 	and.w	r3, r3, #32
 8004d64:	2b20      	cmp	r3, #32
 8004d66:	d12e      	bne.n	8004dc6 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	015a      	lsls	r2, r3, #5
 8004d6c:	69bb      	ldr	r3, [r7, #24]
 8004d6e:	4413      	add	r3, r2
 8004d70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d74:	461a      	mov	r2, r3
 8004d76:	2320      	movs	r3, #32
 8004d78:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	212c      	movs	r1, #44	; 0x2c
 8004d80:	fb01 f303 	mul.w	r3, r1, r3
 8004d84:	4413      	add	r3, r2
 8004d86:	333d      	adds	r3, #61	; 0x3d
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	f040 8313 	bne.w	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	212c      	movs	r1, #44	; 0x2c
 8004d96:	fb01 f303 	mul.w	r3, r1, r3
 8004d9a:	4413      	add	r3, r2
 8004d9c:	333d      	adds	r3, #61	; 0x3d
 8004d9e:	2200      	movs	r2, #0
 8004da0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	212c      	movs	r1, #44	; 0x2c
 8004da8:	fb01 f303 	mul.w	r3, r1, r3
 8004dac:	4413      	add	r3, r2
 8004dae:	3360      	adds	r3, #96	; 0x60
 8004db0:	2202      	movs	r2, #2
 8004db2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	4611      	mov	r1, r2
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f004 fd13 	bl	80097ea <USB_HC_Halt>
}
 8004dc4:	e2f7      	b.n	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	015a      	lsls	r2, r3, #5
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	4413      	add	r3, r2
 8004dce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ddc:	d112      	bne.n	8004e04 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	015a      	lsls	r2, r3, #5
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	4413      	add	r3, r2
 8004de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dea:	461a      	mov	r2, r3
 8004dec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004df0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	b2d2      	uxtb	r2, r2
 8004dfa:	4611      	mov	r1, r2
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f004 fcf4 	bl	80097ea <USB_HC_Halt>
}
 8004e02:	e2d8      	b.n	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	015a      	lsls	r2, r3, #5
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d140      	bne.n	8004e9c <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	212c      	movs	r1, #44	; 0x2c
 8004e20:	fb01 f303 	mul.w	r3, r1, r3
 8004e24:	4413      	add	r3, r2
 8004e26:	335c      	adds	r3, #92	; 0x5c
 8004e28:	2200      	movs	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	015a      	lsls	r2, r3, #5
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	4413      	add	r3, r2
 8004e34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e3e:	2b40      	cmp	r3, #64	; 0x40
 8004e40:	d111      	bne.n	8004e66 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	212c      	movs	r1, #44	; 0x2c
 8004e48:	fb01 f303 	mul.w	r3, r1, r3
 8004e4c:	4413      	add	r3, r2
 8004e4e:	333d      	adds	r3, #61	; 0x3d
 8004e50:	2201      	movs	r2, #1
 8004e52:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	015a      	lsls	r2, r3, #5
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e60:	461a      	mov	r2, r3
 8004e62:	2340      	movs	r3, #64	; 0x40
 8004e64:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	015a      	lsls	r2, r3, #5
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e72:	461a      	mov	r2, r3
 8004e74:	2301      	movs	r3, #1
 8004e76:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	212c      	movs	r1, #44	; 0x2c
 8004e7e:	fb01 f303 	mul.w	r3, r1, r3
 8004e82:	4413      	add	r3, r2
 8004e84:	3361      	adds	r3, #97	; 0x61
 8004e86:	2201      	movs	r2, #1
 8004e88:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	b2d2      	uxtb	r2, r2
 8004e92:	4611      	mov	r1, r2
 8004e94:	4618      	mov	r0, r3
 8004e96:	f004 fca8 	bl	80097ea <USB_HC_Halt>
}
 8004e9a:	e28c      	b.n	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	015a      	lsls	r2, r3, #5
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eae:	2b40      	cmp	r3, #64	; 0x40
 8004eb0:	d12c      	bne.n	8004f0c <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	212c      	movs	r1, #44	; 0x2c
 8004eb8:	fb01 f303 	mul.w	r3, r1, r3
 8004ebc:	4413      	add	r3, r2
 8004ebe:	3361      	adds	r3, #97	; 0x61
 8004ec0:	2204      	movs	r2, #4
 8004ec2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	212c      	movs	r1, #44	; 0x2c
 8004eca:	fb01 f303 	mul.w	r3, r1, r3
 8004ece:	4413      	add	r3, r2
 8004ed0:	333d      	adds	r3, #61	; 0x3d
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	212c      	movs	r1, #44	; 0x2c
 8004edc:	fb01 f303 	mul.w	r3, r1, r3
 8004ee0:	4413      	add	r3, r2
 8004ee2:	335c      	adds	r3, #92	; 0x5c
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	4611      	mov	r1, r2
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f004 fc79 	bl	80097ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	015a      	lsls	r2, r3, #5
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	4413      	add	r3, r2
 8004f00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f04:	461a      	mov	r2, r3
 8004f06:	2340      	movs	r3, #64	; 0x40
 8004f08:	6093      	str	r3, [r2, #8]
}
 8004f0a:	e254      	b.n	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	015a      	lsls	r2, r3, #5
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	4413      	add	r3, r2
 8004f14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f003 0308 	and.w	r3, r3, #8
 8004f1e:	2b08      	cmp	r3, #8
 8004f20:	d11a      	bne.n	8004f58 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	015a      	lsls	r2, r3, #5
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	4413      	add	r3, r2
 8004f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f2e:	461a      	mov	r2, r3
 8004f30:	2308      	movs	r3, #8
 8004f32:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	212c      	movs	r1, #44	; 0x2c
 8004f3a:	fb01 f303 	mul.w	r3, r1, r3
 8004f3e:	4413      	add	r3, r2
 8004f40:	3361      	adds	r3, #97	; 0x61
 8004f42:	2205      	movs	r2, #5
 8004f44:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	b2d2      	uxtb	r2, r2
 8004f4e:	4611      	mov	r1, r2
 8004f50:	4618      	mov	r0, r3
 8004f52:	f004 fc4a 	bl	80097ea <USB_HC_Halt>
}
 8004f56:	e22e      	b.n	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	015a      	lsls	r2, r3, #5
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	4413      	add	r3, r2
 8004f60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f003 0310 	and.w	r3, r3, #16
 8004f6a:	2b10      	cmp	r3, #16
 8004f6c:	d140      	bne.n	8004ff0 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	212c      	movs	r1, #44	; 0x2c
 8004f74:	fb01 f303 	mul.w	r3, r1, r3
 8004f78:	4413      	add	r3, r2
 8004f7a:	335c      	adds	r3, #92	; 0x5c
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	212c      	movs	r1, #44	; 0x2c
 8004f86:	fb01 f303 	mul.w	r3, r1, r3
 8004f8a:	4413      	add	r3, r2
 8004f8c:	3361      	adds	r3, #97	; 0x61
 8004f8e:	2203      	movs	r2, #3
 8004f90:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	212c      	movs	r1, #44	; 0x2c
 8004f98:	fb01 f303 	mul.w	r3, r1, r3
 8004f9c:	4413      	add	r3, r2
 8004f9e:	333d      	adds	r3, #61	; 0x3d
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d112      	bne.n	8004fcc <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	212c      	movs	r1, #44	; 0x2c
 8004fac:	fb01 f303 	mul.w	r3, r1, r3
 8004fb0:	4413      	add	r3, r2
 8004fb2:	333c      	adds	r3, #60	; 0x3c
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d108      	bne.n	8004fcc <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	212c      	movs	r1, #44	; 0x2c
 8004fc0:	fb01 f303 	mul.w	r3, r1, r3
 8004fc4:	4413      	add	r3, r2
 8004fc6:	333d      	adds	r3, #61	; 0x3d
 8004fc8:	2201      	movs	r2, #1
 8004fca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	b2d2      	uxtb	r2, r2
 8004fd4:	4611      	mov	r1, r2
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f004 fc07 	bl	80097ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	015a      	lsls	r2, r3, #5
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fe8:	461a      	mov	r2, r3
 8004fea:	2310      	movs	r3, #16
 8004fec:	6093      	str	r3, [r2, #8]
}
 8004fee:	e1e2      	b.n	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005002:	2b80      	cmp	r3, #128	; 0x80
 8005004:	d164      	bne.n	80050d0 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d111      	bne.n	8005032 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	212c      	movs	r1, #44	; 0x2c
 8005014:	fb01 f303 	mul.w	r3, r1, r3
 8005018:	4413      	add	r3, r2
 800501a:	3361      	adds	r3, #97	; 0x61
 800501c:	2206      	movs	r2, #6
 800501e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	4611      	mov	r1, r2
 800502a:	4618      	mov	r0, r3
 800502c:	f004 fbdd 	bl	80097ea <USB_HC_Halt>
 8005030:	e044      	b.n	80050bc <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	212c      	movs	r1, #44	; 0x2c
 8005038:	fb01 f303 	mul.w	r3, r1, r3
 800503c:	4413      	add	r3, r2
 800503e:	335c      	adds	r3, #92	; 0x5c
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	1c5a      	adds	r2, r3, #1
 8005044:	6879      	ldr	r1, [r7, #4]
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	202c      	movs	r0, #44	; 0x2c
 800504a:	fb00 f303 	mul.w	r3, r0, r3
 800504e:	440b      	add	r3, r1
 8005050:	335c      	adds	r3, #92	; 0x5c
 8005052:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	212c      	movs	r1, #44	; 0x2c
 800505a:	fb01 f303 	mul.w	r3, r1, r3
 800505e:	4413      	add	r3, r2
 8005060:	335c      	adds	r3, #92	; 0x5c
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b02      	cmp	r3, #2
 8005066:	d920      	bls.n	80050aa <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	212c      	movs	r1, #44	; 0x2c
 800506e:	fb01 f303 	mul.w	r3, r1, r3
 8005072:	4413      	add	r3, r2
 8005074:	335c      	adds	r3, #92	; 0x5c
 8005076:	2200      	movs	r2, #0
 8005078:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	212c      	movs	r1, #44	; 0x2c
 8005080:	fb01 f303 	mul.w	r3, r1, r3
 8005084:	4413      	add	r3, r2
 8005086:	3360      	adds	r3, #96	; 0x60
 8005088:	2204      	movs	r2, #4
 800508a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	b2d9      	uxtb	r1, r3
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	202c      	movs	r0, #44	; 0x2c
 8005096:	fb00 f303 	mul.w	r3, r0, r3
 800509a:	4413      	add	r3, r2
 800509c:	3360      	adds	r3, #96	; 0x60
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	461a      	mov	r2, r3
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f00a fb04 	bl	800f6b0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80050a8:	e008      	b.n	80050bc <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	212c      	movs	r1, #44	; 0x2c
 80050b0:	fb01 f303 	mul.w	r3, r1, r3
 80050b4:	4413      	add	r3, r2
 80050b6:	3360      	adds	r3, #96	; 0x60
 80050b8:	2202      	movs	r2, #2
 80050ba:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	015a      	lsls	r2, r3, #5
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	4413      	add	r3, r2
 80050c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050c8:	461a      	mov	r2, r3
 80050ca:	2380      	movs	r3, #128	; 0x80
 80050cc:	6093      	str	r3, [r2, #8]
}
 80050ce:	e172      	b.n	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	015a      	lsls	r2, r3, #5
 80050d4:	69bb      	ldr	r3, [r7, #24]
 80050d6:	4413      	add	r3, r2
 80050d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050e6:	d11b      	bne.n	8005120 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	212c      	movs	r1, #44	; 0x2c
 80050ee:	fb01 f303 	mul.w	r3, r1, r3
 80050f2:	4413      	add	r3, r2
 80050f4:	3361      	adds	r3, #97	; 0x61
 80050f6:	2208      	movs	r2, #8
 80050f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	b2d2      	uxtb	r2, r2
 8005102:	4611      	mov	r1, r2
 8005104:	4618      	mov	r0, r3
 8005106:	f004 fb70 	bl	80097ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	015a      	lsls	r2, r3, #5
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	4413      	add	r3, r2
 8005112:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005116:	461a      	mov	r2, r3
 8005118:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800511c:	6093      	str	r3, [r2, #8]
}
 800511e:	e14a      	b.n	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	015a      	lsls	r2, r3, #5
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	4413      	add	r3, r2
 8005128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b02      	cmp	r3, #2
 8005134:	f040 813f 	bne.w	80053b6 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	212c      	movs	r1, #44	; 0x2c
 800513e:	fb01 f303 	mul.w	r3, r1, r3
 8005142:	4413      	add	r3, r2
 8005144:	3361      	adds	r3, #97	; 0x61
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	2b01      	cmp	r3, #1
 800514a:	d17d      	bne.n	8005248 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	212c      	movs	r1, #44	; 0x2c
 8005152:	fb01 f303 	mul.w	r3, r1, r3
 8005156:	4413      	add	r3, r2
 8005158:	3360      	adds	r3, #96	; 0x60
 800515a:	2201      	movs	r2, #1
 800515c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	212c      	movs	r1, #44	; 0x2c
 8005164:	fb01 f303 	mul.w	r3, r1, r3
 8005168:	4413      	add	r3, r2
 800516a:	333f      	adds	r3, #63	; 0x3f
 800516c:	781b      	ldrb	r3, [r3, #0]
 800516e:	2b02      	cmp	r3, #2
 8005170:	d00a      	beq.n	8005188 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	212c      	movs	r1, #44	; 0x2c
 8005178:	fb01 f303 	mul.w	r3, r1, r3
 800517c:	4413      	add	r3, r2
 800517e:	333f      	adds	r3, #63	; 0x3f
 8005180:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005182:	2b03      	cmp	r3, #3
 8005184:	f040 8100 	bne.w	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d113      	bne.n	80051b8 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	212c      	movs	r1, #44	; 0x2c
 8005196:	fb01 f303 	mul.w	r3, r1, r3
 800519a:	4413      	add	r3, r2
 800519c:	3355      	adds	r3, #85	; 0x55
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	f083 0301 	eor.w	r3, r3, #1
 80051a4:	b2d8      	uxtb	r0, r3
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	212c      	movs	r1, #44	; 0x2c
 80051ac:	fb01 f303 	mul.w	r3, r1, r3
 80051b0:	4413      	add	r3, r2
 80051b2:	3355      	adds	r3, #85	; 0x55
 80051b4:	4602      	mov	r2, r0
 80051b6:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	691b      	ldr	r3, [r3, #16]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	f040 80e3 	bne.w	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	212c      	movs	r1, #44	; 0x2c
 80051c8:	fb01 f303 	mul.w	r3, r1, r3
 80051cc:	4413      	add	r3, r2
 80051ce:	334c      	adds	r3, #76	; 0x4c
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f000 80d8 	beq.w	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	212c      	movs	r1, #44	; 0x2c
 80051de:	fb01 f303 	mul.w	r3, r1, r3
 80051e2:	4413      	add	r3, r2
 80051e4:	334c      	adds	r3, #76	; 0x4c
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6879      	ldr	r1, [r7, #4]
 80051ea:	697a      	ldr	r2, [r7, #20]
 80051ec:	202c      	movs	r0, #44	; 0x2c
 80051ee:	fb00 f202 	mul.w	r2, r0, r2
 80051f2:	440a      	add	r2, r1
 80051f4:	3240      	adds	r2, #64	; 0x40
 80051f6:	8812      	ldrh	r2, [r2, #0]
 80051f8:	4413      	add	r3, r2
 80051fa:	3b01      	subs	r3, #1
 80051fc:	6879      	ldr	r1, [r7, #4]
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	202c      	movs	r0, #44	; 0x2c
 8005202:	fb00 f202 	mul.w	r2, r0, r2
 8005206:	440a      	add	r2, r1
 8005208:	3240      	adds	r2, #64	; 0x40
 800520a:	8812      	ldrh	r2, [r2, #0]
 800520c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005210:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 80b5 	beq.w	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	212c      	movs	r1, #44	; 0x2c
 8005224:	fb01 f303 	mul.w	r3, r1, r3
 8005228:	4413      	add	r3, r2
 800522a:	3355      	adds	r3, #85	; 0x55
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	f083 0301 	eor.w	r3, r3, #1
 8005232:	b2d8      	uxtb	r0, r3
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	212c      	movs	r1, #44	; 0x2c
 800523a:	fb01 f303 	mul.w	r3, r1, r3
 800523e:	4413      	add	r3, r2
 8005240:	3355      	adds	r3, #85	; 0x55
 8005242:	4602      	mov	r2, r0
 8005244:	701a      	strb	r2, [r3, #0]
 8005246:	e09f      	b.n	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	212c      	movs	r1, #44	; 0x2c
 800524e:	fb01 f303 	mul.w	r3, r1, r3
 8005252:	4413      	add	r3, r2
 8005254:	3361      	adds	r3, #97	; 0x61
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	2b03      	cmp	r3, #3
 800525a:	d109      	bne.n	8005270 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	212c      	movs	r1, #44	; 0x2c
 8005262:	fb01 f303 	mul.w	r3, r1, r3
 8005266:	4413      	add	r3, r2
 8005268:	3360      	adds	r3, #96	; 0x60
 800526a:	2202      	movs	r2, #2
 800526c:	701a      	strb	r2, [r3, #0]
 800526e:	e08b      	b.n	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	212c      	movs	r1, #44	; 0x2c
 8005276:	fb01 f303 	mul.w	r3, r1, r3
 800527a:	4413      	add	r3, r2
 800527c:	3361      	adds	r3, #97	; 0x61
 800527e:	781b      	ldrb	r3, [r3, #0]
 8005280:	2b04      	cmp	r3, #4
 8005282:	d109      	bne.n	8005298 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	212c      	movs	r1, #44	; 0x2c
 800528a:	fb01 f303 	mul.w	r3, r1, r3
 800528e:	4413      	add	r3, r2
 8005290:	3360      	adds	r3, #96	; 0x60
 8005292:	2202      	movs	r2, #2
 8005294:	701a      	strb	r2, [r3, #0]
 8005296:	e077      	b.n	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	212c      	movs	r1, #44	; 0x2c
 800529e:	fb01 f303 	mul.w	r3, r1, r3
 80052a2:	4413      	add	r3, r2
 80052a4:	3361      	adds	r3, #97	; 0x61
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	2b05      	cmp	r3, #5
 80052aa:	d109      	bne.n	80052c0 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	212c      	movs	r1, #44	; 0x2c
 80052b2:	fb01 f303 	mul.w	r3, r1, r3
 80052b6:	4413      	add	r3, r2
 80052b8:	3360      	adds	r3, #96	; 0x60
 80052ba:	2205      	movs	r2, #5
 80052bc:	701a      	strb	r2, [r3, #0]
 80052be:	e063      	b.n	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	212c      	movs	r1, #44	; 0x2c
 80052c6:	fb01 f303 	mul.w	r3, r1, r3
 80052ca:	4413      	add	r3, r2
 80052cc:	3361      	adds	r3, #97	; 0x61
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	2b06      	cmp	r3, #6
 80052d2:	d009      	beq.n	80052e8 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	212c      	movs	r1, #44	; 0x2c
 80052da:	fb01 f303 	mul.w	r3, r1, r3
 80052de:	4413      	add	r3, r2
 80052e0:	3361      	adds	r3, #97	; 0x61
 80052e2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80052e4:	2b08      	cmp	r3, #8
 80052e6:	d14f      	bne.n	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	212c      	movs	r1, #44	; 0x2c
 80052ee:	fb01 f303 	mul.w	r3, r1, r3
 80052f2:	4413      	add	r3, r2
 80052f4:	335c      	adds	r3, #92	; 0x5c
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	6879      	ldr	r1, [r7, #4]
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	202c      	movs	r0, #44	; 0x2c
 8005300:	fb00 f303 	mul.w	r3, r0, r3
 8005304:	440b      	add	r3, r1
 8005306:	335c      	adds	r3, #92	; 0x5c
 8005308:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	212c      	movs	r1, #44	; 0x2c
 8005310:	fb01 f303 	mul.w	r3, r1, r3
 8005314:	4413      	add	r3, r2
 8005316:	335c      	adds	r3, #92	; 0x5c
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2b02      	cmp	r3, #2
 800531c:	d912      	bls.n	8005344 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	212c      	movs	r1, #44	; 0x2c
 8005324:	fb01 f303 	mul.w	r3, r1, r3
 8005328:	4413      	add	r3, r2
 800532a:	335c      	adds	r3, #92	; 0x5c
 800532c:	2200      	movs	r2, #0
 800532e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	212c      	movs	r1, #44	; 0x2c
 8005336:	fb01 f303 	mul.w	r3, r1, r3
 800533a:	4413      	add	r3, r2
 800533c:	3360      	adds	r3, #96	; 0x60
 800533e:	2204      	movs	r2, #4
 8005340:	701a      	strb	r2, [r3, #0]
 8005342:	e021      	b.n	8005388 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	212c      	movs	r1, #44	; 0x2c
 800534a:	fb01 f303 	mul.w	r3, r1, r3
 800534e:	4413      	add	r3, r2
 8005350:	3360      	adds	r3, #96	; 0x60
 8005352:	2202      	movs	r2, #2
 8005354:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	015a      	lsls	r2, r3, #5
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	4413      	add	r3, r2
 800535e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800536c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005374:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	015a      	lsls	r2, r3, #5
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	4413      	add	r3, r2
 800537e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005382:	461a      	mov	r2, r3
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	015a      	lsls	r2, r3, #5
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	4413      	add	r3, r2
 8005390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005394:	461a      	mov	r2, r3
 8005396:	2302      	movs	r3, #2
 8005398:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	b2d9      	uxtb	r1, r3
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	202c      	movs	r0, #44	; 0x2c
 80053a4:	fb00 f303 	mul.w	r3, r0, r3
 80053a8:	4413      	add	r3, r2
 80053aa:	3360      	adds	r3, #96	; 0x60
 80053ac:	781b      	ldrb	r3, [r3, #0]
 80053ae:	461a      	mov	r2, r3
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f00a f97d 	bl	800f6b0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80053b6:	bf00      	nop
 80053b8:	3720      	adds	r7, #32
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b08a      	sub	sp, #40	; 0x28
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	f003 030f 	and.w	r3, r3, #15
 80053de:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	0c5b      	lsrs	r3, r3, #17
 80053e4:	f003 030f 	and.w	r3, r3, #15
 80053e8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	091b      	lsrs	r3, r3, #4
 80053ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80053f2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d004      	beq.n	8005404 <HCD_RXQLVL_IRQHandler+0x46>
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	2b05      	cmp	r3, #5
 80053fe:	f000 80a9 	beq.w	8005554 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005402:	e0aa      	b.n	800555a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 80a6 	beq.w	8005558 <HCD_RXQLVL_IRQHandler+0x19a>
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	212c      	movs	r1, #44	; 0x2c
 8005412:	fb01 f303 	mul.w	r3, r1, r3
 8005416:	4413      	add	r3, r2
 8005418:	3344      	adds	r3, #68	; 0x44
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 809b 	beq.w	8005558 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	212c      	movs	r1, #44	; 0x2c
 8005428:	fb01 f303 	mul.w	r3, r1, r3
 800542c:	4413      	add	r3, r2
 800542e:	3350      	adds	r3, #80	; 0x50
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	441a      	add	r2, r3
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	202c      	movs	r0, #44	; 0x2c
 800543c:	fb00 f303 	mul.w	r3, r0, r3
 8005440:	440b      	add	r3, r1
 8005442:	334c      	adds	r3, #76	; 0x4c
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	429a      	cmp	r2, r3
 8005448:	d87a      	bhi.n	8005540 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6818      	ldr	r0, [r3, #0]
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	212c      	movs	r1, #44	; 0x2c
 8005454:	fb01 f303 	mul.w	r3, r1, r3
 8005458:	4413      	add	r3, r2
 800545a:	3344      	adds	r3, #68	; 0x44
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	b292      	uxth	r2, r2
 8005462:	4619      	mov	r1, r3
 8005464:	f003 fd18 	bl	8008e98 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	212c      	movs	r1, #44	; 0x2c
 800546e:	fb01 f303 	mul.w	r3, r1, r3
 8005472:	4413      	add	r3, r2
 8005474:	3344      	adds	r3, #68	; 0x44
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	441a      	add	r2, r3
 800547c:	6879      	ldr	r1, [r7, #4]
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	202c      	movs	r0, #44	; 0x2c
 8005482:	fb00 f303 	mul.w	r3, r0, r3
 8005486:	440b      	add	r3, r1
 8005488:	3344      	adds	r3, #68	; 0x44
 800548a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	69bb      	ldr	r3, [r7, #24]
 8005490:	212c      	movs	r1, #44	; 0x2c
 8005492:	fb01 f303 	mul.w	r3, r1, r3
 8005496:	4413      	add	r3, r2
 8005498:	3350      	adds	r3, #80	; 0x50
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	441a      	add	r2, r3
 80054a0:	6879      	ldr	r1, [r7, #4]
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	202c      	movs	r0, #44	; 0x2c
 80054a6:	fb00 f303 	mul.w	r3, r0, r3
 80054aa:	440b      	add	r3, r1
 80054ac:	3350      	adds	r3, #80	; 0x50
 80054ae:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	015a      	lsls	r2, r3, #5
 80054b4:	6a3b      	ldr	r3, [r7, #32]
 80054b6:	4413      	add	r3, r2
 80054b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	0cdb      	lsrs	r3, r3, #19
 80054c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054c4:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	212c      	movs	r1, #44	; 0x2c
 80054cc:	fb01 f303 	mul.w	r3, r1, r3
 80054d0:	4413      	add	r3, r2
 80054d2:	3340      	adds	r3, #64	; 0x40
 80054d4:	881b      	ldrh	r3, [r3, #0]
 80054d6:	461a      	mov	r2, r3
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	4293      	cmp	r3, r2
 80054dc:	d13c      	bne.n	8005558 <HCD_RXQLVL_IRQHandler+0x19a>
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d039      	beq.n	8005558 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80054fa:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005502:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	015a      	lsls	r2, r3, #5
 8005508:	6a3b      	ldr	r3, [r7, #32]
 800550a:	4413      	add	r3, r2
 800550c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005510:	461a      	mov	r2, r3
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	212c      	movs	r1, #44	; 0x2c
 800551c:	fb01 f303 	mul.w	r3, r1, r3
 8005520:	4413      	add	r3, r2
 8005522:	3354      	adds	r3, #84	; 0x54
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	f083 0301 	eor.w	r3, r3, #1
 800552a:	b2d8      	uxtb	r0, r3
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	212c      	movs	r1, #44	; 0x2c
 8005532:	fb01 f303 	mul.w	r3, r1, r3
 8005536:	4413      	add	r3, r2
 8005538:	3354      	adds	r3, #84	; 0x54
 800553a:	4602      	mov	r2, r0
 800553c:	701a      	strb	r2, [r3, #0]
      break;
 800553e:	e00b      	b.n	8005558 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	212c      	movs	r1, #44	; 0x2c
 8005546:	fb01 f303 	mul.w	r3, r1, r3
 800554a:	4413      	add	r3, r2
 800554c:	3360      	adds	r3, #96	; 0x60
 800554e:	2204      	movs	r2, #4
 8005550:	701a      	strb	r2, [r3, #0]
      break;
 8005552:	e001      	b.n	8005558 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8005554:	bf00      	nop
 8005556:	e000      	b.n	800555a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8005558:	bf00      	nop
  }
}
 800555a:	bf00      	nop
 800555c:	3728      	adds	r7, #40	; 0x28
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b086      	sub	sp, #24
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800558e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f003 0302 	and.w	r3, r3, #2
 8005596:	2b02      	cmp	r3, #2
 8005598:	d10b      	bne.n	80055b2 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f003 0301 	and.w	r3, r3, #1
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d102      	bne.n	80055aa <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f00a f867 	bl	800f678 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	f043 0302 	orr.w	r3, r3, #2
 80055b0:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f003 0308 	and.w	r3, r3, #8
 80055b8:	2b08      	cmp	r3, #8
 80055ba:	d132      	bne.n	8005622 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	f043 0308 	orr.w	r3, r3, #8
 80055c2:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f003 0304 	and.w	r3, r3, #4
 80055ca:	2b04      	cmp	r3, #4
 80055cc:	d126      	bne.n	800561c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d113      	bne.n	80055fe <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80055dc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80055e0:	d106      	bne.n	80055f0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2102      	movs	r1, #2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f003 fdc3 	bl	8009174 <USB_InitFSLSPClkSel>
 80055ee:	e011      	b.n	8005614 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2101      	movs	r1, #1
 80055f6:	4618      	mov	r0, r3
 80055f8:	f003 fdbc 	bl	8009174 <USB_InitFSLSPClkSel>
 80055fc:	e00a      	b.n	8005614 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	2b01      	cmp	r3, #1
 8005604:	d106      	bne.n	8005614 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800560c:	461a      	mov	r2, r3
 800560e:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005612:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f00a f859 	bl	800f6cc <HAL_HCD_PortEnabled_Callback>
 800561a:	e002      	b.n	8005622 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f00a f863 	bl	800f6e8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f003 0320 	and.w	r3, r3, #32
 8005628:	2b20      	cmp	r3, #32
 800562a:	d103      	bne.n	8005634 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f043 0320 	orr.w	r3, r3, #32
 8005632:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800563a:	461a      	mov	r2, r3
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	6013      	str	r3, [r2, #0]
}
 8005640:	bf00      	nop
 8005642:	3718      	adds	r7, #24
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e12b      	b.n	80058b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d106      	bne.n	8005674 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7fc fb8a 	bl	8001d88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2224      	movs	r2, #36	; 0x24
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f022 0201 	bic.w	r2, r2, #1
 800568a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800569a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80056aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80056ac:	f003 f854 	bl	8008758 <HAL_RCC_GetPCLK1Freq>
 80056b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	4a81      	ldr	r2, [pc, #516]	; (80058bc <HAL_I2C_Init+0x274>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d807      	bhi.n	80056cc <HAL_I2C_Init+0x84>
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4a80      	ldr	r2, [pc, #512]	; (80058c0 <HAL_I2C_Init+0x278>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	bf94      	ite	ls
 80056c4:	2301      	movls	r3, #1
 80056c6:	2300      	movhi	r3, #0
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	e006      	b.n	80056da <HAL_I2C_Init+0x92>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	4a7d      	ldr	r2, [pc, #500]	; (80058c4 <HAL_I2C_Init+0x27c>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	bf94      	ite	ls
 80056d4:	2301      	movls	r3, #1
 80056d6:	2300      	movhi	r3, #0
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e0e7      	b.n	80058b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	4a78      	ldr	r2, [pc, #480]	; (80058c8 <HAL_I2C_Init+0x280>)
 80056e6:	fba2 2303 	umull	r2, r3, r2, r3
 80056ea:	0c9b      	lsrs	r3, r3, #18
 80056ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68ba      	ldr	r2, [r7, #8]
 80056fe:	430a      	orrs	r2, r1
 8005700:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	6a1b      	ldr	r3, [r3, #32]
 8005708:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	4a6a      	ldr	r2, [pc, #424]	; (80058bc <HAL_I2C_Init+0x274>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d802      	bhi.n	800571c <HAL_I2C_Init+0xd4>
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	3301      	adds	r3, #1
 800571a:	e009      	b.n	8005730 <HAL_I2C_Init+0xe8>
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005722:	fb02 f303 	mul.w	r3, r2, r3
 8005726:	4a69      	ldr	r2, [pc, #420]	; (80058cc <HAL_I2C_Init+0x284>)
 8005728:	fba2 2303 	umull	r2, r3, r2, r3
 800572c:	099b      	lsrs	r3, r3, #6
 800572e:	3301      	adds	r3, #1
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	6812      	ldr	r2, [r2, #0]
 8005734:	430b      	orrs	r3, r1
 8005736:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	69db      	ldr	r3, [r3, #28]
 800573e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005742:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	495c      	ldr	r1, [pc, #368]	; (80058bc <HAL_I2C_Init+0x274>)
 800574c:	428b      	cmp	r3, r1
 800574e:	d819      	bhi.n	8005784 <HAL_I2C_Init+0x13c>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	1e59      	subs	r1, r3, #1
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	005b      	lsls	r3, r3, #1
 800575a:	fbb1 f3f3 	udiv	r3, r1, r3
 800575e:	1c59      	adds	r1, r3, #1
 8005760:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005764:	400b      	ands	r3, r1
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00a      	beq.n	8005780 <HAL_I2C_Init+0x138>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	1e59      	subs	r1, r3, #1
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	fbb1 f3f3 	udiv	r3, r1, r3
 8005778:	3301      	adds	r3, #1
 800577a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800577e:	e051      	b.n	8005824 <HAL_I2C_Init+0x1dc>
 8005780:	2304      	movs	r3, #4
 8005782:	e04f      	b.n	8005824 <HAL_I2C_Init+0x1dc>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d111      	bne.n	80057b0 <HAL_I2C_Init+0x168>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	1e58      	subs	r0, r3, #1
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6859      	ldr	r1, [r3, #4]
 8005794:	460b      	mov	r3, r1
 8005796:	005b      	lsls	r3, r3, #1
 8005798:	440b      	add	r3, r1
 800579a:	fbb0 f3f3 	udiv	r3, r0, r3
 800579e:	3301      	adds	r3, #1
 80057a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	bf0c      	ite	eq
 80057a8:	2301      	moveq	r3, #1
 80057aa:	2300      	movne	r3, #0
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	e012      	b.n	80057d6 <HAL_I2C_Init+0x18e>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	1e58      	subs	r0, r3, #1
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6859      	ldr	r1, [r3, #4]
 80057b8:	460b      	mov	r3, r1
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	440b      	add	r3, r1
 80057be:	0099      	lsls	r1, r3, #2
 80057c0:	440b      	add	r3, r1
 80057c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80057c6:	3301      	adds	r3, #1
 80057c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	bf0c      	ite	eq
 80057d0:	2301      	moveq	r3, #1
 80057d2:	2300      	movne	r3, #0
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <HAL_I2C_Init+0x196>
 80057da:	2301      	movs	r3, #1
 80057dc:	e022      	b.n	8005824 <HAL_I2C_Init+0x1dc>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d10e      	bne.n	8005804 <HAL_I2C_Init+0x1bc>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	1e58      	subs	r0, r3, #1
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6859      	ldr	r1, [r3, #4]
 80057ee:	460b      	mov	r3, r1
 80057f0:	005b      	lsls	r3, r3, #1
 80057f2:	440b      	add	r3, r1
 80057f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80057f8:	3301      	adds	r3, #1
 80057fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005802:	e00f      	b.n	8005824 <HAL_I2C_Init+0x1dc>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	1e58      	subs	r0, r3, #1
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6859      	ldr	r1, [r3, #4]
 800580c:	460b      	mov	r3, r1
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	440b      	add	r3, r1
 8005812:	0099      	lsls	r1, r3, #2
 8005814:	440b      	add	r3, r1
 8005816:	fbb0 f3f3 	udiv	r3, r0, r3
 800581a:	3301      	adds	r3, #1
 800581c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005820:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005824:	6879      	ldr	r1, [r7, #4]
 8005826:	6809      	ldr	r1, [r1, #0]
 8005828:	4313      	orrs	r3, r2
 800582a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	69da      	ldr	r2, [r3, #28]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a1b      	ldr	r3, [r3, #32]
 800583e:	431a      	orrs	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	430a      	orrs	r2, r1
 8005846:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005852:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	6911      	ldr	r1, [r2, #16]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	68d2      	ldr	r2, [r2, #12]
 800585e:	4311      	orrs	r1, r2
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6812      	ldr	r2, [r2, #0]
 8005864:	430b      	orrs	r3, r1
 8005866:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	695a      	ldr	r2, [r3, #20]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	431a      	orrs	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	430a      	orrs	r2, r1
 8005882:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0201 	orr.w	r2, r2, #1
 8005892:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2220      	movs	r2, #32
 800589e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	000186a0 	.word	0x000186a0
 80058c0:	001e847f 	.word	0x001e847f
 80058c4:	003d08ff 	.word	0x003d08ff
 80058c8:	431bde83 	.word	0x431bde83
 80058cc:	10624dd3 	.word	0x10624dd3

080058d0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d101      	bne.n	80058e2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e021      	b.n	8005926 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2224      	movs	r2, #36	; 0x24
 80058e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0201 	bic.w	r2, r2, #1
 80058f8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7fc fa8c 	bl	8001e18 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
	...

08005930 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b088      	sub	sp, #32
 8005934:	af02      	add	r7, sp, #8
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	607a      	str	r2, [r7, #4]
 800593a:	461a      	mov	r2, r3
 800593c:	460b      	mov	r3, r1
 800593e:	817b      	strh	r3, [r7, #10]
 8005940:	4613      	mov	r3, r2
 8005942:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005944:	f7fd faae 	bl	8002ea4 <HAL_GetTick>
 8005948:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b20      	cmp	r3, #32
 8005954:	f040 80e0 	bne.w	8005b18 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	9300      	str	r3, [sp, #0]
 800595c:	2319      	movs	r3, #25
 800595e:	2201      	movs	r2, #1
 8005960:	4970      	ldr	r1, [pc, #448]	; (8005b24 <HAL_I2C_Master_Transmit+0x1f4>)
 8005962:	68f8      	ldr	r0, [r7, #12]
 8005964:	f001 f904 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8005968:	4603      	mov	r3, r0
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800596e:	2302      	movs	r3, #2
 8005970:	e0d3      	b.n	8005b1a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005978:	2b01      	cmp	r3, #1
 800597a:	d101      	bne.n	8005980 <HAL_I2C_Master_Transmit+0x50>
 800597c:	2302      	movs	r3, #2
 800597e:	e0cc      	b.n	8005b1a <HAL_I2C_Master_Transmit+0x1ea>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0301 	and.w	r3, r3, #1
 8005992:	2b01      	cmp	r3, #1
 8005994:	d007      	beq.n	80059a6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f042 0201 	orr.w	r2, r2, #1
 80059a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2221      	movs	r2, #33	; 0x21
 80059ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2210      	movs	r2, #16
 80059c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	893a      	ldrh	r2, [r7, #8]
 80059d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059dc:	b29a      	uxth	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	4a50      	ldr	r2, [pc, #320]	; (8005b28 <HAL_I2C_Master_Transmit+0x1f8>)
 80059e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80059e8:	8979      	ldrh	r1, [r7, #10]
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	6a3a      	ldr	r2, [r7, #32]
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	f000 fdf0 	bl	80065d4 <I2C_MasterRequestWrite>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d001      	beq.n	80059fe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e08d      	b.n	8005b1a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059fe:	2300      	movs	r3, #0
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	695b      	ldr	r3, [r3, #20]
 8005a08:	613b      	str	r3, [r7, #16]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	613b      	str	r3, [r7, #16]
 8005a12:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005a14:	e066      	b.n	8005ae4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a16:	697a      	ldr	r2, [r7, #20]
 8005a18:	6a39      	ldr	r1, [r7, #32]
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f001 f97e 	bl	8006d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00d      	beq.n	8005a42 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2a:	2b04      	cmp	r3, #4
 8005a2c:	d107      	bne.n	8005a3e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a3c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e06b      	b.n	8005b1a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a46:	781a      	ldrb	r2, [r3, #0]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	b29a      	uxth	r2, r3
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	b29a      	uxth	r2, r3
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	695b      	ldr	r3, [r3, #20]
 8005a78:	f003 0304 	and.w	r3, r3, #4
 8005a7c:	2b04      	cmp	r3, #4
 8005a7e:	d11b      	bne.n	8005ab8 <HAL_I2C_Master_Transmit+0x188>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d017      	beq.n	8005ab8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	781a      	ldrb	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	1c5a      	adds	r2, r3, #1
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ab8:	697a      	ldr	r2, [r7, #20]
 8005aba:	6a39      	ldr	r1, [r7, #32]
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f001 f96e 	bl	8006d9e <I2C_WaitOnBTFFlagUntilTimeout>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00d      	beq.n	8005ae4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005acc:	2b04      	cmp	r3, #4
 8005ace:	d107      	bne.n	8005ae0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ade:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e01a      	b.n	8005b1a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d194      	bne.n	8005a16 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005afa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2220      	movs	r2, #32
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005b14:	2300      	movs	r3, #0
 8005b16:	e000      	b.n	8005b1a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005b18:	2302      	movs	r3, #2
  }
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3718      	adds	r7, #24
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	00100002 	.word	0x00100002
 8005b28:	ffff0000 	.word	0xffff0000

08005b2c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b08c      	sub	sp, #48	; 0x30
 8005b30:	af02      	add	r7, sp, #8
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	607a      	str	r2, [r7, #4]
 8005b36:	461a      	mov	r2, r3
 8005b38:	460b      	mov	r3, r1
 8005b3a:	817b      	strh	r3, [r7, #10]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b40:	f7fd f9b0 	bl	8002ea4 <HAL_GetTick>
 8005b44:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	2b20      	cmp	r3, #32
 8005b50:	f040 820b 	bne.w	8005f6a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b56:	9300      	str	r3, [sp, #0]
 8005b58:	2319      	movs	r3, #25
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	497c      	ldr	r1, [pc, #496]	; (8005d50 <HAL_I2C_Master_Receive+0x224>)
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f001 f806 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d001      	beq.n	8005b6e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005b6a:	2302      	movs	r3, #2
 8005b6c:	e1fe      	b.n	8005f6c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d101      	bne.n	8005b7c <HAL_I2C_Master_Receive+0x50>
 8005b78:	2302      	movs	r3, #2
 8005b7a:	e1f7      	b.n	8005f6c <HAL_I2C_Master_Receive+0x440>
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d007      	beq.n	8005ba2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f042 0201 	orr.w	r2, r2, #1
 8005ba0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bb0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2222      	movs	r2, #34	; 0x22
 8005bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2210      	movs	r2, #16
 8005bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	893a      	ldrh	r2, [r7, #8]
 8005bd2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bd8:	b29a      	uxth	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	4a5c      	ldr	r2, [pc, #368]	; (8005d54 <HAL_I2C_Master_Receive+0x228>)
 8005be2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005be4:	8979      	ldrh	r1, [r7, #10]
 8005be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f000 fd74 	bl	80066d8 <I2C_MasterRequestRead>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e1b8      	b.n	8005f6c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d113      	bne.n	8005c2a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c02:	2300      	movs	r3, #0
 8005c04:	623b      	str	r3, [r7, #32]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	695b      	ldr	r3, [r3, #20]
 8005c0c:	623b      	str	r3, [r7, #32]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	699b      	ldr	r3, [r3, #24]
 8005c14:	623b      	str	r3, [r7, #32]
 8005c16:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c26:	601a      	str	r2, [r3, #0]
 8005c28:	e18c      	b.n	8005f44 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d11b      	bne.n	8005c6a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c42:	2300      	movs	r3, #0
 8005c44:	61fb      	str	r3, [r7, #28]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	695b      	ldr	r3, [r3, #20]
 8005c4c:	61fb      	str	r3, [r7, #28]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	61fb      	str	r3, [r7, #28]
 8005c56:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	e16c      	b.n	8005f44 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d11b      	bne.n	8005caa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c80:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c92:	2300      	movs	r3, #0
 8005c94:	61bb      	str	r3, [r7, #24]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	61bb      	str	r3, [r7, #24]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	699b      	ldr	r3, [r3, #24]
 8005ca4:	61bb      	str	r3, [r7, #24]
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	e14c      	b.n	8005f44 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005cb8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cba:	2300      	movs	r3, #0
 8005cbc:	617b      	str	r3, [r7, #20]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	617b      	str	r3, [r7, #20]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	699b      	ldr	r3, [r3, #24]
 8005ccc:	617b      	str	r3, [r7, #20]
 8005cce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005cd0:	e138      	b.n	8005f44 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cd6:	2b03      	cmp	r3, #3
 8005cd8:	f200 80f1 	bhi.w	8005ebe <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d123      	bne.n	8005d2c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ce6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f001 f899 	bl	8006e20 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d001      	beq.n	8005cf8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e139      	b.n	8005f6c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	691a      	ldr	r2, [r3, #16]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d02:	b2d2      	uxtb	r2, r2
 8005d04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0a:	1c5a      	adds	r2, r3, #1
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d14:	3b01      	subs	r3, #1
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	3b01      	subs	r3, #1
 8005d24:	b29a      	uxth	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005d2a:	e10b      	b.n	8005f44 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d14e      	bne.n	8005dd2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	4906      	ldr	r1, [pc, #24]	; (8005d58 <HAL_I2C_Master_Receive+0x22c>)
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f000 ff16 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d008      	beq.n	8005d5c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e10e      	b.n	8005f6c <HAL_I2C_Master_Receive+0x440>
 8005d4e:	bf00      	nop
 8005d50:	00100002 	.word	0x00100002
 8005d54:	ffff0000 	.word	0xffff0000
 8005d58:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	691a      	ldr	r2, [r3, #16]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d76:	b2d2      	uxtb	r2, r2
 8005d78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7e:	1c5a      	adds	r2, r3, #1
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	b29a      	uxth	r2, r3
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	3b01      	subs	r3, #1
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	691a      	ldr	r2, [r3, #16]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da8:	b2d2      	uxtb	r2, r2
 8005daa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db0:	1c5a      	adds	r2, r3, #1
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	b29a      	uxth	r2, r3
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005dd0:	e0b8      	b.n	8005f44 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd4:	9300      	str	r3, [sp, #0]
 8005dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd8:	2200      	movs	r2, #0
 8005dda:	4966      	ldr	r1, [pc, #408]	; (8005f74 <HAL_I2C_Master_Receive+0x448>)
 8005ddc:	68f8      	ldr	r0, [r7, #12]
 8005dde:	f000 fec7 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8005de2:	4603      	mov	r3, r0
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d001      	beq.n	8005dec <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e0bf      	b.n	8005f6c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	691a      	ldr	r2, [r3, #16]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e06:	b2d2      	uxtb	r2, r2
 8005e08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	b29a      	uxth	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	3b01      	subs	r3, #1
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e30:	9300      	str	r3, [sp, #0]
 8005e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e34:	2200      	movs	r2, #0
 8005e36:	494f      	ldr	r1, [pc, #316]	; (8005f74 <HAL_I2C_Master_Receive+0x448>)
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f000 fe99 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d001      	beq.n	8005e48 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e091      	b.n	8005f6c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	691a      	ldr	r2, [r3, #16]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e62:	b2d2      	uxtb	r2, r2
 8005e64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e6a:	1c5a      	adds	r2, r3, #1
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e74:	3b01      	subs	r3, #1
 8005e76:	b29a      	uxth	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	3b01      	subs	r3, #1
 8005e84:	b29a      	uxth	r2, r3
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	691a      	ldr	r2, [r3, #16]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e94:	b2d2      	uxtb	r2, r2
 8005e96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9c:	1c5a      	adds	r2, r3, #1
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	b29a      	uxth	r2, r3
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	b29a      	uxth	r2, r3
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005ebc:	e042      	b.n	8005f44 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ebe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ec0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f000 ffac 	bl	8006e20 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e04c      	b.n	8005f6c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	691a      	ldr	r2, [r3, #16]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005edc:	b2d2      	uxtb	r2, r2
 8005ede:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee4:	1c5a      	adds	r2, r3, #1
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	3b01      	subs	r3, #1
 8005efe:	b29a      	uxth	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	f003 0304 	and.w	r3, r3, #4
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	d118      	bne.n	8005f44 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	691a      	ldr	r2, [r3, #16]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f47f aec2 	bne.w	8005cd2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2220      	movs	r2, #32
 8005f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f66:	2300      	movs	r3, #0
 8005f68:	e000      	b.n	8005f6c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005f6a:	2302      	movs	r3, #2
  }
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3728      	adds	r7, #40	; 0x28
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	00010004 	.word	0x00010004

08005f78 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b088      	sub	sp, #32
 8005f7c:	af02      	add	r7, sp, #8
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	4608      	mov	r0, r1
 8005f82:	4611      	mov	r1, r2
 8005f84:	461a      	mov	r2, r3
 8005f86:	4603      	mov	r3, r0
 8005f88:	817b      	strh	r3, [r7, #10]
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	813b      	strh	r3, [r7, #8]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f92:	f7fc ff87 	bl	8002ea4 <HAL_GetTick>
 8005f96:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	2b20      	cmp	r3, #32
 8005fa2:	f040 80d9 	bne.w	8006158 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	9300      	str	r3, [sp, #0]
 8005faa:	2319      	movs	r3, #25
 8005fac:	2201      	movs	r2, #1
 8005fae:	496d      	ldr	r1, [pc, #436]	; (8006164 <HAL_I2C_Mem_Write+0x1ec>)
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f000 fddd 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d001      	beq.n	8005fc0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005fbc:	2302      	movs	r3, #2
 8005fbe:	e0cc      	b.n	800615a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d101      	bne.n	8005fce <HAL_I2C_Mem_Write+0x56>
 8005fca:	2302      	movs	r3, #2
 8005fcc:	e0c5      	b.n	800615a <HAL_I2C_Mem_Write+0x1e2>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d007      	beq.n	8005ff4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 0201 	orr.w	r2, r2, #1
 8005ff2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006002:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2221      	movs	r2, #33	; 0x21
 8006008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2240      	movs	r2, #64	; 0x40
 8006010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6a3a      	ldr	r2, [r7, #32]
 800601e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006024:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800602a:	b29a      	uxth	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	4a4d      	ldr	r2, [pc, #308]	; (8006168 <HAL_I2C_Mem_Write+0x1f0>)
 8006034:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006036:	88f8      	ldrh	r0, [r7, #6]
 8006038:	893a      	ldrh	r2, [r7, #8]
 800603a:	8979      	ldrh	r1, [r7, #10]
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	9301      	str	r3, [sp, #4]
 8006040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006042:	9300      	str	r3, [sp, #0]
 8006044:	4603      	mov	r3, r0
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f000 fc14 	bl	8006874 <I2C_RequestMemoryWrite>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d052      	beq.n	80060f8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e081      	b.n	800615a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f000 fe5e 	bl	8006d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00d      	beq.n	8006082 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800606a:	2b04      	cmp	r3, #4
 800606c:	d107      	bne.n	800607e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800607c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e06b      	b.n	800615a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006086:	781a      	ldrb	r2, [r3, #0]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006092:	1c5a      	adds	r2, r3, #1
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800609c:	3b01      	subs	r3, #1
 800609e:	b29a      	uxth	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	3b01      	subs	r3, #1
 80060ac:	b29a      	uxth	r2, r3
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	695b      	ldr	r3, [r3, #20]
 80060b8:	f003 0304 	and.w	r3, r3, #4
 80060bc:	2b04      	cmp	r3, #4
 80060be:	d11b      	bne.n	80060f8 <HAL_I2C_Mem_Write+0x180>
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d017      	beq.n	80060f8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	781a      	ldrb	r2, [r3, #0]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d8:	1c5a      	adds	r2, r3, #1
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060e2:	3b01      	subs	r3, #1
 80060e4:	b29a      	uxth	r2, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	3b01      	subs	r3, #1
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d1aa      	bne.n	8006056 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006100:	697a      	ldr	r2, [r7, #20]
 8006102:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f000 fe4a 	bl	8006d9e <I2C_WaitOnBTFFlagUntilTimeout>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00d      	beq.n	800612c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006114:	2b04      	cmp	r3, #4
 8006116:	d107      	bne.n	8006128 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006126:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e016      	b.n	800615a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800613a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2220      	movs	r2, #32
 8006140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2200      	movs	r2, #0
 8006148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006154:	2300      	movs	r3, #0
 8006156:	e000      	b.n	800615a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006158:	2302      	movs	r3, #2
  }
}
 800615a:	4618      	mov	r0, r3
 800615c:	3718      	adds	r7, #24
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	00100002 	.word	0x00100002
 8006168:	ffff0000 	.word	0xffff0000

0800616c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b08c      	sub	sp, #48	; 0x30
 8006170:	af02      	add	r7, sp, #8
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	4608      	mov	r0, r1
 8006176:	4611      	mov	r1, r2
 8006178:	461a      	mov	r2, r3
 800617a:	4603      	mov	r3, r0
 800617c:	817b      	strh	r3, [r7, #10]
 800617e:	460b      	mov	r3, r1
 8006180:	813b      	strh	r3, [r7, #8]
 8006182:	4613      	mov	r3, r2
 8006184:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006186:	f7fc fe8d 	bl	8002ea4 <HAL_GetTick>
 800618a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b20      	cmp	r3, #32
 8006196:	f040 8208 	bne.w	80065aa <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800619a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800619c:	9300      	str	r3, [sp, #0]
 800619e:	2319      	movs	r3, #25
 80061a0:	2201      	movs	r2, #1
 80061a2:	497b      	ldr	r1, [pc, #492]	; (8006390 <HAL_I2C_Mem_Read+0x224>)
 80061a4:	68f8      	ldr	r0, [r7, #12]
 80061a6:	f000 fce3 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d001      	beq.n	80061b4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80061b0:	2302      	movs	r3, #2
 80061b2:	e1fb      	b.n	80065ac <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d101      	bne.n	80061c2 <HAL_I2C_Mem_Read+0x56>
 80061be:	2302      	movs	r3, #2
 80061c0:	e1f4      	b.n	80065ac <HAL_I2C_Mem_Read+0x440>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0301 	and.w	r3, r3, #1
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d007      	beq.n	80061e8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f042 0201 	orr.w	r2, r2, #1
 80061e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2222      	movs	r2, #34	; 0x22
 80061fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2240      	movs	r2, #64	; 0x40
 8006204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2200      	movs	r2, #0
 800620c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006212:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006218:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800621e:	b29a      	uxth	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	4a5b      	ldr	r2, [pc, #364]	; (8006394 <HAL_I2C_Mem_Read+0x228>)
 8006228:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800622a:	88f8      	ldrh	r0, [r7, #6]
 800622c:	893a      	ldrh	r2, [r7, #8]
 800622e:	8979      	ldrh	r1, [r7, #10]
 8006230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006232:	9301      	str	r3, [sp, #4]
 8006234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006236:	9300      	str	r3, [sp, #0]
 8006238:	4603      	mov	r3, r0
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f000 fbb0 	bl	80069a0 <I2C_RequestMemoryRead>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d001      	beq.n	800624a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e1b0      	b.n	80065ac <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800624e:	2b00      	cmp	r3, #0
 8006250:	d113      	bne.n	800627a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006252:	2300      	movs	r3, #0
 8006254:	623b      	str	r3, [r7, #32]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	623b      	str	r3, [r7, #32]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	623b      	str	r3, [r7, #32]
 8006266:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006276:	601a      	str	r2, [r3, #0]
 8006278:	e184      	b.n	8006584 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800627e:	2b01      	cmp	r3, #1
 8006280:	d11b      	bne.n	80062ba <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006290:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006292:	2300      	movs	r3, #0
 8006294:	61fb      	str	r3, [r7, #28]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	695b      	ldr	r3, [r3, #20]
 800629c:	61fb      	str	r3, [r7, #28]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	699b      	ldr	r3, [r3, #24]
 80062a4:	61fb      	str	r3, [r7, #28]
 80062a6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062b6:	601a      	str	r2, [r3, #0]
 80062b8:	e164      	b.n	8006584 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062be:	2b02      	cmp	r3, #2
 80062c0:	d11b      	bne.n	80062fa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062d0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062e2:	2300      	movs	r3, #0
 80062e4:	61bb      	str	r3, [r7, #24]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	695b      	ldr	r3, [r3, #20]
 80062ec:	61bb      	str	r3, [r7, #24]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	699b      	ldr	r3, [r3, #24]
 80062f4:	61bb      	str	r3, [r7, #24]
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	e144      	b.n	8006584 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062fa:	2300      	movs	r3, #0
 80062fc:	617b      	str	r3, [r7, #20]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	695b      	ldr	r3, [r3, #20]
 8006304:	617b      	str	r3, [r7, #20]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	699b      	ldr	r3, [r3, #24]
 800630c:	617b      	str	r3, [r7, #20]
 800630e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006310:	e138      	b.n	8006584 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006316:	2b03      	cmp	r3, #3
 8006318:	f200 80f1 	bhi.w	80064fe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006320:	2b01      	cmp	r3, #1
 8006322:	d123      	bne.n	800636c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006326:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f000 fd79 	bl	8006e20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d001      	beq.n	8006338 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e139      	b.n	80065ac <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	691a      	ldr	r2, [r3, #16]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006342:	b2d2      	uxtb	r2, r2
 8006344:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006354:	3b01      	subs	r3, #1
 8006356:	b29a      	uxth	r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006360:	b29b      	uxth	r3, r3
 8006362:	3b01      	subs	r3, #1
 8006364:	b29a      	uxth	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	855a      	strh	r2, [r3, #42]	; 0x2a
 800636a:	e10b      	b.n	8006584 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006370:	2b02      	cmp	r3, #2
 8006372:	d14e      	bne.n	8006412 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006376:	9300      	str	r3, [sp, #0]
 8006378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800637a:	2200      	movs	r2, #0
 800637c:	4906      	ldr	r1, [pc, #24]	; (8006398 <HAL_I2C_Mem_Read+0x22c>)
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f000 fbf6 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d008      	beq.n	800639c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e10e      	b.n	80065ac <HAL_I2C_Mem_Read+0x440>
 800638e:	bf00      	nop
 8006390:	00100002 	.word	0x00100002
 8006394:	ffff0000 	.word	0xffff0000
 8006398:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	691a      	ldr	r2, [r3, #16]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b6:	b2d2      	uxtb	r2, r2
 80063b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063be:	1c5a      	adds	r2, r3, #1
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063c8:	3b01      	subs	r3, #1
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	691a      	ldr	r2, [r3, #16]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e8:	b2d2      	uxtb	r2, r2
 80063ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f0:	1c5a      	adds	r2, r3, #1
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063fa:	3b01      	subs	r3, #1
 80063fc:	b29a      	uxth	r2, r3
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006406:	b29b      	uxth	r3, r3
 8006408:	3b01      	subs	r3, #1
 800640a:	b29a      	uxth	r2, r3
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006410:	e0b8      	b.n	8006584 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006414:	9300      	str	r3, [sp, #0]
 8006416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006418:	2200      	movs	r2, #0
 800641a:	4966      	ldr	r1, [pc, #408]	; (80065b4 <HAL_I2C_Mem_Read+0x448>)
 800641c:	68f8      	ldr	r0, [r7, #12]
 800641e:	f000 fba7 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d001      	beq.n	800642c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e0bf      	b.n	80065ac <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800643a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	691a      	ldr	r2, [r3, #16]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006446:	b2d2      	uxtb	r2, r2
 8006448:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644e:	1c5a      	adds	r2, r3, #1
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006458:	3b01      	subs	r3, #1
 800645a:	b29a      	uxth	r2, r3
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006464:	b29b      	uxth	r3, r3
 8006466:	3b01      	subs	r3, #1
 8006468:	b29a      	uxth	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800646e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006474:	2200      	movs	r2, #0
 8006476:	494f      	ldr	r1, [pc, #316]	; (80065b4 <HAL_I2C_Mem_Read+0x448>)
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 fb79 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d001      	beq.n	8006488 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e091      	b.n	80065ac <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006496:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691a      	ldr	r2, [r3, #16]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a2:	b2d2      	uxtb	r2, r2
 80064a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064aa:	1c5a      	adds	r2, r3, #1
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	3b01      	subs	r3, #1
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	691a      	ldr	r2, [r3, #16]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d4:	b2d2      	uxtb	r2, r2
 80064d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064dc:	1c5a      	adds	r2, r3, #1
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064e6:	3b01      	subs	r3, #1
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	3b01      	subs	r3, #1
 80064f6:	b29a      	uxth	r2, r3
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064fc:	e042      	b.n	8006584 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006500:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f000 fc8c 	bl	8006e20 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d001      	beq.n	8006512 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e04c      	b.n	80065ac <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	691a      	ldr	r2, [r3, #16]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651c:	b2d2      	uxtb	r2, r2
 800651e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006524:	1c5a      	adds	r2, r3, #1
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800652e:	3b01      	subs	r3, #1
 8006530:	b29a      	uxth	r2, r3
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800653a:	b29b      	uxth	r3, r3
 800653c:	3b01      	subs	r3, #1
 800653e:	b29a      	uxth	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	695b      	ldr	r3, [r3, #20]
 800654a:	f003 0304 	and.w	r3, r3, #4
 800654e:	2b04      	cmp	r3, #4
 8006550:	d118      	bne.n	8006584 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	691a      	ldr	r2, [r3, #16]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655c:	b2d2      	uxtb	r2, r2
 800655e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006564:	1c5a      	adds	r2, r3, #1
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800656e:	3b01      	subs	r3, #1
 8006570:	b29a      	uxth	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800657a:	b29b      	uxth	r3, r3
 800657c:	3b01      	subs	r3, #1
 800657e:	b29a      	uxth	r2, r3
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006588:	2b00      	cmp	r3, #0
 800658a:	f47f aec2 	bne.w	8006312 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2220      	movs	r2, #32
 8006592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80065a6:	2300      	movs	r3, #0
 80065a8:	e000      	b.n	80065ac <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80065aa:	2302      	movs	r3, #2
  }
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3728      	adds	r7, #40	; 0x28
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	00010004 	.word	0x00010004

080065b8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c6:	b2db      	uxtb	r3, r3
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b088      	sub	sp, #32
 80065d8:	af02      	add	r7, sp, #8
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	607a      	str	r2, [r7, #4]
 80065de:	603b      	str	r3, [r7, #0]
 80065e0:	460b      	mov	r3, r1
 80065e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	2b08      	cmp	r3, #8
 80065ee:	d006      	beq.n	80065fe <I2C_MasterRequestWrite+0x2a>
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d003      	beq.n	80065fe <I2C_MasterRequestWrite+0x2a>
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80065fc:	d108      	bne.n	8006610 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800660c:	601a      	str	r2, [r3, #0]
 800660e:	e00b      	b.n	8006628 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006614:	2b12      	cmp	r3, #18
 8006616:	d107      	bne.n	8006628 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006626:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f000 fa9b 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 800663a:	4603      	mov	r3, r0
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00d      	beq.n	800665c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800664a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800664e:	d103      	bne.n	8006658 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006656:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e035      	b.n	80066c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006664:	d108      	bne.n	8006678 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006666:	897b      	ldrh	r3, [r7, #10]
 8006668:	b2db      	uxtb	r3, r3
 800666a:	461a      	mov	r2, r3
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006674:	611a      	str	r2, [r3, #16]
 8006676:	e01b      	b.n	80066b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006678:	897b      	ldrh	r3, [r7, #10]
 800667a:	11db      	asrs	r3, r3, #7
 800667c:	b2db      	uxtb	r3, r3
 800667e:	f003 0306 	and.w	r3, r3, #6
 8006682:	b2db      	uxtb	r3, r3
 8006684:	f063 030f 	orn	r3, r3, #15
 8006688:	b2da      	uxtb	r2, r3
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	490e      	ldr	r1, [pc, #56]	; (80066d0 <I2C_MasterRequestWrite+0xfc>)
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f000 fac1 	bl	8006c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e010      	b.n	80066c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80066a6:	897b      	ldrh	r3, [r7, #10]
 80066a8:	b2da      	uxtb	r2, r3
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	4907      	ldr	r1, [pc, #28]	; (80066d4 <I2C_MasterRequestWrite+0x100>)
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f000 fab1 	bl	8006c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d001      	beq.n	80066c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e000      	b.n	80066c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80066c6:	2300      	movs	r3, #0
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3718      	adds	r7, #24
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}
 80066d0:	00010008 	.word	0x00010008
 80066d4:	00010002 	.word	0x00010002

080066d8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b088      	sub	sp, #32
 80066dc:	af02      	add	r7, sp, #8
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	607a      	str	r2, [r7, #4]
 80066e2:	603b      	str	r3, [r7, #0]
 80066e4:	460b      	mov	r3, r1
 80066e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ec:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066fc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	2b08      	cmp	r3, #8
 8006702:	d006      	beq.n	8006712 <I2C_MasterRequestRead+0x3a>
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	2b01      	cmp	r3, #1
 8006708:	d003      	beq.n	8006712 <I2C_MasterRequestRead+0x3a>
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006710:	d108      	bne.n	8006724 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006720:	601a      	str	r2, [r3, #0]
 8006722:	e00b      	b.n	800673c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006728:	2b11      	cmp	r3, #17
 800672a:	d107      	bne.n	800673c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800673a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 fa11 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d00d      	beq.n	8006770 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800675e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006762:	d103      	bne.n	800676c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f44f 7200 	mov.w	r2, #512	; 0x200
 800676a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e079      	b.n	8006864 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	691b      	ldr	r3, [r3, #16]
 8006774:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006778:	d108      	bne.n	800678c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800677a:	897b      	ldrh	r3, [r7, #10]
 800677c:	b2db      	uxtb	r3, r3
 800677e:	f043 0301 	orr.w	r3, r3, #1
 8006782:	b2da      	uxtb	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	611a      	str	r2, [r3, #16]
 800678a:	e05f      	b.n	800684c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800678c:	897b      	ldrh	r3, [r7, #10]
 800678e:	11db      	asrs	r3, r3, #7
 8006790:	b2db      	uxtb	r3, r3
 8006792:	f003 0306 	and.w	r3, r3, #6
 8006796:	b2db      	uxtb	r3, r3
 8006798:	f063 030f 	orn	r3, r3, #15
 800679c:	b2da      	uxtb	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	687a      	ldr	r2, [r7, #4]
 80067a8:	4930      	ldr	r1, [pc, #192]	; (800686c <I2C_MasterRequestRead+0x194>)
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f000 fa37 	bl	8006c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d001      	beq.n	80067ba <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e054      	b.n	8006864 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80067ba:	897b      	ldrh	r3, [r7, #10]
 80067bc:	b2da      	uxtb	r2, r3
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	4929      	ldr	r1, [pc, #164]	; (8006870 <I2C_MasterRequestRead+0x198>)
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	f000 fa27 	bl	8006c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e044      	b.n	8006864 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067da:	2300      	movs	r3, #0
 80067dc:	613b      	str	r3, [r7, #16]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	613b      	str	r3, [r7, #16]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	613b      	str	r3, [r7, #16]
 80067ee:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067fe:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	9300      	str	r3, [sp, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f000 f9af 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00d      	beq.n	8006834 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006822:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006826:	d103      	bne.n	8006830 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800682e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e017      	b.n	8006864 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006834:	897b      	ldrh	r3, [r7, #10]
 8006836:	11db      	asrs	r3, r3, #7
 8006838:	b2db      	uxtb	r3, r3
 800683a:	f003 0306 	and.w	r3, r3, #6
 800683e:	b2db      	uxtb	r3, r3
 8006840:	f063 030e 	orn	r3, r3, #14
 8006844:	b2da      	uxtb	r2, r3
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	4907      	ldr	r1, [pc, #28]	; (8006870 <I2C_MasterRequestRead+0x198>)
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f000 f9e3 	bl	8006c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e000      	b.n	8006864 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3718      	adds	r7, #24
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	00010008 	.word	0x00010008
 8006870:	00010002 	.word	0x00010002

08006874 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b088      	sub	sp, #32
 8006878:	af02      	add	r7, sp, #8
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	4608      	mov	r0, r1
 800687e:	4611      	mov	r1, r2
 8006880:	461a      	mov	r2, r3
 8006882:	4603      	mov	r3, r0
 8006884:	817b      	strh	r3, [r7, #10]
 8006886:	460b      	mov	r3, r1
 8006888:	813b      	strh	r3, [r7, #8]
 800688a:	4613      	mov	r3, r2
 800688c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800689c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800689e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a0:	9300      	str	r3, [sp, #0]
 80068a2:	6a3b      	ldr	r3, [r7, #32]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f000 f960 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00d      	beq.n	80068d2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068c4:	d103      	bne.n	80068ce <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e05f      	b.n	8006992 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80068d2:	897b      	ldrh	r3, [r7, #10]
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	461a      	mov	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80068e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80068e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e4:	6a3a      	ldr	r2, [r7, #32]
 80068e6:	492d      	ldr	r1, [pc, #180]	; (800699c <I2C_RequestMemoryWrite+0x128>)
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f000 f998 	bl	8006c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	e04c      	b.n	8006992 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068f8:	2300      	movs	r3, #0
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	695b      	ldr	r3, [r3, #20]
 8006902:	617b      	str	r3, [r7, #20]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800690e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006910:	6a39      	ldr	r1, [r7, #32]
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	f000 fa02 	bl	8006d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8006918:	4603      	mov	r3, r0
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00d      	beq.n	800693a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006922:	2b04      	cmp	r3, #4
 8006924:	d107      	bne.n	8006936 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006934:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e02b      	b.n	8006992 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800693a:	88fb      	ldrh	r3, [r7, #6]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d105      	bne.n	800694c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006940:	893b      	ldrh	r3, [r7, #8]
 8006942:	b2da      	uxtb	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	611a      	str	r2, [r3, #16]
 800694a:	e021      	b.n	8006990 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800694c:	893b      	ldrh	r3, [r7, #8]
 800694e:	0a1b      	lsrs	r3, r3, #8
 8006950:	b29b      	uxth	r3, r3
 8006952:	b2da      	uxtb	r2, r3
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800695a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800695c:	6a39      	ldr	r1, [r7, #32]
 800695e:	68f8      	ldr	r0, [r7, #12]
 8006960:	f000 f9dc 	bl	8006d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00d      	beq.n	8006986 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696e:	2b04      	cmp	r3, #4
 8006970:	d107      	bne.n	8006982 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006980:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e005      	b.n	8006992 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006986:	893b      	ldrh	r3, [r7, #8]
 8006988:	b2da      	uxtb	r2, r3
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3718      	adds	r7, #24
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	00010002 	.word	0x00010002

080069a0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b088      	sub	sp, #32
 80069a4:	af02      	add	r7, sp, #8
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	4608      	mov	r0, r1
 80069aa:	4611      	mov	r1, r2
 80069ac:	461a      	mov	r2, r3
 80069ae:	4603      	mov	r3, r0
 80069b0:	817b      	strh	r3, [r7, #10]
 80069b2:	460b      	mov	r3, r1
 80069b4:	813b      	strh	r3, [r7, #8]
 80069b6:	4613      	mov	r3, r2
 80069b8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069c8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069dc:	9300      	str	r3, [sp, #0]
 80069de:	6a3b      	ldr	r3, [r7, #32]
 80069e0:	2200      	movs	r2, #0
 80069e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	f000 f8c2 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d00d      	beq.n	8006a0e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a00:	d103      	bne.n	8006a0a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a08:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e0aa      	b.n	8006b64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a0e:	897b      	ldrh	r3, [r7, #10]
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	461a      	mov	r2, r3
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a1c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a20:	6a3a      	ldr	r2, [r7, #32]
 8006a22:	4952      	ldr	r1, [pc, #328]	; (8006b6c <I2C_RequestMemoryRead+0x1cc>)
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f000 f8fa 	bl	8006c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d001      	beq.n	8006a34 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e097      	b.n	8006b64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a34:	2300      	movs	r3, #0
 8006a36:	617b      	str	r3, [r7, #20]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	695b      	ldr	r3, [r3, #20]
 8006a3e:	617b      	str	r3, [r7, #20]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	699b      	ldr	r3, [r3, #24]
 8006a46:	617b      	str	r3, [r7, #20]
 8006a48:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a4c:	6a39      	ldr	r1, [r7, #32]
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f000 f964 	bl	8006d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d00d      	beq.n	8006a76 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5e:	2b04      	cmp	r3, #4
 8006a60:	d107      	bne.n	8006a72 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a70:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e076      	b.n	8006b64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a76:	88fb      	ldrh	r3, [r7, #6]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d105      	bne.n	8006a88 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a7c:	893b      	ldrh	r3, [r7, #8]
 8006a7e:	b2da      	uxtb	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	611a      	str	r2, [r3, #16]
 8006a86:	e021      	b.n	8006acc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006a88:	893b      	ldrh	r3, [r7, #8]
 8006a8a:	0a1b      	lsrs	r3, r3, #8
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	b2da      	uxtb	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a98:	6a39      	ldr	r1, [r7, #32]
 8006a9a:	68f8      	ldr	r0, [r7, #12]
 8006a9c:	f000 f93e 	bl	8006d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00d      	beq.n	8006ac2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aaa:	2b04      	cmp	r3, #4
 8006aac:	d107      	bne.n	8006abe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006abc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e050      	b.n	8006b64 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ac2:	893b      	ldrh	r3, [r7, #8]
 8006ac4:	b2da      	uxtb	r2, r3
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ace:	6a39      	ldr	r1, [r7, #32]
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f000 f923 	bl	8006d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d00d      	beq.n	8006af8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae0:	2b04      	cmp	r3, #4
 8006ae2:	d107      	bne.n	8006af4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006af2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e035      	b.n	8006b64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b06:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0a:	9300      	str	r3, [sp, #0]
 8006b0c:	6a3b      	ldr	r3, [r7, #32]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	f000 f82b 	bl	8006b70 <I2C_WaitOnFlagUntilTimeout>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00d      	beq.n	8006b3c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b2e:	d103      	bne.n	8006b38 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b36:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006b38:	2303      	movs	r3, #3
 8006b3a:	e013      	b.n	8006b64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006b3c:	897b      	ldrh	r3, [r7, #10]
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	f043 0301 	orr.w	r3, r3, #1
 8006b44:	b2da      	uxtb	r2, r3
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4e:	6a3a      	ldr	r2, [r7, #32]
 8006b50:	4906      	ldr	r1, [pc, #24]	; (8006b6c <I2C_RequestMemoryRead+0x1cc>)
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f000 f863 	bl	8006c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d001      	beq.n	8006b62 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e000      	b.n	8006b64 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3718      	adds	r7, #24
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	00010002 	.word	0x00010002

08006b70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b084      	sub	sp, #16
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	60b9      	str	r1, [r7, #8]
 8006b7a:	603b      	str	r3, [r7, #0]
 8006b7c:	4613      	mov	r3, r2
 8006b7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b80:	e025      	b.n	8006bce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b88:	d021      	beq.n	8006bce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b8a:	f7fc f98b 	bl	8002ea4 <HAL_GetTick>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d302      	bcc.n	8006ba0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d116      	bne.n	8006bce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2220      	movs	r2, #32
 8006baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bba:	f043 0220 	orr.w	r2, r3, #32
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e023      	b.n	8006c16 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	0c1b      	lsrs	r3, r3, #16
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d10d      	bne.n	8006bf4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	43da      	mvns	r2, r3
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	4013      	ands	r3, r2
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	bf0c      	ite	eq
 8006bea:	2301      	moveq	r3, #1
 8006bec:	2300      	movne	r3, #0
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	e00c      	b.n	8006c0e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	43da      	mvns	r2, r3
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	4013      	ands	r3, r2
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	bf0c      	ite	eq
 8006c06:	2301      	moveq	r3, #1
 8006c08:	2300      	movne	r3, #0
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	79fb      	ldrb	r3, [r7, #7]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d0b6      	beq.n	8006b82 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3710      	adds	r7, #16
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b084      	sub	sp, #16
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	60f8      	str	r0, [r7, #12]
 8006c26:	60b9      	str	r1, [r7, #8]
 8006c28:	607a      	str	r2, [r7, #4]
 8006c2a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c2c:	e051      	b.n	8006cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	695b      	ldr	r3, [r3, #20]
 8006c34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c3c:	d123      	bne.n	8006c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c4c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006c56:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2220      	movs	r2, #32
 8006c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c72:	f043 0204 	orr.w	r2, r3, #4
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e046      	b.n	8006d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8c:	d021      	beq.n	8006cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c8e:	f7fc f909 	bl	8002ea4 <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d302      	bcc.n	8006ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d116      	bne.n	8006cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2220      	movs	r2, #32
 8006cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cbe:	f043 0220 	orr.w	r2, r3, #32
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e020      	b.n	8006d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	0c1b      	lsrs	r3, r3, #16
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d10c      	bne.n	8006cf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	43da      	mvns	r2, r3
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	bf14      	ite	ne
 8006cee:	2301      	movne	r3, #1
 8006cf0:	2300      	moveq	r3, #0
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	e00b      	b.n	8006d0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	699b      	ldr	r3, [r3, #24]
 8006cfc:	43da      	mvns	r2, r3
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	4013      	ands	r3, r2
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	bf14      	ite	ne
 8006d08:	2301      	movne	r3, #1
 8006d0a:	2300      	moveq	r3, #0
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d18d      	bne.n	8006c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3710      	adds	r7, #16
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d28:	e02d      	b.n	8006d86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f000 f8ce 	bl	8006ecc <I2C_IsAcknowledgeFailed>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e02d      	b.n	8006d96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d40:	d021      	beq.n	8006d86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d42:	f7fc f8af 	bl	8002ea4 <HAL_GetTick>
 8006d46:	4602      	mov	r2, r0
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d302      	bcc.n	8006d58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d116      	bne.n	8006d86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2220      	movs	r2, #32
 8006d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d72:	f043 0220 	orr.w	r2, r3, #32
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e007      	b.n	8006d96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	695b      	ldr	r3, [r3, #20]
 8006d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d90:	2b80      	cmp	r3, #128	; 0x80
 8006d92:	d1ca      	bne.n	8006d2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3710      	adds	r7, #16
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d9e:	b580      	push	{r7, lr}
 8006da0:	b084      	sub	sp, #16
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	60f8      	str	r0, [r7, #12]
 8006da6:	60b9      	str	r1, [r7, #8]
 8006da8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006daa:	e02d      	b.n	8006e08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006dac:	68f8      	ldr	r0, [r7, #12]
 8006dae:	f000 f88d 	bl	8006ecc <I2C_IsAcknowledgeFailed>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d001      	beq.n	8006dbc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e02d      	b.n	8006e18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc2:	d021      	beq.n	8006e08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dc4:	f7fc f86e 	bl	8002ea4 <HAL_GetTick>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	68ba      	ldr	r2, [r7, #8]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d302      	bcc.n	8006dda <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d116      	bne.n	8006e08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2220      	movs	r2, #32
 8006de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df4:	f043 0220 	orr.w	r2, r3, #32
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e007      	b.n	8006e18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	f003 0304 	and.w	r3, r3, #4
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	d1ca      	bne.n	8006dac <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006e16:	2300      	movs	r3, #0
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b084      	sub	sp, #16
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e2c:	e042      	b.n	8006eb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	695b      	ldr	r3, [r3, #20]
 8006e34:	f003 0310 	and.w	r3, r3, #16
 8006e38:	2b10      	cmp	r3, #16
 8006e3a:	d119      	bne.n	8006e70 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f06f 0210 	mvn.w	r2, #16
 8006e44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2220      	movs	r2, #32
 8006e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e029      	b.n	8006ec4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e70:	f7fc f818 	bl	8002ea4 <HAL_GetTick>
 8006e74:	4602      	mov	r2, r0
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d302      	bcc.n	8006e86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d116      	bne.n	8006eb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2220      	movs	r2, #32
 8006e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea0:	f043 0220 	orr.w	r2, r3, #32
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e007      	b.n	8006ec4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ebe:	2b40      	cmp	r3, #64	; 0x40
 8006ec0:	d1b5      	bne.n	8006e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	695b      	ldr	r3, [r3, #20]
 8006eda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ede:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ee2:	d11b      	bne.n	8006f1c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006eec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2220      	movs	r2, #32
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f08:	f043 0204 	orr.w	r2, r3, #4
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e000      	b.n	8006f1e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	370c      	adds	r7, #12
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
	...

08006f2c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b088      	sub	sp, #32
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d101      	bne.n	8006f3e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e128      	b.n	8007190 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d109      	bne.n	8006f5e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a90      	ldr	r2, [pc, #576]	; (8007198 <HAL_I2S_Init+0x26c>)
 8006f56:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f7fa ff7f 	bl	8001e5c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2202      	movs	r2, #2
 8006f62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69db      	ldr	r3, [r3, #28]
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	6812      	ldr	r2, [r2, #0]
 8006f70:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006f74:	f023 030f 	bic.w	r3, r3, #15
 8006f78:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2202      	movs	r2, #2
 8006f80:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	695b      	ldr	r3, [r3, #20]
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d060      	beq.n	800704c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d102      	bne.n	8006f98 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006f92:	2310      	movs	r3, #16
 8006f94:	617b      	str	r3, [r7, #20]
 8006f96:	e001      	b.n	8006f9c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006f98:	2320      	movs	r3, #32
 8006f9a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	2b20      	cmp	r3, #32
 8006fa2:	d802      	bhi.n	8006faa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	005b      	lsls	r3, r3, #1
 8006fa8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006faa:	2001      	movs	r0, #1
 8006fac:	f001 fd1a 	bl	80089e4 <HAL_RCCEx_GetPeriphCLKFreq>
 8006fb0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	691b      	ldr	r3, [r3, #16]
 8006fb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fba:	d125      	bne.n	8007008 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d010      	beq.n	8006fe6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	fbb2 f2f3 	udiv	r2, r2, r3
 8006fce:	4613      	mov	r3, r2
 8006fd0:	009b      	lsls	r3, r3, #2
 8006fd2:	4413      	add	r3, r2
 8006fd4:	005b      	lsls	r3, r3, #1
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	695b      	ldr	r3, [r3, #20]
 8006fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe0:	3305      	adds	r3, #5
 8006fe2:	613b      	str	r3, [r7, #16]
 8006fe4:	e01f      	b.n	8007026 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	00db      	lsls	r3, r3, #3
 8006fea:	68fa      	ldr	r2, [r7, #12]
 8006fec:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ff0:	4613      	mov	r3, r2
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	4413      	add	r3, r2
 8006ff6:	005b      	lsls	r3, r3, #1
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007002:	3305      	adds	r3, #5
 8007004:	613b      	str	r3, [r7, #16]
 8007006:	e00e      	b.n	8007026 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007008:	68fa      	ldr	r2, [r7, #12]
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007010:	4613      	mov	r3, r2
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	4413      	add	r3, r2
 8007016:	005b      	lsls	r3, r3, #1
 8007018:	461a      	mov	r2, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	695b      	ldr	r3, [r3, #20]
 800701e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007022:	3305      	adds	r3, #5
 8007024:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	4a5c      	ldr	r2, [pc, #368]	; (800719c <HAL_I2S_Init+0x270>)
 800702a:	fba2 2303 	umull	r2, r3, r2, r3
 800702e:	08db      	lsrs	r3, r3, #3
 8007030:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	f003 0301 	and.w	r3, r3, #1
 8007038:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	1ad3      	subs	r3, r2, r3
 8007040:	085b      	lsrs	r3, r3, #1
 8007042:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	021b      	lsls	r3, r3, #8
 8007048:	61bb      	str	r3, [r7, #24]
 800704a:	e003      	b.n	8007054 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800704c:	2302      	movs	r3, #2
 800704e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007050:	2300      	movs	r3, #0
 8007052:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	2b01      	cmp	r3, #1
 8007058:	d902      	bls.n	8007060 <HAL_I2S_Init+0x134>
 800705a:	69fb      	ldr	r3, [r7, #28]
 800705c:	2bff      	cmp	r3, #255	; 0xff
 800705e:	d907      	bls.n	8007070 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007064:	f043 0210 	orr.w	r2, r3, #16
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800706c:	2301      	movs	r3, #1
 800706e:	e08f      	b.n	8007190 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	691a      	ldr	r2, [r3, #16]
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	ea42 0103 	orr.w	r1, r2, r3
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	69fa      	ldr	r2, [r7, #28]
 8007080:	430a      	orrs	r2, r1
 8007082:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800708e:	f023 030f 	bic.w	r3, r3, #15
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	6851      	ldr	r1, [r2, #4]
 8007096:	687a      	ldr	r2, [r7, #4]
 8007098:	6892      	ldr	r2, [r2, #8]
 800709a:	4311      	orrs	r1, r2
 800709c:	687a      	ldr	r2, [r7, #4]
 800709e:	68d2      	ldr	r2, [r2, #12]
 80070a0:	4311      	orrs	r1, r2
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	6992      	ldr	r2, [r2, #24]
 80070a6:	430a      	orrs	r2, r1
 80070a8:	431a      	orrs	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070b2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a1b      	ldr	r3, [r3, #32]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d161      	bne.n	8007180 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4a38      	ldr	r2, [pc, #224]	; (80071a0 <HAL_I2S_Init+0x274>)
 80070c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a37      	ldr	r2, [pc, #220]	; (80071a4 <HAL_I2S_Init+0x278>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d101      	bne.n	80070d0 <HAL_I2S_Init+0x1a4>
 80070cc:	4b36      	ldr	r3, [pc, #216]	; (80071a8 <HAL_I2S_Init+0x27c>)
 80070ce:	e001      	b.n	80070d4 <HAL_I2S_Init+0x1a8>
 80070d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80070d4:	69db      	ldr	r3, [r3, #28]
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	6812      	ldr	r2, [r2, #0]
 80070da:	4932      	ldr	r1, [pc, #200]	; (80071a4 <HAL_I2S_Init+0x278>)
 80070dc:	428a      	cmp	r2, r1
 80070de:	d101      	bne.n	80070e4 <HAL_I2S_Init+0x1b8>
 80070e0:	4a31      	ldr	r2, [pc, #196]	; (80071a8 <HAL_I2S_Init+0x27c>)
 80070e2:	e001      	b.n	80070e8 <HAL_I2S_Init+0x1bc>
 80070e4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80070e8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80070ec:	f023 030f 	bic.w	r3, r3, #15
 80070f0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a2b      	ldr	r2, [pc, #172]	; (80071a4 <HAL_I2S_Init+0x278>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d101      	bne.n	8007100 <HAL_I2S_Init+0x1d4>
 80070fc:	4b2a      	ldr	r3, [pc, #168]	; (80071a8 <HAL_I2S_Init+0x27c>)
 80070fe:	e001      	b.n	8007104 <HAL_I2S_Init+0x1d8>
 8007100:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007104:	2202      	movs	r2, #2
 8007106:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a25      	ldr	r2, [pc, #148]	; (80071a4 <HAL_I2S_Init+0x278>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d101      	bne.n	8007116 <HAL_I2S_Init+0x1ea>
 8007112:	4b25      	ldr	r3, [pc, #148]	; (80071a8 <HAL_I2S_Init+0x27c>)
 8007114:	e001      	b.n	800711a <HAL_I2S_Init+0x1ee>
 8007116:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800711a:	69db      	ldr	r3, [r3, #28]
 800711c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007126:	d003      	beq.n	8007130 <HAL_I2S_Init+0x204>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d103      	bne.n	8007138 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8007130:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007134:	613b      	str	r3, [r7, #16]
 8007136:	e001      	b.n	800713c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8007138:	2300      	movs	r3, #0
 800713a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007146:	4313      	orrs	r3, r2
 8007148:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007150:	4313      	orrs	r3, r2
 8007152:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800715a:	4313      	orrs	r3, r2
 800715c:	b29a      	uxth	r2, r3
 800715e:	897b      	ldrh	r3, [r7, #10]
 8007160:	4313      	orrs	r3, r2
 8007162:	b29b      	uxth	r3, r3
 8007164:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007168:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a0d      	ldr	r2, [pc, #52]	; (80071a4 <HAL_I2S_Init+0x278>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d101      	bne.n	8007178 <HAL_I2S_Init+0x24c>
 8007174:	4b0c      	ldr	r3, [pc, #48]	; (80071a8 <HAL_I2S_Init+0x27c>)
 8007176:	e001      	b.n	800717c <HAL_I2S_Init+0x250>
 8007178:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800717c:	897a      	ldrh	r2, [r7, #10]
 800717e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3720      	adds	r7, #32
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}
 8007198:	0800783d 	.word	0x0800783d
 800719c:	cccccccd 	.word	0xcccccccd
 80071a0:	080079c5 	.word	0x080079c5
 80071a4:	40003800 	.word	0x40003800
 80071a8:	40003400 	.word	0x40003400

080071ac <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b086      	sub	sp, #24
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	4613      	mov	r3, r2
 80071b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d002      	beq.n	80071c6 <HAL_I2S_Transmit_DMA+0x1a>
 80071c0:	88fb      	ldrh	r3, [r7, #6]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d101      	bne.n	80071ca <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e08e      	b.n	80072e8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d101      	bne.n	80071da <HAL_I2S_Transmit_DMA+0x2e>
 80071d6:	2302      	movs	r3, #2
 80071d8:	e086      	b.n	80072e8 <HAL_I2S_Transmit_DMA+0x13c>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2201      	movs	r2, #1
 80071de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d005      	beq.n	80071fa <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2200      	movs	r2, #0
 80071f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80071f6:	2302      	movs	r3, #2
 80071f8:	e076      	b.n	80072e8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2203      	movs	r2, #3
 80071fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2200      	movs	r2, #0
 8007206:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	68ba      	ldr	r2, [r7, #8]
 800720c:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	69db      	ldr	r3, [r3, #28]
 8007214:	f003 0307 	and.w	r3, r3, #7
 8007218:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	2b03      	cmp	r3, #3
 800721e:	d002      	beq.n	8007226 <HAL_I2S_Transmit_DMA+0x7a>
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	2b05      	cmp	r3, #5
 8007224:	d10a      	bne.n	800723c <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8007226:	88fb      	ldrh	r3, [r7, #6]
 8007228:	005b      	lsls	r3, r3, #1
 800722a:	b29a      	uxth	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8007230:	88fb      	ldrh	r3, [r7, #6]
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	b29a      	uxth	r2, r3
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	855a      	strh	r2, [r3, #42]	; 0x2a
 800723a:	e005      	b.n	8007248 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	88fa      	ldrh	r2, [r7, #6]
 8007240:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	88fa      	ldrh	r2, [r7, #6]
 8007246:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800724c:	4a28      	ldr	r2, [pc, #160]	; (80072f0 <HAL_I2S_Transmit_DMA+0x144>)
 800724e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007254:	4a27      	ldr	r2, [pc, #156]	; (80072f4 <HAL_I2S_Transmit_DMA+0x148>)
 8007256:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800725c:	4a26      	ldr	r2, [pc, #152]	; (80072f8 <HAL_I2S_Transmit_DMA+0x14c>)
 800725e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007268:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007270:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007276:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007278:	f7fc f804 	bl	8003284 <HAL_DMA_Start_IT>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00f      	beq.n	80072a2 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007286:	f043 0208 	orr.w	r2, r3, #8
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2201      	movs	r2, #1
 8007292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2200      	movs	r2, #0
 800729a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e022      	b.n	80072e8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	69db      	ldr	r3, [r3, #28]
 80072a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d107      	bne.n	80072c0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	69da      	ldr	r2, [r3, #28]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072be:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	f003 0302 	and.w	r3, r3, #2
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d107      	bne.n	80072de <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	685a      	ldr	r2, [r3, #4]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f042 0202 	orr.w	r2, r2, #2
 80072dc:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3718      	adds	r7, #24
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}
 80072f0:	0800771b 	.word	0x0800771b
 80072f4:	080076d9 	.word	0x080076d9
 80072f8:	08007737 	.word	0x08007737

080072fc <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b088      	sub	sp, #32
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007304:	2300      	movs	r3, #0
 8007306:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007310:	d004      	beq.n	800731c <HAL_I2S_DMAStop+0x20>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	f040 80d1 	bne.w	80074be <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00f      	beq.n	8007344 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007328:	4618      	mov	r0, r3
 800732a:	f7fc f803 	bl	8003334 <HAL_DMA_Abort>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d007      	beq.n	8007344 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007338:	f043 0208 	orr.w	r2, r3, #8
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8007344:	2364      	movs	r3, #100	; 0x64
 8007346:	2201      	movs	r2, #1
 8007348:	2102      	movs	r1, #2
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 fb00 	bl	8007950 <I2S_WaitFlagStateUntilTimeout>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00b      	beq.n	800736e <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800735a:	f043 0201 	orr.w	r2, r3, #1
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2201      	movs	r2, #1
 8007366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800736e:	2364      	movs	r3, #100	; 0x64
 8007370:	2200      	movs	r2, #0
 8007372:	2180      	movs	r1, #128	; 0x80
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 faeb 	bl	8007950 <I2S_WaitFlagStateUntilTimeout>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d00b      	beq.n	8007398 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007384:	f043 0201 	orr.w	r2, r3, #1
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8007394:	2301      	movs	r3, #1
 8007396:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	69da      	ldr	r2, [r3, #28]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073a6:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80073a8:	2300      	movs	r3, #0
 80073aa:	617b      	str	r3, [r7, #20]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	617b      	str	r3, [r7, #20]
 80073b4:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	685a      	ldr	r2, [r3, #4]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f022 0202 	bic.w	r2, r2, #2
 80073c4:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	2b05      	cmp	r3, #5
 80073d0:	f040 8165 	bne.w	800769e <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d00f      	beq.n	80073fc <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073e0:	4618      	mov	r0, r3
 80073e2:	f7fb ffa7 	bl	8003334 <HAL_DMA_Abort>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d007      	beq.n	80073fc <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073f0:	f043 0208 	orr.w	r2, r3, #8
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a8a      	ldr	r2, [pc, #552]	; (800762c <HAL_I2S_DMAStop+0x330>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d101      	bne.n	800740a <HAL_I2S_DMAStop+0x10e>
 8007406:	4b8a      	ldr	r3, [pc, #552]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 8007408:	e001      	b.n	800740e <HAL_I2S_DMAStop+0x112>
 800740a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800740e:	69da      	ldr	r2, [r3, #28]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4985      	ldr	r1, [pc, #532]	; (800762c <HAL_I2S_DMAStop+0x330>)
 8007416:	428b      	cmp	r3, r1
 8007418:	d101      	bne.n	800741e <HAL_I2S_DMAStop+0x122>
 800741a:	4b85      	ldr	r3, [pc, #532]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 800741c:	e001      	b.n	8007422 <HAL_I2S_DMAStop+0x126>
 800741e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007422:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007426:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8007428:	2300      	movs	r3, #0
 800742a:	613b      	str	r3, [r7, #16]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a7e      	ldr	r2, [pc, #504]	; (800762c <HAL_I2S_DMAStop+0x330>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d101      	bne.n	800743a <HAL_I2S_DMAStop+0x13e>
 8007436:	4b7e      	ldr	r3, [pc, #504]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 8007438:	e001      	b.n	800743e <HAL_I2S_DMAStop+0x142>
 800743a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	613b      	str	r3, [r7, #16]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a79      	ldr	r2, [pc, #484]	; (800762c <HAL_I2S_DMAStop+0x330>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d101      	bne.n	8007450 <HAL_I2S_DMAStop+0x154>
 800744c:	4b78      	ldr	r3, [pc, #480]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 800744e:	e001      	b.n	8007454 <HAL_I2S_DMAStop+0x158>
 8007450:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	613b      	str	r3, [r7, #16]
 8007458:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a73      	ldr	r2, [pc, #460]	; (800762c <HAL_I2S_DMAStop+0x330>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d101      	bne.n	8007468 <HAL_I2S_DMAStop+0x16c>
 8007464:	4b72      	ldr	r3, [pc, #456]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 8007466:	e001      	b.n	800746c <HAL_I2S_DMAStop+0x170>
 8007468:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800746c:	685a      	ldr	r2, [r3, #4]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	496e      	ldr	r1, [pc, #440]	; (800762c <HAL_I2S_DMAStop+0x330>)
 8007474:	428b      	cmp	r3, r1
 8007476:	d101      	bne.n	800747c <HAL_I2S_DMAStop+0x180>
 8007478:	4b6d      	ldr	r3, [pc, #436]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 800747a:	e001      	b.n	8007480 <HAL_I2S_DMAStop+0x184>
 800747c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007480:	f022 0201 	bic.w	r2, r2, #1
 8007484:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10c      	bne.n	80074a8 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007492:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 80074a2:	2301      	movs	r3, #1
 80074a4:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80074a6:	e0fa      	b.n	800769e <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a5f      	ldr	r2, [pc, #380]	; (800762c <HAL_I2S_DMAStop+0x330>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d101      	bne.n	80074b6 <HAL_I2S_DMAStop+0x1ba>
 80074b2:	4b5f      	ldr	r3, [pc, #380]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 80074b4:	e001      	b.n	80074ba <HAL_I2S_DMAStop+0x1be>
 80074b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80074ba:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80074bc:	e0ef      	b.n	800769e <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074c6:	d005      	beq.n	80074d4 <HAL_I2S_DMAStop+0x1d8>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074d0:	f040 80e5 	bne.w	800769e <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00f      	beq.n	80074fc <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074e0:	4618      	mov	r0, r3
 80074e2:	f7fb ff27 	bl	8003334 <HAL_DMA_Abort>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d007      	beq.n	80074fc <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074f0:	f043 0208 	orr.w	r2, r3, #8
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007502:	b2db      	uxtb	r3, r3
 8007504:	2b05      	cmp	r3, #5
 8007506:	f040 809a 	bne.w	800763e <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800750e:	2b00      	cmp	r3, #0
 8007510:	d00f      	beq.n	8007532 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007516:	4618      	mov	r0, r3
 8007518:	f7fb ff0c 	bl	8003334 <HAL_DMA_Abort>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d007      	beq.n	8007532 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007526:	f043 0208 	orr.w	r2, r3, #8
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8007532:	f7fb fcb7 	bl	8002ea4 <HAL_GetTick>
 8007536:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8007538:	e012      	b.n	8007560 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800753a:	f7fb fcb3 	bl	8002ea4 <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	2b64      	cmp	r3, #100	; 0x64
 8007546:	d90b      	bls.n	8007560 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800754c:	f043 0201 	orr.w	r2, r3, #1
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a31      	ldr	r2, [pc, #196]	; (800762c <HAL_I2S_DMAStop+0x330>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d101      	bne.n	800756e <HAL_I2S_DMAStop+0x272>
 800756a:	4b31      	ldr	r3, [pc, #196]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 800756c:	e001      	b.n	8007572 <HAL_I2S_DMAStop+0x276>
 800756e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b02      	cmp	r3, #2
 800757a:	d1de      	bne.n	800753a <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 800757c:	e012      	b.n	80075a4 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800757e:	f7fb fc91 	bl	8002ea4 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	69bb      	ldr	r3, [r7, #24]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b64      	cmp	r3, #100	; 0x64
 800758a:	d90b      	bls.n	80075a4 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007590:	f043 0201 	orr.w	r2, r3, #1
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a20      	ldr	r2, [pc, #128]	; (800762c <HAL_I2S_DMAStop+0x330>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d101      	bne.n	80075b2 <HAL_I2S_DMAStop+0x2b6>
 80075ae:	4b20      	ldr	r3, [pc, #128]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 80075b0:	e001      	b.n	80075b6 <HAL_I2S_DMAStop+0x2ba>
 80075b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075bc:	2b80      	cmp	r3, #128	; 0x80
 80075be:	d0de      	beq.n	800757e <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a19      	ldr	r2, [pc, #100]	; (800762c <HAL_I2S_DMAStop+0x330>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d101      	bne.n	80075ce <HAL_I2S_DMAStop+0x2d2>
 80075ca:	4b19      	ldr	r3, [pc, #100]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 80075cc:	e001      	b.n	80075d2 <HAL_I2S_DMAStop+0x2d6>
 80075ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80075d2:	69da      	ldr	r2, [r3, #28]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4914      	ldr	r1, [pc, #80]	; (800762c <HAL_I2S_DMAStop+0x330>)
 80075da:	428b      	cmp	r3, r1
 80075dc:	d101      	bne.n	80075e2 <HAL_I2S_DMAStop+0x2e6>
 80075de:	4b14      	ldr	r3, [pc, #80]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 80075e0:	e001      	b.n	80075e6 <HAL_I2S_DMAStop+0x2ea>
 80075e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80075e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075ea:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80075ec:	2300      	movs	r3, #0
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a0d      	ldr	r2, [pc, #52]	; (800762c <HAL_I2S_DMAStop+0x330>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d101      	bne.n	80075fe <HAL_I2S_DMAStop+0x302>
 80075fa:	4b0d      	ldr	r3, [pc, #52]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 80075fc:	e001      	b.n	8007602 <HAL_I2S_DMAStop+0x306>
 80075fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	60fb      	str	r3, [r7, #12]
 8007606:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a07      	ldr	r2, [pc, #28]	; (800762c <HAL_I2S_DMAStop+0x330>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d101      	bne.n	8007616 <HAL_I2S_DMAStop+0x31a>
 8007612:	4b07      	ldr	r3, [pc, #28]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 8007614:	e001      	b.n	800761a <HAL_I2S_DMAStop+0x31e>
 8007616:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800761a:	685a      	ldr	r2, [r3, #4]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4902      	ldr	r1, [pc, #8]	; (800762c <HAL_I2S_DMAStop+0x330>)
 8007622:	428b      	cmp	r3, r1
 8007624:	d106      	bne.n	8007634 <HAL_I2S_DMAStop+0x338>
 8007626:	4b02      	ldr	r3, [pc, #8]	; (8007630 <HAL_I2S_DMAStop+0x334>)
 8007628:	e006      	b.n	8007638 <HAL_I2S_DMAStop+0x33c>
 800762a:	bf00      	nop
 800762c:	40003800 	.word	0x40003800
 8007630:	40003400 	.word	0x40003400
 8007634:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007638:	f022 0202 	bic.w	r2, r2, #2
 800763c:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	69da      	ldr	r2, [r3, #28]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800764c:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800764e:	2300      	movs	r3, #0
 8007650:	60bb      	str	r3, [r7, #8]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	60bb      	str	r3, [r7, #8]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	60bb      	str	r3, [r7, #8]
 8007662:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	685a      	ldr	r2, [r3, #4]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f022 0201 	bic.w	r2, r2, #1
 8007672:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800767c:	d10c      	bne.n	8007698 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007682:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2201      	movs	r2, #1
 800768e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	77fb      	strb	r3, [r7, #31]
 8007696:	e002      	b.n	800769e <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2201      	movs	r2, #1
 80076a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 80076a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3720      	adds	r7, #32
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80076b8:	bf00      	nop
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80076cc:	bf00      	nop
 80076ce:	370c      	adds	r7, #12
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr

080076d8 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b084      	sub	sp, #16
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d10e      	bne.n	800770c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	685a      	ldr	r2, [r3, #4]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f022 0202 	bic.w	r2, r2, #2
 80076fc:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2200      	movs	r2, #0
 8007702:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800770c:	68f8      	ldr	r0, [r7, #12]
 800770e:	f7f9 fe6d 	bl	80013ec <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007712:	bf00      	nop
 8007714:	3710      	adds	r7, #16
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b084      	sub	sp, #16
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007726:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f7f9 fe71 	bl	8001410 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800772e:	bf00      	nop
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}

08007736 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b084      	sub	sp, #16
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007742:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	685a      	ldr	r2, [r3, #4]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f022 0203 	bic.w	r2, r2, #3
 8007752:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800776c:	f043 0208 	orr.w	r2, r3, #8
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	f7ff ffa5 	bl	80076c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800777a:	bf00      	nop
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}

08007782 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8007782:	b580      	push	{r7, lr}
 8007784:	b082      	sub	sp, #8
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778e:	881a      	ldrh	r2, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779a:	1c9a      	adds	r2, r3, #2
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	3b01      	subs	r3, #1
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d10e      	bne.n	80077d6 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	685a      	ldr	r2, [r3, #4]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80077c6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f7f9 fe0b 	bl	80013ec <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80077d6:	bf00      	nop
 80077d8:	3708      	adds	r7, #8
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b082      	sub	sp, #8
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68da      	ldr	r2, [r3, #12]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f0:	b292      	uxth	r2, r2
 80077f2:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f8:	1c9a      	adds	r2, r3, #2
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007802:	b29b      	uxth	r3, r3
 8007804:	3b01      	subs	r3, #1
 8007806:	b29a      	uxth	r2, r3
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007810:	b29b      	uxth	r3, r3
 8007812:	2b00      	cmp	r3, #0
 8007814:	d10e      	bne.n	8007834 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	685a      	ldr	r2, [r3, #4]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007824:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2201      	movs	r2, #1
 800782a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f7ff ff3e 	bl	80076b0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007834:	bf00      	nop
 8007836:	3708      	adds	r7, #8
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b086      	sub	sp, #24
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007852:	b2db      	uxtb	r3, r3
 8007854:	2b04      	cmp	r3, #4
 8007856:	d13a      	bne.n	80078ce <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	f003 0301 	and.w	r3, r3, #1
 800785e:	2b01      	cmp	r3, #1
 8007860:	d109      	bne.n	8007876 <I2S_IRQHandler+0x3a>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800786c:	2b40      	cmp	r3, #64	; 0x40
 800786e:	d102      	bne.n	8007876 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f7ff ffb4 	bl	80077de <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800787c:	2b40      	cmp	r3, #64	; 0x40
 800787e:	d126      	bne.n	80078ce <I2S_IRQHandler+0x92>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	f003 0320 	and.w	r3, r3, #32
 800788a:	2b20      	cmp	r3, #32
 800788c:	d11f      	bne.n	80078ce <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	685a      	ldr	r2, [r3, #4]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800789c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800789e:	2300      	movs	r3, #0
 80078a0:	613b      	str	r3, [r7, #16]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	613b      	str	r3, [r7, #16]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	613b      	str	r3, [r7, #16]
 80078b2:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078c0:	f043 0202 	orr.w	r2, r3, #2
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f7ff fefb 	bl	80076c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	2b03      	cmp	r3, #3
 80078d8:	d136      	bne.n	8007948 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	f003 0302 	and.w	r3, r3, #2
 80078e0:	2b02      	cmp	r3, #2
 80078e2:	d109      	bne.n	80078f8 <I2S_IRQHandler+0xbc>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078ee:	2b80      	cmp	r3, #128	; 0x80
 80078f0:	d102      	bne.n	80078f8 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f7ff ff45 	bl	8007782 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	f003 0308 	and.w	r3, r3, #8
 80078fe:	2b08      	cmp	r3, #8
 8007900:	d122      	bne.n	8007948 <I2S_IRQHandler+0x10c>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	f003 0320 	and.w	r3, r3, #32
 800790c:	2b20      	cmp	r3, #32
 800790e:	d11b      	bne.n	8007948 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	685a      	ldr	r2, [r3, #4]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800791e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007920:	2300      	movs	r3, #0
 8007922:	60fb      	str	r3, [r7, #12]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	60fb      	str	r3, [r7, #12]
 800792c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800793a:	f043 0204 	orr.w	r2, r3, #4
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f7ff febe 	bl	80076c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007948:	bf00      	nop
 800794a:	3718      	adds	r7, #24
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b086      	sub	sp, #24
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	603b      	str	r3, [r7, #0]
 800795c:	4613      	mov	r3, r2
 800795e:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8007960:	f7fb faa0 	bl	8002ea4 <HAL_GetTick>
 8007964:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007966:	e018      	b.n	800799a <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800796e:	d014      	beq.n	800799a <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8007970:	f7fb fa98 	bl	8002ea4 <HAL_GetTick>
 8007974:	4602      	mov	r2, r0
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	1ad3      	subs	r3, r2, r3
 800797a:	683a      	ldr	r2, [r7, #0]
 800797c:	429a      	cmp	r2, r3
 800797e:	d902      	bls.n	8007986 <I2S_WaitFlagStateUntilTimeout+0x36>
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d109      	bne.n	800799a <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8007996:	2303      	movs	r3, #3
 8007998:	e00f      	b.n	80079ba <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	689a      	ldr	r2, [r3, #8]
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	4013      	ands	r3, r2
 80079a4:	68ba      	ldr	r2, [r7, #8]
 80079a6:	429a      	cmp	r2, r3
 80079a8:	bf0c      	ite	eq
 80079aa:	2301      	moveq	r3, #1
 80079ac:	2300      	movne	r3, #0
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	461a      	mov	r2, r3
 80079b2:	79fb      	ldrb	r3, [r7, #7]
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d1d7      	bne.n	8007968 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3718      	adds	r7, #24
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
	...

080079c4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b088      	sub	sp, #32
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a92      	ldr	r2, [pc, #584]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d101      	bne.n	80079e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80079de:	4b92      	ldr	r3, [pc, #584]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80079e0:	e001      	b.n	80079e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80079e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a8b      	ldr	r2, [pc, #556]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d101      	bne.n	8007a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80079fc:	4b8a      	ldr	r3, [pc, #552]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80079fe:	e001      	b.n	8007a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8007a00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a10:	d004      	beq.n	8007a1c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	f040 8099 	bne.w	8007b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	f003 0302 	and.w	r3, r3, #2
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d107      	bne.n	8007a36 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d002      	beq.n	8007a36 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 f925 	bl	8007c80 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	f003 0301 	and.w	r3, r3, #1
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d107      	bne.n	8007a50 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d002      	beq.n	8007a50 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 f9c8 	bl	8007de0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a56:	2b40      	cmp	r3, #64	; 0x40
 8007a58:	d13a      	bne.n	8007ad0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	f003 0320 	and.w	r3, r3, #32
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d035      	beq.n	8007ad0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a6e      	ldr	r2, [pc, #440]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d101      	bne.n	8007a72 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8007a6e:	4b6e      	ldr	r3, [pc, #440]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007a70:	e001      	b.n	8007a76 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8007a72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a76:	685a      	ldr	r2, [r3, #4]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4969      	ldr	r1, [pc, #420]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007a7e:	428b      	cmp	r3, r1
 8007a80:	d101      	bne.n	8007a86 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8007a82:	4b69      	ldr	r3, [pc, #420]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007a84:	e001      	b.n	8007a8a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8007a86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a8a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007a8e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	685a      	ldr	r2, [r3, #4]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007a9e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	60fb      	str	r3, [r7, #12]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	60fb      	str	r3, [r7, #12]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	60fb      	str	r3, [r7, #12]
 8007ab4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ac2:	f043 0202 	orr.w	r2, r3, #2
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f7ff fdfa 	bl	80076c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	f003 0308 	and.w	r3, r3, #8
 8007ad6:	2b08      	cmp	r3, #8
 8007ad8:	f040 80c3 	bne.w	8007c62 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	f003 0320 	and.w	r3, r3, #32
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f000 80bd 	beq.w	8007c62 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	685a      	ldr	r2, [r3, #4]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007af6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a49      	ldr	r2, [pc, #292]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d101      	bne.n	8007b06 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8007b02:	4b49      	ldr	r3, [pc, #292]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007b04:	e001      	b.n	8007b0a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8007b06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b0a:	685a      	ldr	r2, [r3, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4944      	ldr	r1, [pc, #272]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007b12:	428b      	cmp	r3, r1
 8007b14:	d101      	bne.n	8007b1a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8007b16:	4b44      	ldr	r3, [pc, #272]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007b18:	e001      	b.n	8007b1e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8007b1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b1e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007b22:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007b24:	2300      	movs	r3, #0
 8007b26:	60bb      	str	r3, [r7, #8]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	60bb      	str	r3, [r7, #8]
 8007b30:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b3e:	f043 0204 	orr.w	r2, r3, #4
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f7ff fdbc 	bl	80076c4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007b4c:	e089      	b.n	8007c62 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8007b4e:	69bb      	ldr	r3, [r7, #24]
 8007b50:	f003 0302 	and.w	r3, r3, #2
 8007b54:	2b02      	cmp	r3, #2
 8007b56:	d107      	bne.n	8007b68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d002      	beq.n	8007b68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 f8be 	bl	8007ce4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d107      	bne.n	8007b82 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d002      	beq.n	8007b82 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f000 f8fd 	bl	8007d7c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b88:	2b40      	cmp	r3, #64	; 0x40
 8007b8a:	d12f      	bne.n	8007bec <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	f003 0320 	and.w	r3, r3, #32
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d02a      	beq.n	8007bec <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	685a      	ldr	r2, [r3, #4]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007ba4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a1e      	ldr	r2, [pc, #120]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d101      	bne.n	8007bb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8007bb0:	4b1d      	ldr	r3, [pc, #116]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007bb2:	e001      	b.n	8007bb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007bb4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007bb8:	685a      	ldr	r2, [r3, #4]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4919      	ldr	r1, [pc, #100]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007bc0:	428b      	cmp	r3, r1
 8007bc2:	d101      	bne.n	8007bc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007bc4:	4b18      	ldr	r3, [pc, #96]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007bc6:	e001      	b.n	8007bcc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007bc8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007bcc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007bd0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bde:	f043 0202 	orr.w	r2, r3, #2
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f7ff fd6c 	bl	80076c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007bec:	69bb      	ldr	r3, [r7, #24]
 8007bee:	f003 0308 	and.w	r3, r3, #8
 8007bf2:	2b08      	cmp	r3, #8
 8007bf4:	d136      	bne.n	8007c64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	f003 0320 	and.w	r3, r3, #32
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d031      	beq.n	8007c64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a07      	ldr	r2, [pc, #28]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d101      	bne.n	8007c0e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8007c0a:	4b07      	ldr	r3, [pc, #28]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007c0c:	e001      	b.n	8007c12 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8007c0e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c12:	685a      	ldr	r2, [r3, #4]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4902      	ldr	r1, [pc, #8]	; (8007c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007c1a:	428b      	cmp	r3, r1
 8007c1c:	d106      	bne.n	8007c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8007c1e:	4b02      	ldr	r3, [pc, #8]	; (8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007c20:	e006      	b.n	8007c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8007c22:	bf00      	nop
 8007c24:	40003800 	.word	0x40003800
 8007c28:	40003400 	.word	0x40003400
 8007c2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c30:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007c34:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	685a      	ldr	r2, [r3, #4]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007c44:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c52:	f043 0204 	orr.w	r2, r3, #4
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f7ff fd32 	bl	80076c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007c60:	e000      	b.n	8007c64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007c62:	bf00      	nop
}
 8007c64:	bf00      	nop
 8007c66:	3720      	adds	r7, #32
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007c74:	bf00      	nop
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b082      	sub	sp, #8
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8c:	1c99      	adds	r1, r3, #2
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	6251      	str	r1, [r2, #36]	; 0x24
 8007c92:	881a      	ldrh	r2, [r3, #0]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d113      	bne.n	8007cda <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	685a      	ldr	r2, [r3, #4]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007cc0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d106      	bne.n	8007cda <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f7ff ffc9 	bl	8007c6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007cda:	bf00      	nop
 8007cdc:	3708      	adds	r7, #8
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
	...

08007ce4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf0:	1c99      	adds	r1, r3, #2
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	6251      	str	r1, [r2, #36]	; 0x24
 8007cf6:	8819      	ldrh	r1, [r3, #0]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a1d      	ldr	r2, [pc, #116]	; (8007d74 <I2SEx_TxISR_I2SExt+0x90>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d101      	bne.n	8007d06 <I2SEx_TxISR_I2SExt+0x22>
 8007d02:	4b1d      	ldr	r3, [pc, #116]	; (8007d78 <I2SEx_TxISR_I2SExt+0x94>)
 8007d04:	e001      	b.n	8007d0a <I2SEx_TxISR_I2SExt+0x26>
 8007d06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007d0a:	460a      	mov	r2, r1
 8007d0c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	3b01      	subs	r3, #1
 8007d16:	b29a      	uxth	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d121      	bne.n	8007d6a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a12      	ldr	r2, [pc, #72]	; (8007d74 <I2SEx_TxISR_I2SExt+0x90>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d101      	bne.n	8007d34 <I2SEx_TxISR_I2SExt+0x50>
 8007d30:	4b11      	ldr	r3, [pc, #68]	; (8007d78 <I2SEx_TxISR_I2SExt+0x94>)
 8007d32:	e001      	b.n	8007d38 <I2SEx_TxISR_I2SExt+0x54>
 8007d34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007d38:	685a      	ldr	r2, [r3, #4]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	490d      	ldr	r1, [pc, #52]	; (8007d74 <I2SEx_TxISR_I2SExt+0x90>)
 8007d40:	428b      	cmp	r3, r1
 8007d42:	d101      	bne.n	8007d48 <I2SEx_TxISR_I2SExt+0x64>
 8007d44:	4b0c      	ldr	r3, [pc, #48]	; (8007d78 <I2SEx_TxISR_I2SExt+0x94>)
 8007d46:	e001      	b.n	8007d4c <I2SEx_TxISR_I2SExt+0x68>
 8007d48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007d4c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007d50:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d106      	bne.n	8007d6a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f7ff ff81 	bl	8007c6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007d6a:	bf00      	nop
 8007d6c:	3708      	adds	r7, #8
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	40003800 	.word	0x40003800
 8007d78:	40003400 	.word	0x40003400

08007d7c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68d8      	ldr	r0, [r3, #12]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d8e:	1c99      	adds	r1, r3, #2
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007d94:	b282      	uxth	r2, r0
 8007d96:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	3b01      	subs	r3, #1
 8007da0:	b29a      	uxth	r2, r3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d113      	bne.n	8007dd8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	685a      	ldr	r2, [r3, #4]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007dbe:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d106      	bne.n	8007dd8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f7ff ff4a 	bl	8007c6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007dd8:	bf00      	nop
 8007dda:	3708      	adds	r7, #8
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b082      	sub	sp, #8
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a20      	ldr	r2, [pc, #128]	; (8007e70 <I2SEx_RxISR_I2SExt+0x90>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d101      	bne.n	8007df6 <I2SEx_RxISR_I2SExt+0x16>
 8007df2:	4b20      	ldr	r3, [pc, #128]	; (8007e74 <I2SEx_RxISR_I2SExt+0x94>)
 8007df4:	e001      	b.n	8007dfa <I2SEx_RxISR_I2SExt+0x1a>
 8007df6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007dfa:	68d8      	ldr	r0, [r3, #12]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e00:	1c99      	adds	r1, r3, #2
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007e06:	b282      	uxth	r2, r0
 8007e08:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	3b01      	subs	r3, #1
 8007e12:	b29a      	uxth	r2, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d121      	bne.n	8007e66 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a12      	ldr	r2, [pc, #72]	; (8007e70 <I2SEx_RxISR_I2SExt+0x90>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d101      	bne.n	8007e30 <I2SEx_RxISR_I2SExt+0x50>
 8007e2c:	4b11      	ldr	r3, [pc, #68]	; (8007e74 <I2SEx_RxISR_I2SExt+0x94>)
 8007e2e:	e001      	b.n	8007e34 <I2SEx_RxISR_I2SExt+0x54>
 8007e30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007e34:	685a      	ldr	r2, [r3, #4]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	490d      	ldr	r1, [pc, #52]	; (8007e70 <I2SEx_RxISR_I2SExt+0x90>)
 8007e3c:	428b      	cmp	r3, r1
 8007e3e:	d101      	bne.n	8007e44 <I2SEx_RxISR_I2SExt+0x64>
 8007e40:	4b0c      	ldr	r3, [pc, #48]	; (8007e74 <I2SEx_RxISR_I2SExt+0x94>)
 8007e42:	e001      	b.n	8007e48 <I2SEx_RxISR_I2SExt+0x68>
 8007e44:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007e48:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007e4c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e52:	b29b      	uxth	r3, r3
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d106      	bne.n	8007e66 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f7ff ff03 	bl	8007c6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007e66:	bf00      	nop
 8007e68:	3708      	adds	r7, #8
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	40003800 	.word	0x40003800
 8007e74:	40003400 	.word	0x40003400

08007e78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b086      	sub	sp, #24
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d101      	bne.n	8007e8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e267      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f003 0301 	and.w	r3, r3, #1
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d075      	beq.n	8007f82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e96:	4b88      	ldr	r3, [pc, #544]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	f003 030c 	and.w	r3, r3, #12
 8007e9e:	2b04      	cmp	r3, #4
 8007ea0:	d00c      	beq.n	8007ebc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007ea2:	4b85      	ldr	r3, [pc, #532]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007eaa:	2b08      	cmp	r3, #8
 8007eac:	d112      	bne.n	8007ed4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007eae:	4b82      	ldr	r3, [pc, #520]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007eb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007eba:	d10b      	bne.n	8007ed4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ebc:	4b7e      	ldr	r3, [pc, #504]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d05b      	beq.n	8007f80 <HAL_RCC_OscConfig+0x108>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d157      	bne.n	8007f80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e242      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007edc:	d106      	bne.n	8007eec <HAL_RCC_OscConfig+0x74>
 8007ede:	4b76      	ldr	r3, [pc, #472]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a75      	ldr	r2, [pc, #468]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ee8:	6013      	str	r3, [r2, #0]
 8007eea:	e01d      	b.n	8007f28 <HAL_RCC_OscConfig+0xb0>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ef4:	d10c      	bne.n	8007f10 <HAL_RCC_OscConfig+0x98>
 8007ef6:	4b70      	ldr	r3, [pc, #448]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a6f      	ldr	r2, [pc, #444]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007efc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007f00:	6013      	str	r3, [r2, #0]
 8007f02:	4b6d      	ldr	r3, [pc, #436]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a6c      	ldr	r2, [pc, #432]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f0c:	6013      	str	r3, [r2, #0]
 8007f0e:	e00b      	b.n	8007f28 <HAL_RCC_OscConfig+0xb0>
 8007f10:	4b69      	ldr	r3, [pc, #420]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a68      	ldr	r2, [pc, #416]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f1a:	6013      	str	r3, [r2, #0]
 8007f1c:	4b66      	ldr	r3, [pc, #408]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a65      	ldr	r2, [pc, #404]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007f26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d013      	beq.n	8007f58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f30:	f7fa ffb8 	bl	8002ea4 <HAL_GetTick>
 8007f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f36:	e008      	b.n	8007f4a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007f38:	f7fa ffb4 	bl	8002ea4 <HAL_GetTick>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	2b64      	cmp	r3, #100	; 0x64
 8007f44:	d901      	bls.n	8007f4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007f46:	2303      	movs	r3, #3
 8007f48:	e207      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f4a:	4b5b      	ldr	r3, [pc, #364]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d0f0      	beq.n	8007f38 <HAL_RCC_OscConfig+0xc0>
 8007f56:	e014      	b.n	8007f82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f58:	f7fa ffa4 	bl	8002ea4 <HAL_GetTick>
 8007f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007f5e:	e008      	b.n	8007f72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007f60:	f7fa ffa0 	bl	8002ea4 <HAL_GetTick>
 8007f64:	4602      	mov	r2, r0
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	1ad3      	subs	r3, r2, r3
 8007f6a:	2b64      	cmp	r3, #100	; 0x64
 8007f6c:	d901      	bls.n	8007f72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007f6e:	2303      	movs	r3, #3
 8007f70:	e1f3      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007f72:	4b51      	ldr	r3, [pc, #324]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1f0      	bne.n	8007f60 <HAL_RCC_OscConfig+0xe8>
 8007f7e:	e000      	b.n	8007f82 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 0302 	and.w	r3, r3, #2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d063      	beq.n	8008056 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f8e:	4b4a      	ldr	r3, [pc, #296]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	f003 030c 	and.w	r3, r3, #12
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00b      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f9a:	4b47      	ldr	r3, [pc, #284]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007fa2:	2b08      	cmp	r3, #8
 8007fa4:	d11c      	bne.n	8007fe0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007fa6:	4b44      	ldr	r3, [pc, #272]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d116      	bne.n	8007fe0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007fb2:	4b41      	ldr	r3, [pc, #260]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f003 0302 	and.w	r3, r3, #2
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d005      	beq.n	8007fca <HAL_RCC_OscConfig+0x152>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	68db      	ldr	r3, [r3, #12]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d001      	beq.n	8007fca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e1c7      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007fca:	4b3b      	ldr	r3, [pc, #236]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	691b      	ldr	r3, [r3, #16]
 8007fd6:	00db      	lsls	r3, r3, #3
 8007fd8:	4937      	ldr	r1, [pc, #220]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007fde:	e03a      	b.n	8008056 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d020      	beq.n	800802a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007fe8:	4b34      	ldr	r3, [pc, #208]	; (80080bc <HAL_RCC_OscConfig+0x244>)
 8007fea:	2201      	movs	r2, #1
 8007fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fee:	f7fa ff59 	bl	8002ea4 <HAL_GetTick>
 8007ff2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ff4:	e008      	b.n	8008008 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007ff6:	f7fa ff55 	bl	8002ea4 <HAL_GetTick>
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	1ad3      	subs	r3, r2, r3
 8008000:	2b02      	cmp	r3, #2
 8008002:	d901      	bls.n	8008008 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008004:	2303      	movs	r3, #3
 8008006:	e1a8      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008008:	4b2b      	ldr	r3, [pc, #172]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 0302 	and.w	r3, r3, #2
 8008010:	2b00      	cmp	r3, #0
 8008012:	d0f0      	beq.n	8007ff6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008014:	4b28      	ldr	r3, [pc, #160]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	691b      	ldr	r3, [r3, #16]
 8008020:	00db      	lsls	r3, r3, #3
 8008022:	4925      	ldr	r1, [pc, #148]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 8008024:	4313      	orrs	r3, r2
 8008026:	600b      	str	r3, [r1, #0]
 8008028:	e015      	b.n	8008056 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800802a:	4b24      	ldr	r3, [pc, #144]	; (80080bc <HAL_RCC_OscConfig+0x244>)
 800802c:	2200      	movs	r2, #0
 800802e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008030:	f7fa ff38 	bl	8002ea4 <HAL_GetTick>
 8008034:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008036:	e008      	b.n	800804a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008038:	f7fa ff34 	bl	8002ea4 <HAL_GetTick>
 800803c:	4602      	mov	r2, r0
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	1ad3      	subs	r3, r2, r3
 8008042:	2b02      	cmp	r3, #2
 8008044:	d901      	bls.n	800804a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008046:	2303      	movs	r3, #3
 8008048:	e187      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800804a:	4b1b      	ldr	r3, [pc, #108]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f003 0302 	and.w	r3, r3, #2
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1f0      	bne.n	8008038 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f003 0308 	and.w	r3, r3, #8
 800805e:	2b00      	cmp	r3, #0
 8008060:	d036      	beq.n	80080d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	695b      	ldr	r3, [r3, #20]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d016      	beq.n	8008098 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800806a:	4b15      	ldr	r3, [pc, #84]	; (80080c0 <HAL_RCC_OscConfig+0x248>)
 800806c:	2201      	movs	r2, #1
 800806e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008070:	f7fa ff18 	bl	8002ea4 <HAL_GetTick>
 8008074:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008076:	e008      	b.n	800808a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008078:	f7fa ff14 	bl	8002ea4 <HAL_GetTick>
 800807c:	4602      	mov	r2, r0
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	2b02      	cmp	r3, #2
 8008084:	d901      	bls.n	800808a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008086:	2303      	movs	r3, #3
 8008088:	e167      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800808a:	4b0b      	ldr	r3, [pc, #44]	; (80080b8 <HAL_RCC_OscConfig+0x240>)
 800808c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800808e:	f003 0302 	and.w	r3, r3, #2
 8008092:	2b00      	cmp	r3, #0
 8008094:	d0f0      	beq.n	8008078 <HAL_RCC_OscConfig+0x200>
 8008096:	e01b      	b.n	80080d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008098:	4b09      	ldr	r3, [pc, #36]	; (80080c0 <HAL_RCC_OscConfig+0x248>)
 800809a:	2200      	movs	r2, #0
 800809c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800809e:	f7fa ff01 	bl	8002ea4 <HAL_GetTick>
 80080a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80080a4:	e00e      	b.n	80080c4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80080a6:	f7fa fefd 	bl	8002ea4 <HAL_GetTick>
 80080aa:	4602      	mov	r2, r0
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	2b02      	cmp	r3, #2
 80080b2:	d907      	bls.n	80080c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80080b4:	2303      	movs	r3, #3
 80080b6:	e150      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
 80080b8:	40023800 	.word	0x40023800
 80080bc:	42470000 	.word	0x42470000
 80080c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80080c4:	4b88      	ldr	r3, [pc, #544]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 80080c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80080c8:	f003 0302 	and.w	r3, r3, #2
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d1ea      	bne.n	80080a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 0304 	and.w	r3, r3, #4
 80080d8:	2b00      	cmp	r3, #0
 80080da:	f000 8097 	beq.w	800820c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80080de:	2300      	movs	r3, #0
 80080e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80080e2:	4b81      	ldr	r3, [pc, #516]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 80080e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d10f      	bne.n	800810e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80080ee:	2300      	movs	r3, #0
 80080f0:	60bb      	str	r3, [r7, #8]
 80080f2:	4b7d      	ldr	r3, [pc, #500]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 80080f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f6:	4a7c      	ldr	r2, [pc, #496]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 80080f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080fc:	6413      	str	r3, [r2, #64]	; 0x40
 80080fe:	4b7a      	ldr	r3, [pc, #488]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008106:	60bb      	str	r3, [r7, #8]
 8008108:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800810a:	2301      	movs	r3, #1
 800810c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800810e:	4b77      	ldr	r3, [pc, #476]	; (80082ec <HAL_RCC_OscConfig+0x474>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008116:	2b00      	cmp	r3, #0
 8008118:	d118      	bne.n	800814c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800811a:	4b74      	ldr	r3, [pc, #464]	; (80082ec <HAL_RCC_OscConfig+0x474>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a73      	ldr	r2, [pc, #460]	; (80082ec <HAL_RCC_OscConfig+0x474>)
 8008120:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008124:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008126:	f7fa febd 	bl	8002ea4 <HAL_GetTick>
 800812a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800812c:	e008      	b.n	8008140 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800812e:	f7fa feb9 	bl	8002ea4 <HAL_GetTick>
 8008132:	4602      	mov	r2, r0
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	1ad3      	subs	r3, r2, r3
 8008138:	2b02      	cmp	r3, #2
 800813a:	d901      	bls.n	8008140 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800813c:	2303      	movs	r3, #3
 800813e:	e10c      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008140:	4b6a      	ldr	r3, [pc, #424]	; (80082ec <HAL_RCC_OscConfig+0x474>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008148:	2b00      	cmp	r3, #0
 800814a:	d0f0      	beq.n	800812e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	2b01      	cmp	r3, #1
 8008152:	d106      	bne.n	8008162 <HAL_RCC_OscConfig+0x2ea>
 8008154:	4b64      	ldr	r3, [pc, #400]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008158:	4a63      	ldr	r2, [pc, #396]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 800815a:	f043 0301 	orr.w	r3, r3, #1
 800815e:	6713      	str	r3, [r2, #112]	; 0x70
 8008160:	e01c      	b.n	800819c <HAL_RCC_OscConfig+0x324>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	2b05      	cmp	r3, #5
 8008168:	d10c      	bne.n	8008184 <HAL_RCC_OscConfig+0x30c>
 800816a:	4b5f      	ldr	r3, [pc, #380]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 800816c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800816e:	4a5e      	ldr	r2, [pc, #376]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008170:	f043 0304 	orr.w	r3, r3, #4
 8008174:	6713      	str	r3, [r2, #112]	; 0x70
 8008176:	4b5c      	ldr	r3, [pc, #368]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800817a:	4a5b      	ldr	r2, [pc, #364]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 800817c:	f043 0301 	orr.w	r3, r3, #1
 8008180:	6713      	str	r3, [r2, #112]	; 0x70
 8008182:	e00b      	b.n	800819c <HAL_RCC_OscConfig+0x324>
 8008184:	4b58      	ldr	r3, [pc, #352]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008188:	4a57      	ldr	r2, [pc, #348]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 800818a:	f023 0301 	bic.w	r3, r3, #1
 800818e:	6713      	str	r3, [r2, #112]	; 0x70
 8008190:	4b55      	ldr	r3, [pc, #340]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008194:	4a54      	ldr	r2, [pc, #336]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008196:	f023 0304 	bic.w	r3, r3, #4
 800819a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d015      	beq.n	80081d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081a4:	f7fa fe7e 	bl	8002ea4 <HAL_GetTick>
 80081a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081aa:	e00a      	b.n	80081c2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80081ac:	f7fa fe7a 	bl	8002ea4 <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d901      	bls.n	80081c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	e0cb      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081c2:	4b49      	ldr	r3, [pc, #292]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 80081c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081c6:	f003 0302 	and.w	r3, r3, #2
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d0ee      	beq.n	80081ac <HAL_RCC_OscConfig+0x334>
 80081ce:	e014      	b.n	80081fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80081d0:	f7fa fe68 	bl	8002ea4 <HAL_GetTick>
 80081d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80081d6:	e00a      	b.n	80081ee <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80081d8:	f7fa fe64 	bl	8002ea4 <HAL_GetTick>
 80081dc:	4602      	mov	r2, r0
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	1ad3      	subs	r3, r2, r3
 80081e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d901      	bls.n	80081ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	e0b5      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80081ee:	4b3e      	ldr	r3, [pc, #248]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 80081f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081f2:	f003 0302 	and.w	r3, r3, #2
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1ee      	bne.n	80081d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80081fa:	7dfb      	ldrb	r3, [r7, #23]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d105      	bne.n	800820c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008200:	4b39      	ldr	r3, [pc, #228]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008204:	4a38      	ldr	r2, [pc, #224]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008206:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800820a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	699b      	ldr	r3, [r3, #24]
 8008210:	2b00      	cmp	r3, #0
 8008212:	f000 80a1 	beq.w	8008358 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008216:	4b34      	ldr	r3, [pc, #208]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	f003 030c 	and.w	r3, r3, #12
 800821e:	2b08      	cmp	r3, #8
 8008220:	d05c      	beq.n	80082dc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	699b      	ldr	r3, [r3, #24]
 8008226:	2b02      	cmp	r3, #2
 8008228:	d141      	bne.n	80082ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800822a:	4b31      	ldr	r3, [pc, #196]	; (80082f0 <HAL_RCC_OscConfig+0x478>)
 800822c:	2200      	movs	r2, #0
 800822e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008230:	f7fa fe38 	bl	8002ea4 <HAL_GetTick>
 8008234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008236:	e008      	b.n	800824a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008238:	f7fa fe34 	bl	8002ea4 <HAL_GetTick>
 800823c:	4602      	mov	r2, r0
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	2b02      	cmp	r3, #2
 8008244:	d901      	bls.n	800824a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008246:	2303      	movs	r3, #3
 8008248:	e087      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800824a:	4b27      	ldr	r3, [pc, #156]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1f0      	bne.n	8008238 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	69da      	ldr	r2, [r3, #28]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6a1b      	ldr	r3, [r3, #32]
 800825e:	431a      	orrs	r2, r3
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008264:	019b      	lsls	r3, r3, #6
 8008266:	431a      	orrs	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800826c:	085b      	lsrs	r3, r3, #1
 800826e:	3b01      	subs	r3, #1
 8008270:	041b      	lsls	r3, r3, #16
 8008272:	431a      	orrs	r2, r3
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008278:	061b      	lsls	r3, r3, #24
 800827a:	491b      	ldr	r1, [pc, #108]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 800827c:	4313      	orrs	r3, r2
 800827e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008280:	4b1b      	ldr	r3, [pc, #108]	; (80082f0 <HAL_RCC_OscConfig+0x478>)
 8008282:	2201      	movs	r2, #1
 8008284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008286:	f7fa fe0d 	bl	8002ea4 <HAL_GetTick>
 800828a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800828c:	e008      	b.n	80082a0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800828e:	f7fa fe09 	bl	8002ea4 <HAL_GetTick>
 8008292:	4602      	mov	r2, r0
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	1ad3      	subs	r3, r2, r3
 8008298:	2b02      	cmp	r3, #2
 800829a:	d901      	bls.n	80082a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800829c:	2303      	movs	r3, #3
 800829e:	e05c      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082a0:	4b11      	ldr	r3, [pc, #68]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d0f0      	beq.n	800828e <HAL_RCC_OscConfig+0x416>
 80082ac:	e054      	b.n	8008358 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082ae:	4b10      	ldr	r3, [pc, #64]	; (80082f0 <HAL_RCC_OscConfig+0x478>)
 80082b0:	2200      	movs	r2, #0
 80082b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80082b4:	f7fa fdf6 	bl	8002ea4 <HAL_GetTick>
 80082b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80082ba:	e008      	b.n	80082ce <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80082bc:	f7fa fdf2 	bl	8002ea4 <HAL_GetTick>
 80082c0:	4602      	mov	r2, r0
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	1ad3      	subs	r3, r2, r3
 80082c6:	2b02      	cmp	r3, #2
 80082c8:	d901      	bls.n	80082ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80082ca:	2303      	movs	r3, #3
 80082cc:	e045      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80082ce:	4b06      	ldr	r3, [pc, #24]	; (80082e8 <HAL_RCC_OscConfig+0x470>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1f0      	bne.n	80082bc <HAL_RCC_OscConfig+0x444>
 80082da:	e03d      	b.n	8008358 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	699b      	ldr	r3, [r3, #24]
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d107      	bne.n	80082f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e038      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
 80082e8:	40023800 	.word	0x40023800
 80082ec:	40007000 	.word	0x40007000
 80082f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80082f4:	4b1b      	ldr	r3, [pc, #108]	; (8008364 <HAL_RCC_OscConfig+0x4ec>)
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d028      	beq.n	8008354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800830c:	429a      	cmp	r2, r3
 800830e:	d121      	bne.n	8008354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800831a:	429a      	cmp	r2, r3
 800831c:	d11a      	bne.n	8008354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800831e:	68fa      	ldr	r2, [r7, #12]
 8008320:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008324:	4013      	ands	r3, r2
 8008326:	687a      	ldr	r2, [r7, #4]
 8008328:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800832a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800832c:	4293      	cmp	r3, r2
 800832e:	d111      	bne.n	8008354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833a:	085b      	lsrs	r3, r3, #1
 800833c:	3b01      	subs	r3, #1
 800833e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008340:	429a      	cmp	r2, r3
 8008342:	d107      	bne.n	8008354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800834e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008350:	429a      	cmp	r2, r3
 8008352:	d001      	beq.n	8008358 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	e000      	b.n	800835a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3718      	adds	r7, #24
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	40023800 	.word	0x40023800

08008368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b084      	sub	sp, #16
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d101      	bne.n	800837c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	e0cc      	b.n	8008516 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800837c:	4b68      	ldr	r3, [pc, #416]	; (8008520 <HAL_RCC_ClockConfig+0x1b8>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f003 0307 	and.w	r3, r3, #7
 8008384:	683a      	ldr	r2, [r7, #0]
 8008386:	429a      	cmp	r2, r3
 8008388:	d90c      	bls.n	80083a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800838a:	4b65      	ldr	r3, [pc, #404]	; (8008520 <HAL_RCC_ClockConfig+0x1b8>)
 800838c:	683a      	ldr	r2, [r7, #0]
 800838e:	b2d2      	uxtb	r2, r2
 8008390:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008392:	4b63      	ldr	r3, [pc, #396]	; (8008520 <HAL_RCC_ClockConfig+0x1b8>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f003 0307 	and.w	r3, r3, #7
 800839a:	683a      	ldr	r2, [r7, #0]
 800839c:	429a      	cmp	r2, r3
 800839e:	d001      	beq.n	80083a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	e0b8      	b.n	8008516 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f003 0302 	and.w	r3, r3, #2
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d020      	beq.n	80083f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f003 0304 	and.w	r3, r3, #4
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d005      	beq.n	80083c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80083bc:	4b59      	ldr	r3, [pc, #356]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	4a58      	ldr	r2, [pc, #352]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80083c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80083c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f003 0308 	and.w	r3, r3, #8
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d005      	beq.n	80083e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80083d4:	4b53      	ldr	r3, [pc, #332]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	4a52      	ldr	r2, [pc, #328]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80083da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80083de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80083e0:	4b50      	ldr	r3, [pc, #320]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	494d      	ldr	r1, [pc, #308]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80083ee:	4313      	orrs	r3, r2
 80083f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f003 0301 	and.w	r3, r3, #1
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d044      	beq.n	8008488 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	2b01      	cmp	r3, #1
 8008404:	d107      	bne.n	8008416 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008406:	4b47      	ldr	r3, [pc, #284]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800840e:	2b00      	cmp	r3, #0
 8008410:	d119      	bne.n	8008446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e07f      	b.n	8008516 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	2b02      	cmp	r3, #2
 800841c:	d003      	beq.n	8008426 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008422:	2b03      	cmp	r3, #3
 8008424:	d107      	bne.n	8008436 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008426:	4b3f      	ldr	r3, [pc, #252]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800842e:	2b00      	cmp	r3, #0
 8008430:	d109      	bne.n	8008446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	e06f      	b.n	8008516 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008436:	4b3b      	ldr	r3, [pc, #236]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f003 0302 	and.w	r3, r3, #2
 800843e:	2b00      	cmp	r3, #0
 8008440:	d101      	bne.n	8008446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	e067      	b.n	8008516 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008446:	4b37      	ldr	r3, [pc, #220]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f023 0203 	bic.w	r2, r3, #3
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	4934      	ldr	r1, [pc, #208]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 8008454:	4313      	orrs	r3, r2
 8008456:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008458:	f7fa fd24 	bl	8002ea4 <HAL_GetTick>
 800845c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800845e:	e00a      	b.n	8008476 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008460:	f7fa fd20 	bl	8002ea4 <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	f241 3288 	movw	r2, #5000	; 0x1388
 800846e:	4293      	cmp	r3, r2
 8008470:	d901      	bls.n	8008476 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008472:	2303      	movs	r3, #3
 8008474:	e04f      	b.n	8008516 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008476:	4b2b      	ldr	r3, [pc, #172]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	f003 020c 	and.w	r2, r3, #12
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	429a      	cmp	r2, r3
 8008486:	d1eb      	bne.n	8008460 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008488:	4b25      	ldr	r3, [pc, #148]	; (8008520 <HAL_RCC_ClockConfig+0x1b8>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f003 0307 	and.w	r3, r3, #7
 8008490:	683a      	ldr	r2, [r7, #0]
 8008492:	429a      	cmp	r2, r3
 8008494:	d20c      	bcs.n	80084b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008496:	4b22      	ldr	r3, [pc, #136]	; (8008520 <HAL_RCC_ClockConfig+0x1b8>)
 8008498:	683a      	ldr	r2, [r7, #0]
 800849a:	b2d2      	uxtb	r2, r2
 800849c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800849e:	4b20      	ldr	r3, [pc, #128]	; (8008520 <HAL_RCC_ClockConfig+0x1b8>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	683a      	ldr	r2, [r7, #0]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d001      	beq.n	80084b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
 80084ae:	e032      	b.n	8008516 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f003 0304 	and.w	r3, r3, #4
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d008      	beq.n	80084ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80084bc:	4b19      	ldr	r3, [pc, #100]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	4916      	ldr	r1, [pc, #88]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80084ca:	4313      	orrs	r3, r2
 80084cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 0308 	and.w	r3, r3, #8
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d009      	beq.n	80084ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80084da:	4b12      	ldr	r3, [pc, #72]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	691b      	ldr	r3, [r3, #16]
 80084e6:	00db      	lsls	r3, r3, #3
 80084e8:	490e      	ldr	r1, [pc, #56]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80084ea:	4313      	orrs	r3, r2
 80084ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80084ee:	f000 f821 	bl	8008534 <HAL_RCC_GetSysClockFreq>
 80084f2:	4602      	mov	r2, r0
 80084f4:	4b0b      	ldr	r3, [pc, #44]	; (8008524 <HAL_RCC_ClockConfig+0x1bc>)
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	091b      	lsrs	r3, r3, #4
 80084fa:	f003 030f 	and.w	r3, r3, #15
 80084fe:	490a      	ldr	r1, [pc, #40]	; (8008528 <HAL_RCC_ClockConfig+0x1c0>)
 8008500:	5ccb      	ldrb	r3, [r1, r3]
 8008502:	fa22 f303 	lsr.w	r3, r2, r3
 8008506:	4a09      	ldr	r2, [pc, #36]	; (800852c <HAL_RCC_ClockConfig+0x1c4>)
 8008508:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800850a:	4b09      	ldr	r3, [pc, #36]	; (8008530 <HAL_RCC_ClockConfig+0x1c8>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4618      	mov	r0, r3
 8008510:	f7fa fc84 	bl	8002e1c <HAL_InitTick>

  return HAL_OK;
 8008514:	2300      	movs	r3, #0
}
 8008516:	4618      	mov	r0, r3
 8008518:	3710      	adds	r7, #16
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	40023c00 	.word	0x40023c00
 8008524:	40023800 	.word	0x40023800
 8008528:	0800fe64 	.word	0x0800fe64
 800852c:	20000000 	.word	0x20000000
 8008530:	20000070 	.word	0x20000070

08008534 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008538:	b094      	sub	sp, #80	; 0x50
 800853a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800853c:	2300      	movs	r3, #0
 800853e:	647b      	str	r3, [r7, #68]	; 0x44
 8008540:	2300      	movs	r3, #0
 8008542:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008544:	2300      	movs	r3, #0
 8008546:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008548:	2300      	movs	r3, #0
 800854a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800854c:	4b79      	ldr	r3, [pc, #484]	; (8008734 <HAL_RCC_GetSysClockFreq+0x200>)
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	f003 030c 	and.w	r3, r3, #12
 8008554:	2b08      	cmp	r3, #8
 8008556:	d00d      	beq.n	8008574 <HAL_RCC_GetSysClockFreq+0x40>
 8008558:	2b08      	cmp	r3, #8
 800855a:	f200 80e1 	bhi.w	8008720 <HAL_RCC_GetSysClockFreq+0x1ec>
 800855e:	2b00      	cmp	r3, #0
 8008560:	d002      	beq.n	8008568 <HAL_RCC_GetSysClockFreq+0x34>
 8008562:	2b04      	cmp	r3, #4
 8008564:	d003      	beq.n	800856e <HAL_RCC_GetSysClockFreq+0x3a>
 8008566:	e0db      	b.n	8008720 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008568:	4b73      	ldr	r3, [pc, #460]	; (8008738 <HAL_RCC_GetSysClockFreq+0x204>)
 800856a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800856c:	e0db      	b.n	8008726 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800856e:	4b73      	ldr	r3, [pc, #460]	; (800873c <HAL_RCC_GetSysClockFreq+0x208>)
 8008570:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008572:	e0d8      	b.n	8008726 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008574:	4b6f      	ldr	r3, [pc, #444]	; (8008734 <HAL_RCC_GetSysClockFreq+0x200>)
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800857c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800857e:	4b6d      	ldr	r3, [pc, #436]	; (8008734 <HAL_RCC_GetSysClockFreq+0x200>)
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008586:	2b00      	cmp	r3, #0
 8008588:	d063      	beq.n	8008652 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800858a:	4b6a      	ldr	r3, [pc, #424]	; (8008734 <HAL_RCC_GetSysClockFreq+0x200>)
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	099b      	lsrs	r3, r3, #6
 8008590:	2200      	movs	r2, #0
 8008592:	63bb      	str	r3, [r7, #56]	; 0x38
 8008594:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008598:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800859c:	633b      	str	r3, [r7, #48]	; 0x30
 800859e:	2300      	movs	r3, #0
 80085a0:	637b      	str	r3, [r7, #52]	; 0x34
 80085a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80085a6:	4622      	mov	r2, r4
 80085a8:	462b      	mov	r3, r5
 80085aa:	f04f 0000 	mov.w	r0, #0
 80085ae:	f04f 0100 	mov.w	r1, #0
 80085b2:	0159      	lsls	r1, r3, #5
 80085b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80085b8:	0150      	lsls	r0, r2, #5
 80085ba:	4602      	mov	r2, r0
 80085bc:	460b      	mov	r3, r1
 80085be:	4621      	mov	r1, r4
 80085c0:	1a51      	subs	r1, r2, r1
 80085c2:	6139      	str	r1, [r7, #16]
 80085c4:	4629      	mov	r1, r5
 80085c6:	eb63 0301 	sbc.w	r3, r3, r1
 80085ca:	617b      	str	r3, [r7, #20]
 80085cc:	f04f 0200 	mov.w	r2, #0
 80085d0:	f04f 0300 	mov.w	r3, #0
 80085d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80085d8:	4659      	mov	r1, fp
 80085da:	018b      	lsls	r3, r1, #6
 80085dc:	4651      	mov	r1, sl
 80085de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80085e2:	4651      	mov	r1, sl
 80085e4:	018a      	lsls	r2, r1, #6
 80085e6:	4651      	mov	r1, sl
 80085e8:	ebb2 0801 	subs.w	r8, r2, r1
 80085ec:	4659      	mov	r1, fp
 80085ee:	eb63 0901 	sbc.w	r9, r3, r1
 80085f2:	f04f 0200 	mov.w	r2, #0
 80085f6:	f04f 0300 	mov.w	r3, #0
 80085fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80085fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008602:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008606:	4690      	mov	r8, r2
 8008608:	4699      	mov	r9, r3
 800860a:	4623      	mov	r3, r4
 800860c:	eb18 0303 	adds.w	r3, r8, r3
 8008610:	60bb      	str	r3, [r7, #8]
 8008612:	462b      	mov	r3, r5
 8008614:	eb49 0303 	adc.w	r3, r9, r3
 8008618:	60fb      	str	r3, [r7, #12]
 800861a:	f04f 0200 	mov.w	r2, #0
 800861e:	f04f 0300 	mov.w	r3, #0
 8008622:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008626:	4629      	mov	r1, r5
 8008628:	024b      	lsls	r3, r1, #9
 800862a:	4621      	mov	r1, r4
 800862c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008630:	4621      	mov	r1, r4
 8008632:	024a      	lsls	r2, r1, #9
 8008634:	4610      	mov	r0, r2
 8008636:	4619      	mov	r1, r3
 8008638:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800863a:	2200      	movs	r2, #0
 800863c:	62bb      	str	r3, [r7, #40]	; 0x28
 800863e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008640:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008644:	f7f8 fa1e 	bl	8000a84 <__aeabi_uldivmod>
 8008648:	4602      	mov	r2, r0
 800864a:	460b      	mov	r3, r1
 800864c:	4613      	mov	r3, r2
 800864e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008650:	e058      	b.n	8008704 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008652:	4b38      	ldr	r3, [pc, #224]	; (8008734 <HAL_RCC_GetSysClockFreq+0x200>)
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	099b      	lsrs	r3, r3, #6
 8008658:	2200      	movs	r2, #0
 800865a:	4618      	mov	r0, r3
 800865c:	4611      	mov	r1, r2
 800865e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008662:	623b      	str	r3, [r7, #32]
 8008664:	2300      	movs	r3, #0
 8008666:	627b      	str	r3, [r7, #36]	; 0x24
 8008668:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800866c:	4642      	mov	r2, r8
 800866e:	464b      	mov	r3, r9
 8008670:	f04f 0000 	mov.w	r0, #0
 8008674:	f04f 0100 	mov.w	r1, #0
 8008678:	0159      	lsls	r1, r3, #5
 800867a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800867e:	0150      	lsls	r0, r2, #5
 8008680:	4602      	mov	r2, r0
 8008682:	460b      	mov	r3, r1
 8008684:	4641      	mov	r1, r8
 8008686:	ebb2 0a01 	subs.w	sl, r2, r1
 800868a:	4649      	mov	r1, r9
 800868c:	eb63 0b01 	sbc.w	fp, r3, r1
 8008690:	f04f 0200 	mov.w	r2, #0
 8008694:	f04f 0300 	mov.w	r3, #0
 8008698:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800869c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80086a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80086a4:	ebb2 040a 	subs.w	r4, r2, sl
 80086a8:	eb63 050b 	sbc.w	r5, r3, fp
 80086ac:	f04f 0200 	mov.w	r2, #0
 80086b0:	f04f 0300 	mov.w	r3, #0
 80086b4:	00eb      	lsls	r3, r5, #3
 80086b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80086ba:	00e2      	lsls	r2, r4, #3
 80086bc:	4614      	mov	r4, r2
 80086be:	461d      	mov	r5, r3
 80086c0:	4643      	mov	r3, r8
 80086c2:	18e3      	adds	r3, r4, r3
 80086c4:	603b      	str	r3, [r7, #0]
 80086c6:	464b      	mov	r3, r9
 80086c8:	eb45 0303 	adc.w	r3, r5, r3
 80086cc:	607b      	str	r3, [r7, #4]
 80086ce:	f04f 0200 	mov.w	r2, #0
 80086d2:	f04f 0300 	mov.w	r3, #0
 80086d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80086da:	4629      	mov	r1, r5
 80086dc:	028b      	lsls	r3, r1, #10
 80086de:	4621      	mov	r1, r4
 80086e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80086e4:	4621      	mov	r1, r4
 80086e6:	028a      	lsls	r2, r1, #10
 80086e8:	4610      	mov	r0, r2
 80086ea:	4619      	mov	r1, r3
 80086ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086ee:	2200      	movs	r2, #0
 80086f0:	61bb      	str	r3, [r7, #24]
 80086f2:	61fa      	str	r2, [r7, #28]
 80086f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80086f8:	f7f8 f9c4 	bl	8000a84 <__aeabi_uldivmod>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	4613      	mov	r3, r2
 8008702:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008704:	4b0b      	ldr	r3, [pc, #44]	; (8008734 <HAL_RCC_GetSysClockFreq+0x200>)
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	0c1b      	lsrs	r3, r3, #16
 800870a:	f003 0303 	and.w	r3, r3, #3
 800870e:	3301      	adds	r3, #1
 8008710:	005b      	lsls	r3, r3, #1
 8008712:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008714:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008716:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008718:	fbb2 f3f3 	udiv	r3, r2, r3
 800871c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800871e:	e002      	b.n	8008726 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008720:	4b05      	ldr	r3, [pc, #20]	; (8008738 <HAL_RCC_GetSysClockFreq+0x204>)
 8008722:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008724:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008726:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008728:	4618      	mov	r0, r3
 800872a:	3750      	adds	r7, #80	; 0x50
 800872c:	46bd      	mov	sp, r7
 800872e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008732:	bf00      	nop
 8008734:	40023800 	.word	0x40023800
 8008738:	00f42400 	.word	0x00f42400
 800873c:	007a1200 	.word	0x007a1200

08008740 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008740:	b480      	push	{r7}
 8008742:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008744:	4b03      	ldr	r3, [pc, #12]	; (8008754 <HAL_RCC_GetHCLKFreq+0x14>)
 8008746:	681b      	ldr	r3, [r3, #0]
}
 8008748:	4618      	mov	r0, r3
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr
 8008752:	bf00      	nop
 8008754:	20000000 	.word	0x20000000

08008758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800875c:	f7ff fff0 	bl	8008740 <HAL_RCC_GetHCLKFreq>
 8008760:	4602      	mov	r2, r0
 8008762:	4b05      	ldr	r3, [pc, #20]	; (8008778 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	0a9b      	lsrs	r3, r3, #10
 8008768:	f003 0307 	and.w	r3, r3, #7
 800876c:	4903      	ldr	r1, [pc, #12]	; (800877c <HAL_RCC_GetPCLK1Freq+0x24>)
 800876e:	5ccb      	ldrb	r3, [r1, r3]
 8008770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008774:	4618      	mov	r0, r3
 8008776:	bd80      	pop	{r7, pc}
 8008778:	40023800 	.word	0x40023800
 800877c:	0800fe74 	.word	0x0800fe74

08008780 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b086      	sub	sp, #24
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008788:	2300      	movs	r3, #0
 800878a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800878c:	2300      	movs	r3, #0
 800878e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f003 0301 	and.w	r3, r3, #1
 8008798:	2b00      	cmp	r3, #0
 800879a:	d105      	bne.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d038      	beq.n	800881a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80087a8:	4b68      	ldr	r3, [pc, #416]	; (800894c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80087aa:	2200      	movs	r2, #0
 80087ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80087ae:	f7fa fb79 	bl	8002ea4 <HAL_GetTick>
 80087b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80087b4:	e008      	b.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80087b6:	f7fa fb75 	bl	8002ea4 <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	2b02      	cmp	r3, #2
 80087c2:	d901      	bls.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80087c4:	2303      	movs	r3, #3
 80087c6:	e0bd      	b.n	8008944 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80087c8:	4b61      	ldr	r3, [pc, #388]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1f0      	bne.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	685a      	ldr	r2, [r3, #4]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	689b      	ldr	r3, [r3, #8]
 80087dc:	019b      	lsls	r3, r3, #6
 80087de:	431a      	orrs	r2, r3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	071b      	lsls	r3, r3, #28
 80087e6:	495a      	ldr	r1, [pc, #360]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087e8:	4313      	orrs	r3, r2
 80087ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80087ee:	4b57      	ldr	r3, [pc, #348]	; (800894c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80087f0:	2201      	movs	r2, #1
 80087f2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80087f4:	f7fa fb56 	bl	8002ea4 <HAL_GetTick>
 80087f8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80087fa:	e008      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80087fc:	f7fa fb52 	bl	8002ea4 <HAL_GetTick>
 8008800:	4602      	mov	r2, r0
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	1ad3      	subs	r3, r2, r3
 8008806:	2b02      	cmp	r3, #2
 8008808:	d901      	bls.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800880a:	2303      	movs	r3, #3
 800880c:	e09a      	b.n	8008944 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800880e:	4b50      	ldr	r3, [pc, #320]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008816:	2b00      	cmp	r3, #0
 8008818:	d0f0      	beq.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0302 	and.w	r3, r3, #2
 8008822:	2b00      	cmp	r3, #0
 8008824:	f000 8083 	beq.w	800892e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008828:	2300      	movs	r3, #0
 800882a:	60fb      	str	r3, [r7, #12]
 800882c:	4b48      	ldr	r3, [pc, #288]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800882e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008830:	4a47      	ldr	r2, [pc, #284]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008836:	6413      	str	r3, [r2, #64]	; 0x40
 8008838:	4b45      	ldr	r3, [pc, #276]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800883a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800883c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008840:	60fb      	str	r3, [r7, #12]
 8008842:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008844:	4b43      	ldr	r3, [pc, #268]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a42      	ldr	r2, [pc, #264]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800884a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800884e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008850:	f7fa fb28 	bl	8002ea4 <HAL_GetTick>
 8008854:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008856:	e008      	b.n	800886a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008858:	f7fa fb24 	bl	8002ea4 <HAL_GetTick>
 800885c:	4602      	mov	r2, r0
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	1ad3      	subs	r3, r2, r3
 8008862:	2b02      	cmp	r3, #2
 8008864:	d901      	bls.n	800886a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8008866:	2303      	movs	r3, #3
 8008868:	e06c      	b.n	8008944 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800886a:	4b3a      	ldr	r3, [pc, #232]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008872:	2b00      	cmp	r3, #0
 8008874:	d0f0      	beq.n	8008858 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008876:	4b36      	ldr	r3, [pc, #216]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800887a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800887e:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d02f      	beq.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	691b      	ldr	r3, [r3, #16]
 800888a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800888e:	693a      	ldr	r2, [r7, #16]
 8008890:	429a      	cmp	r2, r3
 8008892:	d028      	beq.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008894:	4b2e      	ldr	r3, [pc, #184]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800889c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800889e:	4b2e      	ldr	r3, [pc, #184]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80088a0:	2201      	movs	r2, #1
 80088a2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80088a4:	4b2c      	ldr	r3, [pc, #176]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80088a6:	2200      	movs	r2, #0
 80088a8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80088aa:	4a29      	ldr	r2, [pc, #164]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80088b0:	4b27      	ldr	r3, [pc, #156]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088b4:	f003 0301 	and.w	r3, r3, #1
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d114      	bne.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80088bc:	f7fa faf2 	bl	8002ea4 <HAL_GetTick>
 80088c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80088c2:	e00a      	b.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80088c4:	f7fa faee 	bl	8002ea4 <HAL_GetTick>
 80088c8:	4602      	mov	r2, r0
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d901      	bls.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80088d6:	2303      	movs	r3, #3
 80088d8:	e034      	b.n	8008944 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80088da:	4b1d      	ldr	r3, [pc, #116]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088de:	f003 0302 	and.w	r3, r3, #2
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d0ee      	beq.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	691b      	ldr	r3, [r3, #16]
 80088ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80088f2:	d10d      	bne.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80088f4:	4b16      	ldr	r3, [pc, #88]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	691b      	ldr	r3, [r3, #16]
 8008900:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008904:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008908:	4911      	ldr	r1, [pc, #68]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800890a:	4313      	orrs	r3, r2
 800890c:	608b      	str	r3, [r1, #8]
 800890e:	e005      	b.n	800891c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8008910:	4b0f      	ldr	r3, [pc, #60]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	4a0e      	ldr	r2, [pc, #56]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008916:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800891a:	6093      	str	r3, [r2, #8]
 800891c:	4b0c      	ldr	r3, [pc, #48]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800891e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008928:	4909      	ldr	r1, [pc, #36]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800892a:	4313      	orrs	r3, r2
 800892c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f003 0308 	and.w	r3, r3, #8
 8008936:	2b00      	cmp	r3, #0
 8008938:	d003      	beq.n	8008942 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	7d1a      	ldrb	r2, [r3, #20]
 800893e:	4b07      	ldr	r3, [pc, #28]	; (800895c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8008940:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008942:	2300      	movs	r3, #0
}
 8008944:	4618      	mov	r0, r3
 8008946:	3718      	adds	r7, #24
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}
 800894c:	42470068 	.word	0x42470068
 8008950:	40023800 	.word	0x40023800
 8008954:	40007000 	.word	0x40007000
 8008958:	42470e40 	.word	0x42470e40
 800895c:	424711e0 	.word	0x424711e0

08008960 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008960:	b480      	push	{r7}
 8008962:	b085      	sub	sp, #20
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2203      	movs	r2, #3
 800896c:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800896e:	4b1c      	ldr	r3, [pc, #112]	; (80089e0 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8008970:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008974:	099b      	lsrs	r3, r3, #6
 8008976:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800897e:	4b18      	ldr	r3, [pc, #96]	; (80089e0 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8008980:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008984:	0f1b      	lsrs	r3, r3, #28
 8008986:	f003 0207 	and.w	r2, r3, #7
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	60da      	str	r2, [r3, #12]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
 800898e:	4b14      	ldr	r3, [pc, #80]	; (80089e0 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8008990:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008994:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	605a      	str	r2, [r3, #4]
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800899c:	4b10      	ldr	r3, [pc, #64]	; (80089e0 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80089a4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80089a6:	4b0e      	ldr	r3, [pc, #56]	; (80089e0 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80089a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089aa:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	431a      	orrs	r2, r3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	611a      	str	r2, [r3, #16]

#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 80089b6:	4b0a      	ldr	r3, [pc, #40]	; (80089e0 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80089b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d103      	bne.n	80089cc <HAL_RCCEx_GetPeriphCLKConfig+0x6c>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	751a      	strb	r2, [r3, #20]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80089ca:	e002      	b.n	80089d2 <HAL_RCCEx_GetPeriphCLKConfig+0x72>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2201      	movs	r2, #1
 80089d0:	751a      	strb	r2, [r3, #20]
}
 80089d2:	bf00      	nop
 80089d4:	3714      	adds	r7, #20
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr
 80089de:	bf00      	nop
 80089e0:	40023800 	.word	0x40023800

080089e4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b087      	sub	sp, #28
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80089ec:	2300      	movs	r3, #0
 80089ee:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80089f0:	2300      	movs	r3, #0
 80089f2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80089f4:	2300      	movs	r3, #0
 80089f6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80089f8:	2300      	movs	r3, #0
 80089fa:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d140      	bne.n	8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8008a02:	4b24      	ldr	r3, [pc, #144]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008a0a:	60fb      	str	r3, [r7, #12]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d005      	beq.n	8008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d131      	bne.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8008a18:	4b1f      	ldr	r3, [pc, #124]	; (8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008a1a:	617b      	str	r3, [r7, #20]
          break;
 8008a1c:	e031      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008a1e:	4b1d      	ldr	r3, [pc, #116]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a2a:	d109      	bne.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8008a2c:	4b19      	ldr	r3, [pc, #100]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a36:	4a19      	ldr	r2, [pc, #100]	; (8008a9c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8008a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a3c:	613b      	str	r3, [r7, #16]
 8008a3e:	e008      	b.n	8008a52 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8008a40:	4b14      	ldr	r3, [pc, #80]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008a42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a46:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a4a:	4a15      	ldr	r2, [pc, #84]	; (8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8008a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a50:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008a52:	4b10      	ldr	r3, [pc, #64]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008a54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a58:	099b      	lsrs	r3, r3, #6
 8008a5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	fb02 f303 	mul.w	r3, r2, r3
 8008a64:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8008a66:	4b0b      	ldr	r3, [pc, #44]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a6c:	0f1b      	lsrs	r3, r3, #28
 8008a6e:	f003 0307 	and.w	r3, r3, #7
 8008a72:	68ba      	ldr	r2, [r7, #8]
 8008a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a78:	617b      	str	r3, [r7, #20]
          break;
 8008a7a:	e002      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	617b      	str	r3, [r7, #20]
          break;
 8008a80:	bf00      	nop
        }
      }
      break;
 8008a82:	bf00      	nop
    }
  }
  return frequency;
 8008a84:	697b      	ldr	r3, [r7, #20]
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	371c      	adds	r7, #28
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr
 8008a92:	bf00      	nop
 8008a94:	40023800 	.word	0x40023800
 8008a98:	00bb8000 	.word	0x00bb8000
 8008a9c:	007a1200 	.word	0x007a1200
 8008aa0:	00f42400 	.word	0x00f42400

08008aa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d101      	bne.n	8008ab6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	e07b      	b.n	8008bae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d108      	bne.n	8008ad0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ac6:	d009      	beq.n	8008adc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	61da      	str	r2, [r3, #28]
 8008ace:	e005      	b.n	8008adc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d106      	bne.n	8008afc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f7f9 fa72 	bl	8001fe0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2202      	movs	r2, #2
 8008b00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008b24:	431a      	orrs	r2, r3
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	68db      	ldr	r3, [r3, #12]
 8008b2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b2e:	431a      	orrs	r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	691b      	ldr	r3, [r3, #16]
 8008b34:	f003 0302 	and.w	r3, r3, #2
 8008b38:	431a      	orrs	r2, r3
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	695b      	ldr	r3, [r3, #20]
 8008b3e:	f003 0301 	and.w	r3, r3, #1
 8008b42:	431a      	orrs	r2, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	699b      	ldr	r3, [r3, #24]
 8008b48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008b4c:	431a      	orrs	r2, r3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	69db      	ldr	r3, [r3, #28]
 8008b52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008b56:	431a      	orrs	r2, r3
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6a1b      	ldr	r3, [r3, #32]
 8008b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b60:	ea42 0103 	orr.w	r1, r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b68:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	430a      	orrs	r2, r1
 8008b72:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	699b      	ldr	r3, [r3, #24]
 8008b78:	0c1b      	lsrs	r3, r3, #16
 8008b7a:	f003 0104 	and.w	r1, r3, #4
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b82:	f003 0210 	and.w	r2, r3, #16
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	430a      	orrs	r2, r1
 8008b8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	69da      	ldr	r2, [r3, #28]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008b9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008bac:	2300      	movs	r3, #0
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3708      	adds	r7, #8
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b084      	sub	sp, #16
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	f107 001c 	add.w	r0, r7, #28
 8008bc4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d122      	bne.n	8008c14 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008be2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008be6:	687a      	ldr	r2, [r7, #4]
 8008be8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	68db      	ldr	r3, [r3, #12]
 8008bee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008bf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d105      	bne.n	8008c08 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f000 f9bf 	bl	8008f8c <USB_CoreReset>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	73fb      	strb	r3, [r7, #15]
 8008c12:	e01a      	b.n	8008c4a <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	68db      	ldr	r3, [r3, #12]
 8008c18:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 f9b3 	bl	8008f8c <USB_CoreReset>
 8008c26:	4603      	mov	r3, r0
 8008c28:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008c2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d106      	bne.n	8008c3e <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c34:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	639a      	str	r2, [r3, #56]	; 0x38
 8008c3c:	e005      	b.n	8008c4a <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c42:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d10b      	bne.n	8008c68 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	f043 0206 	orr.w	r2, r3, #6
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	f043 0220 	orr.w	r2, r3, #32
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3710      	adds	r7, #16
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c74:	b004      	add	sp, #16
 8008c76:	4770      	bx	lr

08008c78 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b083      	sub	sp, #12
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	689b      	ldr	r3, [r3, #8]
 8008c84:	f043 0201 	orr.w	r2, r3, #1
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	370c      	adds	r7, #12
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr

08008c9a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c9a:	b480      	push	{r7}
 8008c9c:	b083      	sub	sp, #12
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	689b      	ldr	r3, [r3, #8]
 8008ca6:	f023 0201 	bic.w	r2, r3, #1
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008cae:	2300      	movs	r3, #0
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b084      	sub	sp, #16
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	460b      	mov	r3, r1
 8008cc6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	68db      	ldr	r3, [r3, #12]
 8008cd0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008cd8:	78fb      	ldrb	r3, [r7, #3]
 8008cda:	2b01      	cmp	r3, #1
 8008cdc:	d115      	bne.n	8008d0a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008cea:	2001      	movs	r0, #1
 8008cec:	f7fa f8e6 	bl	8002ebc <HAL_Delay>
      ms++;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 f939 	bl	8008f6e <USB_GetMode>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	2b01      	cmp	r3, #1
 8008d00:	d01e      	beq.n	8008d40 <USB_SetCurrentMode+0x84>
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2b31      	cmp	r3, #49	; 0x31
 8008d06:	d9f0      	bls.n	8008cea <USB_SetCurrentMode+0x2e>
 8008d08:	e01a      	b.n	8008d40 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008d0a:	78fb      	ldrb	r3, [r7, #3]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d115      	bne.n	8008d3c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008d1c:	2001      	movs	r0, #1
 8008d1e:	f7fa f8cd 	bl	8002ebc <HAL_Delay>
      ms++;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	3301      	adds	r3, #1
 8008d26:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 f920 	bl	8008f6e <USB_GetMode>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d005      	beq.n	8008d40 <USB_SetCurrentMode+0x84>
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2b31      	cmp	r3, #49	; 0x31
 8008d38:	d9f0      	bls.n	8008d1c <USB_SetCurrentMode+0x60>
 8008d3a:	e001      	b.n	8008d40 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e005      	b.n	8008d4c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2b32      	cmp	r3, #50	; 0x32
 8008d44:	d101      	bne.n	8008d4a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	e000      	b.n	8008d4c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b085      	sub	sp, #20
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	3301      	adds	r3, #1
 8008d66:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	4a13      	ldr	r2, [pc, #76]	; (8008db8 <USB_FlushTxFifo+0x64>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d901      	bls.n	8008d74 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008d70:	2303      	movs	r3, #3
 8008d72:	e01b      	b.n	8008dac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	691b      	ldr	r3, [r3, #16]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	daf2      	bge.n	8008d62 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	019b      	lsls	r3, r3, #6
 8008d84:	f043 0220 	orr.w	r2, r3, #32
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	3301      	adds	r3, #1
 8008d90:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	4a08      	ldr	r2, [pc, #32]	; (8008db8 <USB_FlushTxFifo+0x64>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d901      	bls.n	8008d9e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008d9a:	2303      	movs	r3, #3
 8008d9c:	e006      	b.n	8008dac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	691b      	ldr	r3, [r3, #16]
 8008da2:	f003 0320 	and.w	r3, r3, #32
 8008da6:	2b20      	cmp	r3, #32
 8008da8:	d0f0      	beq.n	8008d8c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008daa:	2300      	movs	r3, #0
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3714      	adds	r7, #20
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr
 8008db8:	00030d40 	.word	0x00030d40

08008dbc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	4a11      	ldr	r2, [pc, #68]	; (8008e18 <USB_FlushRxFifo+0x5c>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d901      	bls.n	8008dda <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008dd6:	2303      	movs	r3, #3
 8008dd8:	e018      	b.n	8008e0c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	daf2      	bge.n	8008dc8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008de2:	2300      	movs	r3, #0
 8008de4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2210      	movs	r2, #16
 8008dea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	3301      	adds	r3, #1
 8008df0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	4a08      	ldr	r2, [pc, #32]	; (8008e18 <USB_FlushRxFifo+0x5c>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d901      	bls.n	8008dfe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	e006      	b.n	8008e0c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	f003 0310 	and.w	r3, r3, #16
 8008e06:	2b10      	cmp	r3, #16
 8008e08:	d0f0      	beq.n	8008dec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008e0a:	2300      	movs	r3, #0
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3714      	adds	r7, #20
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr
 8008e18:	00030d40 	.word	0x00030d40

08008e1c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b089      	sub	sp, #36	; 0x24
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	4611      	mov	r1, r2
 8008e28:	461a      	mov	r2, r3
 8008e2a:	460b      	mov	r3, r1
 8008e2c:	71fb      	strb	r3, [r7, #7]
 8008e2e:	4613      	mov	r3, r2
 8008e30:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008e3a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d123      	bne.n	8008e8a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008e42:	88bb      	ldrh	r3, [r7, #4]
 8008e44:	3303      	adds	r3, #3
 8008e46:	089b      	lsrs	r3, r3, #2
 8008e48:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	61bb      	str	r3, [r7, #24]
 8008e4e:	e018      	b.n	8008e82 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008e50:	79fb      	ldrb	r3, [r7, #7]
 8008e52:	031a      	lsls	r2, r3, #12
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	4413      	add	r3, r2
 8008e58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e5c:	461a      	mov	r2, r3
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	3301      	adds	r3, #1
 8008e68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	3301      	adds	r3, #1
 8008e74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	3301      	adds	r3, #1
 8008e80:	61bb      	str	r3, [r7, #24]
 8008e82:	69ba      	ldr	r2, [r7, #24]
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d3e2      	bcc.n	8008e50 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008e8a:	2300      	movs	r3, #0
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3724      	adds	r7, #36	; 0x24
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b08b      	sub	sp, #44	; 0x2c
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	4613      	mov	r3, r2
 8008ea4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008eae:	88fb      	ldrh	r3, [r7, #6]
 8008eb0:	089b      	lsrs	r3, r3, #2
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008eb6:	88fb      	ldrh	r3, [r7, #6]
 8008eb8:	f003 0303 	and.w	r3, r3, #3
 8008ebc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	623b      	str	r3, [r7, #32]
 8008ec2:	e014      	b.n	8008eee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008eca:	681a      	ldr	r2, [r3, #0]
 8008ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ece:	601a      	str	r2, [r3, #0]
    pDest++;
 8008ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed8:	3301      	adds	r3, #1
 8008eda:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ede:	3301      	adds	r3, #1
 8008ee0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008ee8:	6a3b      	ldr	r3, [r7, #32]
 8008eea:	3301      	adds	r3, #1
 8008eec:	623b      	str	r3, [r7, #32]
 8008eee:	6a3a      	ldr	r2, [r7, #32]
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d3e6      	bcc.n	8008ec4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008ef6:	8bfb      	ldrh	r3, [r7, #30]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d01e      	beq.n	8008f3a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008efc:	2300      	movs	r3, #0
 8008efe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f06:	461a      	mov	r2, r3
 8008f08:	f107 0310 	add.w	r3, r7, #16
 8008f0c:	6812      	ldr	r2, [r2, #0]
 8008f0e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	6a3b      	ldr	r3, [r7, #32]
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	00db      	lsls	r3, r3, #3
 8008f18:	fa22 f303 	lsr.w	r3, r2, r3
 8008f1c:	b2da      	uxtb	r2, r3
 8008f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f20:	701a      	strb	r2, [r3, #0]
      i++;
 8008f22:	6a3b      	ldr	r3, [r7, #32]
 8008f24:	3301      	adds	r3, #1
 8008f26:	623b      	str	r3, [r7, #32]
      pDest++;
 8008f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008f2e:	8bfb      	ldrh	r3, [r7, #30]
 8008f30:	3b01      	subs	r3, #1
 8008f32:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008f34:	8bfb      	ldrh	r3, [r7, #30]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1ea      	bne.n	8008f10 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	372c      	adds	r7, #44	; 0x2c
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	695b      	ldr	r3, [r3, #20]
 8008f54:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	699b      	ldr	r3, [r3, #24]
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008f60:	68fb      	ldr	r3, [r7, #12]
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3714      	adds	r7, #20
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr

08008f6e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008f6e:	b480      	push	{r7}
 8008f70:	b083      	sub	sp, #12
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	695b      	ldr	r3, [r3, #20]
 8008f7a:	f003 0301 	and.w	r3, r3, #1
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	370c      	adds	r7, #12
 8008f82:	46bd      	mov	sp, r7
 8008f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f88:	4770      	bx	lr
	...

08008f8c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008f94:	2300      	movs	r3, #0
 8008f96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	3301      	adds	r3, #1
 8008f9c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	4a13      	ldr	r2, [pc, #76]	; (8008ff0 <USB_CoreReset+0x64>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d901      	bls.n	8008faa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008fa6:	2303      	movs	r3, #3
 8008fa8:	e01b      	b.n	8008fe2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	daf2      	bge.n	8008f98 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	691b      	ldr	r3, [r3, #16]
 8008fba:	f043 0201 	orr.w	r2, r3, #1
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	4a09      	ldr	r2, [pc, #36]	; (8008ff0 <USB_CoreReset+0x64>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d901      	bls.n	8008fd4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	e006      	b.n	8008fe2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	f003 0301 	and.w	r3, r3, #1
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	d0f0      	beq.n	8008fc2 <USB_CoreReset+0x36>

  return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3714      	adds	r7, #20
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	00030d40 	.word	0x00030d40

08008ff4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ff4:	b084      	sub	sp, #16
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b086      	sub	sp, #24
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009002:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009006:	2300      	movs	r3, #0
 8009008:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009014:	461a      	mov	r2, r3
 8009016:	2300      	movs	r3, #0
 8009018:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800901e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800902a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009036:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009046:	2b00      	cmp	r3, #0
 8009048:	d018      	beq.n	800907c <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800904a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800904c:	2b01      	cmp	r3, #1
 800904e:	d10a      	bne.n	8009066 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	68fa      	ldr	r2, [r7, #12]
 800905a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800905e:	f043 0304 	orr.w	r3, r3, #4
 8009062:	6013      	str	r3, [r2, #0]
 8009064:	e014      	b.n	8009090 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	68fa      	ldr	r2, [r7, #12]
 8009070:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009074:	f023 0304 	bic.w	r3, r3, #4
 8009078:	6013      	str	r3, [r2, #0]
 800907a:	e009      	b.n	8009090 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	68fa      	ldr	r2, [r7, #12]
 8009086:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800908a:	f023 0304 	bic.w	r3, r3, #4
 800908e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009090:	2110      	movs	r1, #16
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f7ff fe5e 	bl	8008d54 <USB_FlushTxFifo>
 8009098:	4603      	mov	r3, r0
 800909a:	2b00      	cmp	r3, #0
 800909c:	d001      	beq.n	80090a2 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800909e:	2301      	movs	r3, #1
 80090a0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f7ff fe8a 	bl	8008dbc <USB_FlushRxFifo>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d001      	beq.n	80090b2 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80090b2:	2300      	movs	r3, #0
 80090b4:	613b      	str	r3, [r7, #16]
 80090b6:	e015      	b.n	80090e4 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	015a      	lsls	r2, r3, #5
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	4413      	add	r3, r2
 80090c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090c4:	461a      	mov	r2, r3
 80090c6:	f04f 33ff 	mov.w	r3, #4294967295
 80090ca:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	015a      	lsls	r2, r3, #5
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	4413      	add	r3, r2
 80090d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090d8:	461a      	mov	r2, r3
 80090da:	2300      	movs	r3, #0
 80090dc:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	3301      	adds	r3, #1
 80090e2:	613b      	str	r3, [r7, #16]
 80090e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e6:	693a      	ldr	r2, [r7, #16]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d3e5      	bcc.n	80090b8 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2200      	movs	r2, #0
 80090f0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f04f 32ff 	mov.w	r2, #4294967295
 80090f8:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009102:	2b00      	cmp	r3, #0
 8009104:	d00b      	beq.n	800911e <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f44f 7200 	mov.w	r2, #512	; 0x200
 800910c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	4a13      	ldr	r2, [pc, #76]	; (8009160 <USB_HostInit+0x16c>)
 8009112:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	4a13      	ldr	r2, [pc, #76]	; (8009164 <USB_HostInit+0x170>)
 8009118:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800911c:	e009      	b.n	8009132 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2280      	movs	r2, #128	; 0x80
 8009122:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a10      	ldr	r2, [pc, #64]	; (8009168 <USB_HostInit+0x174>)
 8009128:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	4a0f      	ldr	r2, [pc, #60]	; (800916c <USB_HostInit+0x178>)
 800912e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009134:	2b00      	cmp	r3, #0
 8009136:	d105      	bne.n	8009144 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	699b      	ldr	r3, [r3, #24]
 800913c:	f043 0210 	orr.w	r2, r3, #16
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	699a      	ldr	r2, [r3, #24]
 8009148:	4b09      	ldr	r3, [pc, #36]	; (8009170 <USB_HostInit+0x17c>)
 800914a:	4313      	orrs	r3, r2
 800914c:	687a      	ldr	r2, [r7, #4]
 800914e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009150:	7dfb      	ldrb	r3, [r7, #23]
}
 8009152:	4618      	mov	r0, r3
 8009154:	3718      	adds	r7, #24
 8009156:	46bd      	mov	sp, r7
 8009158:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800915c:	b004      	add	sp, #16
 800915e:	4770      	bx	lr
 8009160:	01000200 	.word	0x01000200
 8009164:	00e00300 	.word	0x00e00300
 8009168:	00600080 	.word	0x00600080
 800916c:	004000e0 	.word	0x004000e0
 8009170:	a3200008 	.word	0xa3200008

08009174 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009174:	b480      	push	{r7}
 8009176:	b085      	sub	sp, #20
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	460b      	mov	r3, r1
 800917e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	68fa      	ldr	r2, [r7, #12]
 800918e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009192:	f023 0303 	bic.w	r3, r3, #3
 8009196:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	78fb      	ldrb	r3, [r7, #3]
 80091a2:	f003 0303 	and.w	r3, r3, #3
 80091a6:	68f9      	ldr	r1, [r7, #12]
 80091a8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091ac:	4313      	orrs	r3, r2
 80091ae:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80091b0:	78fb      	ldrb	r3, [r7, #3]
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d107      	bne.n	80091c6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80091bc:	461a      	mov	r2, r3
 80091be:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80091c2:	6053      	str	r3, [r2, #4]
 80091c4:	e009      	b.n	80091da <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80091c6:	78fb      	ldrb	r3, [r7, #3]
 80091c8:	2b02      	cmp	r3, #2
 80091ca:	d106      	bne.n	80091da <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80091d2:	461a      	mov	r2, r3
 80091d4:	f241 7370 	movw	r3, #6000	; 0x1770
 80091d8:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3714      	adds	r7, #20
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr

080091e8 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80091f4:	2300      	movs	r3, #0
 80091f6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009208:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	68fa      	ldr	r2, [r7, #12]
 800920e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009216:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009218:	2064      	movs	r0, #100	; 0x64
 800921a:	f7f9 fe4f 	bl	8002ebc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	68fa      	ldr	r2, [r7, #12]
 8009222:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009226:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800922a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800922c:	200a      	movs	r0, #10
 800922e:	f7f9 fe45 	bl	8002ebc <HAL_Delay>

  return HAL_OK;
 8009232:	2300      	movs	r3, #0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3710      	adds	r7, #16
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800923c:	b480      	push	{r7}
 800923e:	b085      	sub	sp, #20
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	460b      	mov	r3, r1
 8009246:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800924c:	2300      	movs	r3, #0
 800924e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009260:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009268:	2b00      	cmp	r3, #0
 800926a:	d109      	bne.n	8009280 <USB_DriveVbus+0x44>
 800926c:	78fb      	ldrb	r3, [r7, #3]
 800926e:	2b01      	cmp	r3, #1
 8009270:	d106      	bne.n	8009280 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	68fa      	ldr	r2, [r7, #12]
 8009276:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800927a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800927e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800928a:	d109      	bne.n	80092a0 <USB_DriveVbus+0x64>
 800928c:	78fb      	ldrb	r3, [r7, #3]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d106      	bne.n	80092a0 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	68fa      	ldr	r2, [r7, #12]
 8009296:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800929a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800929e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80092a0:	2300      	movs	r3, #0
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3714      	adds	r7, #20
 80092a6:	46bd      	mov	sp, r7
 80092a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ac:	4770      	bx	lr

080092ae <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80092ae:	b480      	push	{r7}
 80092b0:	b085      	sub	sp, #20
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80092ba:	2300      	movs	r3, #0
 80092bc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	0c5b      	lsrs	r3, r3, #17
 80092cc:	f003 0303 	and.w	r3, r3, #3
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3714      	adds	r7, #20
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80092dc:	b480      	push	{r7}
 80092de:	b085      	sub	sp, #20
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80092ee:	689b      	ldr	r3, [r3, #8]
 80092f0:	b29b      	uxth	r3, r3
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3714      	adds	r7, #20
 80092f6:	46bd      	mov	sp, r7
 80092f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fc:	4770      	bx	lr
	...

08009300 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b088      	sub	sp, #32
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
 8009308:	4608      	mov	r0, r1
 800930a:	4611      	mov	r1, r2
 800930c:	461a      	mov	r2, r3
 800930e:	4603      	mov	r3, r0
 8009310:	70fb      	strb	r3, [r7, #3]
 8009312:	460b      	mov	r3, r1
 8009314:	70bb      	strb	r3, [r7, #2]
 8009316:	4613      	mov	r3, r2
 8009318:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800931a:	2300      	movs	r3, #0
 800931c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8009322:	78fb      	ldrb	r3, [r7, #3]
 8009324:	015a      	lsls	r2, r3, #5
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	4413      	add	r3, r2
 800932a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800932e:	461a      	mov	r2, r3
 8009330:	f04f 33ff 	mov.w	r3, #4294967295
 8009334:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009336:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800933a:	2b03      	cmp	r3, #3
 800933c:	d87e      	bhi.n	800943c <USB_HC_Init+0x13c>
 800933e:	a201      	add	r2, pc, #4	; (adr r2, 8009344 <USB_HC_Init+0x44>)
 8009340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009344:	08009355 	.word	0x08009355
 8009348:	080093ff 	.word	0x080093ff
 800934c:	08009355 	.word	0x08009355
 8009350:	080093c1 	.word	0x080093c1
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009354:	78fb      	ldrb	r3, [r7, #3]
 8009356:	015a      	lsls	r2, r3, #5
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	4413      	add	r3, r2
 800935c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009360:	461a      	mov	r2, r3
 8009362:	f240 439d 	movw	r3, #1181	; 0x49d
 8009366:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009368:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800936c:	2b00      	cmp	r3, #0
 800936e:	da10      	bge.n	8009392 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009370:	78fb      	ldrb	r3, [r7, #3]
 8009372:	015a      	lsls	r2, r3, #5
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	4413      	add	r3, r2
 8009378:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800937c:	68db      	ldr	r3, [r3, #12]
 800937e:	78fa      	ldrb	r2, [r7, #3]
 8009380:	0151      	lsls	r1, r2, #5
 8009382:	693a      	ldr	r2, [r7, #16]
 8009384:	440a      	add	r2, r1
 8009386:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800938a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800938e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8009390:	e057      	b.n	8009442 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800939a:	2b00      	cmp	r3, #0
 800939c:	d051      	beq.n	8009442 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800939e:	78fb      	ldrb	r3, [r7, #3]
 80093a0:	015a      	lsls	r2, r3, #5
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	4413      	add	r3, r2
 80093a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093aa:	68db      	ldr	r3, [r3, #12]
 80093ac:	78fa      	ldrb	r2, [r7, #3]
 80093ae:	0151      	lsls	r1, r2, #5
 80093b0:	693a      	ldr	r2, [r7, #16]
 80093b2:	440a      	add	r2, r1
 80093b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093b8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80093bc:	60d3      	str	r3, [r2, #12]
      break;
 80093be:	e040      	b.n	8009442 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80093c0:	78fb      	ldrb	r3, [r7, #3]
 80093c2:	015a      	lsls	r2, r3, #5
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	4413      	add	r3, r2
 80093c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093cc:	461a      	mov	r2, r3
 80093ce:	f240 639d 	movw	r3, #1693	; 0x69d
 80093d2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80093d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	da34      	bge.n	8009446 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80093dc:	78fb      	ldrb	r3, [r7, #3]
 80093de:	015a      	lsls	r2, r3, #5
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	4413      	add	r3, r2
 80093e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093e8:	68db      	ldr	r3, [r3, #12]
 80093ea:	78fa      	ldrb	r2, [r7, #3]
 80093ec:	0151      	lsls	r1, r2, #5
 80093ee:	693a      	ldr	r2, [r7, #16]
 80093f0:	440a      	add	r2, r1
 80093f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80093fa:	60d3      	str	r3, [r2, #12]
      }

      break;
 80093fc:	e023      	b.n	8009446 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80093fe:	78fb      	ldrb	r3, [r7, #3]
 8009400:	015a      	lsls	r2, r3, #5
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	4413      	add	r3, r2
 8009406:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800940a:	461a      	mov	r2, r3
 800940c:	f240 2325 	movw	r3, #549	; 0x225
 8009410:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009412:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009416:	2b00      	cmp	r3, #0
 8009418:	da17      	bge.n	800944a <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800941a:	78fb      	ldrb	r3, [r7, #3]
 800941c:	015a      	lsls	r2, r3, #5
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	4413      	add	r3, r2
 8009422:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009426:	68db      	ldr	r3, [r3, #12]
 8009428:	78fa      	ldrb	r2, [r7, #3]
 800942a:	0151      	lsls	r1, r2, #5
 800942c:	693a      	ldr	r2, [r7, #16]
 800942e:	440a      	add	r2, r1
 8009430:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009434:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8009438:	60d3      	str	r3, [r2, #12]
      }
      break;
 800943a:	e006      	b.n	800944a <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800943c:	2301      	movs	r3, #1
 800943e:	77fb      	strb	r3, [r7, #31]
      break;
 8009440:	e004      	b.n	800944c <USB_HC_Init+0x14c>
      break;
 8009442:	bf00      	nop
 8009444:	e002      	b.n	800944c <USB_HC_Init+0x14c>
      break;
 8009446:	bf00      	nop
 8009448:	e000      	b.n	800944c <USB_HC_Init+0x14c>
      break;
 800944a:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800944c:	78fb      	ldrb	r3, [r7, #3]
 800944e:	015a      	lsls	r2, r3, #5
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	4413      	add	r3, r2
 8009454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009458:	68db      	ldr	r3, [r3, #12]
 800945a:	78fa      	ldrb	r2, [r7, #3]
 800945c:	0151      	lsls	r1, r2, #5
 800945e:	693a      	ldr	r2, [r7, #16]
 8009460:	440a      	add	r2, r1
 8009462:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009466:	f043 0302 	orr.w	r3, r3, #2
 800946a:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009472:	699a      	ldr	r2, [r3, #24]
 8009474:	78fb      	ldrb	r3, [r7, #3]
 8009476:	f003 030f 	and.w	r3, r3, #15
 800947a:	2101      	movs	r1, #1
 800947c:	fa01 f303 	lsl.w	r3, r1, r3
 8009480:	6939      	ldr	r1, [r7, #16]
 8009482:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009486:	4313      	orrs	r3, r2
 8009488:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	699b      	ldr	r3, [r3, #24]
 800948e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009496:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800949a:	2b00      	cmp	r3, #0
 800949c:	da03      	bge.n	80094a6 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800949e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094a2:	61bb      	str	r3, [r7, #24]
 80094a4:	e001      	b.n	80094aa <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80094a6:	2300      	movs	r3, #0
 80094a8:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f7ff feff 	bl	80092ae <USB_GetHostSpeed>
 80094b0:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80094b2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d106      	bne.n	80094c8 <USB_HC_Init+0x1c8>
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2b02      	cmp	r3, #2
 80094be:	d003      	beq.n	80094c8 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80094c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80094c4:	617b      	str	r3, [r7, #20]
 80094c6:	e001      	b.n	80094cc <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80094c8:	2300      	movs	r3, #0
 80094ca:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80094cc:	787b      	ldrb	r3, [r7, #1]
 80094ce:	059b      	lsls	r3, r3, #22
 80094d0:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80094d4:	78bb      	ldrb	r3, [r7, #2]
 80094d6:	02db      	lsls	r3, r3, #11
 80094d8:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80094dc:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80094de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80094e2:	049b      	lsls	r3, r3, #18
 80094e4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80094e8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80094ea:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80094ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80094f0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80094f2:	69bb      	ldr	r3, [r7, #24]
 80094f4:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80094f6:	78fb      	ldrb	r3, [r7, #3]
 80094f8:	0159      	lsls	r1, r3, #5
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	440b      	add	r3, r1
 80094fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009502:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009508:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800950a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800950e:	2b03      	cmp	r3, #3
 8009510:	d003      	beq.n	800951a <USB_HC_Init+0x21a>
 8009512:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009516:	2b01      	cmp	r3, #1
 8009518:	d10f      	bne.n	800953a <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800951a:	78fb      	ldrb	r3, [r7, #3]
 800951c:	015a      	lsls	r2, r3, #5
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	4413      	add	r3, r2
 8009522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	78fa      	ldrb	r2, [r7, #3]
 800952a:	0151      	lsls	r1, r2, #5
 800952c:	693a      	ldr	r2, [r7, #16]
 800952e:	440a      	add	r2, r1
 8009530:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009534:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009538:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800953a:	7ffb      	ldrb	r3, [r7, #31]
}
 800953c:	4618      	mov	r0, r3
 800953e:	3720      	adds	r7, #32
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b08c      	sub	sp, #48	; 0x30
 8009548:	af02      	add	r7, sp, #8
 800954a:	60f8      	str	r0, [r7, #12]
 800954c:	60b9      	str	r1, [r7, #8]
 800954e:	4613      	mov	r3, r2
 8009550:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	785b      	ldrb	r3, [r3, #1]
 800955a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800955c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009560:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800956a:	2b00      	cmp	r3, #0
 800956c:	d02d      	beq.n	80095ca <USB_HC_StartXfer+0x86>
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	791b      	ldrb	r3, [r3, #4]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d129      	bne.n	80095ca <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8009576:	79fb      	ldrb	r3, [r7, #7]
 8009578:	2b01      	cmp	r3, #1
 800957a:	d117      	bne.n	80095ac <USB_HC_StartXfer+0x68>
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	79db      	ldrb	r3, [r3, #7]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d003      	beq.n	800958c <USB_HC_StartXfer+0x48>
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	79db      	ldrb	r3, [r3, #7]
 8009588:	2b02      	cmp	r3, #2
 800958a:	d10f      	bne.n	80095ac <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800958c:	69fb      	ldr	r3, [r7, #28]
 800958e:	015a      	lsls	r2, r3, #5
 8009590:	6a3b      	ldr	r3, [r7, #32]
 8009592:	4413      	add	r3, r2
 8009594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	69fa      	ldr	r2, [r7, #28]
 800959c:	0151      	lsls	r1, r2, #5
 800959e:	6a3a      	ldr	r2, [r7, #32]
 80095a0:	440a      	add	r2, r1
 80095a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80095a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095aa:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80095ac:	79fb      	ldrb	r3, [r7, #7]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d10b      	bne.n	80095ca <USB_HC_StartXfer+0x86>
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	795b      	ldrb	r3, [r3, #5]
 80095b6:	2b01      	cmp	r3, #1
 80095b8:	d107      	bne.n	80095ca <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	785b      	ldrb	r3, [r3, #1]
 80095be:	4619      	mov	r1, r3
 80095c0:	68f8      	ldr	r0, [r7, #12]
 80095c2:	f000 fa0f 	bl	80099e4 <USB_DoPing>
      return HAL_OK;
 80095c6:	2300      	movs	r3, #0
 80095c8:	e0f8      	b.n	80097bc <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d018      	beq.n	8009604 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	695b      	ldr	r3, [r3, #20]
 80095d6:	68ba      	ldr	r2, [r7, #8]
 80095d8:	8912      	ldrh	r2, [r2, #8]
 80095da:	4413      	add	r3, r2
 80095dc:	3b01      	subs	r3, #1
 80095de:	68ba      	ldr	r2, [r7, #8]
 80095e0:	8912      	ldrh	r2, [r2, #8]
 80095e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80095e6:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80095e8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80095ea:	8b7b      	ldrh	r3, [r7, #26]
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d90b      	bls.n	8009608 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80095f0:	8b7b      	ldrh	r3, [r7, #26]
 80095f2:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80095f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80095f6:	68ba      	ldr	r2, [r7, #8]
 80095f8:	8912      	ldrh	r2, [r2, #8]
 80095fa:	fb03 f202 	mul.w	r2, r3, r2
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	611a      	str	r2, [r3, #16]
 8009602:	e001      	b.n	8009608 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8009604:	2301      	movs	r3, #1
 8009606:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	78db      	ldrb	r3, [r3, #3]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d007      	beq.n	8009620 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009610:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009612:	68ba      	ldr	r2, [r7, #8]
 8009614:	8912      	ldrh	r2, [r2, #8]
 8009616:	fb03 f202 	mul.w	r2, r3, r2
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	611a      	str	r2, [r3, #16]
 800961e:	e003      	b.n	8009628 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	695a      	ldr	r2, [r3, #20]
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	691b      	ldr	r3, [r3, #16]
 800962c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009630:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009632:	04d9      	lsls	r1, r3, #19
 8009634:	4b63      	ldr	r3, [pc, #396]	; (80097c4 <USB_HC_StartXfer+0x280>)
 8009636:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009638:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	7a9b      	ldrb	r3, [r3, #10]
 800963e:	075b      	lsls	r3, r3, #29
 8009640:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009644:	69f9      	ldr	r1, [r7, #28]
 8009646:	0148      	lsls	r0, r1, #5
 8009648:	6a39      	ldr	r1, [r7, #32]
 800964a:	4401      	add	r1, r0
 800964c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009650:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009652:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009654:	79fb      	ldrb	r3, [r7, #7]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d009      	beq.n	800966e <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	68d9      	ldr	r1, [r3, #12]
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	015a      	lsls	r2, r3, #5
 8009662:	6a3b      	ldr	r3, [r7, #32]
 8009664:	4413      	add	r3, r2
 8009666:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800966a:	460a      	mov	r2, r1
 800966c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800966e:	6a3b      	ldr	r3, [r7, #32]
 8009670:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	f003 0301 	and.w	r3, r3, #1
 800967a:	2b00      	cmp	r3, #0
 800967c:	bf0c      	ite	eq
 800967e:	2301      	moveq	r3, #1
 8009680:	2300      	movne	r3, #0
 8009682:	b2db      	uxtb	r3, r3
 8009684:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009686:	69fb      	ldr	r3, [r7, #28]
 8009688:	015a      	lsls	r2, r3, #5
 800968a:	6a3b      	ldr	r3, [r7, #32]
 800968c:	4413      	add	r3, r2
 800968e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	69fa      	ldr	r2, [r7, #28]
 8009696:	0151      	lsls	r1, r2, #5
 8009698:	6a3a      	ldr	r2, [r7, #32]
 800969a:	440a      	add	r2, r1
 800969c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80096a0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80096a4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80096a6:	69fb      	ldr	r3, [r7, #28]
 80096a8:	015a      	lsls	r2, r3, #5
 80096aa:	6a3b      	ldr	r3, [r7, #32]
 80096ac:	4413      	add	r3, r2
 80096ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	7e7b      	ldrb	r3, [r7, #25]
 80096b6:	075b      	lsls	r3, r3, #29
 80096b8:	69f9      	ldr	r1, [r7, #28]
 80096ba:	0148      	lsls	r0, r1, #5
 80096bc:	6a39      	ldr	r1, [r7, #32]
 80096be:	4401      	add	r1, r0
 80096c0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80096c4:	4313      	orrs	r3, r2
 80096c6:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	015a      	lsls	r2, r3, #5
 80096cc:	6a3b      	ldr	r3, [r7, #32]
 80096ce:	4413      	add	r3, r2
 80096d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80096de:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	78db      	ldrb	r3, [r3, #3]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d004      	beq.n	80096f2 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096ee:	613b      	str	r3, [r7, #16]
 80096f0:	e003      	b.n	80096fa <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80096f8:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009700:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009702:	69fb      	ldr	r3, [r7, #28]
 8009704:	015a      	lsls	r2, r3, #5
 8009706:	6a3b      	ldr	r3, [r7, #32]
 8009708:	4413      	add	r3, r2
 800970a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800970e:	461a      	mov	r2, r3
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8009714:	79fb      	ldrb	r3, [r7, #7]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d001      	beq.n	800971e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800971a:	2300      	movs	r3, #0
 800971c:	e04e      	b.n	80097bc <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	78db      	ldrb	r3, [r3, #3]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d149      	bne.n	80097ba <USB_HC_StartXfer+0x276>
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	695b      	ldr	r3, [r3, #20]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d045      	beq.n	80097ba <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	79db      	ldrb	r3, [r3, #7]
 8009732:	2b03      	cmp	r3, #3
 8009734:	d830      	bhi.n	8009798 <USB_HC_StartXfer+0x254>
 8009736:	a201      	add	r2, pc, #4	; (adr r2, 800973c <USB_HC_StartXfer+0x1f8>)
 8009738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800973c:	0800974d 	.word	0x0800974d
 8009740:	08009771 	.word	0x08009771
 8009744:	0800974d 	.word	0x0800974d
 8009748:	08009771 	.word	0x08009771
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	695b      	ldr	r3, [r3, #20]
 8009750:	3303      	adds	r3, #3
 8009752:	089b      	lsrs	r3, r3, #2
 8009754:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009756:	8afa      	ldrh	r2, [r7, #22]
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800975c:	b29b      	uxth	r3, r3
 800975e:	429a      	cmp	r2, r3
 8009760:	d91c      	bls.n	800979c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	699b      	ldr	r3, [r3, #24]
 8009766:	f043 0220 	orr.w	r2, r3, #32
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	619a      	str	r2, [r3, #24]
        }
        break;
 800976e:	e015      	b.n	800979c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	695b      	ldr	r3, [r3, #20]
 8009774:	3303      	adds	r3, #3
 8009776:	089b      	lsrs	r3, r3, #2
 8009778:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800977a:	8afa      	ldrh	r2, [r7, #22]
 800977c:	6a3b      	ldr	r3, [r7, #32]
 800977e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009782:	691b      	ldr	r3, [r3, #16]
 8009784:	b29b      	uxth	r3, r3
 8009786:	429a      	cmp	r2, r3
 8009788:	d90a      	bls.n	80097a0 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	699b      	ldr	r3, [r3, #24]
 800978e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	619a      	str	r2, [r3, #24]
        }
        break;
 8009796:	e003      	b.n	80097a0 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8009798:	bf00      	nop
 800979a:	e002      	b.n	80097a2 <USB_HC_StartXfer+0x25e>
        break;
 800979c:	bf00      	nop
 800979e:	e000      	b.n	80097a2 <USB_HC_StartXfer+0x25e>
        break;
 80097a0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	68d9      	ldr	r1, [r3, #12]
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	785a      	ldrb	r2, [r3, #1]
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	695b      	ldr	r3, [r3, #20]
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	2000      	movs	r0, #0
 80097b2:	9000      	str	r0, [sp, #0]
 80097b4:	68f8      	ldr	r0, [r7, #12]
 80097b6:	f7ff fb31 	bl	8008e1c <USB_WritePacket>
  }

  return HAL_OK;
 80097ba:	2300      	movs	r3, #0
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3728      	adds	r7, #40	; 0x28
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	1ff80000 	.word	0x1ff80000

080097c8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80097da:	695b      	ldr	r3, [r3, #20]
 80097dc:	b29b      	uxth	r3, r3
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3714      	adds	r7, #20
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr

080097ea <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80097ea:	b480      	push	{r7}
 80097ec:	b089      	sub	sp, #36	; 0x24
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
 80097f2:	460b      	mov	r3, r1
 80097f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80097fa:	78fb      	ldrb	r3, [r7, #3]
 80097fc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80097fe:	2300      	movs	r3, #0
 8009800:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	015a      	lsls	r2, r3, #5
 8009806:	69fb      	ldr	r3, [r7, #28]
 8009808:	4413      	add	r3, r2
 800980a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	0c9b      	lsrs	r3, r3, #18
 8009812:	f003 0303 	and.w	r3, r3, #3
 8009816:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	015a      	lsls	r2, r3, #5
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	4413      	add	r3, r2
 8009820:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	0fdb      	lsrs	r3, r3, #31
 8009828:	f003 0301 	and.w	r3, r3, #1
 800982c:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	f003 0320 	and.w	r3, r3, #32
 8009836:	2b20      	cmp	r3, #32
 8009838:	d104      	bne.n	8009844 <USB_HC_Halt+0x5a>
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d101      	bne.n	8009844 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8009840:	2300      	movs	r3, #0
 8009842:	e0c8      	b.n	80099d6 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d002      	beq.n	8009850 <USB_HC_Halt+0x66>
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	2b02      	cmp	r3, #2
 800984e:	d163      	bne.n	8009918 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009850:	69bb      	ldr	r3, [r7, #24]
 8009852:	015a      	lsls	r2, r3, #5
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	4413      	add	r3, r2
 8009858:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	69ba      	ldr	r2, [r7, #24]
 8009860:	0151      	lsls	r1, r2, #5
 8009862:	69fa      	ldr	r2, [r7, #28]
 8009864:	440a      	add	r2, r1
 8009866:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800986a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800986e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	689b      	ldr	r3, [r3, #8]
 8009874:	f003 0320 	and.w	r3, r3, #32
 8009878:	2b00      	cmp	r3, #0
 800987a:	f040 80ab 	bne.w	80099d4 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009882:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009886:	2b00      	cmp	r3, #0
 8009888:	d133      	bne.n	80098f2 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	015a      	lsls	r2, r3, #5
 800988e:	69fb      	ldr	r3, [r7, #28]
 8009890:	4413      	add	r3, r2
 8009892:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	69ba      	ldr	r2, [r7, #24]
 800989a:	0151      	lsls	r1, r2, #5
 800989c:	69fa      	ldr	r2, [r7, #28]
 800989e:	440a      	add	r2, r1
 80098a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80098a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80098a8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80098aa:	69bb      	ldr	r3, [r7, #24]
 80098ac:	015a      	lsls	r2, r3, #5
 80098ae:	69fb      	ldr	r3, [r7, #28]
 80098b0:	4413      	add	r3, r2
 80098b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	69ba      	ldr	r2, [r7, #24]
 80098ba:	0151      	lsls	r1, r2, #5
 80098bc:	69fa      	ldr	r2, [r7, #28]
 80098be:	440a      	add	r2, r1
 80098c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80098c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80098c8:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	3301      	adds	r3, #1
 80098ce:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80098d6:	d81d      	bhi.n	8009914 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80098d8:	69bb      	ldr	r3, [r7, #24]
 80098da:	015a      	lsls	r2, r3, #5
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	4413      	add	r3, r2
 80098e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80098ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80098ee:	d0ec      	beq.n	80098ca <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80098f0:	e070      	b.n	80099d4 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80098f2:	69bb      	ldr	r3, [r7, #24]
 80098f4:	015a      	lsls	r2, r3, #5
 80098f6:	69fb      	ldr	r3, [r7, #28]
 80098f8:	4413      	add	r3, r2
 80098fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	69ba      	ldr	r2, [r7, #24]
 8009902:	0151      	lsls	r1, r2, #5
 8009904:	69fa      	ldr	r2, [r7, #28]
 8009906:	440a      	add	r2, r1
 8009908:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800990c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009910:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009912:	e05f      	b.n	80099d4 <USB_HC_Halt+0x1ea>
            break;
 8009914:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009916:	e05d      	b.n	80099d4 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	015a      	lsls	r2, r3, #5
 800991c:	69fb      	ldr	r3, [r7, #28]
 800991e:	4413      	add	r3, r2
 8009920:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	69ba      	ldr	r2, [r7, #24]
 8009928:	0151      	lsls	r1, r2, #5
 800992a:	69fa      	ldr	r2, [r7, #28]
 800992c:	440a      	add	r2, r1
 800992e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009932:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009936:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009938:	69fb      	ldr	r3, [r7, #28]
 800993a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800993e:	691b      	ldr	r3, [r3, #16]
 8009940:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009944:	2b00      	cmp	r3, #0
 8009946:	d133      	bne.n	80099b0 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009948:	69bb      	ldr	r3, [r7, #24]
 800994a:	015a      	lsls	r2, r3, #5
 800994c:	69fb      	ldr	r3, [r7, #28]
 800994e:	4413      	add	r3, r2
 8009950:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	69ba      	ldr	r2, [r7, #24]
 8009958:	0151      	lsls	r1, r2, #5
 800995a:	69fa      	ldr	r2, [r7, #28]
 800995c:	440a      	add	r2, r1
 800995e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009962:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009966:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009968:	69bb      	ldr	r3, [r7, #24]
 800996a:	015a      	lsls	r2, r3, #5
 800996c:	69fb      	ldr	r3, [r7, #28]
 800996e:	4413      	add	r3, r2
 8009970:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	69ba      	ldr	r2, [r7, #24]
 8009978:	0151      	lsls	r1, r2, #5
 800997a:	69fa      	ldr	r2, [r7, #28]
 800997c:	440a      	add	r2, r1
 800997e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009982:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009986:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	3301      	adds	r3, #1
 800998c:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009994:	d81d      	bhi.n	80099d2 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009996:	69bb      	ldr	r3, [r7, #24]
 8009998:	015a      	lsls	r2, r3, #5
 800999a:	69fb      	ldr	r3, [r7, #28]
 800999c:	4413      	add	r3, r2
 800999e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80099a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80099ac:	d0ec      	beq.n	8009988 <USB_HC_Halt+0x19e>
 80099ae:	e011      	b.n	80099d4 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	69fb      	ldr	r3, [r7, #28]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	69ba      	ldr	r2, [r7, #24]
 80099c0:	0151      	lsls	r1, r2, #5
 80099c2:	69fa      	ldr	r2, [r7, #28]
 80099c4:	440a      	add	r2, r1
 80099c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80099ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80099ce:	6013      	str	r3, [r2, #0]
 80099d0:	e000      	b.n	80099d4 <USB_HC_Halt+0x1ea>
          break;
 80099d2:	bf00      	nop
    }
  }

  return HAL_OK;
 80099d4:	2300      	movs	r3, #0
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3724      	adds	r7, #36	; 0x24
 80099da:	46bd      	mov	sp, r7
 80099dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e0:	4770      	bx	lr
	...

080099e4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80099e4:	b480      	push	{r7}
 80099e6:	b087      	sub	sp, #28
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	460b      	mov	r3, r1
 80099ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80099f4:	78fb      	ldrb	r3, [r7, #3]
 80099f6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80099f8:	2301      	movs	r3, #1
 80099fa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	04da      	lsls	r2, r3, #19
 8009a00:	4b15      	ldr	r3, [pc, #84]	; (8009a58 <USB_DoPing+0x74>)
 8009a02:	4013      	ands	r3, r2
 8009a04:	693a      	ldr	r2, [r7, #16]
 8009a06:	0151      	lsls	r1, r2, #5
 8009a08:	697a      	ldr	r2, [r7, #20]
 8009a0a:	440a      	add	r2, r1
 8009a0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009a10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009a14:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	015a      	lsls	r2, r3, #5
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	4413      	add	r3, r2
 8009a1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009a2c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009a34:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	015a      	lsls	r2, r3, #5
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	4413      	add	r3, r2
 8009a3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a42:	461a      	mov	r2, r3
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009a48:	2300      	movs	r3, #0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	371c      	adds	r7, #28
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a54:	4770      	bx	lr
 8009a56:	bf00      	nop
 8009a58:	1ff80000 	.word	0x1ff80000

08009a5c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b088      	sub	sp, #32
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009a64:	2300      	movs	r3, #0
 8009a66:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f7ff f912 	bl	8008c9a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009a76:	2110      	movs	r1, #16
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f7ff f96b 	bl	8008d54 <USB_FlushTxFifo>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d001      	beq.n	8009a88 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009a84:	2301      	movs	r3, #1
 8009a86:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f7ff f997 	bl	8008dbc <USB_FlushRxFifo>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d001      	beq.n	8009a98 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8009a94:	2301      	movs	r3, #1
 8009a96:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009a98:	2300      	movs	r3, #0
 8009a9a:	61bb      	str	r3, [r7, #24]
 8009a9c:	e01f      	b.n	8009ade <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8009a9e:	69bb      	ldr	r3, [r7, #24]
 8009aa0:	015a      	lsls	r2, r3, #5
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	4413      	add	r3, r2
 8009aa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009ab4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009abc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009ac4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009ac6:	69bb      	ldr	r3, [r7, #24]
 8009ac8:	015a      	lsls	r2, r3, #5
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	4413      	add	r3, r2
 8009ace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009ad8:	69bb      	ldr	r3, [r7, #24]
 8009ada:	3301      	adds	r3, #1
 8009adc:	61bb      	str	r3, [r7, #24]
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	2b0f      	cmp	r3, #15
 8009ae2:	d9dc      	bls.n	8009a9e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	61bb      	str	r3, [r7, #24]
 8009ae8:	e034      	b.n	8009b54 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009aea:	69bb      	ldr	r3, [r7, #24]
 8009aec:	015a      	lsls	r2, r3, #5
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	4413      	add	r3, r2
 8009af2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009afa:	693b      	ldr	r3, [r7, #16]
 8009afc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009b00:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8009b02:	693b      	ldr	r3, [r7, #16]
 8009b04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009b08:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009b10:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	015a      	lsls	r2, r3, #5
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	4413      	add	r3, r2
 8009b1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b1e:	461a      	mov	r2, r3
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	3301      	adds	r3, #1
 8009b28:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009b30:	d80c      	bhi.n	8009b4c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009b32:	69bb      	ldr	r3, [r7, #24]
 8009b34:	015a      	lsls	r2, r3, #5
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	4413      	add	r3, r2
 8009b3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b44:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b48:	d0ec      	beq.n	8009b24 <USB_StopHost+0xc8>
 8009b4a:	e000      	b.n	8009b4e <USB_StopHost+0xf2>
        break;
 8009b4c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009b4e:	69bb      	ldr	r3, [r7, #24]
 8009b50:	3301      	adds	r3, #1
 8009b52:	61bb      	str	r3, [r7, #24]
 8009b54:	69bb      	ldr	r3, [r7, #24]
 8009b56:	2b0f      	cmp	r3, #15
 8009b58:	d9c7      	bls.n	8009aea <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b60:	461a      	mov	r2, r3
 8009b62:	f04f 33ff 	mov.w	r3, #4294967295
 8009b66:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8009b6e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f7ff f881 	bl	8008c78 <USB_EnableGlobalInt>

  return ret;
 8009b76:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3720      	adds	r7, #32
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8009b84:	4904      	ldr	r1, [pc, #16]	; (8009b98 <MX_FATFS_Init+0x18>)
 8009b86:	4805      	ldr	r0, [pc, #20]	; (8009b9c <MX_FATFS_Init+0x1c>)
 8009b88:	f005 fc98 	bl	800f4bc <FATFS_LinkDriver>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	461a      	mov	r2, r3
 8009b90:	4b03      	ldr	r3, [pc, #12]	; (8009ba0 <MX_FATFS_Init+0x20>)
 8009b92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009b94:	bf00      	nop
 8009b96:	bd80      	pop	{r7, pc}
 8009b98:	20001570 	.word	0x20001570
 8009b9c:	0800fe84 	.word	0x0800fe84
 8009ba0:	2000156c 	.word	0x2000156c

08009ba4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009ba8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009baa:	4618      	mov	r0, r3
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr

08009bb4 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b083      	sub	sp, #12
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	4603      	mov	r3, r0
 8009bbc:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 8009bbe:	2300      	movs	r3, #0
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr

08009bcc <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b084      	sub	sp, #16
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 8009bda:	79fb      	ldrb	r3, [r7, #7]
 8009bdc:	4619      	mov	r1, r3
 8009bde:	4808      	ldr	r0, [pc, #32]	; (8009c00 <USBH_status+0x34>)
 8009be0:	f000 fe32 	bl	800a848 <USBH_MSC_UnitIsReady>
 8009be4:	4603      	mov	r3, r0
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d002      	beq.n	8009bf0 <USBH_status+0x24>
  {
    res = RES_OK;
 8009bea:	2300      	movs	r3, #0
 8009bec:	73fb      	strb	r3, [r7, #15]
 8009bee:	e001      	b.n	8009bf4 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8009bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	200017d8 	.word	0x200017d8

08009c04 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b094      	sub	sp, #80	; 0x50
 8009c08:	af02      	add	r7, sp, #8
 8009c0a:	60b9      	str	r1, [r7, #8]
 8009c0c:	607a      	str	r2, [r7, #4]
 8009c0e:	603b      	str	r3, [r7, #0]
 8009c10:	4603      	mov	r3, r0
 8009c12:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009c14:	2301      	movs	r3, #1
 8009c16:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 8009c1a:	7bf9      	ldrb	r1, [r7, #15]
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	9300      	str	r3, [sp, #0]
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	687a      	ldr	r2, [r7, #4]
 8009c24:	4813      	ldr	r0, [pc, #76]	; (8009c74 <USBH_read+0x70>)
 8009c26:	f000 fe59 	bl	800a8dc <USBH_MSC_Read>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d103      	bne.n	8009c38 <USBH_read+0x34>
  {
    res = RES_OK;
 8009c30:	2300      	movs	r3, #0
 8009c32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009c36:	e017      	b.n	8009c68 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8009c38:	f107 0210 	add.w	r2, r7, #16
 8009c3c:	7bfb      	ldrb	r3, [r7, #15]
 8009c3e:	4619      	mov	r1, r3
 8009c40:	480c      	ldr	r0, [pc, #48]	; (8009c74 <USBH_read+0x70>)
 8009c42:	f000 fe27 	bl	800a894 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8009c46:	7f7b      	ldrb	r3, [r7, #29]
 8009c48:	2b3a      	cmp	r3, #58	; 0x3a
 8009c4a:	d005      	beq.n	8009c58 <USBH_read+0x54>
 8009c4c:	2b3a      	cmp	r3, #58	; 0x3a
 8009c4e:	dc07      	bgt.n	8009c60 <USBH_read+0x5c>
 8009c50:	2b04      	cmp	r3, #4
 8009c52:	d001      	beq.n	8009c58 <USBH_read+0x54>
 8009c54:	2b28      	cmp	r3, #40	; 0x28
 8009c56:	d103      	bne.n	8009c60 <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 8009c58:	2303      	movs	r3, #3
 8009c5a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009c5e:	e003      	b.n	8009c68 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009c66:	bf00      	nop
    }
  }

  return res;
 8009c68:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3748      	adds	r7, #72	; 0x48
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}
 8009c74:	200017d8 	.word	0x200017d8

08009c78 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b094      	sub	sp, #80	; 0x50
 8009c7c:	af02      	add	r7, sp, #8
 8009c7e:	60b9      	str	r1, [r7, #8]
 8009c80:	607a      	str	r2, [r7, #4]
 8009c82:	603b      	str	r3, [r7, #0]
 8009c84:	4603      	mov	r3, r0
 8009c86:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 8009c8e:	7bf9      	ldrb	r1, [r7, #15]
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	9300      	str	r3, [sp, #0]
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	687a      	ldr	r2, [r7, #4]
 8009c98:	4817      	ldr	r0, [pc, #92]	; (8009cf8 <USBH_write+0x80>)
 8009c9a:	f000 fe88 	bl	800a9ae <USBH_MSC_Write>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d103      	bne.n	8009cac <USBH_write+0x34>
  {
    res = RES_OK;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009caa:	e01f      	b.n	8009cec <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8009cac:	f107 0210 	add.w	r2, r7, #16
 8009cb0:	7bfb      	ldrb	r3, [r7, #15]
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	4810      	ldr	r0, [pc, #64]	; (8009cf8 <USBH_write+0x80>)
 8009cb6:	f000 fded 	bl	800a894 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8009cba:	7f7b      	ldrb	r3, [r7, #29]
 8009cbc:	2b3a      	cmp	r3, #58	; 0x3a
 8009cbe:	d00d      	beq.n	8009cdc <USBH_write+0x64>
 8009cc0:	2b3a      	cmp	r3, #58	; 0x3a
 8009cc2:	dc0f      	bgt.n	8009ce4 <USBH_write+0x6c>
 8009cc4:	2b28      	cmp	r3, #40	; 0x28
 8009cc6:	d009      	beq.n	8009cdc <USBH_write+0x64>
 8009cc8:	2b28      	cmp	r3, #40	; 0x28
 8009cca:	dc0b      	bgt.n	8009ce4 <USBH_write+0x6c>
 8009ccc:	2b04      	cmp	r3, #4
 8009cce:	d005      	beq.n	8009cdc <USBH_write+0x64>
 8009cd0:	2b27      	cmp	r3, #39	; 0x27
 8009cd2:	d107      	bne.n	8009ce4 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 8009cd4:	2302      	movs	r3, #2
 8009cd6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009cda:	e007      	b.n	8009cec <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 8009cdc:	2303      	movs	r3, #3
 8009cde:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009ce2:	e003      	b.n	8009cec <USBH_write+0x74>

    default:
      res = RES_ERROR;
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009cea:	bf00      	nop
    }
  }

  return res;
 8009cec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3748      	adds	r7, #72	; 0x48
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}
 8009cf8:	200017d8 	.word	0x200017d8

08009cfc <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b090      	sub	sp, #64	; 0x40
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	4603      	mov	r3, r0
 8009d04:	603a      	str	r2, [r7, #0]
 8009d06:	71fb      	strb	r3, [r7, #7]
 8009d08:	460b      	mov	r3, r1
 8009d0a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 8009d12:	79bb      	ldrb	r3, [r7, #6]
 8009d14:	2b03      	cmp	r3, #3
 8009d16:	d852      	bhi.n	8009dbe <USBH_ioctl+0xc2>
 8009d18:	a201      	add	r2, pc, #4	; (adr r2, 8009d20 <USBH_ioctl+0x24>)
 8009d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d1e:	bf00      	nop
 8009d20:	08009d31 	.word	0x08009d31
 8009d24:	08009d39 	.word	0x08009d39
 8009d28:	08009d63 	.word	0x08009d63
 8009d2c:	08009d8f 	.word	0x08009d8f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8009d30:	2300      	movs	r3, #0
 8009d32:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009d36:	e045      	b.n	8009dc4 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009d38:	f107 0208 	add.w	r2, r7, #8
 8009d3c:	79fb      	ldrb	r3, [r7, #7]
 8009d3e:	4619      	mov	r1, r3
 8009d40:	4823      	ldr	r0, [pc, #140]	; (8009dd0 <USBH_ioctl+0xd4>)
 8009d42:	f000 fda7 	bl	800a894 <USBH_MSC_GetLUNInfo>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d106      	bne.n	8009d5a <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009d52:	2300      	movs	r3, #0
 8009d54:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009d58:	e034      	b.n	8009dc4 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009d60:	e030      	b.n	8009dc4 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009d62:	f107 0208 	add.w	r2, r7, #8
 8009d66:	79fb      	ldrb	r3, [r7, #7]
 8009d68:	4619      	mov	r1, r3
 8009d6a:	4819      	ldr	r0, [pc, #100]	; (8009dd0 <USBH_ioctl+0xd4>)
 8009d6c:	f000 fd92 	bl	800a894 <USBH_MSC_GetLUNInfo>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d107      	bne.n	8009d86 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 8009d76:	8a3b      	ldrh	r3, [r7, #16]
 8009d78:	461a      	mov	r2, r3
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009d84:	e01e      	b.n	8009dc4 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009d86:	2301      	movs	r3, #1
 8009d88:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009d8c:	e01a      	b.n	8009dc4 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009d8e:	f107 0208 	add.w	r2, r7, #8
 8009d92:	79fb      	ldrb	r3, [r7, #7]
 8009d94:	4619      	mov	r1, r3
 8009d96:	480e      	ldr	r0, [pc, #56]	; (8009dd0 <USBH_ioctl+0xd4>)
 8009d98:	f000 fd7c 	bl	800a894 <USBH_MSC_GetLUNInfo>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d109      	bne.n	8009db6 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 8009da2:	8a3b      	ldrh	r3, [r7, #16]
 8009da4:	0a5b      	lsrs	r3, r3, #9
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	461a      	mov	r2, r3
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009dae:	2300      	movs	r3, #0
 8009db0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009db4:	e006      	b.n	8009dc4 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009db6:	2301      	movs	r3, #1
 8009db8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009dbc:	e002      	b.n	8009dc4 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 8009dbe:	2304      	movs	r3, #4
 8009dc0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8009dc4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3740      	adds	r7, #64	; 0x40
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}
 8009dd0:	200017d8 	.word	0x200017d8

08009dd4 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009dd4:	b590      	push	{r4, r7, lr}
 8009dd6:	b089      	sub	sp, #36	; 0x24
 8009dd8:	af04      	add	r7, sp, #16
 8009dda:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009de2:	7919      	ldrb	r1, [r3, #4]
 8009de4:	2350      	movs	r3, #80	; 0x50
 8009de6:	2206      	movs	r2, #6
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f001 fc6b 	bl	800b6c4 <USBH_FindInterface>
 8009dee:	4603      	mov	r3, r0
 8009df0:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 8009df2:	7bfb      	ldrb	r3, [r7, #15]
 8009df4:	2bff      	cmp	r3, #255	; 0xff
 8009df6:	d002      	beq.n	8009dfe <USBH_MSC_InterfaceInit+0x2a>
 8009df8:	7bfb      	ldrb	r3, [r7, #15]
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d901      	bls.n	8009e02 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009dfe:	2302      	movs	r3, #2
 8009e00:	e106      	b.n	800a010 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 8009e02:	7bfb      	ldrb	r3, [r7, #15]
 8009e04:	4619      	mov	r1, r3
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f001 fc40 	bl	800b68c <USBH_SelectInterface>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8009e10:	7bbb      	ldrb	r3, [r7, #14]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d001      	beq.n	8009e1a <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 8009e16:	2302      	movs	r3, #2
 8009e18:	e0fa      	b.n	800a010 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8009e20:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009e24:	f005 fe96 	bl	800fb54 <malloc>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e32:	69db      	ldr	r3, [r3, #28]
 8009e34:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d101      	bne.n	8009e40 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8009e3c:	2302      	movs	r3, #2
 8009e3e:	e0e7      	b.n	800a010 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8009e40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e44:	2100      	movs	r1, #0
 8009e46:	68b8      	ldr	r0, [r7, #8]
 8009e48:	f005 fea2 	bl	800fb90 <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009e4c:	7bfb      	ldrb	r3, [r7, #15]
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	211a      	movs	r1, #26
 8009e52:	fb01 f303 	mul.w	r3, r1, r3
 8009e56:	4413      	add	r3, r2
 8009e58:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009e5c:	781b      	ldrb	r3, [r3, #0]
 8009e5e:	b25b      	sxtb	r3, r3
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	da16      	bge.n	8009e92 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8009e64:	7bfb      	ldrb	r3, [r7, #15]
 8009e66:	687a      	ldr	r2, [r7, #4]
 8009e68:	211a      	movs	r1, #26
 8009e6a:	fb01 f303 	mul.w	r3, r1, r3
 8009e6e:	4413      	add	r3, r2
 8009e70:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009e74:	781a      	ldrb	r2, [r3, #0]
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009e7a:	7bfb      	ldrb	r3, [r7, #15]
 8009e7c:	687a      	ldr	r2, [r7, #4]
 8009e7e:	211a      	movs	r1, #26
 8009e80:	fb01 f303 	mul.w	r3, r1, r3
 8009e84:	4413      	add	r3, r2
 8009e86:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009e8a:	881a      	ldrh	r2, [r3, #0]
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	815a      	strh	r2, [r3, #10]
 8009e90:	e015      	b.n	8009ebe <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8009e92:	7bfb      	ldrb	r3, [r7, #15]
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	211a      	movs	r1, #26
 8009e98:	fb01 f303 	mul.w	r3, r1, r3
 8009e9c:	4413      	add	r3, r2
 8009e9e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009ea2:	781a      	ldrb	r2, [r3, #0]
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009ea8:	7bfb      	ldrb	r3, [r7, #15]
 8009eaa:	687a      	ldr	r2, [r7, #4]
 8009eac:	211a      	movs	r1, #26
 8009eae:	fb01 f303 	mul.w	r3, r1, r3
 8009eb2:	4413      	add	r3, r2
 8009eb4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009eb8:	881a      	ldrh	r2, [r3, #0]
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8009ebe:	7bfb      	ldrb	r3, [r7, #15]
 8009ec0:	687a      	ldr	r2, [r7, #4]
 8009ec2:	211a      	movs	r1, #26
 8009ec4:	fb01 f303 	mul.w	r3, r1, r3
 8009ec8:	4413      	add	r3, r2
 8009eca:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009ece:	781b      	ldrb	r3, [r3, #0]
 8009ed0:	b25b      	sxtb	r3, r3
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	da16      	bge.n	8009f04 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8009ed6:	7bfb      	ldrb	r3, [r7, #15]
 8009ed8:	687a      	ldr	r2, [r7, #4]
 8009eda:	211a      	movs	r1, #26
 8009edc:	fb01 f303 	mul.w	r3, r1, r3
 8009ee0:	4413      	add	r3, r2
 8009ee2:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009ee6:	781a      	ldrb	r2, [r3, #0]
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009eec:	7bfb      	ldrb	r3, [r7, #15]
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	211a      	movs	r1, #26
 8009ef2:	fb01 f303 	mul.w	r3, r1, r3
 8009ef6:	4413      	add	r3, r2
 8009ef8:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8009efc:	881a      	ldrh	r2, [r3, #0]
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	815a      	strh	r2, [r3, #10]
 8009f02:	e015      	b.n	8009f30 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8009f04:	7bfb      	ldrb	r3, [r7, #15]
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	211a      	movs	r1, #26
 8009f0a:	fb01 f303 	mul.w	r3, r1, r3
 8009f0e:	4413      	add	r3, r2
 8009f10:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009f14:	781a      	ldrb	r2, [r3, #0]
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009f1a:	7bfb      	ldrb	r3, [r7, #15]
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	211a      	movs	r1, #26
 8009f20:	fb01 f303 	mul.w	r3, r1, r3
 8009f24:	4413      	add	r3, r2
 8009f26:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8009f2a:	881a      	ldrh	r2, [r3, #0]
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	2200      	movs	r2, #0
 8009f34:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	799b      	ldrb	r3, [r3, #6]
 8009f46:	4619      	mov	r1, r3
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f002 fed6 	bl	800ccfa <USBH_AllocPipe>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	461a      	mov	r2, r3
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	79db      	ldrb	r3, [r3, #7]
 8009f5a:	4619      	mov	r1, r3
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f002 fecc 	bl	800ccfa <USBH_AllocPipe>
 8009f62:	4603      	mov	r3, r0
 8009f64:	461a      	mov	r2, r3
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f000 fdc4 	bl	800aaf8 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	799b      	ldrb	r3, [r3, #6]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d01e      	beq.n	8009fb6 <USBH_MSC_InterfaceInit+0x1e2>
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	891b      	ldrh	r3, [r3, #8]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d01a      	beq.n	8009fb6 <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	7959      	ldrb	r1, [r3, #5]
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	7998      	ldrb	r0, [r3, #6]
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009f94:	68ba      	ldr	r2, [r7, #8]
 8009f96:	8912      	ldrh	r2, [r2, #8]
 8009f98:	9202      	str	r2, [sp, #8]
 8009f9a:	2202      	movs	r2, #2
 8009f9c:	9201      	str	r2, [sp, #4]
 8009f9e:	9300      	str	r3, [sp, #0]
 8009fa0:	4623      	mov	r3, r4
 8009fa2:	4602      	mov	r2, r0
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f002 fe79 	bl	800cc9c <USBH_OpenPipe>
 8009faa:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	79db      	ldrb	r3, [r3, #7]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d02c      	beq.n	800a00e <USBH_MSC_InterfaceInit+0x23a>
 8009fb4:	e001      	b.n	8009fba <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 8009fb6:	2303      	movs	r3, #3
 8009fb8:	e02a      	b.n	800a010 <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	895b      	ldrh	r3, [r3, #10]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d025      	beq.n	800a00e <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	7919      	ldrb	r1, [r3, #4]
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	79d8      	ldrb	r0, [r3, #7]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009fd6:	68ba      	ldr	r2, [r7, #8]
 8009fd8:	8952      	ldrh	r2, [r2, #10]
 8009fda:	9202      	str	r2, [sp, #8]
 8009fdc:	2202      	movs	r2, #2
 8009fde:	9201      	str	r2, [sp, #4]
 8009fe0:	9300      	str	r3, [sp, #0]
 8009fe2:	4623      	mov	r3, r4
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f002 fe58 	bl	800cc9c <USBH_OpenPipe>
 8009fec:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	791b      	ldrb	r3, [r3, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f005 fceb 	bl	800f9d2 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	795b      	ldrb	r3, [r3, #5]
 800a000:	2200      	movs	r2, #0
 800a002:	4619      	mov	r1, r3
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f005 fce4 	bl	800f9d2 <USBH_LL_SetToggle>

  return USBH_OK;
 800a00a:	2300      	movs	r3, #0
 800a00c:	e000      	b.n	800a010 <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 800a00e:	2303      	movs	r3, #3
}
 800a010:	4618      	mov	r0, r3
 800a012:	3714      	adds	r7, #20
 800a014:	46bd      	mov	sp, r7
 800a016:	bd90      	pop	{r4, r7, pc}

0800a018 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a026:	69db      	ldr	r3, [r3, #28]
 800a028:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	795b      	ldrb	r3, [r3, #5]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d00e      	beq.n	800a050 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	795b      	ldrb	r3, [r3, #5]
 800a036:	4619      	mov	r1, r3
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f002 fe4e 	bl	800ccda <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	795b      	ldrb	r3, [r3, #5]
 800a042:	4619      	mov	r1, r3
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f002 fe79 	bl	800cd3c <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2200      	movs	r2, #0
 800a04e:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	791b      	ldrb	r3, [r3, #4]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d00e      	beq.n	800a076 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	791b      	ldrb	r3, [r3, #4]
 800a05c:	4619      	mov	r1, r3
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f002 fe3b 	bl	800ccda <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	791b      	ldrb	r3, [r3, #4]
 800a068:	4619      	mov	r1, r3
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f002 fe66 	bl	800cd3c <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2200      	movs	r2, #0
 800a074:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a07c:	69db      	ldr	r3, [r3, #28]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00b      	beq.n	800a09a <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a088:	69db      	ldr	r3, [r3, #28]
 800a08a:	4618      	mov	r0, r3
 800a08c:	f005 fd6a 	bl	800fb64 <free>
    phost->pActiveClass->pData = 0U;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a096:	2200      	movs	r2, #0
 800a098:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800a09a:	2300      	movs	r3, #0
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3710      	adds	r7, #16
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}

0800a0a4 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a0b2:	69db      	ldr	r3, [r3, #28]
 800a0b4:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	7b9b      	ldrb	r3, [r3, #14]
 800a0be:	2b03      	cmp	r3, #3
 800a0c0:	d041      	beq.n	800a146 <USBH_MSC_ClassRequest+0xa2>
 800a0c2:	2b03      	cmp	r3, #3
 800a0c4:	dc4b      	bgt.n	800a15e <USBH_MSC_ClassRequest+0xba>
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d001      	beq.n	800a0ce <USBH_MSC_ClassRequest+0x2a>
 800a0ca:	2b02      	cmp	r3, #2
 800a0cc:	d147      	bne.n	800a15e <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f000 fcf1 	bl	800aaba <USBH_MSC_BOT_REQ_GetMaxLUN>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800a0dc:	7bfb      	ldrb	r3, [r7, #15]
 800a0de:	2b03      	cmp	r3, #3
 800a0e0:	d104      	bne.n	800a0ec <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800a0ec:	7bfb      	ldrb	r3, [r7, #15]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d137      	bne.n	800a162 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	2b02      	cmp	r3, #2
 800a0f8:	d804      	bhi.n	800a104 <USBH_MSC_ClassRequest+0x60>
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	3301      	adds	r3, #1
 800a100:	b2da      	uxtb	r2, r3
 800a102:	e000      	b.n	800a106 <USBH_MSC_ClassRequest+0x62>
 800a104:	2202      	movs	r2, #2
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800a10a:	2300      	movs	r3, #0
 800a10c:	73bb      	strb	r3, [r7, #14]
 800a10e:	e014      	b.n	800a13a <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800a110:	7bbb      	ldrb	r3, [r7, #14]
 800a112:	68ba      	ldr	r2, [r7, #8]
 800a114:	2134      	movs	r1, #52	; 0x34
 800a116:	fb01 f303 	mul.w	r3, r1, r3
 800a11a:	4413      	add	r3, r2
 800a11c:	3392      	adds	r3, #146	; 0x92
 800a11e:	2202      	movs	r2, #2
 800a120:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800a122:	7bbb      	ldrb	r3, [r7, #14]
 800a124:	68ba      	ldr	r2, [r7, #8]
 800a126:	2134      	movs	r1, #52	; 0x34
 800a128:	fb01 f303 	mul.w	r3, r1, r3
 800a12c:	4413      	add	r3, r2
 800a12e:	33c1      	adds	r3, #193	; 0xc1
 800a130:	2200      	movs	r2, #0
 800a132:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800a134:	7bbb      	ldrb	r3, [r7, #14]
 800a136:	3301      	adds	r3, #1
 800a138:	73bb      	strb	r3, [r7, #14]
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	781b      	ldrb	r3, [r3, #0]
 800a13e:	7bba      	ldrb	r2, [r7, #14]
 800a140:	429a      	cmp	r2, r3
 800a142:	d3e5      	bcc.n	800a110 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 800a144:	e00d      	b.n	800a162 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800a146:	2100      	movs	r1, #0
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f002 f888 	bl	800c25e <USBH_ClrFeature>
 800a14e:	4603      	mov	r3, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	d108      	bne.n	800a166 <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	7bda      	ldrb	r2, [r3, #15]
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	739a      	strb	r2, [r3, #14]
      }
      break;
 800a15c:	e003      	b.n	800a166 <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 800a15e:	bf00      	nop
 800a160:	e002      	b.n	800a168 <USBH_MSC_ClassRequest+0xc4>
      break;
 800a162:	bf00      	nop
 800a164:	e000      	b.n	800a168 <USBH_MSC_ClassRequest+0xc4>
      break;
 800a166:	bf00      	nop
  }

  return status;
 800a168:	7bfb      	ldrb	r3, [r7, #15]
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3710      	adds	r7, #16
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
	...

0800a174 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b086      	sub	sp, #24
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a182:	69db      	ldr	r3, [r3, #28]
 800a184:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800a186:	2301      	movs	r3, #1
 800a188:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800a18a:	2301      	movs	r3, #1
 800a18c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800a18e:	2301      	movs	r3, #1
 800a190:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	7b1b      	ldrb	r3, [r3, #12]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d003      	beq.n	800a1a2 <USBH_MSC_Process+0x2e>
 800a19a:	2b01      	cmp	r3, #1
 800a19c:	f000 8271 	beq.w	800a682 <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800a1a0:	e272      	b.n	800a688 <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	781b      	ldrb	r3, [r3, #0]
 800a1ac:	b29b      	uxth	r3, r3
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	f080 824f 	bcs.w	800a652 <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	693a      	ldr	r2, [r7, #16]
 800a1be:	2334      	movs	r3, #52	; 0x34
 800a1c0:	fb01 f303 	mul.w	r3, r1, r3
 800a1c4:	4413      	add	r3, r2
 800a1c6:	3391      	adds	r3, #145	; 0x91
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	693a      	ldr	r2, [r7, #16]
 800a1d6:	2334      	movs	r3, #52	; 0x34
 800a1d8:	fb01 f303 	mul.w	r3, r1, r3
 800a1dc:	4413      	add	r3, r2
 800a1de:	3390      	adds	r3, #144	; 0x90
 800a1e0:	781b      	ldrb	r3, [r3, #0]
 800a1e2:	2b08      	cmp	r3, #8
 800a1e4:	f200 8243 	bhi.w	800a66e <USBH_MSC_Process+0x4fa>
 800a1e8:	a201      	add	r2, pc, #4	; (adr r2, 800a1f0 <USBH_MSC_Process+0x7c>)
 800a1ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ee:	bf00      	nop
 800a1f0:	0800a215 	.word	0x0800a215
 800a1f4:	0800a66f 	.word	0x0800a66f
 800a1f8:	0800a2dd 	.word	0x0800a2dd
 800a1fc:	0800a461 	.word	0x0800a461
 800a200:	0800a23b 	.word	0x0800a23b
 800a204:	0800a52d 	.word	0x0800a52d
 800a208:	0800a66f 	.word	0x0800a66f
 800a20c:	0800a66f 	.word	0x0800a66f
 800a210:	0800a641 	.word	0x0800a641
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800a214:	693b      	ldr	r3, [r7, #16]
 800a216:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a21a:	4619      	mov	r1, r3
 800a21c:	693a      	ldr	r2, [r7, #16]
 800a21e:	2334      	movs	r3, #52	; 0x34
 800a220:	fb01 f303 	mul.w	r3, r1, r3
 800a224:	4413      	add	r3, r2
 800a226:	3390      	adds	r3, #144	; 0x90
 800a228:	2204      	movs	r2, #4
 800a22a:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800a238:	e222      	b.n	800a680 <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a240:	b2d9      	uxtb	r1, r3
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a248:	461a      	mov	r2, r3
 800a24a:	2334      	movs	r3, #52	; 0x34
 800a24c:	fb02 f303 	mul.w	r3, r2, r3
 800a250:	3398      	adds	r3, #152	; 0x98
 800a252:	693a      	ldr	r2, [r7, #16]
 800a254:	4413      	add	r3, r2
 800a256:	3307      	adds	r3, #7
 800a258:	461a      	mov	r2, r3
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f000 ff6a 	bl	800b134 <USBH_MSC_SCSI_Inquiry>
 800a260:	4603      	mov	r3, r0
 800a262:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800a264:	7bfb      	ldrb	r3, [r7, #15]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d10b      	bne.n	800a282 <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a270:	4619      	mov	r1, r3
 800a272:	693a      	ldr	r2, [r7, #16]
 800a274:	2334      	movs	r3, #52	; 0x34
 800a276:	fb01 f303 	mul.w	r3, r1, r3
 800a27a:	4413      	add	r3, r2
 800a27c:	3390      	adds	r3, #144	; 0x90
 800a27e:	2202      	movs	r2, #2
 800a280:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800a282:	7bfb      	ldrb	r3, [r7, #15]
 800a284:	2b02      	cmp	r3, #2
 800a286:	d10c      	bne.n	800a2a2 <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800a288:	693b      	ldr	r3, [r7, #16]
 800a28a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a28e:	4619      	mov	r1, r3
 800a290:	693a      	ldr	r2, [r7, #16]
 800a292:	2334      	movs	r3, #52	; 0x34
 800a294:	fb01 f303 	mul.w	r3, r1, r3
 800a298:	4413      	add	r3, r2
 800a29a:	3390      	adds	r3, #144	; 0x90
 800a29c:	2205      	movs	r2, #5
 800a29e:	701a      	strb	r2, [r3, #0]
            break;
 800a2a0:	e1e7      	b.n	800a672 <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a2a2:	7bfb      	ldrb	r3, [r7, #15]
 800a2a4:	2b04      	cmp	r3, #4
 800a2a6:	f040 81e4 	bne.w	800a672 <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a2b0:	4619      	mov	r1, r3
 800a2b2:	693a      	ldr	r2, [r7, #16]
 800a2b4:	2334      	movs	r3, #52	; 0x34
 800a2b6:	fb01 f303 	mul.w	r3, r1, r3
 800a2ba:	4413      	add	r3, r2
 800a2bc:	3390      	adds	r3, #144	; 0x90
 800a2be:	2201      	movs	r2, #1
 800a2c0:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	693a      	ldr	r2, [r7, #16]
 800a2cc:	2334      	movs	r3, #52	; 0x34
 800a2ce:	fb01 f303 	mul.w	r3, r1, r3
 800a2d2:	4413      	add	r3, r2
 800a2d4:	3391      	adds	r3, #145	; 0x91
 800a2d6:	2202      	movs	r2, #2
 800a2d8:	701a      	strb	r2, [r3, #0]
            break;
 800a2da:	e1ca      	b.n	800a672 <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f000 fe66 	bl	800afb8 <USBH_MSC_SCSI_TestUnitReady>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800a2f0:	7bbb      	ldrb	r3, [r7, #14]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d149      	bne.n	800a38a <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	693a      	ldr	r2, [r7, #16]
 800a300:	2334      	movs	r3, #52	; 0x34
 800a302:	fb01 f303 	mul.w	r3, r1, r3
 800a306:	4413      	add	r3, r2
 800a308:	3392      	adds	r3, #146	; 0x92
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d00c      	beq.n	800a32a <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a316:	4619      	mov	r1, r3
 800a318:	693a      	ldr	r2, [r7, #16]
 800a31a:	2334      	movs	r3, #52	; 0x34
 800a31c:	fb01 f303 	mul.w	r3, r1, r3
 800a320:	4413      	add	r3, r2
 800a322:	33c1      	adds	r3, #193	; 0xc1
 800a324:	2201      	movs	r2, #1
 800a326:	701a      	strb	r2, [r3, #0]
 800a328:	e00b      	b.n	800a342 <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a330:	4619      	mov	r1, r3
 800a332:	693a      	ldr	r2, [r7, #16]
 800a334:	2334      	movs	r3, #52	; 0x34
 800a336:	fb01 f303 	mul.w	r3, r1, r3
 800a33a:	4413      	add	r3, r2
 800a33c:	33c1      	adds	r3, #193	; 0xc1
 800a33e:	2200      	movs	r2, #0
 800a340:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a348:	4619      	mov	r1, r3
 800a34a:	693a      	ldr	r2, [r7, #16]
 800a34c:	2334      	movs	r3, #52	; 0x34
 800a34e:	fb01 f303 	mul.w	r3, r1, r3
 800a352:	4413      	add	r3, r2
 800a354:	3390      	adds	r3, #144	; 0x90
 800a356:	2203      	movs	r2, #3
 800a358:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a360:	4619      	mov	r1, r3
 800a362:	693a      	ldr	r2, [r7, #16]
 800a364:	2334      	movs	r3, #52	; 0x34
 800a366:	fb01 f303 	mul.w	r3, r1, r3
 800a36a:	4413      	add	r3, r2
 800a36c:	3391      	adds	r3, #145	; 0x91
 800a36e:	2200      	movs	r2, #0
 800a370:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a378:	4619      	mov	r1, r3
 800a37a:	693a      	ldr	r2, [r7, #16]
 800a37c:	2334      	movs	r3, #52	; 0x34
 800a37e:	fb01 f303 	mul.w	r3, r1, r3
 800a382:	4413      	add	r3, r2
 800a384:	3392      	adds	r3, #146	; 0x92
 800a386:	2200      	movs	r2, #0
 800a388:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800a38a:	7bbb      	ldrb	r3, [r7, #14]
 800a38c:	2b02      	cmp	r3, #2
 800a38e:	d14a      	bne.n	800a426 <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a396:	4619      	mov	r1, r3
 800a398:	693a      	ldr	r2, [r7, #16]
 800a39a:	2334      	movs	r3, #52	; 0x34
 800a39c:	fb01 f303 	mul.w	r3, r1, r3
 800a3a0:	4413      	add	r3, r2
 800a3a2:	3392      	adds	r3, #146	; 0x92
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	2b02      	cmp	r3, #2
 800a3a8:	d00c      	beq.n	800a3c4 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	693a      	ldr	r2, [r7, #16]
 800a3b4:	2334      	movs	r3, #52	; 0x34
 800a3b6:	fb01 f303 	mul.w	r3, r1, r3
 800a3ba:	4413      	add	r3, r2
 800a3bc:	33c1      	adds	r3, #193	; 0xc1
 800a3be:	2201      	movs	r2, #1
 800a3c0:	701a      	strb	r2, [r3, #0]
 800a3c2:	e00b      	b.n	800a3dc <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800a3c4:	693b      	ldr	r3, [r7, #16]
 800a3c6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	693a      	ldr	r2, [r7, #16]
 800a3ce:	2334      	movs	r3, #52	; 0x34
 800a3d0:	fb01 f303 	mul.w	r3, r1, r3
 800a3d4:	4413      	add	r3, r2
 800a3d6:	33c1      	adds	r3, #193	; 0xc1
 800a3d8:	2200      	movs	r2, #0
 800a3da:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800a3dc:	693b      	ldr	r3, [r7, #16]
 800a3de:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a3e2:	4619      	mov	r1, r3
 800a3e4:	693a      	ldr	r2, [r7, #16]
 800a3e6:	2334      	movs	r3, #52	; 0x34
 800a3e8:	fb01 f303 	mul.w	r3, r1, r3
 800a3ec:	4413      	add	r3, r2
 800a3ee:	3390      	adds	r3, #144	; 0x90
 800a3f0:	2205      	movs	r2, #5
 800a3f2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a3fa:	4619      	mov	r1, r3
 800a3fc:	693a      	ldr	r2, [r7, #16]
 800a3fe:	2334      	movs	r3, #52	; 0x34
 800a400:	fb01 f303 	mul.w	r3, r1, r3
 800a404:	4413      	add	r3, r2
 800a406:	3391      	adds	r3, #145	; 0x91
 800a408:	2201      	movs	r2, #1
 800a40a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a412:	4619      	mov	r1, r3
 800a414:	693a      	ldr	r2, [r7, #16]
 800a416:	2334      	movs	r3, #52	; 0x34
 800a418:	fb01 f303 	mul.w	r3, r1, r3
 800a41c:	4413      	add	r3, r2
 800a41e:	3392      	adds	r3, #146	; 0x92
 800a420:	2202      	movs	r2, #2
 800a422:	701a      	strb	r2, [r3, #0]
            break;
 800a424:	e127      	b.n	800a676 <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800a426:	7bbb      	ldrb	r3, [r7, #14]
 800a428:	2b04      	cmp	r3, #4
 800a42a:	f040 8124 	bne.w	800a676 <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a434:	4619      	mov	r1, r3
 800a436:	693a      	ldr	r2, [r7, #16]
 800a438:	2334      	movs	r3, #52	; 0x34
 800a43a:	fb01 f303 	mul.w	r3, r1, r3
 800a43e:	4413      	add	r3, r2
 800a440:	3390      	adds	r3, #144	; 0x90
 800a442:	2201      	movs	r2, #1
 800a444:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a44c:	4619      	mov	r1, r3
 800a44e:	693a      	ldr	r2, [r7, #16]
 800a450:	2334      	movs	r3, #52	; 0x34
 800a452:	fb01 f303 	mul.w	r3, r1, r3
 800a456:	4413      	add	r3, r2
 800a458:	3391      	adds	r3, #145	; 0x91
 800a45a:	2202      	movs	r2, #2
 800a45c:	701a      	strb	r2, [r3, #0]
            break;
 800a45e:	e10a      	b.n	800a676 <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a466:	b2d9      	uxtb	r1, r3
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a46e:	461a      	mov	r2, r3
 800a470:	2334      	movs	r3, #52	; 0x34
 800a472:	fb02 f303 	mul.w	r3, r2, r3
 800a476:	3390      	adds	r3, #144	; 0x90
 800a478:	693a      	ldr	r2, [r7, #16]
 800a47a:	4413      	add	r3, r2
 800a47c:	3304      	adds	r3, #4
 800a47e:	461a      	mov	r2, r3
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f000 fddc 	bl	800b03e <USBH_MSC_SCSI_ReadCapacity>
 800a486:	4603      	mov	r3, r0
 800a488:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800a48a:	7bfb      	ldrb	r3, [r7, #15]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d120      	bne.n	800a4d2 <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a496:	4619      	mov	r1, r3
 800a498:	693a      	ldr	r2, [r7, #16]
 800a49a:	2334      	movs	r3, #52	; 0x34
 800a49c:	fb01 f303 	mul.w	r3, r1, r3
 800a4a0:	4413      	add	r3, r2
 800a4a2:	3390      	adds	r3, #144	; 0x90
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	693a      	ldr	r2, [r7, #16]
 800a4b2:	2334      	movs	r3, #52	; 0x34
 800a4b4:	fb01 f303 	mul.w	r3, r1, r3
 800a4b8:	4413      	add	r3, r2
 800a4ba:	3391      	adds	r3, #145	; 0x91
 800a4bc:	2200      	movs	r2, #0
 800a4be:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a4c6:	3301      	adds	r3, #1
 800a4c8:	b29a      	uxth	r2, r3
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800a4d0:	e0d3      	b.n	800a67a <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 800a4d2:	7bfb      	ldrb	r3, [r7, #15]
 800a4d4:	2b02      	cmp	r3, #2
 800a4d6:	d10c      	bne.n	800a4f2 <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a4de:	4619      	mov	r1, r3
 800a4e0:	693a      	ldr	r2, [r7, #16]
 800a4e2:	2334      	movs	r3, #52	; 0x34
 800a4e4:	fb01 f303 	mul.w	r3, r1, r3
 800a4e8:	4413      	add	r3, r2
 800a4ea:	3390      	adds	r3, #144	; 0x90
 800a4ec:	2205      	movs	r2, #5
 800a4ee:	701a      	strb	r2, [r3, #0]
            break;
 800a4f0:	e0c3      	b.n	800a67a <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a4f2:	7bfb      	ldrb	r3, [r7, #15]
 800a4f4:	2b04      	cmp	r3, #4
 800a4f6:	f040 80c0 	bne.w	800a67a <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a500:	4619      	mov	r1, r3
 800a502:	693a      	ldr	r2, [r7, #16]
 800a504:	2334      	movs	r3, #52	; 0x34
 800a506:	fb01 f303 	mul.w	r3, r1, r3
 800a50a:	4413      	add	r3, r2
 800a50c:	3390      	adds	r3, #144	; 0x90
 800a50e:	2201      	movs	r2, #1
 800a510:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a518:	4619      	mov	r1, r3
 800a51a:	693a      	ldr	r2, [r7, #16]
 800a51c:	2334      	movs	r3, #52	; 0x34
 800a51e:	fb01 f303 	mul.w	r3, r1, r3
 800a522:	4413      	add	r3, r2
 800a524:	3391      	adds	r3, #145	; 0x91
 800a526:	2202      	movs	r2, #2
 800a528:	701a      	strb	r2, [r3, #0]
            break;
 800a52a:	e0a6      	b.n	800a67a <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a532:	b2d9      	uxtb	r1, r3
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a53a:	461a      	mov	r2, r3
 800a53c:	2334      	movs	r3, #52	; 0x34
 800a53e:	fb02 f303 	mul.w	r3, r2, r3
 800a542:	3398      	adds	r3, #152	; 0x98
 800a544:	693a      	ldr	r2, [r7, #16]
 800a546:	4413      	add	r3, r2
 800a548:	3304      	adds	r3, #4
 800a54a:	461a      	mov	r2, r3
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	f000 fe96 	bl	800b27e <USBH_MSC_SCSI_RequestSense>
 800a552:	4603      	mov	r3, r0
 800a554:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800a556:	7bfb      	ldrb	r3, [r7, #15]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d145      	bne.n	800a5e8 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800a55c:	693b      	ldr	r3, [r7, #16]
 800a55e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a562:	4619      	mov	r1, r3
 800a564:	693a      	ldr	r2, [r7, #16]
 800a566:	2334      	movs	r3, #52	; 0x34
 800a568:	fb01 f303 	mul.w	r3, r1, r3
 800a56c:	4413      	add	r3, r2
 800a56e:	339c      	adds	r3, #156	; 0x9c
 800a570:	781b      	ldrb	r3, [r3, #0]
 800a572:	2b06      	cmp	r3, #6
 800a574:	d00c      	beq.n	800a590 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800a576:	693b      	ldr	r3, [r7, #16]
 800a578:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a57c:	4619      	mov	r1, r3
 800a57e:	693a      	ldr	r2, [r7, #16]
 800a580:	2334      	movs	r3, #52	; 0x34
 800a582:	fb01 f303 	mul.w	r3, r1, r3
 800a586:	4413      	add	r3, r2
 800a588:	339c      	adds	r3, #156	; 0x9c
 800a58a:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800a58c:	2b02      	cmp	r3, #2
 800a58e:	d117      	bne.n	800a5c0 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800a59c:	1ad3      	subs	r3, r2, r3
 800a59e:	f242 720f 	movw	r2, #9999	; 0x270f
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d80c      	bhi.n	800a5c0 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a5ac:	4619      	mov	r1, r3
 800a5ae:	693a      	ldr	r2, [r7, #16]
 800a5b0:	2334      	movs	r3, #52	; 0x34
 800a5b2:	fb01 f303 	mul.w	r3, r1, r3
 800a5b6:	4413      	add	r3, r2
 800a5b8:	3390      	adds	r3, #144	; 0x90
 800a5ba:	2202      	movs	r2, #2
 800a5bc:	701a      	strb	r2, [r3, #0]
                  break;
 800a5be:	e05f      	b.n	800a680 <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	693a      	ldr	r2, [r7, #16]
 800a5ca:	2334      	movs	r3, #52	; 0x34
 800a5cc:	fb01 f303 	mul.w	r3, r1, r3
 800a5d0:	4413      	add	r3, r2
 800a5d2:	3390      	adds	r3, #144	; 0x90
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800a5d8:	693b      	ldr	r3, [r7, #16]
 800a5da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a5de:	3301      	adds	r3, #1
 800a5e0:	b29a      	uxth	r2, r3
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800a5e8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ea:	2b02      	cmp	r3, #2
 800a5ec:	d10c      	bne.n	800a608 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	693a      	ldr	r2, [r7, #16]
 800a5f8:	2334      	movs	r3, #52	; 0x34
 800a5fa:	fb01 f303 	mul.w	r3, r1, r3
 800a5fe:	4413      	add	r3, r2
 800a600:	3390      	adds	r3, #144	; 0x90
 800a602:	2208      	movs	r2, #8
 800a604:	701a      	strb	r2, [r3, #0]
            break;
 800a606:	e03a      	b.n	800a67e <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a608:	7bfb      	ldrb	r3, [r7, #15]
 800a60a:	2b04      	cmp	r3, #4
 800a60c:	d137      	bne.n	800a67e <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a614:	4619      	mov	r1, r3
 800a616:	693a      	ldr	r2, [r7, #16]
 800a618:	2334      	movs	r3, #52	; 0x34
 800a61a:	fb01 f303 	mul.w	r3, r1, r3
 800a61e:	4413      	add	r3, r2
 800a620:	3390      	adds	r3, #144	; 0x90
 800a622:	2201      	movs	r2, #1
 800a624:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a62c:	4619      	mov	r1, r3
 800a62e:	693a      	ldr	r2, [r7, #16]
 800a630:	2334      	movs	r3, #52	; 0x34
 800a632:	fb01 f303 	mul.w	r3, r1, r3
 800a636:	4413      	add	r3, r2
 800a638:	3391      	adds	r3, #145	; 0x91
 800a63a:	2202      	movs	r2, #2
 800a63c:	701a      	strb	r2, [r3, #0]
            break;
 800a63e:	e01e      	b.n	800a67e <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a646:	3301      	adds	r3, #1
 800a648:	b29a      	uxth	r2, r3
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800a650:	e016      	b.n	800a680 <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	2200      	movs	r2, #0
 800a656:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	2201      	movs	r2, #1
 800a65e:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a666:	2102      	movs	r1, #2
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	4798      	blx	r3
      break;
 800a66c:	e00c      	b.n	800a688 <USBH_MSC_Process+0x514>
            break;
 800a66e:	bf00      	nop
 800a670:	e00a      	b.n	800a688 <USBH_MSC_Process+0x514>
            break;
 800a672:	bf00      	nop
 800a674:	e008      	b.n	800a688 <USBH_MSC_Process+0x514>
            break;
 800a676:	bf00      	nop
 800a678:	e006      	b.n	800a688 <USBH_MSC_Process+0x514>
            break;
 800a67a:	bf00      	nop
 800a67c:	e004      	b.n	800a688 <USBH_MSC_Process+0x514>
            break;
 800a67e:	bf00      	nop
      break;
 800a680:	e002      	b.n	800a688 <USBH_MSC_Process+0x514>
      error = USBH_OK;
 800a682:	2300      	movs	r3, #0
 800a684:	75fb      	strb	r3, [r7, #23]
      break;
 800a686:	bf00      	nop
  }
  return error;
 800a688:	7dfb      	ldrb	r3, [r7, #23]
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3718      	adds	r7, #24
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}
 800a692:	bf00      	nop

0800a694 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800a69c:	2300      	movs	r3, #0
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	370c      	adds	r7, #12
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr

0800a6aa <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800a6aa:	b580      	push	{r7, lr}
 800a6ac:	b088      	sub	sp, #32
 800a6ae:	af02      	add	r7, sp, #8
 800a6b0:	6078      	str	r0, [r7, #4]
 800a6b2:	460b      	mov	r3, r1
 800a6b4:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a6bc:	69db      	ldr	r3, [r3, #28]
 800a6be:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800a6c8:	78fb      	ldrb	r3, [r7, #3]
 800a6ca:	693a      	ldr	r2, [r7, #16]
 800a6cc:	2134      	movs	r1, #52	; 0x34
 800a6ce:	fb01 f303 	mul.w	r3, r1, r3
 800a6d2:	4413      	add	r3, r2
 800a6d4:	3390      	adds	r3, #144	; 0x90
 800a6d6:	781b      	ldrb	r3, [r3, #0]
 800a6d8:	2b07      	cmp	r3, #7
 800a6da:	d03c      	beq.n	800a756 <USBH_MSC_RdWrProcess+0xac>
 800a6dc:	2b07      	cmp	r3, #7
 800a6de:	f300 80a7 	bgt.w	800a830 <USBH_MSC_RdWrProcess+0x186>
 800a6e2:	2b05      	cmp	r3, #5
 800a6e4:	d06c      	beq.n	800a7c0 <USBH_MSC_RdWrProcess+0x116>
 800a6e6:	2b06      	cmp	r3, #6
 800a6e8:	f040 80a2 	bne.w	800a830 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800a6ec:	78f9      	ldrb	r1, [r7, #3]
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	9300      	str	r3, [sp, #0]
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 fea5 	bl	800b446 <USBH_MSC_SCSI_Read>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800a700:	7bfb      	ldrb	r3, [r7, #15]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d10b      	bne.n	800a71e <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800a706:	78fb      	ldrb	r3, [r7, #3]
 800a708:	693a      	ldr	r2, [r7, #16]
 800a70a:	2134      	movs	r1, #52	; 0x34
 800a70c:	fb01 f303 	mul.w	r3, r1, r3
 800a710:	4413      	add	r3, r2
 800a712:	3390      	adds	r3, #144	; 0x90
 800a714:	2201      	movs	r2, #1
 800a716:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800a718:	2300      	movs	r3, #0
 800a71a:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a71c:	e08a      	b.n	800a834 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 800a71e:	7bfb      	ldrb	r3, [r7, #15]
 800a720:	2b02      	cmp	r3, #2
 800a722:	d109      	bne.n	800a738 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800a724:	78fb      	ldrb	r3, [r7, #3]
 800a726:	693a      	ldr	r2, [r7, #16]
 800a728:	2134      	movs	r1, #52	; 0x34
 800a72a:	fb01 f303 	mul.w	r3, r1, r3
 800a72e:	4413      	add	r3, r2
 800a730:	3390      	adds	r3, #144	; 0x90
 800a732:	2205      	movs	r2, #5
 800a734:	701a      	strb	r2, [r3, #0]
      break;
 800a736:	e07d      	b.n	800a834 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a738:	7bfb      	ldrb	r3, [r7, #15]
 800a73a:	2b04      	cmp	r3, #4
 800a73c:	d17a      	bne.n	800a834 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800a73e:	78fb      	ldrb	r3, [r7, #3]
 800a740:	693a      	ldr	r2, [r7, #16]
 800a742:	2134      	movs	r1, #52	; 0x34
 800a744:	fb01 f303 	mul.w	r3, r1, r3
 800a748:	4413      	add	r3, r2
 800a74a:	3390      	adds	r3, #144	; 0x90
 800a74c:	2208      	movs	r2, #8
 800a74e:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800a750:	2302      	movs	r3, #2
 800a752:	75fb      	strb	r3, [r7, #23]
      break;
 800a754:	e06e      	b.n	800a834 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800a756:	78f9      	ldrb	r1, [r7, #3]
 800a758:	2300      	movs	r3, #0
 800a75a:	9300      	str	r3, [sp, #0]
 800a75c:	2300      	movs	r3, #0
 800a75e:	2200      	movs	r2, #0
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f000 fe05 	bl	800b370 <USBH_MSC_SCSI_Write>
 800a766:	4603      	mov	r3, r0
 800a768:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800a76a:	7bfb      	ldrb	r3, [r7, #15]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d10b      	bne.n	800a788 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800a770:	78fb      	ldrb	r3, [r7, #3]
 800a772:	693a      	ldr	r2, [r7, #16]
 800a774:	2134      	movs	r1, #52	; 0x34
 800a776:	fb01 f303 	mul.w	r3, r1, r3
 800a77a:	4413      	add	r3, r2
 800a77c:	3390      	adds	r3, #144	; 0x90
 800a77e:	2201      	movs	r2, #1
 800a780:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800a782:	2300      	movs	r3, #0
 800a784:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a786:	e057      	b.n	800a838 <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 800a788:	7bfb      	ldrb	r3, [r7, #15]
 800a78a:	2b02      	cmp	r3, #2
 800a78c:	d109      	bne.n	800a7a2 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800a78e:	78fb      	ldrb	r3, [r7, #3]
 800a790:	693a      	ldr	r2, [r7, #16]
 800a792:	2134      	movs	r1, #52	; 0x34
 800a794:	fb01 f303 	mul.w	r3, r1, r3
 800a798:	4413      	add	r3, r2
 800a79a:	3390      	adds	r3, #144	; 0x90
 800a79c:	2205      	movs	r2, #5
 800a79e:	701a      	strb	r2, [r3, #0]
      break;
 800a7a0:	e04a      	b.n	800a838 <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a7a2:	7bfb      	ldrb	r3, [r7, #15]
 800a7a4:	2b04      	cmp	r3, #4
 800a7a6:	d147      	bne.n	800a838 <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800a7a8:	78fb      	ldrb	r3, [r7, #3]
 800a7aa:	693a      	ldr	r2, [r7, #16]
 800a7ac:	2134      	movs	r1, #52	; 0x34
 800a7ae:	fb01 f303 	mul.w	r3, r1, r3
 800a7b2:	4413      	add	r3, r2
 800a7b4:	3390      	adds	r3, #144	; 0x90
 800a7b6:	2208      	movs	r2, #8
 800a7b8:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800a7ba:	2302      	movs	r3, #2
 800a7bc:	75fb      	strb	r3, [r7, #23]
      break;
 800a7be:	e03b      	b.n	800a838 <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800a7c0:	78fb      	ldrb	r3, [r7, #3]
 800a7c2:	2234      	movs	r2, #52	; 0x34
 800a7c4:	fb02 f303 	mul.w	r3, r2, r3
 800a7c8:	3398      	adds	r3, #152	; 0x98
 800a7ca:	693a      	ldr	r2, [r7, #16]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	1d1a      	adds	r2, r3, #4
 800a7d0:	78fb      	ldrb	r3, [r7, #3]
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 fd52 	bl	800b27e <USBH_MSC_SCSI_RequestSense>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800a7de:	7bfb      	ldrb	r3, [r7, #15]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d113      	bne.n	800a80c <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800a7e4:	78fb      	ldrb	r3, [r7, #3]
 800a7e6:	693a      	ldr	r2, [r7, #16]
 800a7e8:	2134      	movs	r1, #52	; 0x34
 800a7ea:	fb01 f303 	mul.w	r3, r1, r3
 800a7ee:	4413      	add	r3, r2
 800a7f0:	3390      	adds	r3, #144	; 0x90
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800a7f6:	78fb      	ldrb	r3, [r7, #3]
 800a7f8:	693a      	ldr	r2, [r7, #16]
 800a7fa:	2134      	movs	r1, #52	; 0x34
 800a7fc:	fb01 f303 	mul.w	r3, r1, r3
 800a800:	4413      	add	r3, r2
 800a802:	3391      	adds	r3, #145	; 0x91
 800a804:	2202      	movs	r2, #2
 800a806:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800a808:	2302      	movs	r3, #2
 800a80a:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800a80c:	7bfb      	ldrb	r3, [r7, #15]
 800a80e:	2b02      	cmp	r3, #2
 800a810:	d014      	beq.n	800a83c <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a812:	7bfb      	ldrb	r3, [r7, #15]
 800a814:	2b04      	cmp	r3, #4
 800a816:	d111      	bne.n	800a83c <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800a818:	78fb      	ldrb	r3, [r7, #3]
 800a81a:	693a      	ldr	r2, [r7, #16]
 800a81c:	2134      	movs	r1, #52	; 0x34
 800a81e:	fb01 f303 	mul.w	r3, r1, r3
 800a822:	4413      	add	r3, r2
 800a824:	3390      	adds	r3, #144	; 0x90
 800a826:	2208      	movs	r2, #8
 800a828:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800a82a:	2302      	movs	r3, #2
 800a82c:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a82e:	e005      	b.n	800a83c <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 800a830:	bf00      	nop
 800a832:	e004      	b.n	800a83e <USBH_MSC_RdWrProcess+0x194>
      break;
 800a834:	bf00      	nop
 800a836:	e002      	b.n	800a83e <USBH_MSC_RdWrProcess+0x194>
      break;
 800a838:	bf00      	nop
 800a83a:	e000      	b.n	800a83e <USBH_MSC_RdWrProcess+0x194>
      break;
 800a83c:	bf00      	nop

  }
  return error;
 800a83e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a840:	4618      	mov	r0, r3
 800a842:	3718      	adds	r7, #24
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}

0800a848 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800a848:	b480      	push	{r7}
 800a84a:	b085      	sub	sp, #20
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	460b      	mov	r3, r1
 800a852:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a85a:	69db      	ldr	r3, [r3, #28]
 800a85c:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	b2db      	uxtb	r3, r3
 800a864:	2b0b      	cmp	r3, #11
 800a866:	d10c      	bne.n	800a882 <USBH_MSC_UnitIsReady+0x3a>
 800a868:	78fb      	ldrb	r3, [r7, #3]
 800a86a:	68ba      	ldr	r2, [r7, #8]
 800a86c:	2134      	movs	r1, #52	; 0x34
 800a86e:	fb01 f303 	mul.w	r3, r1, r3
 800a872:	4413      	add	r3, r2
 800a874:	3391      	adds	r3, #145	; 0x91
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d102      	bne.n	800a882 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800a87c:	2301      	movs	r3, #1
 800a87e:	73fb      	strb	r3, [r7, #15]
 800a880:	e001      	b.n	800a886 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800a882:	2300      	movs	r3, #0
 800a884:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800a886:	7bfb      	ldrb	r3, [r7, #15]
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3714      	adds	r7, #20
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b086      	sub	sp, #24
 800a898:	af00      	add	r7, sp, #0
 800a89a:	60f8      	str	r0, [r7, #12]
 800a89c:	460b      	mov	r3, r1
 800a89e:	607a      	str	r2, [r7, #4]
 800a8a0:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a8a8:	69db      	ldr	r3, [r3, #28]
 800a8aa:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	b2db      	uxtb	r3, r3
 800a8b2:	2b0b      	cmp	r3, #11
 800a8b4:	d10d      	bne.n	800a8d2 <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800a8b6:	7afb      	ldrb	r3, [r7, #11]
 800a8b8:	2234      	movs	r2, #52	; 0x34
 800a8ba:	fb02 f303 	mul.w	r3, r2, r3
 800a8be:	3390      	adds	r3, #144	; 0x90
 800a8c0:	697a      	ldr	r2, [r7, #20]
 800a8c2:	4413      	add	r3, r2
 800a8c4:	2234      	movs	r2, #52	; 0x34
 800a8c6:	4619      	mov	r1, r3
 800a8c8:	6878      	ldr	r0, [r7, #4]
 800a8ca:	f005 f953 	bl	800fb74 <memcpy>
    return USBH_OK;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	e000      	b.n	800a8d4 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800a8d2:	2302      	movs	r3, #2
  }
}
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	3718      	adds	r7, #24
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b088      	sub	sp, #32
 800a8e0:	af02      	add	r7, sp, #8
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	607a      	str	r2, [r7, #4]
 800a8e6:	603b      	str	r3, [r7, #0]
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a8f2:	69db      	ldr	r3, [r3, #28]
 800a8f4:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d00e      	beq.n	800a920 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800a908:	2b0b      	cmp	r3, #11
 800a90a:	d109      	bne.n	800a920 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800a90c:	7afb      	ldrb	r3, [r7, #11]
 800a90e:	697a      	ldr	r2, [r7, #20]
 800a910:	2134      	movs	r1, #52	; 0x34
 800a912:	fb01 f303 	mul.w	r3, r1, r3
 800a916:	4413      	add	r3, r2
 800a918:	3390      	adds	r3, #144	; 0x90
 800a91a:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d001      	beq.n	800a924 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800a920:	2302      	movs	r3, #2
 800a922:	e040      	b.n	800a9a6 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800a924:	697b      	ldr	r3, [r7, #20]
 800a926:	2206      	movs	r2, #6
 800a928:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800a92a:	7afb      	ldrb	r3, [r7, #11]
 800a92c:	697a      	ldr	r2, [r7, #20]
 800a92e:	2134      	movs	r1, #52	; 0x34
 800a930:	fb01 f303 	mul.w	r3, r1, r3
 800a934:	4413      	add	r3, r2
 800a936:	3390      	adds	r3, #144	; 0x90
 800a938:	2206      	movs	r2, #6
 800a93a:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800a93c:	7afb      	ldrb	r3, [r7, #11]
 800a93e:	b29a      	uxth	r2, r3
 800a940:	697b      	ldr	r3, [r7, #20]
 800a942:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800a946:	7af9      	ldrb	r1, [r7, #11]
 800a948:	6a3b      	ldr	r3, [r7, #32]
 800a94a:	9300      	str	r3, [sp, #0]
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	68f8      	ldr	r0, [r7, #12]
 800a952:	f000 fd78 	bl	800b446 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a95c:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a95e:	e016      	b.n	800a98e <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	1ad2      	subs	r2, r2, r3
 800a96a:	6a3b      	ldr	r3, [r7, #32]
 800a96c:	f242 7110 	movw	r1, #10000	; 0x2710
 800a970:	fb01 f303 	mul.w	r3, r1, r3
 800a974:	429a      	cmp	r2, r3
 800a976:	d805      	bhi.n	800a984 <USBH_MSC_Read+0xa8>
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a97e:	b2db      	uxtb	r3, r3
 800a980:	2b00      	cmp	r3, #0
 800a982:	d104      	bne.n	800a98e <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	2201      	movs	r2, #1
 800a988:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800a98a:	2302      	movs	r3, #2
 800a98c:	e00b      	b.n	800a9a6 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a98e:	7afb      	ldrb	r3, [r7, #11]
 800a990:	4619      	mov	r1, r3
 800a992:	68f8      	ldr	r0, [r7, #12]
 800a994:	f7ff fe89 	bl	800a6aa <USBH_MSC_RdWrProcess>
 800a998:	4603      	mov	r3, r0
 800a99a:	2b01      	cmp	r3, #1
 800a99c:	d0e0      	beq.n	800a960 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	2201      	movs	r2, #1
 800a9a2:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800a9a4:	2300      	movs	r3, #0
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	3718      	adds	r7, #24
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b088      	sub	sp, #32
 800a9b2:	af02      	add	r7, sp, #8
 800a9b4:	60f8      	str	r0, [r7, #12]
 800a9b6:	607a      	str	r2, [r7, #4]
 800a9b8:	603b      	str	r3, [r7, #0]
 800a9ba:	460b      	mov	r3, r1
 800a9bc:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9c4:	69db      	ldr	r3, [r3, #28]
 800a9c6:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a9ce:	b2db      	uxtb	r3, r3
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d00e      	beq.n	800a9f2 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	781b      	ldrb	r3, [r3, #0]
 800a9d8:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800a9da:	2b0b      	cmp	r3, #11
 800a9dc:	d109      	bne.n	800a9f2 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800a9de:	7afb      	ldrb	r3, [r7, #11]
 800a9e0:	697a      	ldr	r2, [r7, #20]
 800a9e2:	2134      	movs	r1, #52	; 0x34
 800a9e4:	fb01 f303 	mul.w	r3, r1, r3
 800a9e8:	4413      	add	r3, r2
 800a9ea:	3390      	adds	r3, #144	; 0x90
 800a9ec:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d001      	beq.n	800a9f6 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800a9f2:	2302      	movs	r3, #2
 800a9f4:	e040      	b.n	800aa78 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	2207      	movs	r2, #7
 800a9fa:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800a9fc:	7afb      	ldrb	r3, [r7, #11]
 800a9fe:	697a      	ldr	r2, [r7, #20]
 800aa00:	2134      	movs	r1, #52	; 0x34
 800aa02:	fb01 f303 	mul.w	r3, r1, r3
 800aa06:	4413      	add	r3, r2
 800aa08:	3390      	adds	r3, #144	; 0x90
 800aa0a:	2207      	movs	r2, #7
 800aa0c:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800aa0e:	7afb      	ldrb	r3, [r7, #11]
 800aa10:	b29a      	uxth	r2, r3
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800aa18:	7af9      	ldrb	r1, [r7, #11]
 800aa1a:	6a3b      	ldr	r3, [r7, #32]
 800aa1c:	9300      	str	r3, [sp, #0]
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	687a      	ldr	r2, [r7, #4]
 800aa22:	68f8      	ldr	r0, [r7, #12]
 800aa24:	f000 fca4 	bl	800b370 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800aa2e:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800aa30:	e016      	b.n	800aa60 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	1ad2      	subs	r2, r2, r3
 800aa3c:	6a3b      	ldr	r3, [r7, #32]
 800aa3e:	f242 7110 	movw	r1, #10000	; 0x2710
 800aa42:	fb01 f303 	mul.w	r3, r1, r3
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d805      	bhi.n	800aa56 <USBH_MSC_Write+0xa8>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800aa50:	b2db      	uxtb	r3, r3
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d104      	bne.n	800aa60 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	2201      	movs	r2, #1
 800aa5a:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800aa5c:	2302      	movs	r3, #2
 800aa5e:	e00b      	b.n	800aa78 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800aa60:	7afb      	ldrb	r3, [r7, #11]
 800aa62:	4619      	mov	r1, r3
 800aa64:	68f8      	ldr	r0, [r7, #12]
 800aa66:	f7ff fe20 	bl	800a6aa <USBH_MSC_RdWrProcess>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d0e0      	beq.n	800aa32 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	2201      	movs	r2, #1
 800aa74:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800aa76:	2300      	movs	r3, #0
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3718      	adds	r7, #24
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2221      	movs	r2, #33	; 0x21
 800aa8c:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	22ff      	movs	r2, #255	; 0xff
 800aa92:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2200      	movs	r2, #0
 800aa98:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	2100      	movs	r1, #0
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f001 fea4 	bl	800c7f8 <USBH_CtlReq>
 800aab0:	4603      	mov	r3, r0
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3708      	adds	r7, #8
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}

0800aaba <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800aaba:	b580      	push	{r7, lr}
 800aabc:	b082      	sub	sp, #8
 800aabe:	af00      	add	r7, sp, #0
 800aac0:	6078      	str	r0, [r7, #4]
 800aac2:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	22a1      	movs	r2, #161	; 0xa1
 800aac8:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	22fe      	movs	r2, #254	; 0xfe
 800aace:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2200      	movs	r2, #0
 800aad4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2201      	movs	r2, #1
 800aae0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800aae2:	2201      	movs	r2, #1
 800aae4:	6839      	ldr	r1, [r7, #0]
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f001 fe86 	bl	800c7f8 <USBH_CtlReq>
 800aaec:	4603      	mov	r3, r0
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	3708      	adds	r7, #8
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}
	...

0800aaf8 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b085      	sub	sp, #20
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab06:	69db      	ldr	r3, [r3, #28]
 800ab08:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	4a09      	ldr	r2, [pc, #36]	; (800ab34 <USBH_MSC_BOT_Init+0x3c>)
 800ab0e:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	4a09      	ldr	r2, [pc, #36]	; (800ab38 <USBH_MSC_BOT_Init+0x40>)
 800ab14:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2201      	movs	r2, #1
 800ab1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	2201      	movs	r2, #1
 800ab22:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800ab26:	2300      	movs	r3, #0
}
 800ab28:	4618      	mov	r0, r3
 800ab2a:	3714      	adds	r7, #20
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab32:	4770      	bx	lr
 800ab34:	43425355 	.word	0x43425355
 800ab38:	20304050 	.word	0x20304050

0800ab3c <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b088      	sub	sp, #32
 800ab40:	af02      	add	r7, sp, #8
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	460b      	mov	r3, r1
 800ab46:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800ab48:	2301      	movs	r3, #1
 800ab4a:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800ab50:	2301      	movs	r3, #1
 800ab52:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ab54:	2300      	movs	r3, #0
 800ab56:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab5e:	69db      	ldr	r3, [r3, #28]
 800ab60:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800ab62:	2300      	movs	r3, #0
 800ab64:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800ab66:	693b      	ldr	r3, [r7, #16]
 800ab68:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ab6c:	3b01      	subs	r3, #1
 800ab6e:	2b0a      	cmp	r3, #10
 800ab70:	f200 819e 	bhi.w	800aeb0 <USBH_MSC_BOT_Process+0x374>
 800ab74:	a201      	add	r2, pc, #4	; (adr r2, 800ab7c <USBH_MSC_BOT_Process+0x40>)
 800ab76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab7a:	bf00      	nop
 800ab7c:	0800aba9 	.word	0x0800aba9
 800ab80:	0800abd1 	.word	0x0800abd1
 800ab84:	0800ac3b 	.word	0x0800ac3b
 800ab88:	0800ac59 	.word	0x0800ac59
 800ab8c:	0800acdd 	.word	0x0800acdd
 800ab90:	0800acff 	.word	0x0800acff
 800ab94:	0800ad97 	.word	0x0800ad97
 800ab98:	0800adb3 	.word	0x0800adb3
 800ab9c:	0800ae05 	.word	0x0800ae05
 800aba0:	0800ae35 	.word	0x0800ae35
 800aba4:	0800ae97 	.word	0x0800ae97
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800aba8:	693b      	ldr	r3, [r7, #16]
 800abaa:	78fa      	ldrb	r2, [r7, #3]
 800abac:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800abb0:	693b      	ldr	r3, [r7, #16]
 800abb2:	2202      	movs	r2, #2
 800abb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800abb8:	693b      	ldr	r3, [r7, #16]
 800abba:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800abbe:	693b      	ldr	r3, [r7, #16]
 800abc0:	795b      	ldrb	r3, [r3, #5]
 800abc2:	2201      	movs	r2, #1
 800abc4:	9200      	str	r2, [sp, #0]
 800abc6:	221f      	movs	r2, #31
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f002 f824 	bl	800cc16 <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800abce:	e17e      	b.n	800aece <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	795b      	ldrb	r3, [r3, #5]
 800abd4:	4619      	mov	r1, r3
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f004 feda 	bl	800f990 <USBH_LL_GetURBState>
 800abdc:	4603      	mov	r3, r0
 800abde:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800abe0:	7d3b      	ldrb	r3, [r7, #20]
 800abe2:	2b01      	cmp	r3, #1
 800abe4:	d118      	bne.n	800ac18 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800abe6:	693b      	ldr	r3, [r7, #16]
 800abe8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abea:	2b00      	cmp	r3, #0
 800abec:	d00f      	beq.n	800ac0e <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800abf4:	b25b      	sxtb	r3, r3
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	da04      	bge.n	800ac04 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	2203      	movs	r2, #3
 800abfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ac02:	e157      	b.n	800aeb4 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	2205      	movs	r2, #5
 800ac08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ac0c:	e152      	b.n	800aeb4 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	2207      	movs	r2, #7
 800ac12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ac16:	e14d      	b.n	800aeb4 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ac18:	7d3b      	ldrb	r3, [r7, #20]
 800ac1a:	2b02      	cmp	r3, #2
 800ac1c:	d104      	bne.n	800ac28 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	2201      	movs	r2, #1
 800ac22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ac26:	e145      	b.n	800aeb4 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800ac28:	7d3b      	ldrb	r3, [r7, #20]
 800ac2a:	2b05      	cmp	r3, #5
 800ac2c:	f040 8142 	bne.w	800aeb4 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800ac30:	693b      	ldr	r3, [r7, #16]
 800ac32:	220a      	movs	r2, #10
 800ac34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ac38:	e13c      	b.n	800aeb4 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	895a      	ldrh	r2, [r3, #10]
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	791b      	ldrb	r3, [r3, #4]
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f002 f809 	bl	800cc60 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	2204      	movs	r2, #4
 800ac52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800ac56:	e13a      	b.n	800aece <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800ac58:	693b      	ldr	r3, [r7, #16]
 800ac5a:	791b      	ldrb	r3, [r3, #4]
 800ac5c:	4619      	mov	r1, r3
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f004 fe96 	bl	800f990 <USBH_LL_GetURBState>
 800ac64:	4603      	mov	r3, r0
 800ac66:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800ac68:	7d3b      	ldrb	r3, [r7, #20]
 800ac6a:	2b01      	cmp	r3, #1
 800ac6c:	d12d      	bne.n	800acca <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac72:	693a      	ldr	r2, [r7, #16]
 800ac74:	8952      	ldrh	r2, [r2, #10]
 800ac76:	4293      	cmp	r3, r2
 800ac78:	d910      	bls.n	800ac9c <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ac80:	693a      	ldr	r2, [r7, #16]
 800ac82:	8952      	ldrh	r2, [r2, #10]
 800ac84:	441a      	add	r2, r3
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800ac8c:	693b      	ldr	r3, [r7, #16]
 800ac8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac90:	693a      	ldr	r2, [r7, #16]
 800ac92:	8952      	ldrh	r2, [r2, #10]
 800ac94:	1a9a      	subs	r2, r3, r2
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	65da      	str	r2, [r3, #92]	; 0x5c
 800ac9a:	e002      	b.n	800aca2 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d00a      	beq.n	800acc0 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800acaa:	693b      	ldr	r3, [r7, #16]
 800acac:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	895a      	ldrh	r2, [r3, #10]
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	791b      	ldrb	r3, [r3, #4]
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f001 ffd1 	bl	800cc60 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800acbe:	e0fb      	b.n	800aeb8 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	2207      	movs	r2, #7
 800acc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800acc8:	e0f6      	b.n	800aeb8 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800acca:	7d3b      	ldrb	r3, [r7, #20]
 800accc:	2b05      	cmp	r3, #5
 800acce:	f040 80f3 	bne.w	800aeb8 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	2209      	movs	r2, #9
 800acd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800acda:	e0ed      	b.n	800aeb8 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ace2:	693b      	ldr	r3, [r7, #16]
 800ace4:	891a      	ldrh	r2, [r3, #8]
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	795b      	ldrb	r3, [r3, #5]
 800acea:	2001      	movs	r0, #1
 800acec:	9000      	str	r0, [sp, #0]
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f001 ff91 	bl	800cc16 <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	2206      	movs	r2, #6
 800acf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800acfc:	e0e7      	b.n	800aece <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	795b      	ldrb	r3, [r3, #5]
 800ad02:	4619      	mov	r1, r3
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f004 fe43 	bl	800f990 <USBH_LL_GetURBState>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800ad0e:	7d3b      	ldrb	r3, [r7, #20]
 800ad10:	2b01      	cmp	r3, #1
 800ad12:	d12f      	bne.n	800ad74 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad18:	693a      	ldr	r2, [r7, #16]
 800ad1a:	8912      	ldrh	r2, [r2, #8]
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d910      	bls.n	800ad42 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800ad20:	693b      	ldr	r3, [r7, #16]
 800ad22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad26:	693a      	ldr	r2, [r7, #16]
 800ad28:	8912      	ldrh	r2, [r2, #8]
 800ad2a:	441a      	add	r2, r3
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800ad32:	693b      	ldr	r3, [r7, #16]
 800ad34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad36:	693a      	ldr	r2, [r7, #16]
 800ad38:	8912      	ldrh	r2, [r2, #8]
 800ad3a:	1a9a      	subs	r2, r3, r2
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	65da      	str	r2, [r3, #92]	; 0x5c
 800ad40:	e002      	b.n	800ad48 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800ad42:	693b      	ldr	r3, [r7, #16]
 800ad44:	2200      	movs	r2, #0
 800ad46:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800ad48:	693b      	ldr	r3, [r7, #16]
 800ad4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d00c      	beq.n	800ad6a <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800ad50:	693b      	ldr	r3, [r7, #16]
 800ad52:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	891a      	ldrh	r2, [r3, #8]
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	795b      	ldrb	r3, [r3, #5]
 800ad5e:	2001      	movs	r0, #1
 800ad60:	9000      	str	r0, [sp, #0]
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f001 ff57 	bl	800cc16 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800ad68:	e0a8      	b.n	800aebc <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800ad6a:	693b      	ldr	r3, [r7, #16]
 800ad6c:	2207      	movs	r2, #7
 800ad6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ad72:	e0a3      	b.n	800aebc <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ad74:	7d3b      	ldrb	r3, [r7, #20]
 800ad76:	2b02      	cmp	r3, #2
 800ad78:	d104      	bne.n	800ad84 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	2205      	movs	r2, #5
 800ad7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ad82:	e09b      	b.n	800aebc <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800ad84:	7d3b      	ldrb	r3, [r7, #20]
 800ad86:	2b05      	cmp	r3, #5
 800ad88:	f040 8098 	bne.w	800aebc <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	220a      	movs	r2, #10
 800ad90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ad94:	e092      	b.n	800aebc <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	791b      	ldrb	r3, [r3, #4]
 800ada0:	220d      	movs	r2, #13
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f001 ff5c 	bl	800cc60 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800ada8:	693b      	ldr	r3, [r7, #16]
 800adaa:	2208      	movs	r2, #8
 800adac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800adb0:	e08d      	b.n	800aece <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	791b      	ldrb	r3, [r3, #4]
 800adb6:	4619      	mov	r1, r3
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f004 fde9 	bl	800f990 <USBH_LL_GetURBState>
 800adbe:	4603      	mov	r3, r0
 800adc0:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800adc2:	7d3b      	ldrb	r3, [r7, #20]
 800adc4:	2b01      	cmp	r3, #1
 800adc6:	d115      	bne.n	800adf4 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	2201      	movs	r2, #1
 800adcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f000 f8a9 	bl	800af30 <USBH_MSC_DecodeCSW>
 800adde:	4603      	mov	r3, r0
 800ade0:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800ade2:	7d7b      	ldrb	r3, [r7, #21]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d102      	bne.n	800adee <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800ade8:	2300      	movs	r3, #0
 800adea:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800adec:	e068      	b.n	800aec0 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800adee:	2302      	movs	r3, #2
 800adf0:	75fb      	strb	r3, [r7, #23]
      break;
 800adf2:	e065      	b.n	800aec0 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800adf4:	7d3b      	ldrb	r3, [r7, #20]
 800adf6:	2b05      	cmp	r3, #5
 800adf8:	d162      	bne.n	800aec0 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	2209      	movs	r2, #9
 800adfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ae02:	e05d      	b.n	800aec0 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800ae04:	78fb      	ldrb	r3, [r7, #3]
 800ae06:	2200      	movs	r2, #0
 800ae08:	4619      	mov	r1, r3
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 f864 	bl	800aed8 <USBH_MSC_BOT_Abort>
 800ae10:	4603      	mov	r3, r0
 800ae12:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800ae14:	7dbb      	ldrb	r3, [r7, #22]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d104      	bne.n	800ae24 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	2207      	movs	r2, #7
 800ae1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800ae22:	e04f      	b.n	800aec4 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800ae24:	7dbb      	ldrb	r3, [r7, #22]
 800ae26:	2b04      	cmp	r3, #4
 800ae28:	d14c      	bne.n	800aec4 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800ae2a:	693b      	ldr	r3, [r7, #16]
 800ae2c:	220b      	movs	r2, #11
 800ae2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ae32:	e047      	b.n	800aec4 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800ae34:	78fb      	ldrb	r3, [r7, #3]
 800ae36:	2201      	movs	r2, #1
 800ae38:	4619      	mov	r1, r3
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 f84c 	bl	800aed8 <USBH_MSC_BOT_Abort>
 800ae40:	4603      	mov	r3, r0
 800ae42:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800ae44:	7dbb      	ldrb	r3, [r7, #22]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d11d      	bne.n	800ae86 <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	795b      	ldrb	r3, [r3, #5]
 800ae4e:	4619      	mov	r1, r3
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f004 fdee 	bl	800fa32 <USBH_LL_GetToggle>
 800ae56:	4603      	mov	r3, r0
 800ae58:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800ae5a:	693b      	ldr	r3, [r7, #16]
 800ae5c:	7959      	ldrb	r1, [r3, #5]
 800ae5e:	7bfb      	ldrb	r3, [r7, #15]
 800ae60:	f1c3 0301 	rsb	r3, r3, #1
 800ae64:	b2db      	uxtb	r3, r3
 800ae66:	461a      	mov	r2, r3
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f004 fdb2 	bl	800f9d2 <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	791b      	ldrb	r3, [r3, #4]
 800ae72:	2200      	movs	r2, #0
 800ae74:	4619      	mov	r1, r3
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f004 fdab 	bl	800f9d2 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800ae7c:	693b      	ldr	r3, [r7, #16]
 800ae7e:	2209      	movs	r2, #9
 800ae80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800ae84:	e020      	b.n	800aec8 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800ae86:	7dbb      	ldrb	r3, [r7, #22]
 800ae88:	2b04      	cmp	r3, #4
 800ae8a:	d11d      	bne.n	800aec8 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	220b      	movs	r2, #11
 800ae90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ae94:	e018      	b.n	800aec8 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800ae96:	6878      	ldr	r0, [r7, #4]
 800ae98:	f7ff fdf2 	bl	800aa80 <USBH_MSC_BOT_REQ_Reset>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800aea0:	7dfb      	ldrb	r3, [r7, #23]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d112      	bne.n	800aecc <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	2201      	movs	r2, #1
 800aeaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800aeae:	e00d      	b.n	800aecc <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800aeb0:	bf00      	nop
 800aeb2:	e00c      	b.n	800aece <USBH_MSC_BOT_Process+0x392>
      break;
 800aeb4:	bf00      	nop
 800aeb6:	e00a      	b.n	800aece <USBH_MSC_BOT_Process+0x392>
      break;
 800aeb8:	bf00      	nop
 800aeba:	e008      	b.n	800aece <USBH_MSC_BOT_Process+0x392>
      break;
 800aebc:	bf00      	nop
 800aebe:	e006      	b.n	800aece <USBH_MSC_BOT_Process+0x392>
      break;
 800aec0:	bf00      	nop
 800aec2:	e004      	b.n	800aece <USBH_MSC_BOT_Process+0x392>
      break;
 800aec4:	bf00      	nop
 800aec6:	e002      	b.n	800aece <USBH_MSC_BOT_Process+0x392>
      break;
 800aec8:	bf00      	nop
 800aeca:	e000      	b.n	800aece <USBH_MSC_BOT_Process+0x392>
      break;
 800aecc:	bf00      	nop
  }
  return status;
 800aece:	7dfb      	ldrb	r3, [r7, #23]
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	3718      	adds	r7, #24
 800aed4:	46bd      	mov	sp, r7
 800aed6:	bd80      	pop	{r7, pc}

0800aed8 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b084      	sub	sp, #16
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
 800aee0:	460b      	mov	r3, r1
 800aee2:	70fb      	strb	r3, [r7, #3]
 800aee4:	4613      	mov	r3, r2
 800aee6:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800aee8:	2302      	movs	r3, #2
 800aeea:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aef2:	69db      	ldr	r3, [r3, #28]
 800aef4:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800aef6:	78bb      	ldrb	r3, [r7, #2]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d002      	beq.n	800af02 <USBH_MSC_BOT_Abort+0x2a>
 800aefc:	2b01      	cmp	r3, #1
 800aefe:	d009      	beq.n	800af14 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800af00:	e011      	b.n	800af26 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	79db      	ldrb	r3, [r3, #7]
 800af06:	4619      	mov	r1, r3
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f001 f9a8 	bl	800c25e <USBH_ClrFeature>
 800af0e:	4603      	mov	r3, r0
 800af10:	73fb      	strb	r3, [r7, #15]
      break;
 800af12:	e008      	b.n	800af26 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	799b      	ldrb	r3, [r3, #6]
 800af18:	4619      	mov	r1, r3
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f001 f99f 	bl	800c25e <USBH_ClrFeature>
 800af20:	4603      	mov	r3, r0
 800af22:	73fb      	strb	r3, [r7, #15]
      break;
 800af24:	bf00      	nop
  }
  return status;
 800af26:	7bfb      	ldrb	r3, [r7, #15]
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3710      	adds	r7, #16
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}

0800af30 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af3e:	69db      	ldr	r3, [r3, #28]
 800af40:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800af42:	2301      	movs	r3, #1
 800af44:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	791b      	ldrb	r3, [r3, #4]
 800af4a:	4619      	mov	r1, r3
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f004 fc8d 	bl	800f86c <USBH_LL_GetLastXferSize>
 800af52:	4603      	mov	r3, r0
 800af54:	2b0d      	cmp	r3, #13
 800af56:	d002      	beq.n	800af5e <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800af58:	2302      	movs	r3, #2
 800af5a:	73fb      	strb	r3, [r7, #15]
 800af5c:	e024      	b.n	800afa8 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800af62:	4a14      	ldr	r2, [pc, #80]	; (800afb4 <USBH_MSC_DecodeCSW+0x84>)
 800af64:	4293      	cmp	r3, r2
 800af66:	d11d      	bne.n	800afa4 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af70:	429a      	cmp	r2, r3
 800af72:	d119      	bne.n	800afa8 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d102      	bne.n	800af84 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800af7e:	2300      	movs	r3, #0
 800af80:	73fb      	strb	r3, [r7, #15]
 800af82:	e011      	b.n	800afa8 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800af84:	68bb      	ldr	r3, [r7, #8]
 800af86:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d102      	bne.n	800af94 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800af8e:	2301      	movs	r3, #1
 800af90:	73fb      	strb	r3, [r7, #15]
 800af92:	e009      	b.n	800afa8 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800af9a:	2b02      	cmp	r3, #2
 800af9c:	d104      	bne.n	800afa8 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800af9e:	2302      	movs	r3, #2
 800afa0:	73fb      	strb	r3, [r7, #15]
 800afa2:	e001      	b.n	800afa8 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800afa4:	2302      	movs	r3, #2
 800afa6:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800afa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3710      	adds	r7, #16
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	53425355 	.word	0x53425355

0800afb8 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
 800afc0:	460b      	mov	r3, r1
 800afc2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800afc4:	2302      	movs	r3, #2
 800afc6:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800afce:	69db      	ldr	r3, [r3, #28]
 800afd0:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d002      	beq.n	800afe2 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800afdc:	2b02      	cmp	r3, #2
 800afde:	d021      	beq.n	800b024 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800afe0:	e028      	b.n	800b034 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	2200      	movs	r2, #0
 800afe6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	2200      	movs	r2, #0
 800afec:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	220a      	movs	r2, #10
 800aff4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	3363      	adds	r3, #99	; 0x63
 800affc:	2210      	movs	r2, #16
 800affe:	2100      	movs	r1, #0
 800b000:	4618      	mov	r0, r3
 800b002:	f004 fdc5 	bl	800fb90 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	2200      	movs	r2, #0
 800b00a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	2201      	movs	r2, #1
 800b012:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	2202      	movs	r2, #2
 800b01a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800b01e:	2301      	movs	r3, #1
 800b020:	73fb      	strb	r3, [r7, #15]
      break;
 800b022:	e007      	b.n	800b034 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b024:	78fb      	ldrb	r3, [r7, #3]
 800b026:	4619      	mov	r1, r3
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f7ff fd87 	bl	800ab3c <USBH_MSC_BOT_Process>
 800b02e:	4603      	mov	r3, r0
 800b030:	73fb      	strb	r3, [r7, #15]
      break;
 800b032:	bf00      	nop
  }

  return error;
 800b034:	7bfb      	ldrb	r3, [r7, #15]
}
 800b036:	4618      	mov	r0, r3
 800b038:	3710      	adds	r7, #16
 800b03a:	46bd      	mov	sp, r7
 800b03c:	bd80      	pop	{r7, pc}

0800b03e <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800b03e:	b580      	push	{r7, lr}
 800b040:	b086      	sub	sp, #24
 800b042:	af00      	add	r7, sp, #0
 800b044:	60f8      	str	r0, [r7, #12]
 800b046:	460b      	mov	r3, r1
 800b048:	607a      	str	r2, [r7, #4]
 800b04a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800b04c:	2301      	movs	r3, #1
 800b04e:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b056:	69db      	ldr	r3, [r3, #28]
 800b058:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b05a:	693b      	ldr	r3, [r7, #16]
 800b05c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b060:	2b01      	cmp	r3, #1
 800b062:	d002      	beq.n	800b06a <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800b064:	2b02      	cmp	r3, #2
 800b066:	d027      	beq.n	800b0b8 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800b068:	e05f      	b.n	800b12a <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800b06a:	693b      	ldr	r3, [r7, #16]
 800b06c:	2208      	movs	r2, #8
 800b06e:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	2280      	movs	r2, #128	; 0x80
 800b074:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	220a      	movs	r2, #10
 800b07c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800b080:	693b      	ldr	r3, [r7, #16]
 800b082:	3363      	adds	r3, #99	; 0x63
 800b084:	2210      	movs	r2, #16
 800b086:	2100      	movs	r1, #0
 800b088:	4618      	mov	r0, r3
 800b08a:	f004 fd81 	bl	800fb90 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	2225      	movs	r2, #37	; 0x25
 800b092:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	2201      	movs	r2, #1
 800b09a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	2202      	movs	r2, #2
 800b0a2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	f103 0210 	add.w	r2, r3, #16
 800b0ac:	693b      	ldr	r3, [r7, #16]
 800b0ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	75fb      	strb	r3, [r7, #23]
      break;
 800b0b6:	e038      	b.n	800b12a <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b0b8:	7afb      	ldrb	r3, [r7, #11]
 800b0ba:	4619      	mov	r1, r3
 800b0bc:	68f8      	ldr	r0, [r7, #12]
 800b0be:	f7ff fd3d 	bl	800ab3c <USBH_MSC_BOT_Process>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800b0c6:	7dfb      	ldrb	r3, [r7, #23]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d12d      	bne.n	800b128 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800b0cc:	693b      	ldr	r3, [r7, #16]
 800b0ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0d2:	3303      	adds	r3, #3
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0de:	3302      	adds	r3, #2
 800b0e0:	781b      	ldrb	r3, [r3, #0]
 800b0e2:	021b      	lsls	r3, r3, #8
 800b0e4:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800b0e6:	693b      	ldr	r3, [r7, #16]
 800b0e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800b0f2:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0fa:	781b      	ldrb	r3, [r3, #0]
 800b0fc:	061b      	lsls	r3, r3, #24
 800b0fe:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800b104:	693b      	ldr	r3, [r7, #16]
 800b106:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b10a:	3307      	adds	r3, #7
 800b10c:	781b      	ldrb	r3, [r3, #0]
 800b10e:	b29a      	uxth	r2, r3
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b116:	3306      	adds	r3, #6
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	021b      	lsls	r3, r3, #8
 800b11e:	b29b      	uxth	r3, r3
 800b120:	4313      	orrs	r3, r2
 800b122:	b29a      	uxth	r2, r3
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	809a      	strh	r2, [r3, #4]
      break;
 800b128:	bf00      	nop
  }

  return error;
 800b12a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3718      	adds	r7, #24
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b086      	sub	sp, #24
 800b138:	af00      	add	r7, sp, #0
 800b13a:	60f8      	str	r0, [r7, #12]
 800b13c:	460b      	mov	r3, r1
 800b13e:	607a      	str	r2, [r7, #4]
 800b140:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800b142:	2302      	movs	r3, #2
 800b144:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b14c:	69db      	ldr	r3, [r3, #28]
 800b14e:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b150:	693b      	ldr	r3, [r7, #16]
 800b152:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b156:	2b01      	cmp	r3, #1
 800b158:	d002      	beq.n	800b160 <USBH_MSC_SCSI_Inquiry+0x2c>
 800b15a:	2b02      	cmp	r3, #2
 800b15c:	d03d      	beq.n	800b1da <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800b15e:	e089      	b.n	800b274 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800b160:	693b      	ldr	r3, [r7, #16]
 800b162:	2224      	movs	r2, #36	; 0x24
 800b164:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800b166:	693b      	ldr	r3, [r7, #16]
 800b168:	2280      	movs	r2, #128	; 0x80
 800b16a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	220a      	movs	r2, #10
 800b172:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	3363      	adds	r3, #99	; 0x63
 800b17a:	220a      	movs	r2, #10
 800b17c:	2100      	movs	r1, #0
 800b17e:	4618      	mov	r0, r3
 800b180:	f004 fd06 	bl	800fb90 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	2212      	movs	r2, #18
 800b188:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800b18c:	7afb      	ldrb	r3, [r7, #11]
 800b18e:	015b      	lsls	r3, r3, #5
 800b190:	b2da      	uxtb	r2, r3
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	2200      	movs	r2, #0
 800b19c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800b1a0:	693b      	ldr	r3, [r7, #16]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	2224      	movs	r2, #36	; 0x24
 800b1ac:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800b1b0:	693b      	ldr	r3, [r7, #16]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b1b8:	693b      	ldr	r3, [r7, #16]
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b1c0:	693b      	ldr	r3, [r7, #16]
 800b1c2:	2202      	movs	r2, #2
 800b1c4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	f103 0210 	add.w	r2, r3, #16
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	75fb      	strb	r3, [r7, #23]
      break;
 800b1d8:	e04c      	b.n	800b274 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b1da:	7afb      	ldrb	r3, [r7, #11]
 800b1dc:	4619      	mov	r1, r3
 800b1de:	68f8      	ldr	r0, [r7, #12]
 800b1e0:	f7ff fcac 	bl	800ab3c <USBH_MSC_BOT_Process>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800b1e8:	7dfb      	ldrb	r3, [r7, #23]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d141      	bne.n	800b272 <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800b1ee:	2222      	movs	r2, #34	; 0x22
 800b1f0:	2100      	movs	r1, #0
 800b1f2:	6878      	ldr	r0, [r7, #4]
 800b1f4:	f004 fccc 	bl	800fb90 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b1fe:	781b      	ldrb	r3, [r3, #0]
 800b200:	f003 031f 	and.w	r3, r3, #31
 800b204:	b2da      	uxtb	r2, r3
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800b20a:	693b      	ldr	r3, [r7, #16]
 800b20c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	095b      	lsrs	r3, r3, #5
 800b214:	b2da      	uxtb	r2, r3
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b220:	3301      	adds	r3, #1
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	b25b      	sxtb	r3, r3
 800b226:	2b00      	cmp	r3, #0
 800b228:	da03      	bge.n	800b232 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2201      	movs	r2, #1
 800b22e:	709a      	strb	r2, [r3, #2]
 800b230:	e002      	b.n	800b238 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2200      	movs	r2, #0
 800b236:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	1cd8      	adds	r0, r3, #3
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b242:	3308      	adds	r3, #8
 800b244:	2208      	movs	r2, #8
 800b246:	4619      	mov	r1, r3
 800b248:	f004 fc94 	bl	800fb74 <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	f103 000c 	add.w	r0, r3, #12
 800b252:	693b      	ldr	r3, [r7, #16]
 800b254:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b258:	3310      	adds	r3, #16
 800b25a:	2210      	movs	r2, #16
 800b25c:	4619      	mov	r1, r3
 800b25e:	f004 fc89 	bl	800fb74 <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	331d      	adds	r3, #29
 800b266:	693a      	ldr	r2, [r7, #16]
 800b268:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800b26c:	3220      	adds	r2, #32
 800b26e:	6812      	ldr	r2, [r2, #0]
 800b270:	601a      	str	r2, [r3, #0]
      break;
 800b272:	bf00      	nop
  }

  return error;
 800b274:	7dfb      	ldrb	r3, [r7, #23]
}
 800b276:	4618      	mov	r0, r3
 800b278:	3718      	adds	r7, #24
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bd80      	pop	{r7, pc}

0800b27e <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800b27e:	b580      	push	{r7, lr}
 800b280:	b086      	sub	sp, #24
 800b282:	af00      	add	r7, sp, #0
 800b284:	60f8      	str	r0, [r7, #12]
 800b286:	460b      	mov	r3, r1
 800b288:	607a      	str	r2, [r7, #4]
 800b28a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800b28c:	2302      	movs	r3, #2
 800b28e:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b296:	69db      	ldr	r3, [r3, #28]
 800b298:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b29a:	693b      	ldr	r3, [r7, #16]
 800b29c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	d002      	beq.n	800b2aa <USBH_MSC_SCSI_RequestSense+0x2c>
 800b2a4:	2b02      	cmp	r3, #2
 800b2a6:	d03d      	beq.n	800b324 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800b2a8:	e05d      	b.n	800b366 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	220e      	movs	r2, #14
 800b2ae:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	2280      	movs	r2, #128	; 0x80
 800b2b4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	220a      	movs	r2, #10
 800b2bc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800b2c0:	693b      	ldr	r3, [r7, #16]
 800b2c2:	3363      	adds	r3, #99	; 0x63
 800b2c4:	2210      	movs	r2, #16
 800b2c6:	2100      	movs	r1, #0
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f004 fc61 	bl	800fb90 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	2203      	movs	r2, #3
 800b2d2:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800b2d6:	7afb      	ldrb	r3, [r7, #11]
 800b2d8:	015b      	lsls	r3, r3, #5
 800b2da:	b2da      	uxtb	r2, r3
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800b2ea:	693b      	ldr	r3, [r7, #16]
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	220e      	movs	r2, #14
 800b2f6:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	2201      	movs	r2, #1
 800b306:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	2202      	movs	r2, #2
 800b30e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800b312:	693b      	ldr	r3, [r7, #16]
 800b314:	f103 0210 	add.w	r2, r3, #16
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b31e:	2301      	movs	r3, #1
 800b320:	75fb      	strb	r3, [r7, #23]
      break;
 800b322:	e020      	b.n	800b366 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b324:	7afb      	ldrb	r3, [r7, #11]
 800b326:	4619      	mov	r1, r3
 800b328:	68f8      	ldr	r0, [r7, #12]
 800b32a:	f7ff fc07 	bl	800ab3c <USBH_MSC_BOT_Process>
 800b32e:	4603      	mov	r3, r0
 800b330:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800b332:	7dfb      	ldrb	r3, [r7, #23]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d115      	bne.n	800b364 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b33e:	3302      	adds	r3, #2
 800b340:	781b      	ldrb	r3, [r3, #0]
 800b342:	f003 030f 	and.w	r3, r3, #15
 800b346:	b2da      	uxtb	r2, r3
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800b34c:	693b      	ldr	r3, [r7, #16]
 800b34e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b352:	7b1a      	ldrb	r2, [r3, #12]
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800b358:	693b      	ldr	r3, [r7, #16]
 800b35a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b35e:	7b5a      	ldrb	r2, [r3, #13]
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	709a      	strb	r2, [r3, #2]
      break;
 800b364:	bf00      	nop
  }

  return error;
 800b366:	7dfb      	ldrb	r3, [r7, #23]
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3718      	adds	r7, #24
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}

0800b370 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b086      	sub	sp, #24
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	607a      	str	r2, [r7, #4]
 800b37a:	603b      	str	r3, [r7, #0]
 800b37c:	460b      	mov	r3, r1
 800b37e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800b380:	2302      	movs	r3, #2
 800b382:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b38a:	69db      	ldr	r3, [r3, #28]
 800b38c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b38e:	693b      	ldr	r3, [r7, #16]
 800b390:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b394:	2b01      	cmp	r3, #1
 800b396:	d002      	beq.n	800b39e <USBH_MSC_SCSI_Write+0x2e>
 800b398:	2b02      	cmp	r3, #2
 800b39a:	d047      	beq.n	800b42c <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800b39c:	e04e      	b.n	800b43c <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800b39e:	693b      	ldr	r3, [r7, #16]
 800b3a0:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800b3a4:	461a      	mov	r2, r3
 800b3a6:	6a3b      	ldr	r3, [r7, #32]
 800b3a8:	fb03 f202 	mul.w	r2, r3, r2
 800b3ac:	693b      	ldr	r3, [r7, #16]
 800b3ae:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800b3b0:	693b      	ldr	r3, [r7, #16]
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b3b8:	693b      	ldr	r3, [r7, #16]
 800b3ba:	220a      	movs	r2, #10
 800b3bc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	3363      	adds	r3, #99	; 0x63
 800b3c4:	2210      	movs	r2, #16
 800b3c6:	2100      	movs	r1, #0
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	f004 fbe1 	bl	800fb90 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	222a      	movs	r2, #42	; 0x2a
 800b3d2:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800b3d6:	79fa      	ldrb	r2, [r7, #7]
 800b3d8:	693b      	ldr	r3, [r7, #16]
 800b3da:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800b3de:	79ba      	ldrb	r2, [r7, #6]
 800b3e0:	693b      	ldr	r3, [r7, #16]
 800b3e2:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800b3e6:	797a      	ldrb	r2, [r7, #5]
 800b3e8:	693b      	ldr	r3, [r7, #16]
 800b3ea:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800b3ee:	1d3b      	adds	r3, r7, #4
 800b3f0:	781a      	ldrb	r2, [r3, #0]
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800b3f8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b3fc:	693b      	ldr	r3, [r7, #16]
 800b3fe:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800b402:	f107 0320 	add.w	r3, r7, #32
 800b406:	781a      	ldrb	r2, [r3, #0]
 800b408:	693b      	ldr	r3, [r7, #16]
 800b40a:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	2201      	movs	r2, #1
 800b412:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b416:	693b      	ldr	r3, [r7, #16]
 800b418:	2202      	movs	r2, #2
 800b41a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	683a      	ldr	r2, [r7, #0]
 800b422:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b426:	2301      	movs	r3, #1
 800b428:	75fb      	strb	r3, [r7, #23]
      break;
 800b42a:	e007      	b.n	800b43c <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b42c:	7afb      	ldrb	r3, [r7, #11]
 800b42e:	4619      	mov	r1, r3
 800b430:	68f8      	ldr	r0, [r7, #12]
 800b432:	f7ff fb83 	bl	800ab3c <USBH_MSC_BOT_Process>
 800b436:	4603      	mov	r3, r0
 800b438:	75fb      	strb	r3, [r7, #23]
      break;
 800b43a:	bf00      	nop
  }

  return error;
 800b43c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b43e:	4618      	mov	r0, r3
 800b440:	3718      	adds	r7, #24
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}

0800b446 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800b446:	b580      	push	{r7, lr}
 800b448:	b086      	sub	sp, #24
 800b44a:	af00      	add	r7, sp, #0
 800b44c:	60f8      	str	r0, [r7, #12]
 800b44e:	607a      	str	r2, [r7, #4]
 800b450:	603b      	str	r3, [r7, #0]
 800b452:	460b      	mov	r3, r1
 800b454:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800b456:	2302      	movs	r3, #2
 800b458:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b460:	69db      	ldr	r3, [r3, #28]
 800b462:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b46a:	2b01      	cmp	r3, #1
 800b46c:	d002      	beq.n	800b474 <USBH_MSC_SCSI_Read+0x2e>
 800b46e:	2b02      	cmp	r3, #2
 800b470:	d047      	beq.n	800b502 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800b472:	e04e      	b.n	800b512 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800b47a:	461a      	mov	r2, r3
 800b47c:	6a3b      	ldr	r3, [r7, #32]
 800b47e:	fb03 f202 	mul.w	r2, r3, r2
 800b482:	693b      	ldr	r3, [r7, #16]
 800b484:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	2280      	movs	r2, #128	; 0x80
 800b48a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b48e:	693b      	ldr	r3, [r7, #16]
 800b490:	220a      	movs	r2, #10
 800b492:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800b496:	693b      	ldr	r3, [r7, #16]
 800b498:	3363      	adds	r3, #99	; 0x63
 800b49a:	2210      	movs	r2, #16
 800b49c:	2100      	movs	r1, #0
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f004 fb76 	bl	800fb90 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800b4a4:	693b      	ldr	r3, [r7, #16]
 800b4a6:	2228      	movs	r2, #40	; 0x28
 800b4a8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800b4ac:	79fa      	ldrb	r2, [r7, #7]
 800b4ae:	693b      	ldr	r3, [r7, #16]
 800b4b0:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800b4b4:	79ba      	ldrb	r2, [r7, #6]
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800b4bc:	797a      	ldrb	r2, [r7, #5]
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800b4c4:	1d3b      	adds	r3, r7, #4
 800b4c6:	781a      	ldrb	r2, [r3, #0]
 800b4c8:	693b      	ldr	r3, [r7, #16]
 800b4ca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800b4ce:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800b4d8:	f107 0320 	add.w	r3, r7, #32
 800b4dc:	781a      	ldrb	r2, [r3, #0]
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	2202      	movs	r2, #2
 800b4f0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800b4f4:	693b      	ldr	r3, [r7, #16]
 800b4f6:	683a      	ldr	r2, [r7, #0]
 800b4f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	75fb      	strb	r3, [r7, #23]
      break;
 800b500:	e007      	b.n	800b512 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b502:	7afb      	ldrb	r3, [r7, #11]
 800b504:	4619      	mov	r1, r3
 800b506:	68f8      	ldr	r0, [r7, #12]
 800b508:	f7ff fb18 	bl	800ab3c <USBH_MSC_BOT_Process>
 800b50c:	4603      	mov	r3, r0
 800b50e:	75fb      	strb	r3, [r7, #23]
      break;
 800b510:	bf00      	nop
  }

  return error;
 800b512:	7dfb      	ldrb	r3, [r7, #23]
}
 800b514:	4618      	mov	r0, r3
 800b516:	3718      	adds	r7, #24
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b084      	sub	sp, #16
 800b520:	af00      	add	r7, sp, #0
 800b522:	60f8      	str	r0, [r7, #12]
 800b524:	60b9      	str	r1, [r7, #8]
 800b526:	4613      	mov	r3, r2
 800b528:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d101      	bne.n	800b534 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b530:	2302      	movs	r3, #2
 800b532:	e029      	b.n	800b588 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	79fa      	ldrb	r2, [r7, #7]
 800b538:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	2200      	movs	r2, #0
 800b540:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	2200      	movs	r2, #0
 800b548:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800b54c:	68f8      	ldr	r0, [r7, #12]
 800b54e:	f000 f81f 	bl	800b590 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	2200      	movs	r2, #0
 800b556:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2200      	movs	r2, #0
 800b55e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	2200      	movs	r2, #0
 800b566:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2200      	movs	r2, #0
 800b56e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d003      	beq.n	800b580 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	68ba      	ldr	r2, [r7, #8]
 800b57c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800b580:	68f8      	ldr	r0, [r7, #12]
 800b582:	f004 f8bf 	bl	800f704 <USBH_LL_Init>

  return USBH_OK;
 800b586:	2300      	movs	r3, #0
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3710      	adds	r7, #16
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b590:	b480      	push	{r7}
 800b592:	b085      	sub	sp, #20
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b598:	2300      	movs	r3, #0
 800b59a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b59c:	2300      	movs	r3, #0
 800b59e:	60fb      	str	r3, [r7, #12]
 800b5a0:	e009      	b.n	800b5b6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800b5a2:	687a      	ldr	r2, [r7, #4]
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	33e0      	adds	r3, #224	; 0xe0
 800b5a8:	009b      	lsls	r3, r3, #2
 800b5aa:	4413      	add	r3, r2
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	3301      	adds	r3, #1
 800b5b4:	60fb      	str	r3, [r7, #12]
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	2b0f      	cmp	r3, #15
 800b5ba:	d9f2      	bls.n	800b5a2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b5bc:	2300      	movs	r3, #0
 800b5be:	60fb      	str	r3, [r7, #12]
 800b5c0:	e009      	b.n	800b5d6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800b5c2:	687a      	ldr	r2, [r7, #4]
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	4413      	add	r3, r2
 800b5c8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	3301      	adds	r3, #1
 800b5d4:	60fb      	str	r3, [r7, #12]
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b5dc:	d3f1      	bcc.n	800b5c2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	2240      	movs	r2, #64	; 0x40
 800b602:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2200      	movs	r2, #0
 800b608:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2200      	movs	r2, #0
 800b60e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	2201      	movs	r2, #1
 800b616:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	2200      	movs	r2, #0
 800b61e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2200      	movs	r2, #0
 800b626:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800b62a:	2300      	movs	r3, #0
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3714      	adds	r7, #20
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr

0800b638 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b638:	b480      	push	{r7}
 800b63a:	b085      	sub	sp, #20
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b642:	2300      	movs	r3, #0
 800b644:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d016      	beq.n	800b67a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b652:	2b00      	cmp	r3, #0
 800b654:	d10e      	bne.n	800b674 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b65c:	1c59      	adds	r1, r3, #1
 800b65e:	687a      	ldr	r2, [r7, #4]
 800b660:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800b664:	687a      	ldr	r2, [r7, #4]
 800b666:	33de      	adds	r3, #222	; 0xde
 800b668:	6839      	ldr	r1, [r7, #0]
 800b66a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b66e:	2300      	movs	r3, #0
 800b670:	73fb      	strb	r3, [r7, #15]
 800b672:	e004      	b.n	800b67e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b674:	2302      	movs	r3, #2
 800b676:	73fb      	strb	r3, [r7, #15]
 800b678:	e001      	b.n	800b67e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b67a:	2302      	movs	r3, #2
 800b67c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b67e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b680:	4618      	mov	r0, r3
 800b682:	3714      	adds	r7, #20
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr

0800b68c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b085      	sub	sp, #20
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
 800b694:	460b      	mov	r3, r1
 800b696:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b698:	2300      	movs	r3, #0
 800b69a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800b6a2:	78fa      	ldrb	r2, [r7, #3]
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d204      	bcs.n	800b6b2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	78fa      	ldrb	r2, [r7, #3]
 800b6ac:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800b6b0:	e001      	b.n	800b6b6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b6b2:	2302      	movs	r3, #2
 800b6b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b6b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3714      	adds	r7, #20
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr

0800b6c4 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b087      	sub	sp, #28
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	4608      	mov	r0, r1
 800b6ce:	4611      	mov	r1, r2
 800b6d0:	461a      	mov	r2, r3
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	70fb      	strb	r3, [r7, #3]
 800b6d6:	460b      	mov	r3, r1
 800b6d8:	70bb      	strb	r3, [r7, #2]
 800b6da:	4613      	mov	r3, r2
 800b6dc:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b6ec:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b6ee:	e025      	b.n	800b73c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b6f0:	7dfb      	ldrb	r3, [r7, #23]
 800b6f2:	221a      	movs	r2, #26
 800b6f4:	fb02 f303 	mul.w	r3, r2, r3
 800b6f8:	3308      	adds	r3, #8
 800b6fa:	68fa      	ldr	r2, [r7, #12]
 800b6fc:	4413      	add	r3, r2
 800b6fe:	3302      	adds	r3, #2
 800b700:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b702:	693b      	ldr	r3, [r7, #16]
 800b704:	795b      	ldrb	r3, [r3, #5]
 800b706:	78fa      	ldrb	r2, [r7, #3]
 800b708:	429a      	cmp	r2, r3
 800b70a:	d002      	beq.n	800b712 <USBH_FindInterface+0x4e>
 800b70c:	78fb      	ldrb	r3, [r7, #3]
 800b70e:	2bff      	cmp	r3, #255	; 0xff
 800b710:	d111      	bne.n	800b736 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b716:	78ba      	ldrb	r2, [r7, #2]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d002      	beq.n	800b722 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b71c:	78bb      	ldrb	r3, [r7, #2]
 800b71e:	2bff      	cmp	r3, #255	; 0xff
 800b720:	d109      	bne.n	800b736 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b722:	693b      	ldr	r3, [r7, #16]
 800b724:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b726:	787a      	ldrb	r2, [r7, #1]
 800b728:	429a      	cmp	r2, r3
 800b72a:	d002      	beq.n	800b732 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b72c:	787b      	ldrb	r3, [r7, #1]
 800b72e:	2bff      	cmp	r3, #255	; 0xff
 800b730:	d101      	bne.n	800b736 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b732:	7dfb      	ldrb	r3, [r7, #23]
 800b734:	e006      	b.n	800b744 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b736:	7dfb      	ldrb	r3, [r7, #23]
 800b738:	3301      	adds	r3, #1
 800b73a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b73c:	7dfb      	ldrb	r3, [r7, #23]
 800b73e:	2b01      	cmp	r3, #1
 800b740:	d9d6      	bls.n	800b6f0 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b742:	23ff      	movs	r3, #255	; 0xff
}
 800b744:	4618      	mov	r0, r3
 800b746:	371c      	adds	r7, #28
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr

0800b750 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b082      	sub	sp, #8
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f004 f80f 	bl	800f77c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b75e:	2101      	movs	r1, #1
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f004 f928 	bl	800f9b6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b766:	2300      	movs	r3, #0
}
 800b768:	4618      	mov	r0, r3
 800b76a:	3708      	adds	r7, #8
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}

0800b770 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b088      	sub	sp, #32
 800b774:	af04      	add	r7, sp, #16
 800b776:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b778:	2302      	movs	r3, #2
 800b77a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b77c:	2300      	movs	r3, #0
 800b77e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800b786:	b2db      	uxtb	r3, r3
 800b788:	2b01      	cmp	r3, #1
 800b78a:	d102      	bne.n	800b792 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2203      	movs	r2, #3
 800b790:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	781b      	ldrb	r3, [r3, #0]
 800b796:	b2db      	uxtb	r3, r3
 800b798:	2b0b      	cmp	r3, #11
 800b79a:	f200 81be 	bhi.w	800bb1a <USBH_Process+0x3aa>
 800b79e:	a201      	add	r2, pc, #4	; (adr r2, 800b7a4 <USBH_Process+0x34>)
 800b7a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7a4:	0800b7d5 	.word	0x0800b7d5
 800b7a8:	0800b807 	.word	0x0800b807
 800b7ac:	0800b86f 	.word	0x0800b86f
 800b7b0:	0800bab5 	.word	0x0800bab5
 800b7b4:	0800bb1b 	.word	0x0800bb1b
 800b7b8:	0800b913 	.word	0x0800b913
 800b7bc:	0800ba5b 	.word	0x0800ba5b
 800b7c0:	0800b949 	.word	0x0800b949
 800b7c4:	0800b969 	.word	0x0800b969
 800b7c8:	0800b989 	.word	0x0800b989
 800b7cc:	0800b9cd 	.word	0x0800b9cd
 800b7d0:	0800ba9d 	.word	0x0800ba9d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b7da:	b2db      	uxtb	r3, r3
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	f000 819e 	beq.w	800bb1e <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2201      	movs	r2, #1
 800b7e6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b7e8:	20c8      	movs	r0, #200	; 0xc8
 800b7ea:	f004 f952 	bl	800fa92 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f004 f821 	bl	800f836 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2200      	movs	r2, #0
 800b800:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b804:	e18b      	b.n	800bb1e <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800b80c:	2b01      	cmp	r3, #1
 800b80e:	d107      	bne.n	800b820 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2200      	movs	r2, #0
 800b814:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2202      	movs	r2, #2
 800b81c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b81e:	e18d      	b.n	800bb3c <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b826:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b82a:	d914      	bls.n	800b856 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b832:	3301      	adds	r3, #1
 800b834:	b2da      	uxtb	r2, r3
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b842:	2b03      	cmp	r3, #3
 800b844:	d903      	bls.n	800b84e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	220d      	movs	r2, #13
 800b84a:	701a      	strb	r2, [r3, #0]
      break;
 800b84c:	e176      	b.n	800bb3c <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2200      	movs	r2, #0
 800b852:	701a      	strb	r2, [r3, #0]
      break;
 800b854:	e172      	b.n	800bb3c <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b85c:	f103 020a 	add.w	r2, r3, #10
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800b866:	200a      	movs	r0, #10
 800b868:	f004 f913 	bl	800fa92 <USBH_Delay>
      break;
 800b86c:	e166      	b.n	800bb3c <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b874:	2b00      	cmp	r3, #0
 800b876:	d005      	beq.n	800b884 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b87e:	2104      	movs	r1, #4
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b884:	2064      	movs	r0, #100	; 0x64
 800b886:	f004 f904 	bl	800fa92 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f003 ffac 	bl	800f7e8 <USBH_LL_GetSpeed>
 800b890:	4603      	mov	r3, r0
 800b892:	461a      	mov	r2, r3
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2205      	movs	r2, #5
 800b89e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b8a0:	2100      	movs	r1, #0
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	f001 fa29 	bl	800ccfa <USBH_AllocPipe>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	461a      	mov	r2, r3
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b8b0:	2180      	movs	r1, #128	; 0x80
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f001 fa21 	bl	800ccfa <USBH_AllocPipe>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	7919      	ldrb	r1, [r3, #4]
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b8d0:	687a      	ldr	r2, [r7, #4]
 800b8d2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b8d4:	b292      	uxth	r2, r2
 800b8d6:	9202      	str	r2, [sp, #8]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	9201      	str	r2, [sp, #4]
 800b8dc:	9300      	str	r3, [sp, #0]
 800b8de:	4603      	mov	r3, r0
 800b8e0:	2280      	movs	r2, #128	; 0x80
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f001 f9da 	bl	800cc9c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	7959      	ldrb	r1, [r3, #5]
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b8f8:	687a      	ldr	r2, [r7, #4]
 800b8fa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b8fc:	b292      	uxth	r2, r2
 800b8fe:	9202      	str	r2, [sp, #8]
 800b900:	2200      	movs	r2, #0
 800b902:	9201      	str	r2, [sp, #4]
 800b904:	9300      	str	r3, [sp, #0]
 800b906:	4603      	mov	r3, r0
 800b908:	2200      	movs	r2, #0
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f001 f9c6 	bl	800cc9c <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b910:	e114      	b.n	800bb3c <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	f000 f918 	bl	800bb48 <USBH_HandleEnum>
 800b918:	4603      	mov	r3, r0
 800b91a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b91c:	7bbb      	ldrb	r3, [r7, #14]
 800b91e:	b2db      	uxtb	r3, r3
 800b920:	2b00      	cmp	r3, #0
 800b922:	f040 80fe 	bne.w	800bb22 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2200      	movs	r2, #0
 800b92a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800b934:	2b01      	cmp	r3, #1
 800b936:	d103      	bne.n	800b940 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2208      	movs	r2, #8
 800b93c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b93e:	e0f0      	b.n	800bb22 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2207      	movs	r2, #7
 800b944:	701a      	strb	r2, [r3, #0]
      break;
 800b946:	e0ec      	b.n	800bb22 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b94e:	2b00      	cmp	r3, #0
 800b950:	f000 80e9 	beq.w	800bb26 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b95a:	2101      	movs	r1, #1
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2208      	movs	r2, #8
 800b964:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800b966:	e0de      	b.n	800bb26 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800b96e:	b29b      	uxth	r3, r3
 800b970:	4619      	mov	r1, r3
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f000 fc2c 	bl	800c1d0 <USBH_SetCfg>
 800b978:	4603      	mov	r3, r0
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	f040 80d5 	bne.w	800bb2a <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2209      	movs	r2, #9
 800b984:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b986:	e0d0      	b.n	800bb2a <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800b98e:	f003 0320 	and.w	r3, r3, #32
 800b992:	2b00      	cmp	r3, #0
 800b994:	d016      	beq.n	800b9c4 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b996:	2101      	movs	r1, #1
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 fc3c 	bl	800c216 <USBH_SetFeature>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b9a2:	7bbb      	ldrb	r3, [r7, #14]
 800b9a4:	b2db      	uxtb	r3, r3
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d103      	bne.n	800b9b2 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	220a      	movs	r2, #10
 800b9ae:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b9b0:	e0bd      	b.n	800bb2e <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800b9b2:	7bbb      	ldrb	r3, [r7, #14]
 800b9b4:	b2db      	uxtb	r3, r3
 800b9b6:	2b03      	cmp	r3, #3
 800b9b8:	f040 80b9 	bne.w	800bb2e <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	220a      	movs	r2, #10
 800b9c0:	701a      	strb	r2, [r3, #0]
      break;
 800b9c2:	e0b4      	b.n	800bb2e <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	220a      	movs	r2, #10
 800b9c8:	701a      	strb	r2, [r3, #0]
      break;
 800b9ca:	e0b0      	b.n	800bb2e <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	f000 80ad 	beq.w	800bb32 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2200      	movs	r2, #0
 800b9dc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	73fb      	strb	r3, [r7, #15]
 800b9e4:	e016      	b.n	800ba14 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b9e6:	7bfa      	ldrb	r2, [r7, #15]
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	32de      	adds	r2, #222	; 0xde
 800b9ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9f0:	791a      	ldrb	r2, [r3, #4]
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	d108      	bne.n	800ba0e <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b9fc:	7bfa      	ldrb	r2, [r7, #15]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	32de      	adds	r2, #222	; 0xde
 800ba02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800ba0c:	e005      	b.n	800ba1a <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ba0e:	7bfb      	ldrb	r3, [r7, #15]
 800ba10:	3301      	adds	r3, #1
 800ba12:	73fb      	strb	r3, [r7, #15]
 800ba14:	7bfb      	ldrb	r3, [r7, #15]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d0e5      	beq.n	800b9e6 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d016      	beq.n	800ba52 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba2a:	689b      	ldr	r3, [r3, #8]
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	4798      	blx	r3
 800ba30:	4603      	mov	r3, r0
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d109      	bne.n	800ba4a <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	2206      	movs	r2, #6
 800ba3a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ba42:	2103      	movs	r1, #3
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800ba48:	e073      	b.n	800bb32 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	220d      	movs	r2, #13
 800ba4e:	701a      	strb	r2, [r3, #0]
      break;
 800ba50:	e06f      	b.n	800bb32 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	220d      	movs	r2, #13
 800ba56:	701a      	strb	r2, [r3, #0]
      break;
 800ba58:	e06b      	b.n	800bb32 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d017      	beq.n	800ba94 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba6a:	691b      	ldr	r3, [r3, #16]
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	4798      	blx	r3
 800ba70:	4603      	mov	r3, r0
 800ba72:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800ba74:	7bbb      	ldrb	r3, [r7, #14]
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d103      	bne.n	800ba84 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	220b      	movs	r2, #11
 800ba80:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800ba82:	e058      	b.n	800bb36 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800ba84:	7bbb      	ldrb	r3, [r7, #14]
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	2b02      	cmp	r3, #2
 800ba8a:	d154      	bne.n	800bb36 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	220d      	movs	r2, #13
 800ba90:	701a      	strb	r2, [r3, #0]
      break;
 800ba92:	e050      	b.n	800bb36 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	220d      	movs	r2, #13
 800ba98:	701a      	strb	r2, [r3, #0]
      break;
 800ba9a:	e04c      	b.n	800bb36 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d049      	beq.n	800bb3a <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800baac:	695b      	ldr	r3, [r3, #20]
 800baae:	6878      	ldr	r0, [r7, #4]
 800bab0:	4798      	blx	r3
      }
      break;
 800bab2:	e042      	b.n	800bb3a <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2200      	movs	r2, #0
 800bab8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f7ff fd67 	bl	800b590 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d009      	beq.n	800bae0 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bad2:	68db      	ldr	r3, [r3, #12]
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2200      	movs	r2, #0
 800badc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d005      	beq.n	800baf6 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800baf0:	2105      	movs	r1, #5
 800baf2:	6878      	ldr	r0, [r7, #4]
 800baf4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800bafc:	b2db      	uxtb	r3, r3
 800bafe:	2b01      	cmp	r3, #1
 800bb00:	d107      	bne.n	800bb12 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2200      	movs	r2, #0
 800bb06:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f7ff fe20 	bl	800b750 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bb10:	e014      	b.n	800bb3c <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f003 fe32 	bl	800f77c <USBH_LL_Start>
      break;
 800bb18:	e010      	b.n	800bb3c <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800bb1a:	bf00      	nop
 800bb1c:	e00e      	b.n	800bb3c <USBH_Process+0x3cc>
      break;
 800bb1e:	bf00      	nop
 800bb20:	e00c      	b.n	800bb3c <USBH_Process+0x3cc>
      break;
 800bb22:	bf00      	nop
 800bb24:	e00a      	b.n	800bb3c <USBH_Process+0x3cc>
    break;
 800bb26:	bf00      	nop
 800bb28:	e008      	b.n	800bb3c <USBH_Process+0x3cc>
      break;
 800bb2a:	bf00      	nop
 800bb2c:	e006      	b.n	800bb3c <USBH_Process+0x3cc>
      break;
 800bb2e:	bf00      	nop
 800bb30:	e004      	b.n	800bb3c <USBH_Process+0x3cc>
      break;
 800bb32:	bf00      	nop
 800bb34:	e002      	b.n	800bb3c <USBH_Process+0x3cc>
      break;
 800bb36:	bf00      	nop
 800bb38:	e000      	b.n	800bb3c <USBH_Process+0x3cc>
      break;
 800bb3a:	bf00      	nop
  }
  return USBH_OK;
 800bb3c:	2300      	movs	r3, #0
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	3710      	adds	r7, #16
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}
 800bb46:	bf00      	nop

0800bb48 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b088      	sub	sp, #32
 800bb4c:	af04      	add	r7, sp, #16
 800bb4e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bb50:	2301      	movs	r3, #1
 800bb52:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800bb54:	2301      	movs	r3, #1
 800bb56:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	785b      	ldrb	r3, [r3, #1]
 800bb5c:	2b07      	cmp	r3, #7
 800bb5e:	f200 81c1 	bhi.w	800bee4 <USBH_HandleEnum+0x39c>
 800bb62:	a201      	add	r2, pc, #4	; (adr r2, 800bb68 <USBH_HandleEnum+0x20>)
 800bb64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb68:	0800bb89 	.word	0x0800bb89
 800bb6c:	0800bc47 	.word	0x0800bc47
 800bb70:	0800bcb1 	.word	0x0800bcb1
 800bb74:	0800bd3f 	.word	0x0800bd3f
 800bb78:	0800bda9 	.word	0x0800bda9
 800bb7c:	0800be19 	.word	0x0800be19
 800bb80:	0800be5f 	.word	0x0800be5f
 800bb84:	0800bea5 	.word	0x0800bea5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800bb88:	2108      	movs	r1, #8
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f000 fa50 	bl	800c030 <USBH_Get_DevDesc>
 800bb90:	4603      	mov	r3, r0
 800bb92:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bb94:	7bbb      	ldrb	r3, [r7, #14]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d130      	bne.n	800bbfc <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2201      	movs	r2, #1
 800bba8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	7919      	ldrb	r1, [r3, #4]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bbbe:	b292      	uxth	r2, r2
 800bbc0:	9202      	str	r2, [sp, #8]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	9201      	str	r2, [sp, #4]
 800bbc6:	9300      	str	r3, [sp, #0]
 800bbc8:	4603      	mov	r3, r0
 800bbca:	2280      	movs	r2, #128	; 0x80
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f001 f865 	bl	800cc9c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	7959      	ldrb	r1, [r3, #5]
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bbe2:	687a      	ldr	r2, [r7, #4]
 800bbe4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bbe6:	b292      	uxth	r2, r2
 800bbe8:	9202      	str	r2, [sp, #8]
 800bbea:	2200      	movs	r2, #0
 800bbec:	9201      	str	r2, [sp, #4]
 800bbee:	9300      	str	r3, [sp, #0]
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f001 f851 	bl	800cc9c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bbfa:	e175      	b.n	800bee8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bbfc:	7bbb      	ldrb	r3, [r7, #14]
 800bbfe:	2b03      	cmp	r3, #3
 800bc00:	f040 8172 	bne.w	800bee8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	b2da      	uxtb	r2, r3
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bc1a:	2b03      	cmp	r3, #3
 800bc1c:	d903      	bls.n	800bc26 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	220d      	movs	r2, #13
 800bc22:	701a      	strb	r2, [r3, #0]
      break;
 800bc24:	e160      	b.n	800bee8 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	795b      	ldrb	r3, [r3, #5]
 800bc2a:	4619      	mov	r1, r3
 800bc2c:	6878      	ldr	r0, [r7, #4]
 800bc2e:	f001 f885 	bl	800cd3c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	791b      	ldrb	r3, [r3, #4]
 800bc36:	4619      	mov	r1, r3
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f001 f87f 	bl	800cd3c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2200      	movs	r2, #0
 800bc42:	701a      	strb	r2, [r3, #0]
      break;
 800bc44:	e150      	b.n	800bee8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800bc46:	2112      	movs	r1, #18
 800bc48:	6878      	ldr	r0, [r7, #4]
 800bc4a:	f000 f9f1 	bl	800c030 <USBH_Get_DevDesc>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bc52:	7bbb      	ldrb	r3, [r7, #14]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d103      	bne.n	800bc60 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2202      	movs	r2, #2
 800bc5c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bc5e:	e145      	b.n	800beec <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bc60:	7bbb      	ldrb	r3, [r7, #14]
 800bc62:	2b03      	cmp	r3, #3
 800bc64:	f040 8142 	bne.w	800beec <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bc6e:	3301      	adds	r3, #1
 800bc70:	b2da      	uxtb	r2, r3
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bc7e:	2b03      	cmp	r3, #3
 800bc80:	d903      	bls.n	800bc8a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	220d      	movs	r2, #13
 800bc86:	701a      	strb	r2, [r3, #0]
      break;
 800bc88:	e130      	b.n	800beec <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	795b      	ldrb	r3, [r3, #5]
 800bc8e:	4619      	mov	r1, r3
 800bc90:	6878      	ldr	r0, [r7, #4]
 800bc92:	f001 f853 	bl	800cd3c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	791b      	ldrb	r3, [r3, #4]
 800bc9a:	4619      	mov	r1, r3
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f001 f84d 	bl	800cd3c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2200      	movs	r2, #0
 800bca6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2200      	movs	r2, #0
 800bcac:	701a      	strb	r2, [r3, #0]
      break;
 800bcae:	e11d      	b.n	800beec <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800bcb0:	2101      	movs	r1, #1
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f000 fa68 	bl	800c188 <USBH_SetAddress>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bcbc:	7bbb      	ldrb	r3, [r7, #14]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d132      	bne.n	800bd28 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800bcc2:	2002      	movs	r0, #2
 800bcc4:	f003 fee5 	bl	800fa92 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2201      	movs	r2, #1
 800bccc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2203      	movs	r2, #3
 800bcd4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	7919      	ldrb	r1, [r3, #4]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bce6:	687a      	ldr	r2, [r7, #4]
 800bce8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bcea:	b292      	uxth	r2, r2
 800bcec:	9202      	str	r2, [sp, #8]
 800bcee:	2200      	movs	r2, #0
 800bcf0:	9201      	str	r2, [sp, #4]
 800bcf2:	9300      	str	r3, [sp, #0]
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	2280      	movs	r2, #128	; 0x80
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f000 ffcf 	bl	800cc9c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	7959      	ldrb	r1, [r3, #5]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bd12:	b292      	uxth	r2, r2
 800bd14:	9202      	str	r2, [sp, #8]
 800bd16:	2200      	movs	r2, #0
 800bd18:	9201      	str	r2, [sp, #4]
 800bd1a:	9300      	str	r3, [sp, #0]
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	2200      	movs	r2, #0
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f000 ffbb 	bl	800cc9c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bd26:	e0e3      	b.n	800bef0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bd28:	7bbb      	ldrb	r3, [r7, #14]
 800bd2a:	2b03      	cmp	r3, #3
 800bd2c:	f040 80e0 	bne.w	800bef0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	220d      	movs	r2, #13
 800bd34:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	705a      	strb	r2, [r3, #1]
      break;
 800bd3c:	e0d8      	b.n	800bef0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800bd3e:	2109      	movs	r1, #9
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f000 f99d 	bl	800c080 <USBH_Get_CfgDesc>
 800bd46:	4603      	mov	r3, r0
 800bd48:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bd4a:	7bbb      	ldrb	r3, [r7, #14]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d103      	bne.n	800bd58 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2204      	movs	r2, #4
 800bd54:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bd56:	e0cd      	b.n	800bef4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bd58:	7bbb      	ldrb	r3, [r7, #14]
 800bd5a:	2b03      	cmp	r3, #3
 800bd5c:	f040 80ca 	bne.w	800bef4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd66:	3301      	adds	r3, #1
 800bd68:	b2da      	uxtb	r2, r3
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd76:	2b03      	cmp	r3, #3
 800bd78:	d903      	bls.n	800bd82 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	220d      	movs	r2, #13
 800bd7e:	701a      	strb	r2, [r3, #0]
      break;
 800bd80:	e0b8      	b.n	800bef4 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	795b      	ldrb	r3, [r3, #5]
 800bd86:	4619      	mov	r1, r3
 800bd88:	6878      	ldr	r0, [r7, #4]
 800bd8a:	f000 ffd7 	bl	800cd3c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	791b      	ldrb	r3, [r3, #4]
 800bd92:	4619      	mov	r1, r3
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f000 ffd1 	bl	800cd3c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2200      	movs	r2, #0
 800bda4:	701a      	strb	r2, [r3, #0]
      break;
 800bda6:	e0a5      	b.n	800bef4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800bdae:	4619      	mov	r1, r3
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f000 f965 	bl	800c080 <USBH_Get_CfgDesc>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bdba:	7bbb      	ldrb	r3, [r7, #14]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d103      	bne.n	800bdc8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2205      	movs	r2, #5
 800bdc4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bdc6:	e097      	b.n	800bef8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bdc8:	7bbb      	ldrb	r3, [r7, #14]
 800bdca:	2b03      	cmp	r3, #3
 800bdcc:	f040 8094 	bne.w	800bef8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bdd6:	3301      	adds	r3, #1
 800bdd8:	b2da      	uxtb	r2, r3
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bde6:	2b03      	cmp	r3, #3
 800bde8:	d903      	bls.n	800bdf2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	220d      	movs	r2, #13
 800bdee:	701a      	strb	r2, [r3, #0]
      break;
 800bdf0:	e082      	b.n	800bef8 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	795b      	ldrb	r3, [r3, #5]
 800bdf6:	4619      	mov	r1, r3
 800bdf8:	6878      	ldr	r0, [r7, #4]
 800bdfa:	f000 ff9f 	bl	800cd3c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	791b      	ldrb	r3, [r3, #4]
 800be02:	4619      	mov	r1, r3
 800be04:	6878      	ldr	r0, [r7, #4]
 800be06:	f000 ff99 	bl	800cd3c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2200      	movs	r2, #0
 800be0e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	2200      	movs	r2, #0
 800be14:	701a      	strb	r2, [r3, #0]
      break;
 800be16:	e06f      	b.n	800bef8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d019      	beq.n	800be56 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800be2e:	23ff      	movs	r3, #255	; 0xff
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f000 f949 	bl	800c0c8 <USBH_Get_StringDesc>
 800be36:	4603      	mov	r3, r0
 800be38:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800be3a:	7bbb      	ldrb	r3, [r7, #14]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d103      	bne.n	800be48 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2206      	movs	r2, #6
 800be44:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800be46:	e059      	b.n	800befc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800be48:	7bbb      	ldrb	r3, [r7, #14]
 800be4a:	2b03      	cmp	r3, #3
 800be4c:	d156      	bne.n	800befc <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2206      	movs	r2, #6
 800be52:	705a      	strb	r2, [r3, #1]
      break;
 800be54:	e052      	b.n	800befc <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2206      	movs	r2, #6
 800be5a:	705a      	strb	r2, [r3, #1]
      break;
 800be5c:	e04e      	b.n	800befc <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800be64:	2b00      	cmp	r3, #0
 800be66:	d019      	beq.n	800be9c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800be74:	23ff      	movs	r3, #255	; 0xff
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f000 f926 	bl	800c0c8 <USBH_Get_StringDesc>
 800be7c:	4603      	mov	r3, r0
 800be7e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800be80:	7bbb      	ldrb	r3, [r7, #14]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d103      	bne.n	800be8e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2207      	movs	r2, #7
 800be8a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800be8c:	e038      	b.n	800bf00 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800be8e:	7bbb      	ldrb	r3, [r7, #14]
 800be90:	2b03      	cmp	r3, #3
 800be92:	d135      	bne.n	800bf00 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2207      	movs	r2, #7
 800be98:	705a      	strb	r2, [r3, #1]
      break;
 800be9a:	e031      	b.n	800bf00 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2207      	movs	r2, #7
 800bea0:	705a      	strb	r2, [r3, #1]
      break;
 800bea2:	e02d      	b.n	800bf00 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d017      	beq.n	800bede <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800beba:	23ff      	movs	r3, #255	; 0xff
 800bebc:	6878      	ldr	r0, [r7, #4]
 800bebe:	f000 f903 	bl	800c0c8 <USBH_Get_StringDesc>
 800bec2:	4603      	mov	r3, r0
 800bec4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bec6:	7bbb      	ldrb	r3, [r7, #14]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d102      	bne.n	800bed2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800becc:	2300      	movs	r3, #0
 800bece:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800bed0:	e018      	b.n	800bf04 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bed2:	7bbb      	ldrb	r3, [r7, #14]
 800bed4:	2b03      	cmp	r3, #3
 800bed6:	d115      	bne.n	800bf04 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800bed8:	2300      	movs	r3, #0
 800beda:	73fb      	strb	r3, [r7, #15]
      break;
 800bedc:	e012      	b.n	800bf04 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800bede:	2300      	movs	r3, #0
 800bee0:	73fb      	strb	r3, [r7, #15]
      break;
 800bee2:	e00f      	b.n	800bf04 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800bee4:	bf00      	nop
 800bee6:	e00e      	b.n	800bf06 <USBH_HandleEnum+0x3be>
      break;
 800bee8:	bf00      	nop
 800beea:	e00c      	b.n	800bf06 <USBH_HandleEnum+0x3be>
      break;
 800beec:	bf00      	nop
 800beee:	e00a      	b.n	800bf06 <USBH_HandleEnum+0x3be>
      break;
 800bef0:	bf00      	nop
 800bef2:	e008      	b.n	800bf06 <USBH_HandleEnum+0x3be>
      break;
 800bef4:	bf00      	nop
 800bef6:	e006      	b.n	800bf06 <USBH_HandleEnum+0x3be>
      break;
 800bef8:	bf00      	nop
 800befa:	e004      	b.n	800bf06 <USBH_HandleEnum+0x3be>
      break;
 800befc:	bf00      	nop
 800befe:	e002      	b.n	800bf06 <USBH_HandleEnum+0x3be>
      break;
 800bf00:	bf00      	nop
 800bf02:	e000      	b.n	800bf06 <USBH_HandleEnum+0x3be>
      break;
 800bf04:	bf00      	nop
  }
  return Status;
 800bf06:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3710      	adds	r7, #16
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800bf10:	b480      	push	{r7}
 800bf12:	b083      	sub	sp, #12
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
 800bf18:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	683a      	ldr	r2, [r7, #0]
 800bf1e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800bf22:	bf00      	nop
 800bf24:	370c      	adds	r7, #12
 800bf26:	46bd      	mov	sp, r7
 800bf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2c:	4770      	bx	lr

0800bf2e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800bf2e:	b580      	push	{r7, lr}
 800bf30:	b082      	sub	sp, #8
 800bf32:	af00      	add	r7, sp, #0
 800bf34:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bf3c:	1c5a      	adds	r2, r3, #1
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800bf44:	6878      	ldr	r0, [r7, #4]
 800bf46:	f000 f804 	bl	800bf52 <USBH_HandleSof>
}
 800bf4a:	bf00      	nop
 800bf4c:	3708      	adds	r7, #8
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b082      	sub	sp, #8
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	781b      	ldrb	r3, [r3, #0]
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	2b0b      	cmp	r3, #11
 800bf62:	d10a      	bne.n	800bf7a <USBH_HandleSof+0x28>
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d005      	beq.n	800bf7a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf74:	699b      	ldr	r3, [r3, #24]
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	4798      	blx	r3
  }
}
 800bf7a:	bf00      	nop
 800bf7c:	3708      	adds	r7, #8
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800bf82:	b480      	push	{r7}
 800bf84:	b083      	sub	sp, #12
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2201      	movs	r2, #1
 800bf8e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800bf92:	bf00      	nop
}
 800bf94:	370c      	adds	r7, #12
 800bf96:	46bd      	mov	sp, r7
 800bf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9c:	4770      	bx	lr

0800bf9e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800bf9e:	b480      	push	{r7}
 800bfa0:	b083      	sub	sp, #12
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800bfae:	bf00      	nop
}
 800bfb0:	370c      	adds	r7, #12
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb8:	4770      	bx	lr

0800bfba <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800bfba:	b480      	push	{r7}
 800bfbc:	b083      	sub	sp, #12
 800bfbe:	af00      	add	r7, sp, #0
 800bfc0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2201      	movs	r2, #1
 800bfc6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2200      	movs	r2, #0
 800bfce:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800bfda:	2300      	movs	r3, #0
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	370c      	adds	r7, #12
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe6:	4770      	bx	lr

0800bfe8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b082      	sub	sp, #8
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2201      	movs	r2, #1
 800bff4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2200      	movs	r2, #0
 800bffc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2200      	movs	r2, #0
 800c004:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f003 fbd2 	bl	800f7b2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	791b      	ldrb	r3, [r3, #4]
 800c012:	4619      	mov	r1, r3
 800c014:	6878      	ldr	r0, [r7, #4]
 800c016:	f000 fe91 	bl	800cd3c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	795b      	ldrb	r3, [r3, #5]
 800c01e:	4619      	mov	r1, r3
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f000 fe8b 	bl	800cd3c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800c026:	2300      	movs	r3, #0
}
 800c028:	4618      	mov	r0, r3
 800c02a:	3708      	adds	r7, #8
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b086      	sub	sp, #24
 800c034:	af02      	add	r7, sp, #8
 800c036:	6078      	str	r0, [r7, #4]
 800c038:	460b      	mov	r3, r1
 800c03a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800c042:	78fb      	ldrb	r3, [r7, #3]
 800c044:	b29b      	uxth	r3, r3
 800c046:	9300      	str	r3, [sp, #0]
 800c048:	4613      	mov	r3, r2
 800c04a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c04e:	2100      	movs	r1, #0
 800c050:	6878      	ldr	r0, [r7, #4]
 800c052:	f000 f864 	bl	800c11e <USBH_GetDescriptor>
 800c056:	4603      	mov	r3, r0
 800c058:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800c05a:	7bfb      	ldrb	r3, [r7, #15]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d10a      	bne.n	800c076 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f203 3026 	addw	r0, r3, #806	; 0x326
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c06c:	78fa      	ldrb	r2, [r7, #3]
 800c06e:	b292      	uxth	r2, r2
 800c070:	4619      	mov	r1, r3
 800c072:	f000 f918 	bl	800c2a6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800c076:	7bfb      	ldrb	r3, [r7, #15]
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3710      	adds	r7, #16
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}

0800c080 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800c080:	b580      	push	{r7, lr}
 800c082:	b086      	sub	sp, #24
 800c084:	af02      	add	r7, sp, #8
 800c086:	6078      	str	r0, [r7, #4]
 800c088:	460b      	mov	r3, r1
 800c08a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	331c      	adds	r3, #28
 800c090:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c092:	887b      	ldrh	r3, [r7, #2]
 800c094:	9300      	str	r3, [sp, #0]
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c09c:	2100      	movs	r1, #0
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	f000 f83d 	bl	800c11e <USBH_GetDescriptor>
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800c0a8:	7bfb      	ldrb	r3, [r7, #15]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d107      	bne.n	800c0be <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800c0ae:	887b      	ldrh	r3, [r7, #2]
 800c0b0:	461a      	mov	r2, r3
 800c0b2:	68b9      	ldr	r1, [r7, #8]
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f000 f987 	bl	800c3c8 <USBH_ParseCfgDesc>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c0be:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3710      	adds	r7, #16
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b088      	sub	sp, #32
 800c0cc:	af02      	add	r7, sp, #8
 800c0ce:	60f8      	str	r0, [r7, #12]
 800c0d0:	607a      	str	r2, [r7, #4]
 800c0d2:	461a      	mov	r2, r3
 800c0d4:	460b      	mov	r3, r1
 800c0d6:	72fb      	strb	r3, [r7, #11]
 800c0d8:	4613      	mov	r3, r2
 800c0da:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800c0dc:	7afb      	ldrb	r3, [r7, #11]
 800c0de:	b29b      	uxth	r3, r3
 800c0e0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800c0e4:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800c0ec:	893b      	ldrh	r3, [r7, #8]
 800c0ee:	9300      	str	r3, [sp, #0]
 800c0f0:	460b      	mov	r3, r1
 800c0f2:	2100      	movs	r1, #0
 800c0f4:	68f8      	ldr	r0, [r7, #12]
 800c0f6:	f000 f812 	bl	800c11e <USBH_GetDescriptor>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800c0fe:	7dfb      	ldrb	r3, [r7, #23]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d107      	bne.n	800c114 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c10a:	893a      	ldrh	r2, [r7, #8]
 800c10c:	6879      	ldr	r1, [r7, #4]
 800c10e:	4618      	mov	r0, r3
 800c110:	f000 fb24 	bl	800c75c <USBH_ParseStringDesc>
  }

  return status;
 800c114:	7dfb      	ldrb	r3, [r7, #23]
}
 800c116:	4618      	mov	r0, r3
 800c118:	3718      	adds	r7, #24
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}

0800c11e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800c11e:	b580      	push	{r7, lr}
 800c120:	b084      	sub	sp, #16
 800c122:	af00      	add	r7, sp, #0
 800c124:	60f8      	str	r0, [r7, #12]
 800c126:	607b      	str	r3, [r7, #4]
 800c128:	460b      	mov	r3, r1
 800c12a:	72fb      	strb	r3, [r7, #11]
 800c12c:	4613      	mov	r3, r2
 800c12e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	789b      	ldrb	r3, [r3, #2]
 800c134:	2b01      	cmp	r3, #1
 800c136:	d11c      	bne.n	800c172 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c138:	7afb      	ldrb	r3, [r7, #11]
 800c13a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c13e:	b2da      	uxtb	r2, r3
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	2206      	movs	r2, #6
 800c148:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	893a      	ldrh	r2, [r7, #8]
 800c14e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c150:	893b      	ldrh	r3, [r7, #8]
 800c152:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c156:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c15a:	d104      	bne.n	800c166 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	f240 4209 	movw	r2, #1033	; 0x409
 800c162:	829a      	strh	r2, [r3, #20]
 800c164:	e002      	b.n	800c16c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	2200      	movs	r2, #0
 800c16a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	8b3a      	ldrh	r2, [r7, #24]
 800c170:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800c172:	8b3b      	ldrh	r3, [r7, #24]
 800c174:	461a      	mov	r2, r3
 800c176:	6879      	ldr	r1, [r7, #4]
 800c178:	68f8      	ldr	r0, [r7, #12]
 800c17a:	f000 fb3d 	bl	800c7f8 <USBH_CtlReq>
 800c17e:	4603      	mov	r3, r0
}
 800c180:	4618      	mov	r0, r3
 800c182:	3710      	adds	r7, #16
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}

0800c188 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b082      	sub	sp, #8
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	460b      	mov	r3, r1
 800c192:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	789b      	ldrb	r3, [r3, #2]
 800c198:	2b01      	cmp	r3, #1
 800c19a:	d10f      	bne.n	800c1bc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2200      	movs	r2, #0
 800c1a0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	2205      	movs	r2, #5
 800c1a6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c1a8:	78fb      	ldrb	r3, [r7, #3]
 800c1aa:	b29a      	uxth	r2, r3
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c1bc:	2200      	movs	r2, #0
 800c1be:	2100      	movs	r1, #0
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f000 fb19 	bl	800c7f8 <USBH_CtlReq>
 800c1c6:	4603      	mov	r3, r0
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3708      	adds	r7, #8
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}

0800c1d0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b082      	sub	sp, #8
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
 800c1d8:	460b      	mov	r3, r1
 800c1da:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	789b      	ldrb	r3, [r3, #2]
 800c1e0:	2b01      	cmp	r3, #1
 800c1e2:	d10e      	bne.n	800c202 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2209      	movs	r2, #9
 800c1ee:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	887a      	ldrh	r2, [r7, #2]
 800c1f4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2200      	movs	r2, #0
 800c200:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c202:	2200      	movs	r2, #0
 800c204:	2100      	movs	r1, #0
 800c206:	6878      	ldr	r0, [r7, #4]
 800c208:	f000 faf6 	bl	800c7f8 <USBH_CtlReq>
 800c20c:	4603      	mov	r3, r0
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3708      	adds	r7, #8
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}

0800c216 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c216:	b580      	push	{r7, lr}
 800c218:	b082      	sub	sp, #8
 800c21a:	af00      	add	r7, sp, #0
 800c21c:	6078      	str	r0, [r7, #4]
 800c21e:	460b      	mov	r3, r1
 800c220:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	789b      	ldrb	r3, [r3, #2]
 800c226:	2b01      	cmp	r3, #1
 800c228:	d10f      	bne.n	800c24a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	2200      	movs	r2, #0
 800c22e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2203      	movs	r2, #3
 800c234:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c236:	78fb      	ldrb	r3, [r7, #3]
 800c238:	b29a      	uxth	r2, r3
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2200      	movs	r2, #0
 800c242:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2200      	movs	r2, #0
 800c248:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c24a:	2200      	movs	r2, #0
 800c24c:	2100      	movs	r1, #0
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f000 fad2 	bl	800c7f8 <USBH_CtlReq>
 800c254:	4603      	mov	r3, r0
}
 800c256:	4618      	mov	r0, r3
 800c258:	3708      	adds	r7, #8
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}

0800c25e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c25e:	b580      	push	{r7, lr}
 800c260:	b082      	sub	sp, #8
 800c262:	af00      	add	r7, sp, #0
 800c264:	6078      	str	r0, [r7, #4]
 800c266:	460b      	mov	r3, r1
 800c268:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	789b      	ldrb	r3, [r3, #2]
 800c26e:	2b01      	cmp	r3, #1
 800c270:	d10f      	bne.n	800c292 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2202      	movs	r2, #2
 800c276:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2201      	movs	r2, #1
 800c27c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	2200      	movs	r2, #0
 800c282:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c284:	78fb      	ldrb	r3, [r7, #3]
 800c286:	b29a      	uxth	r2, r3
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2200      	movs	r2, #0
 800c290:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800c292:	2200      	movs	r2, #0
 800c294:	2100      	movs	r1, #0
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f000 faae 	bl	800c7f8 <USBH_CtlReq>
 800c29c:	4603      	mov	r3, r0
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	3708      	adds	r7, #8
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}

0800c2a6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800c2a6:	b480      	push	{r7}
 800c2a8:	b085      	sub	sp, #20
 800c2aa:	af00      	add	r7, sp, #0
 800c2ac:	60f8      	str	r0, [r7, #12]
 800c2ae:	60b9      	str	r1, [r7, #8]
 800c2b0:	4613      	mov	r3, r2
 800c2b2:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800c2b4:	68bb      	ldr	r3, [r7, #8]
 800c2b6:	781a      	ldrb	r2, [r3, #0]
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800c2bc:	68bb      	ldr	r3, [r7, #8]
 800c2be:	785a      	ldrb	r2, [r3, #1]
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	3302      	adds	r3, #2
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	b29a      	uxth	r2, r3
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	3303      	adds	r3, #3
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	b29b      	uxth	r3, r3
 800c2d4:	021b      	lsls	r3, r3, #8
 800c2d6:	b29b      	uxth	r3, r3
 800c2d8:	4313      	orrs	r3, r2
 800c2da:	b29a      	uxth	r2, r3
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800c2e0:	68bb      	ldr	r3, [r7, #8]
 800c2e2:	791a      	ldrb	r2, [r3, #4]
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800c2e8:	68bb      	ldr	r3, [r7, #8]
 800c2ea:	795a      	ldrb	r2, [r3, #5]
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	799a      	ldrb	r2, [r3, #6]
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800c2f8:	68bb      	ldr	r3, [r7, #8]
 800c2fa:	79da      	ldrb	r2, [r3, #7]
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	79db      	ldrb	r3, [r3, #7]
 800c304:	2b20      	cmp	r3, #32
 800c306:	dc11      	bgt.n	800c32c <USBH_ParseDevDesc+0x86>
 800c308:	2b08      	cmp	r3, #8
 800c30a:	db16      	blt.n	800c33a <USBH_ParseDevDesc+0x94>
 800c30c:	3b08      	subs	r3, #8
 800c30e:	2201      	movs	r2, #1
 800c310:	fa02 f303 	lsl.w	r3, r2, r3
 800c314:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800c318:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	bf14      	ite	ne
 800c320:	2301      	movne	r3, #1
 800c322:	2300      	moveq	r3, #0
 800c324:	b2db      	uxtb	r3, r3
 800c326:	2b00      	cmp	r3, #0
 800c328:	d102      	bne.n	800c330 <USBH_ParseDevDesc+0x8a>
 800c32a:	e006      	b.n	800c33a <USBH_ParseDevDesc+0x94>
 800c32c:	2b40      	cmp	r3, #64	; 0x40
 800c32e:	d104      	bne.n	800c33a <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	79da      	ldrb	r2, [r3, #7]
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	71da      	strb	r2, [r3, #7]
      break;
 800c338:	e003      	b.n	800c342 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	2240      	movs	r2, #64	; 0x40
 800c33e:	71da      	strb	r2, [r3, #7]
      break;
 800c340:	bf00      	nop
  }

  if (length > 8U)
 800c342:	88fb      	ldrh	r3, [r7, #6]
 800c344:	2b08      	cmp	r3, #8
 800c346:	d939      	bls.n	800c3bc <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	3308      	adds	r3, #8
 800c34c:	781b      	ldrb	r3, [r3, #0]
 800c34e:	b29a      	uxth	r2, r3
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	3309      	adds	r3, #9
 800c354:	781b      	ldrb	r3, [r3, #0]
 800c356:	b29b      	uxth	r3, r3
 800c358:	021b      	lsls	r3, r3, #8
 800c35a:	b29b      	uxth	r3, r3
 800c35c:	4313      	orrs	r3, r2
 800c35e:	b29a      	uxth	r2, r3
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	330a      	adds	r3, #10
 800c368:	781b      	ldrb	r3, [r3, #0]
 800c36a:	b29a      	uxth	r2, r3
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	330b      	adds	r3, #11
 800c370:	781b      	ldrb	r3, [r3, #0]
 800c372:	b29b      	uxth	r3, r3
 800c374:	021b      	lsls	r3, r3, #8
 800c376:	b29b      	uxth	r3, r3
 800c378:	4313      	orrs	r3, r2
 800c37a:	b29a      	uxth	r2, r3
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	330c      	adds	r3, #12
 800c384:	781b      	ldrb	r3, [r3, #0]
 800c386:	b29a      	uxth	r2, r3
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	330d      	adds	r3, #13
 800c38c:	781b      	ldrb	r3, [r3, #0]
 800c38e:	b29b      	uxth	r3, r3
 800c390:	021b      	lsls	r3, r3, #8
 800c392:	b29b      	uxth	r3, r3
 800c394:	4313      	orrs	r3, r2
 800c396:	b29a      	uxth	r2, r3
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	7b9a      	ldrb	r2, [r3, #14]
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	7bda      	ldrb	r2, [r3, #15]
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	7c1a      	ldrb	r2, [r3, #16]
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	7c5a      	ldrb	r2, [r3, #17]
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	745a      	strb	r2, [r3, #17]
  }
}
 800c3bc:	bf00      	nop
 800c3be:	3714      	adds	r7, #20
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c6:	4770      	bx	lr

0800c3c8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b08c      	sub	sp, #48	; 0x30
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	60f8      	str	r0, [r7, #12]
 800c3d0:	60b9      	str	r1, [r7, #8]
 800c3d2:	4613      	mov	r3, r2
 800c3d4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c3dc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800c3de:	2300      	movs	r3, #0
 800c3e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	781a      	ldrb	r2, [r3, #0]
 800c3fc:	6a3b      	ldr	r3, [r7, #32]
 800c3fe:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	785a      	ldrb	r2, [r3, #1]
 800c404:	6a3b      	ldr	r3, [r7, #32]
 800c406:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c408:	68bb      	ldr	r3, [r7, #8]
 800c40a:	3302      	adds	r3, #2
 800c40c:	781b      	ldrb	r3, [r3, #0]
 800c40e:	b29a      	uxth	r2, r3
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	3303      	adds	r3, #3
 800c414:	781b      	ldrb	r3, [r3, #0]
 800c416:	b29b      	uxth	r3, r3
 800c418:	021b      	lsls	r3, r3, #8
 800c41a:	b29b      	uxth	r3, r3
 800c41c:	4313      	orrs	r3, r2
 800c41e:	b29b      	uxth	r3, r3
 800c420:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c424:	bf28      	it	cs
 800c426:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800c42a:	b29a      	uxth	r2, r3
 800c42c:	6a3b      	ldr	r3, [r7, #32]
 800c42e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	791a      	ldrb	r2, [r3, #4]
 800c434:	6a3b      	ldr	r3, [r7, #32]
 800c436:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	795a      	ldrb	r2, [r3, #5]
 800c43c:	6a3b      	ldr	r3, [r7, #32]
 800c43e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	799a      	ldrb	r2, [r3, #6]
 800c444:	6a3b      	ldr	r3, [r7, #32]
 800c446:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	79da      	ldrb	r2, [r3, #7]
 800c44c:	6a3b      	ldr	r3, [r7, #32]
 800c44e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	7a1a      	ldrb	r2, [r3, #8]
 800c454:	6a3b      	ldr	r3, [r7, #32]
 800c456:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800c458:	6a3b      	ldr	r3, [r7, #32]
 800c45a:	781b      	ldrb	r3, [r3, #0]
 800c45c:	2b09      	cmp	r3, #9
 800c45e:	d002      	beq.n	800c466 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c460:	6a3b      	ldr	r3, [r7, #32]
 800c462:	2209      	movs	r2, #9
 800c464:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c466:	88fb      	ldrh	r3, [r7, #6]
 800c468:	2b09      	cmp	r3, #9
 800c46a:	f240 809d 	bls.w	800c5a8 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800c46e:	2309      	movs	r3, #9
 800c470:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c472:	2300      	movs	r3, #0
 800c474:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c476:	e081      	b.n	800c57c <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c478:	f107 0316 	add.w	r3, r7, #22
 800c47c:	4619      	mov	r1, r3
 800c47e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c480:	f000 f99f 	bl	800c7c2 <USBH_GetNextDesc>
 800c484:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800c486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c488:	785b      	ldrb	r3, [r3, #1]
 800c48a:	2b04      	cmp	r3, #4
 800c48c:	d176      	bne.n	800c57c <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800c48e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c490:	781b      	ldrb	r3, [r3, #0]
 800c492:	2b09      	cmp	r3, #9
 800c494:	d002      	beq.n	800c49c <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800c496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c498:	2209      	movs	r2, #9
 800c49a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800c49c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c4a0:	221a      	movs	r2, #26
 800c4a2:	fb02 f303 	mul.w	r3, r2, r3
 800c4a6:	3308      	adds	r3, #8
 800c4a8:	6a3a      	ldr	r2, [r7, #32]
 800c4aa:	4413      	add	r3, r2
 800c4ac:	3302      	adds	r3, #2
 800c4ae:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c4b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c4b2:	69f8      	ldr	r0, [r7, #28]
 800c4b4:	f000 f87e 	bl	800c5b4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800c4be:	2300      	movs	r3, #0
 800c4c0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c4c2:	e043      	b.n	800c54c <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c4c4:	f107 0316 	add.w	r3, r7, #22
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c4cc:	f000 f979 	bl	800c7c2 <USBH_GetNextDesc>
 800c4d0:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c4d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4d4:	785b      	ldrb	r3, [r3, #1]
 800c4d6:	2b05      	cmp	r3, #5
 800c4d8:	d138      	bne.n	800c54c <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800c4da:	69fb      	ldr	r3, [r7, #28]
 800c4dc:	795b      	ldrb	r3, [r3, #5]
 800c4de:	2b01      	cmp	r3, #1
 800c4e0:	d10f      	bne.n	800c502 <USBH_ParseCfgDesc+0x13a>
 800c4e2:	69fb      	ldr	r3, [r7, #28]
 800c4e4:	799b      	ldrb	r3, [r3, #6]
 800c4e6:	2b02      	cmp	r3, #2
 800c4e8:	d10b      	bne.n	800c502 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c4ea:	69fb      	ldr	r3, [r7, #28]
 800c4ec:	79db      	ldrb	r3, [r3, #7]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d10f      	bne.n	800c512 <USBH_ParseCfgDesc+0x14a>
 800c4f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4f4:	781b      	ldrb	r3, [r3, #0]
 800c4f6:	2b09      	cmp	r3, #9
 800c4f8:	d00b      	beq.n	800c512 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800c4fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4fc:	2209      	movs	r2, #9
 800c4fe:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c500:	e007      	b.n	800c512 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800c502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	2b07      	cmp	r3, #7
 800c508:	d004      	beq.n	800c514 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800c50a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c50c:	2207      	movs	r2, #7
 800c50e:	701a      	strb	r2, [r3, #0]
 800c510:	e000      	b.n	800c514 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c512:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c514:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c518:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c51c:	3201      	adds	r2, #1
 800c51e:	00d2      	lsls	r2, r2, #3
 800c520:	211a      	movs	r1, #26
 800c522:	fb01 f303 	mul.w	r3, r1, r3
 800c526:	4413      	add	r3, r2
 800c528:	3308      	adds	r3, #8
 800c52a:	6a3a      	ldr	r2, [r7, #32]
 800c52c:	4413      	add	r3, r2
 800c52e:	3304      	adds	r3, #4
 800c530:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800c532:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c534:	69b9      	ldr	r1, [r7, #24]
 800c536:	68f8      	ldr	r0, [r7, #12]
 800c538:	f000 f86b 	bl	800c612 <USBH_ParseEPDesc>
 800c53c:	4603      	mov	r3, r0
 800c53e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800c542:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c546:	3301      	adds	r3, #1
 800c548:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c54c:	69fb      	ldr	r3, [r7, #28]
 800c54e:	791b      	ldrb	r3, [r3, #4]
 800c550:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c554:	429a      	cmp	r2, r3
 800c556:	d204      	bcs.n	800c562 <USBH_ParseCfgDesc+0x19a>
 800c558:	6a3b      	ldr	r3, [r7, #32]
 800c55a:	885a      	ldrh	r2, [r3, #2]
 800c55c:	8afb      	ldrh	r3, [r7, #22]
 800c55e:	429a      	cmp	r2, r3
 800c560:	d8b0      	bhi.n	800c4c4 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800c562:	69fb      	ldr	r3, [r7, #28]
 800c564:	791b      	ldrb	r3, [r3, #4]
 800c566:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d201      	bcs.n	800c572 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800c56e:	2303      	movs	r3, #3
 800c570:	e01c      	b.n	800c5ac <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800c572:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c576:	3301      	adds	r3, #1
 800c578:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c57c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c580:	2b01      	cmp	r3, #1
 800c582:	d805      	bhi.n	800c590 <USBH_ParseCfgDesc+0x1c8>
 800c584:	6a3b      	ldr	r3, [r7, #32]
 800c586:	885a      	ldrh	r2, [r3, #2]
 800c588:	8afb      	ldrh	r3, [r7, #22]
 800c58a:	429a      	cmp	r2, r3
 800c58c:	f63f af74 	bhi.w	800c478 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800c590:	6a3b      	ldr	r3, [r7, #32]
 800c592:	791b      	ldrb	r3, [r3, #4]
 800c594:	2b02      	cmp	r3, #2
 800c596:	bf28      	it	cs
 800c598:	2302      	movcs	r3, #2
 800c59a:	b2db      	uxtb	r3, r3
 800c59c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c5a0:	429a      	cmp	r2, r3
 800c5a2:	d201      	bcs.n	800c5a8 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800c5a4:	2303      	movs	r3, #3
 800c5a6:	e001      	b.n	800c5ac <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800c5a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	3730      	adds	r7, #48	; 0x30
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}

0800c5b4 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b083      	sub	sp, #12
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
 800c5bc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	781a      	ldrb	r2, [r3, #0]
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	785a      	ldrb	r2, [r3, #1]
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800c5ce:	683b      	ldr	r3, [r7, #0]
 800c5d0:	789a      	ldrb	r2, [r3, #2]
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	78da      	ldrb	r2, [r3, #3]
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	791a      	ldrb	r2, [r3, #4]
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	795a      	ldrb	r2, [r3, #5]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	799a      	ldrb	r2, [r3, #6]
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800c5f6:	683b      	ldr	r3, [r7, #0]
 800c5f8:	79da      	ldrb	r2, [r3, #7]
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	7a1a      	ldrb	r2, [r3, #8]
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	721a      	strb	r2, [r3, #8]
}
 800c606:	bf00      	nop
 800c608:	370c      	adds	r7, #12
 800c60a:	46bd      	mov	sp, r7
 800c60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c610:	4770      	bx	lr

0800c612 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800c612:	b480      	push	{r7}
 800c614:	b087      	sub	sp, #28
 800c616:	af00      	add	r7, sp, #0
 800c618:	60f8      	str	r0, [r7, #12]
 800c61a:	60b9      	str	r1, [r7, #8]
 800c61c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800c61e:	2300      	movs	r3, #0
 800c620:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	781a      	ldrb	r2, [r3, #0]
 800c626:	68bb      	ldr	r3, [r7, #8]
 800c628:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	785a      	ldrb	r2, [r3, #1]
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	789a      	ldrb	r2, [r3, #2]
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	78da      	ldrb	r2, [r3, #3]
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	3304      	adds	r3, #4
 800c646:	781b      	ldrb	r3, [r3, #0]
 800c648:	b29a      	uxth	r2, r3
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	3305      	adds	r3, #5
 800c64e:	781b      	ldrb	r3, [r3, #0]
 800c650:	b29b      	uxth	r3, r3
 800c652:	021b      	lsls	r3, r3, #8
 800c654:	b29b      	uxth	r3, r3
 800c656:	4313      	orrs	r3, r2
 800c658:	b29a      	uxth	r2, r3
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	799a      	ldrb	r2, [r3, #6]
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	889b      	ldrh	r3, [r3, #4]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d102      	bne.n	800c674 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800c66e:	2303      	movs	r3, #3
 800c670:	75fb      	strb	r3, [r7, #23]
 800c672:	e033      	b.n	800c6dc <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800c674:	68bb      	ldr	r3, [r7, #8]
 800c676:	889b      	ldrh	r3, [r3, #4]
 800c678:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c67c:	f023 0307 	bic.w	r3, r3, #7
 800c680:	b29a      	uxth	r2, r3
 800c682:	68bb      	ldr	r3, [r7, #8]
 800c684:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800c686:	68bb      	ldr	r3, [r7, #8]
 800c688:	889b      	ldrh	r3, [r3, #4]
 800c68a:	b21a      	sxth	r2, r3
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	3304      	adds	r3, #4
 800c690:	781b      	ldrb	r3, [r3, #0]
 800c692:	b299      	uxth	r1, r3
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	3305      	adds	r3, #5
 800c698:	781b      	ldrb	r3, [r3, #0]
 800c69a:	b29b      	uxth	r3, r3
 800c69c:	021b      	lsls	r3, r3, #8
 800c69e:	b29b      	uxth	r3, r3
 800c6a0:	430b      	orrs	r3, r1
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d110      	bne.n	800c6ce <USBH_ParseEPDesc+0xbc>
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	3304      	adds	r3, #4
 800c6b0:	781b      	ldrb	r3, [r3, #0]
 800c6b2:	b299      	uxth	r1, r3
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	3305      	adds	r3, #5
 800c6b8:	781b      	ldrb	r3, [r3, #0]
 800c6ba:	b29b      	uxth	r3, r3
 800c6bc:	021b      	lsls	r3, r3, #8
 800c6be:	b29b      	uxth	r3, r3
 800c6c0:	430b      	orrs	r3, r1
 800c6c2:	b29b      	uxth	r3, r3
 800c6c4:	b21b      	sxth	r3, r3
 800c6c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c6ca:	b21b      	sxth	r3, r3
 800c6cc:	e001      	b.n	800c6d2 <USBH_ParseEPDesc+0xc0>
 800c6ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	b21b      	sxth	r3, r3
 800c6d6:	b29a      	uxth	r2, r3
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d116      	bne.n	800c714 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c6e6:	68bb      	ldr	r3, [r7, #8]
 800c6e8:	78db      	ldrb	r3, [r3, #3]
 800c6ea:	f003 0303 	and.w	r3, r3, #3
 800c6ee:	2b01      	cmp	r3, #1
 800c6f0:	d005      	beq.n	800c6fe <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	78db      	ldrb	r3, [r3, #3]
 800c6f6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c6fa:	2b03      	cmp	r3, #3
 800c6fc:	d127      	bne.n	800c74e <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	799b      	ldrb	r3, [r3, #6]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d003      	beq.n	800c70e <USBH_ParseEPDesc+0xfc>
 800c706:	68bb      	ldr	r3, [r7, #8]
 800c708:	799b      	ldrb	r3, [r3, #6]
 800c70a:	2b10      	cmp	r3, #16
 800c70c:	d91f      	bls.n	800c74e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800c70e:	2303      	movs	r3, #3
 800c710:	75fb      	strb	r3, [r7, #23]
 800c712:	e01c      	b.n	800c74e <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	78db      	ldrb	r3, [r3, #3]
 800c718:	f003 0303 	and.w	r3, r3, #3
 800c71c:	2b01      	cmp	r3, #1
 800c71e:	d10a      	bne.n	800c736 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	799b      	ldrb	r3, [r3, #6]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d003      	beq.n	800c730 <USBH_ParseEPDesc+0x11e>
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	799b      	ldrb	r3, [r3, #6]
 800c72c:	2b10      	cmp	r3, #16
 800c72e:	d90e      	bls.n	800c74e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800c730:	2303      	movs	r3, #3
 800c732:	75fb      	strb	r3, [r7, #23]
 800c734:	e00b      	b.n	800c74e <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c736:	68bb      	ldr	r3, [r7, #8]
 800c738:	78db      	ldrb	r3, [r3, #3]
 800c73a:	f003 0303 	and.w	r3, r3, #3
 800c73e:	2b03      	cmp	r3, #3
 800c740:	d105      	bne.n	800c74e <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	799b      	ldrb	r3, [r3, #6]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d101      	bne.n	800c74e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800c74a:	2303      	movs	r3, #3
 800c74c:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800c74e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c750:	4618      	mov	r0, r3
 800c752:	371c      	adds	r7, #28
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr

0800c75c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b087      	sub	sp, #28
 800c760:	af00      	add	r7, sp, #0
 800c762:	60f8      	str	r0, [r7, #12]
 800c764:	60b9      	str	r1, [r7, #8]
 800c766:	4613      	mov	r3, r2
 800c768:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	3301      	adds	r3, #1
 800c76e:	781b      	ldrb	r3, [r3, #0]
 800c770:	2b03      	cmp	r3, #3
 800c772:	d120      	bne.n	800c7b6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	781b      	ldrb	r3, [r3, #0]
 800c778:	1e9a      	subs	r2, r3, #2
 800c77a:	88fb      	ldrh	r3, [r7, #6]
 800c77c:	4293      	cmp	r3, r2
 800c77e:	bf28      	it	cs
 800c780:	4613      	movcs	r3, r2
 800c782:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	3302      	adds	r3, #2
 800c788:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c78a:	2300      	movs	r3, #0
 800c78c:	82fb      	strh	r3, [r7, #22]
 800c78e:	e00b      	b.n	800c7a8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c790:	8afb      	ldrh	r3, [r7, #22]
 800c792:	68fa      	ldr	r2, [r7, #12]
 800c794:	4413      	add	r3, r2
 800c796:	781a      	ldrb	r2, [r3, #0]
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	3301      	adds	r3, #1
 800c7a0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c7a2:	8afb      	ldrh	r3, [r7, #22]
 800c7a4:	3302      	adds	r3, #2
 800c7a6:	82fb      	strh	r3, [r7, #22]
 800c7a8:	8afa      	ldrh	r2, [r7, #22]
 800c7aa:	8abb      	ldrh	r3, [r7, #20]
 800c7ac:	429a      	cmp	r2, r3
 800c7ae:	d3ef      	bcc.n	800c790 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	2200      	movs	r2, #0
 800c7b4:	701a      	strb	r2, [r3, #0]
  }
}
 800c7b6:	bf00      	nop
 800c7b8:	371c      	adds	r7, #28
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c0:	4770      	bx	lr

0800c7c2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800c7c2:	b480      	push	{r7}
 800c7c4:	b085      	sub	sp, #20
 800c7c6:	af00      	add	r7, sp, #0
 800c7c8:	6078      	str	r0, [r7, #4]
 800c7ca:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	881a      	ldrh	r2, [r3, #0]
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	781b      	ldrb	r3, [r3, #0]
 800c7d4:	b29b      	uxth	r3, r3
 800c7d6:	4413      	add	r3, r2
 800c7d8:	b29a      	uxth	r2, r3
 800c7da:	683b      	ldr	r3, [r7, #0]
 800c7dc:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	781b      	ldrb	r3, [r3, #0]
 800c7e2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	4413      	add	r3, r2
 800c7e8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c7ea:	68fb      	ldr	r3, [r7, #12]
}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	3714      	adds	r7, #20
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr

0800c7f8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b086      	sub	sp, #24
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	60f8      	str	r0, [r7, #12]
 800c800:	60b9      	str	r1, [r7, #8]
 800c802:	4613      	mov	r3, r2
 800c804:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c806:	2301      	movs	r3, #1
 800c808:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	789b      	ldrb	r3, [r3, #2]
 800c80e:	2b01      	cmp	r3, #1
 800c810:	d002      	beq.n	800c818 <USBH_CtlReq+0x20>
 800c812:	2b02      	cmp	r3, #2
 800c814:	d00f      	beq.n	800c836 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800c816:	e027      	b.n	800c868 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	68ba      	ldr	r2, [r7, #8]
 800c81c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	88fa      	ldrh	r2, [r7, #6]
 800c822:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	2201      	movs	r2, #1
 800c828:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	2202      	movs	r2, #2
 800c82e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c830:	2301      	movs	r3, #1
 800c832:	75fb      	strb	r3, [r7, #23]
      break;
 800c834:	e018      	b.n	800c868 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800c836:	68f8      	ldr	r0, [r7, #12]
 800c838:	f000 f81c 	bl	800c874 <USBH_HandleControl>
 800c83c:	4603      	mov	r3, r0
 800c83e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c840:	7dfb      	ldrb	r3, [r7, #23]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d002      	beq.n	800c84c <USBH_CtlReq+0x54>
 800c846:	7dfb      	ldrb	r3, [r7, #23]
 800c848:	2b03      	cmp	r3, #3
 800c84a:	d106      	bne.n	800c85a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	2201      	movs	r2, #1
 800c850:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	2200      	movs	r2, #0
 800c856:	761a      	strb	r2, [r3, #24]
      break;
 800c858:	e005      	b.n	800c866 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800c85a:	7dfb      	ldrb	r3, [r7, #23]
 800c85c:	2b02      	cmp	r3, #2
 800c85e:	d102      	bne.n	800c866 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	2201      	movs	r2, #1
 800c864:	709a      	strb	r2, [r3, #2]
      break;
 800c866:	bf00      	nop
  }
  return status;
 800c868:	7dfb      	ldrb	r3, [r7, #23]
}
 800c86a:	4618      	mov	r0, r3
 800c86c:	3718      	adds	r7, #24
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}
	...

0800c874 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b086      	sub	sp, #24
 800c878:	af02      	add	r7, sp, #8
 800c87a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c87c:	2301      	movs	r3, #1
 800c87e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c880:	2300      	movs	r3, #0
 800c882:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	7e1b      	ldrb	r3, [r3, #24]
 800c888:	3b01      	subs	r3, #1
 800c88a:	2b0a      	cmp	r3, #10
 800c88c:	f200 8156 	bhi.w	800cb3c <USBH_HandleControl+0x2c8>
 800c890:	a201      	add	r2, pc, #4	; (adr r2, 800c898 <USBH_HandleControl+0x24>)
 800c892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c896:	bf00      	nop
 800c898:	0800c8c5 	.word	0x0800c8c5
 800c89c:	0800c8df 	.word	0x0800c8df
 800c8a0:	0800c949 	.word	0x0800c949
 800c8a4:	0800c96f 	.word	0x0800c96f
 800c8a8:	0800c9a7 	.word	0x0800c9a7
 800c8ac:	0800c9d1 	.word	0x0800c9d1
 800c8b0:	0800ca23 	.word	0x0800ca23
 800c8b4:	0800ca45 	.word	0x0800ca45
 800c8b8:	0800ca81 	.word	0x0800ca81
 800c8bc:	0800caa7 	.word	0x0800caa7
 800c8c0:	0800cae5 	.word	0x0800cae5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f103 0110 	add.w	r1, r3, #16
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	795b      	ldrb	r3, [r3, #5]
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	6878      	ldr	r0, [r7, #4]
 800c8d2:	f000 f943 	bl	800cb5c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2202      	movs	r2, #2
 800c8da:	761a      	strb	r2, [r3, #24]
      break;
 800c8dc:	e139      	b.n	800cb52 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	795b      	ldrb	r3, [r3, #5]
 800c8e2:	4619      	mov	r1, r3
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f003 f853 	bl	800f990 <USBH_LL_GetURBState>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c8ee:	7bbb      	ldrb	r3, [r7, #14]
 800c8f0:	2b01      	cmp	r3, #1
 800c8f2:	d11e      	bne.n	800c932 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	7c1b      	ldrb	r3, [r3, #16]
 800c8f8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c8fc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	8adb      	ldrh	r3, [r3, #22]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d00a      	beq.n	800c91c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c906:	7b7b      	ldrb	r3, [r7, #13]
 800c908:	2b80      	cmp	r3, #128	; 0x80
 800c90a:	d103      	bne.n	800c914 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	2203      	movs	r2, #3
 800c910:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c912:	e115      	b.n	800cb40 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2205      	movs	r2, #5
 800c918:	761a      	strb	r2, [r3, #24]
      break;
 800c91a:	e111      	b.n	800cb40 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800c91c:	7b7b      	ldrb	r3, [r7, #13]
 800c91e:	2b80      	cmp	r3, #128	; 0x80
 800c920:	d103      	bne.n	800c92a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2209      	movs	r2, #9
 800c926:	761a      	strb	r2, [r3, #24]
      break;
 800c928:	e10a      	b.n	800cb40 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2207      	movs	r2, #7
 800c92e:	761a      	strb	r2, [r3, #24]
      break;
 800c930:	e106      	b.n	800cb40 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c932:	7bbb      	ldrb	r3, [r7, #14]
 800c934:	2b04      	cmp	r3, #4
 800c936:	d003      	beq.n	800c940 <USBH_HandleControl+0xcc>
 800c938:	7bbb      	ldrb	r3, [r7, #14]
 800c93a:	2b02      	cmp	r3, #2
 800c93c:	f040 8100 	bne.w	800cb40 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	220b      	movs	r2, #11
 800c944:	761a      	strb	r2, [r3, #24]
      break;
 800c946:	e0fb      	b.n	800cb40 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c94e:	b29a      	uxth	r2, r3
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	6899      	ldr	r1, [r3, #8]
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	899a      	ldrh	r2, [r3, #12]
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	791b      	ldrb	r3, [r3, #4]
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f000 f93a 	bl	800cbda <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2204      	movs	r2, #4
 800c96a:	761a      	strb	r2, [r3, #24]
      break;
 800c96c:	e0f1      	b.n	800cb52 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	791b      	ldrb	r3, [r3, #4]
 800c972:	4619      	mov	r1, r3
 800c974:	6878      	ldr	r0, [r7, #4]
 800c976:	f003 f80b 	bl	800f990 <USBH_LL_GetURBState>
 800c97a:	4603      	mov	r3, r0
 800c97c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c97e:	7bbb      	ldrb	r3, [r7, #14]
 800c980:	2b01      	cmp	r3, #1
 800c982:	d102      	bne.n	800c98a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	2209      	movs	r2, #9
 800c988:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800c98a:	7bbb      	ldrb	r3, [r7, #14]
 800c98c:	2b05      	cmp	r3, #5
 800c98e:	d102      	bne.n	800c996 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800c990:	2303      	movs	r3, #3
 800c992:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c994:	e0d6      	b.n	800cb44 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800c996:	7bbb      	ldrb	r3, [r7, #14]
 800c998:	2b04      	cmp	r3, #4
 800c99a:	f040 80d3 	bne.w	800cb44 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	220b      	movs	r2, #11
 800c9a2:	761a      	strb	r2, [r3, #24]
      break;
 800c9a4:	e0ce      	b.n	800cb44 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6899      	ldr	r1, [r3, #8]
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	899a      	ldrh	r2, [r3, #12]
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	795b      	ldrb	r3, [r3, #5]
 800c9b2:	2001      	movs	r0, #1
 800c9b4:	9000      	str	r0, [sp, #0]
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f000 f8ea 	bl	800cb90 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c9c2:	b29a      	uxth	r2, r3
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2206      	movs	r2, #6
 800c9cc:	761a      	strb	r2, [r3, #24]
      break;
 800c9ce:	e0c0      	b.n	800cb52 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	795b      	ldrb	r3, [r3, #5]
 800c9d4:	4619      	mov	r1, r3
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	f002 ffda 	bl	800f990 <USBH_LL_GetURBState>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c9e0:	7bbb      	ldrb	r3, [r7, #14]
 800c9e2:	2b01      	cmp	r3, #1
 800c9e4:	d103      	bne.n	800c9ee <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2207      	movs	r2, #7
 800c9ea:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c9ec:	e0ac      	b.n	800cb48 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800c9ee:	7bbb      	ldrb	r3, [r7, #14]
 800c9f0:	2b05      	cmp	r3, #5
 800c9f2:	d105      	bne.n	800ca00 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	220c      	movs	r2, #12
 800c9f8:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c9fa:	2303      	movs	r3, #3
 800c9fc:	73fb      	strb	r3, [r7, #15]
      break;
 800c9fe:	e0a3      	b.n	800cb48 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ca00:	7bbb      	ldrb	r3, [r7, #14]
 800ca02:	2b02      	cmp	r3, #2
 800ca04:	d103      	bne.n	800ca0e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2205      	movs	r2, #5
 800ca0a:	761a      	strb	r2, [r3, #24]
      break;
 800ca0c:	e09c      	b.n	800cb48 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800ca0e:	7bbb      	ldrb	r3, [r7, #14]
 800ca10:	2b04      	cmp	r3, #4
 800ca12:	f040 8099 	bne.w	800cb48 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	220b      	movs	r2, #11
 800ca1a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800ca1c:	2302      	movs	r3, #2
 800ca1e:	73fb      	strb	r3, [r7, #15]
      break;
 800ca20:	e092      	b.n	800cb48 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	791b      	ldrb	r3, [r3, #4]
 800ca26:	2200      	movs	r2, #0
 800ca28:	2100      	movs	r1, #0
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f000 f8d5 	bl	800cbda <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ca36:	b29a      	uxth	r2, r3
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	2208      	movs	r2, #8
 800ca40:	761a      	strb	r2, [r3, #24]

      break;
 800ca42:	e086      	b.n	800cb52 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	791b      	ldrb	r3, [r3, #4]
 800ca48:	4619      	mov	r1, r3
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	f002 ffa0 	bl	800f990 <USBH_LL_GetURBState>
 800ca50:	4603      	mov	r3, r0
 800ca52:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ca54:	7bbb      	ldrb	r3, [r7, #14]
 800ca56:	2b01      	cmp	r3, #1
 800ca58:	d105      	bne.n	800ca66 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	220d      	movs	r2, #13
 800ca5e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800ca60:	2300      	movs	r3, #0
 800ca62:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ca64:	e072      	b.n	800cb4c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800ca66:	7bbb      	ldrb	r3, [r7, #14]
 800ca68:	2b04      	cmp	r3, #4
 800ca6a:	d103      	bne.n	800ca74 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	220b      	movs	r2, #11
 800ca70:	761a      	strb	r2, [r3, #24]
      break;
 800ca72:	e06b      	b.n	800cb4c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800ca74:	7bbb      	ldrb	r3, [r7, #14]
 800ca76:	2b05      	cmp	r3, #5
 800ca78:	d168      	bne.n	800cb4c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800ca7a:	2303      	movs	r3, #3
 800ca7c:	73fb      	strb	r3, [r7, #15]
      break;
 800ca7e:	e065      	b.n	800cb4c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	795b      	ldrb	r3, [r3, #5]
 800ca84:	2201      	movs	r2, #1
 800ca86:	9200      	str	r2, [sp, #0]
 800ca88:	2200      	movs	r2, #0
 800ca8a:	2100      	movs	r1, #0
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	f000 f87f 	bl	800cb90 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ca98:	b29a      	uxth	r2, r3
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	220a      	movs	r2, #10
 800caa2:	761a      	strb	r2, [r3, #24]
      break;
 800caa4:	e055      	b.n	800cb52 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	795b      	ldrb	r3, [r3, #5]
 800caaa:	4619      	mov	r1, r3
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f002 ff6f 	bl	800f990 <USBH_LL_GetURBState>
 800cab2:	4603      	mov	r3, r0
 800cab4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800cab6:	7bbb      	ldrb	r3, [r7, #14]
 800cab8:	2b01      	cmp	r3, #1
 800caba:	d105      	bne.n	800cac8 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800cabc:	2300      	movs	r3, #0
 800cabe:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	220d      	movs	r2, #13
 800cac4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800cac6:	e043      	b.n	800cb50 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cac8:	7bbb      	ldrb	r3, [r7, #14]
 800caca:	2b02      	cmp	r3, #2
 800cacc:	d103      	bne.n	800cad6 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2209      	movs	r2, #9
 800cad2:	761a      	strb	r2, [r3, #24]
      break;
 800cad4:	e03c      	b.n	800cb50 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800cad6:	7bbb      	ldrb	r3, [r7, #14]
 800cad8:	2b04      	cmp	r3, #4
 800cada:	d139      	bne.n	800cb50 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	220b      	movs	r2, #11
 800cae0:	761a      	strb	r2, [r3, #24]
      break;
 800cae2:	e035      	b.n	800cb50 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	7e5b      	ldrb	r3, [r3, #25]
 800cae8:	3301      	adds	r3, #1
 800caea:	b2da      	uxtb	r2, r3
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	765a      	strb	r2, [r3, #25]
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	7e5b      	ldrb	r3, [r3, #25]
 800caf4:	2b02      	cmp	r3, #2
 800caf6:	d806      	bhi.n	800cb06 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	2201      	movs	r2, #1
 800cafc:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2201      	movs	r2, #1
 800cb02:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800cb04:	e025      	b.n	800cb52 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cb0c:	2106      	movs	r1, #6
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2200      	movs	r2, #0
 800cb16:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	795b      	ldrb	r3, [r3, #5]
 800cb1c:	4619      	mov	r1, r3
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f000 f90c 	bl	800cd3c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	791b      	ldrb	r3, [r3, #4]
 800cb28:	4619      	mov	r1, r3
 800cb2a:	6878      	ldr	r0, [r7, #4]
 800cb2c:	f000 f906 	bl	800cd3c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	2200      	movs	r2, #0
 800cb34:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800cb36:	2302      	movs	r3, #2
 800cb38:	73fb      	strb	r3, [r7, #15]
      break;
 800cb3a:	e00a      	b.n	800cb52 <USBH_HandleControl+0x2de>

    default:
      break;
 800cb3c:	bf00      	nop
 800cb3e:	e008      	b.n	800cb52 <USBH_HandleControl+0x2de>
      break;
 800cb40:	bf00      	nop
 800cb42:	e006      	b.n	800cb52 <USBH_HandleControl+0x2de>
      break;
 800cb44:	bf00      	nop
 800cb46:	e004      	b.n	800cb52 <USBH_HandleControl+0x2de>
      break;
 800cb48:	bf00      	nop
 800cb4a:	e002      	b.n	800cb52 <USBH_HandleControl+0x2de>
      break;
 800cb4c:	bf00      	nop
 800cb4e:	e000      	b.n	800cb52 <USBH_HandleControl+0x2de>
      break;
 800cb50:	bf00      	nop
  }

  return status;
 800cb52:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	3710      	adds	r7, #16
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd80      	pop	{r7, pc}

0800cb5c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b088      	sub	sp, #32
 800cb60:	af04      	add	r7, sp, #16
 800cb62:	60f8      	str	r0, [r7, #12]
 800cb64:	60b9      	str	r1, [r7, #8]
 800cb66:	4613      	mov	r3, r2
 800cb68:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cb6a:	79f9      	ldrb	r1, [r7, #7]
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	9303      	str	r3, [sp, #12]
 800cb70:	2308      	movs	r3, #8
 800cb72:	9302      	str	r3, [sp, #8]
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	9301      	str	r3, [sp, #4]
 800cb78:	2300      	movs	r3, #0
 800cb7a:	9300      	str	r3, [sp, #0]
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	2200      	movs	r2, #0
 800cb80:	68f8      	ldr	r0, [r7, #12]
 800cb82:	f002 fed4 	bl	800f92e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800cb86:	2300      	movs	r3, #0
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3710      	adds	r7, #16
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}

0800cb90 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b088      	sub	sp, #32
 800cb94:	af04      	add	r7, sp, #16
 800cb96:	60f8      	str	r0, [r7, #12]
 800cb98:	60b9      	str	r1, [r7, #8]
 800cb9a:	4611      	mov	r1, r2
 800cb9c:	461a      	mov	r2, r3
 800cb9e:	460b      	mov	r3, r1
 800cba0:	80fb      	strh	r3, [r7, #6]
 800cba2:	4613      	mov	r3, r2
 800cba4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d001      	beq.n	800cbb4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cbb4:	7979      	ldrb	r1, [r7, #5]
 800cbb6:	7e3b      	ldrb	r3, [r7, #24]
 800cbb8:	9303      	str	r3, [sp, #12]
 800cbba:	88fb      	ldrh	r3, [r7, #6]
 800cbbc:	9302      	str	r3, [sp, #8]
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	9301      	str	r3, [sp, #4]
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	9300      	str	r3, [sp, #0]
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	2200      	movs	r2, #0
 800cbca:	68f8      	ldr	r0, [r7, #12]
 800cbcc:	f002 feaf 	bl	800f92e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cbd0:	2300      	movs	r3, #0
}
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	3710      	adds	r7, #16
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}

0800cbda <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800cbda:	b580      	push	{r7, lr}
 800cbdc:	b088      	sub	sp, #32
 800cbde:	af04      	add	r7, sp, #16
 800cbe0:	60f8      	str	r0, [r7, #12]
 800cbe2:	60b9      	str	r1, [r7, #8]
 800cbe4:	4611      	mov	r1, r2
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	460b      	mov	r3, r1
 800cbea:	80fb      	strh	r3, [r7, #6]
 800cbec:	4613      	mov	r3, r2
 800cbee:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cbf0:	7979      	ldrb	r1, [r7, #5]
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	9303      	str	r3, [sp, #12]
 800cbf6:	88fb      	ldrh	r3, [r7, #6]
 800cbf8:	9302      	str	r3, [sp, #8]
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	9301      	str	r3, [sp, #4]
 800cbfe:	2301      	movs	r3, #1
 800cc00:	9300      	str	r3, [sp, #0]
 800cc02:	2300      	movs	r3, #0
 800cc04:	2201      	movs	r2, #1
 800cc06:	68f8      	ldr	r0, [r7, #12]
 800cc08:	f002 fe91 	bl	800f92e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cc0c:	2300      	movs	r3, #0

}
 800cc0e:	4618      	mov	r0, r3
 800cc10:	3710      	adds	r7, #16
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}

0800cc16 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800cc16:	b580      	push	{r7, lr}
 800cc18:	b088      	sub	sp, #32
 800cc1a:	af04      	add	r7, sp, #16
 800cc1c:	60f8      	str	r0, [r7, #12]
 800cc1e:	60b9      	str	r1, [r7, #8]
 800cc20:	4611      	mov	r1, r2
 800cc22:	461a      	mov	r2, r3
 800cc24:	460b      	mov	r3, r1
 800cc26:	80fb      	strh	r3, [r7, #6]
 800cc28:	4613      	mov	r3, r2
 800cc2a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d001      	beq.n	800cc3a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800cc36:	2300      	movs	r3, #0
 800cc38:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cc3a:	7979      	ldrb	r1, [r7, #5]
 800cc3c:	7e3b      	ldrb	r3, [r7, #24]
 800cc3e:	9303      	str	r3, [sp, #12]
 800cc40:	88fb      	ldrh	r3, [r7, #6]
 800cc42:	9302      	str	r3, [sp, #8]
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	9301      	str	r3, [sp, #4]
 800cc48:	2301      	movs	r3, #1
 800cc4a:	9300      	str	r3, [sp, #0]
 800cc4c:	2302      	movs	r3, #2
 800cc4e:	2200      	movs	r2, #0
 800cc50:	68f8      	ldr	r0, [r7, #12]
 800cc52:	f002 fe6c 	bl	800f92e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800cc56:	2300      	movs	r3, #0
}
 800cc58:	4618      	mov	r0, r3
 800cc5a:	3710      	adds	r7, #16
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	bd80      	pop	{r7, pc}

0800cc60 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b088      	sub	sp, #32
 800cc64:	af04      	add	r7, sp, #16
 800cc66:	60f8      	str	r0, [r7, #12]
 800cc68:	60b9      	str	r1, [r7, #8]
 800cc6a:	4611      	mov	r1, r2
 800cc6c:	461a      	mov	r2, r3
 800cc6e:	460b      	mov	r3, r1
 800cc70:	80fb      	strh	r3, [r7, #6]
 800cc72:	4613      	mov	r3, r2
 800cc74:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cc76:	7979      	ldrb	r1, [r7, #5]
 800cc78:	2300      	movs	r3, #0
 800cc7a:	9303      	str	r3, [sp, #12]
 800cc7c:	88fb      	ldrh	r3, [r7, #6]
 800cc7e:	9302      	str	r3, [sp, #8]
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	9301      	str	r3, [sp, #4]
 800cc84:	2301      	movs	r3, #1
 800cc86:	9300      	str	r3, [sp, #0]
 800cc88:	2302      	movs	r3, #2
 800cc8a:	2201      	movs	r2, #1
 800cc8c:	68f8      	ldr	r0, [r7, #12]
 800cc8e:	f002 fe4e 	bl	800f92e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cc92:	2300      	movs	r3, #0
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	3710      	adds	r7, #16
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}

0800cc9c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b086      	sub	sp, #24
 800cca0:	af04      	add	r7, sp, #16
 800cca2:	6078      	str	r0, [r7, #4]
 800cca4:	4608      	mov	r0, r1
 800cca6:	4611      	mov	r1, r2
 800cca8:	461a      	mov	r2, r3
 800ccaa:	4603      	mov	r3, r0
 800ccac:	70fb      	strb	r3, [r7, #3]
 800ccae:	460b      	mov	r3, r1
 800ccb0:	70bb      	strb	r3, [r7, #2]
 800ccb2:	4613      	mov	r3, r2
 800ccb4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ccb6:	7878      	ldrb	r0, [r7, #1]
 800ccb8:	78ba      	ldrb	r2, [r7, #2]
 800ccba:	78f9      	ldrb	r1, [r7, #3]
 800ccbc:	8b3b      	ldrh	r3, [r7, #24]
 800ccbe:	9302      	str	r3, [sp, #8]
 800ccc0:	7d3b      	ldrb	r3, [r7, #20]
 800ccc2:	9301      	str	r3, [sp, #4]
 800ccc4:	7c3b      	ldrb	r3, [r7, #16]
 800ccc6:	9300      	str	r3, [sp, #0]
 800ccc8:	4603      	mov	r3, r0
 800ccca:	6878      	ldr	r0, [r7, #4]
 800cccc:	f002 fde1 	bl	800f892 <USBH_LL_OpenPipe>

  return USBH_OK;
 800ccd0:	2300      	movs	r3, #0
}
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	3708      	adds	r7, #8
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	bd80      	pop	{r7, pc}

0800ccda <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ccda:	b580      	push	{r7, lr}
 800ccdc:	b082      	sub	sp, #8
 800ccde:	af00      	add	r7, sp, #0
 800cce0:	6078      	str	r0, [r7, #4]
 800cce2:	460b      	mov	r3, r1
 800cce4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800cce6:	78fb      	ldrb	r3, [r7, #3]
 800cce8:	4619      	mov	r1, r3
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f002 fe00 	bl	800f8f0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ccf0:	2300      	movs	r3, #0
}
 800ccf2:	4618      	mov	r0, r3
 800ccf4:	3708      	adds	r7, #8
 800ccf6:	46bd      	mov	sp, r7
 800ccf8:	bd80      	pop	{r7, pc}

0800ccfa <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ccfa:	b580      	push	{r7, lr}
 800ccfc:	b084      	sub	sp, #16
 800ccfe:	af00      	add	r7, sp, #0
 800cd00:	6078      	str	r0, [r7, #4]
 800cd02:	460b      	mov	r3, r1
 800cd04:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f000 f836 	bl	800cd78 <USBH_GetFreePipe>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800cd10:	89fb      	ldrh	r3, [r7, #14]
 800cd12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cd16:	4293      	cmp	r3, r2
 800cd18:	d00a      	beq.n	800cd30 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800cd1a:	78fa      	ldrb	r2, [r7, #3]
 800cd1c:	89fb      	ldrh	r3, [r7, #14]
 800cd1e:	f003 030f 	and.w	r3, r3, #15
 800cd22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cd26:	6879      	ldr	r1, [r7, #4]
 800cd28:	33e0      	adds	r3, #224	; 0xe0
 800cd2a:	009b      	lsls	r3, r3, #2
 800cd2c:	440b      	add	r3, r1
 800cd2e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800cd30:	89fb      	ldrh	r3, [r7, #14]
 800cd32:	b2db      	uxtb	r3, r3
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3710      	adds	r7, #16
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b083      	sub	sp, #12
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
 800cd44:	460b      	mov	r3, r1
 800cd46:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800cd48:	78fb      	ldrb	r3, [r7, #3]
 800cd4a:	2b0f      	cmp	r3, #15
 800cd4c:	d80d      	bhi.n	800cd6a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800cd4e:	78fb      	ldrb	r3, [r7, #3]
 800cd50:	687a      	ldr	r2, [r7, #4]
 800cd52:	33e0      	adds	r3, #224	; 0xe0
 800cd54:	009b      	lsls	r3, r3, #2
 800cd56:	4413      	add	r3, r2
 800cd58:	685a      	ldr	r2, [r3, #4]
 800cd5a:	78fb      	ldrb	r3, [r7, #3]
 800cd5c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800cd60:	6879      	ldr	r1, [r7, #4]
 800cd62:	33e0      	adds	r3, #224	; 0xe0
 800cd64:	009b      	lsls	r3, r3, #2
 800cd66:	440b      	add	r3, r1
 800cd68:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800cd6a:	2300      	movs	r3, #0
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	370c      	adds	r7, #12
 800cd70:	46bd      	mov	sp, r7
 800cd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd76:	4770      	bx	lr

0800cd78 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800cd78:	b480      	push	{r7}
 800cd7a:	b085      	sub	sp, #20
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800cd80:	2300      	movs	r3, #0
 800cd82:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800cd84:	2300      	movs	r3, #0
 800cd86:	73fb      	strb	r3, [r7, #15]
 800cd88:	e00f      	b.n	800cdaa <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800cd8a:	7bfb      	ldrb	r3, [r7, #15]
 800cd8c:	687a      	ldr	r2, [r7, #4]
 800cd8e:	33e0      	adds	r3, #224	; 0xe0
 800cd90:	009b      	lsls	r3, r3, #2
 800cd92:	4413      	add	r3, r2
 800cd94:	685b      	ldr	r3, [r3, #4]
 800cd96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d102      	bne.n	800cda4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800cd9e:	7bfb      	ldrb	r3, [r7, #15]
 800cda0:	b29b      	uxth	r3, r3
 800cda2:	e007      	b.n	800cdb4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800cda4:	7bfb      	ldrb	r3, [r7, #15]
 800cda6:	3301      	adds	r3, #1
 800cda8:	73fb      	strb	r3, [r7, #15]
 800cdaa:	7bfb      	ldrb	r3, [r7, #15]
 800cdac:	2b0f      	cmp	r3, #15
 800cdae:	d9ec      	bls.n	800cd8a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800cdb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	3714      	adds	r7, #20
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbe:	4770      	bx	lr

0800cdc0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800cdc0:	b580      	push	{r7, lr}
 800cdc2:	b084      	sub	sp, #16
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800cdca:	79fb      	ldrb	r3, [r7, #7]
 800cdcc:	4a08      	ldr	r2, [pc, #32]	; (800cdf0 <disk_status+0x30>)
 800cdce:	009b      	lsls	r3, r3, #2
 800cdd0:	4413      	add	r3, r2
 800cdd2:	685b      	ldr	r3, [r3, #4]
 800cdd4:	685b      	ldr	r3, [r3, #4]
 800cdd6:	79fa      	ldrb	r2, [r7, #7]
 800cdd8:	4905      	ldr	r1, [pc, #20]	; (800cdf0 <disk_status+0x30>)
 800cdda:	440a      	add	r2, r1
 800cddc:	7a12      	ldrb	r2, [r2, #8]
 800cdde:	4610      	mov	r0, r2
 800cde0:	4798      	blx	r3
 800cde2:	4603      	mov	r3, r0
 800cde4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800cde6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	3710      	adds	r7, #16
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bd80      	pop	{r7, pc}
 800cdf0:	200017cc 	.word	0x200017cc

0800cdf4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b084      	sub	sp, #16
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800ce02:	79fb      	ldrb	r3, [r7, #7]
 800ce04:	4a0d      	ldr	r2, [pc, #52]	; (800ce3c <disk_initialize+0x48>)
 800ce06:	5cd3      	ldrb	r3, [r2, r3]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d111      	bne.n	800ce30 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800ce0c:	79fb      	ldrb	r3, [r7, #7]
 800ce0e:	4a0b      	ldr	r2, [pc, #44]	; (800ce3c <disk_initialize+0x48>)
 800ce10:	2101      	movs	r1, #1
 800ce12:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ce14:	79fb      	ldrb	r3, [r7, #7]
 800ce16:	4a09      	ldr	r2, [pc, #36]	; (800ce3c <disk_initialize+0x48>)
 800ce18:	009b      	lsls	r3, r3, #2
 800ce1a:	4413      	add	r3, r2
 800ce1c:	685b      	ldr	r3, [r3, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	79fa      	ldrb	r2, [r7, #7]
 800ce22:	4906      	ldr	r1, [pc, #24]	; (800ce3c <disk_initialize+0x48>)
 800ce24:	440a      	add	r2, r1
 800ce26:	7a12      	ldrb	r2, [r2, #8]
 800ce28:	4610      	mov	r0, r2
 800ce2a:	4798      	blx	r3
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ce30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce32:	4618      	mov	r0, r3
 800ce34:	3710      	adds	r7, #16
 800ce36:	46bd      	mov	sp, r7
 800ce38:	bd80      	pop	{r7, pc}
 800ce3a:	bf00      	nop
 800ce3c:	200017cc 	.word	0x200017cc

0800ce40 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ce40:	b590      	push	{r4, r7, lr}
 800ce42:	b087      	sub	sp, #28
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	60b9      	str	r1, [r7, #8]
 800ce48:	607a      	str	r2, [r7, #4]
 800ce4a:	603b      	str	r3, [r7, #0]
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ce50:	7bfb      	ldrb	r3, [r7, #15]
 800ce52:	4a0a      	ldr	r2, [pc, #40]	; (800ce7c <disk_read+0x3c>)
 800ce54:	009b      	lsls	r3, r3, #2
 800ce56:	4413      	add	r3, r2
 800ce58:	685b      	ldr	r3, [r3, #4]
 800ce5a:	689c      	ldr	r4, [r3, #8]
 800ce5c:	7bfb      	ldrb	r3, [r7, #15]
 800ce5e:	4a07      	ldr	r2, [pc, #28]	; (800ce7c <disk_read+0x3c>)
 800ce60:	4413      	add	r3, r2
 800ce62:	7a18      	ldrb	r0, [r3, #8]
 800ce64:	683b      	ldr	r3, [r7, #0]
 800ce66:	687a      	ldr	r2, [r7, #4]
 800ce68:	68b9      	ldr	r1, [r7, #8]
 800ce6a:	47a0      	blx	r4
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ce70:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce72:	4618      	mov	r0, r3
 800ce74:	371c      	adds	r7, #28
 800ce76:	46bd      	mov	sp, r7
 800ce78:	bd90      	pop	{r4, r7, pc}
 800ce7a:	bf00      	nop
 800ce7c:	200017cc 	.word	0x200017cc

0800ce80 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ce80:	b590      	push	{r4, r7, lr}
 800ce82:	b087      	sub	sp, #28
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	60b9      	str	r1, [r7, #8]
 800ce88:	607a      	str	r2, [r7, #4]
 800ce8a:	603b      	str	r3, [r7, #0]
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ce90:	7bfb      	ldrb	r3, [r7, #15]
 800ce92:	4a0a      	ldr	r2, [pc, #40]	; (800cebc <disk_write+0x3c>)
 800ce94:	009b      	lsls	r3, r3, #2
 800ce96:	4413      	add	r3, r2
 800ce98:	685b      	ldr	r3, [r3, #4]
 800ce9a:	68dc      	ldr	r4, [r3, #12]
 800ce9c:	7bfb      	ldrb	r3, [r7, #15]
 800ce9e:	4a07      	ldr	r2, [pc, #28]	; (800cebc <disk_write+0x3c>)
 800cea0:	4413      	add	r3, r2
 800cea2:	7a18      	ldrb	r0, [r3, #8]
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	687a      	ldr	r2, [r7, #4]
 800cea8:	68b9      	ldr	r1, [r7, #8]
 800ceaa:	47a0      	blx	r4
 800ceac:	4603      	mov	r3, r0
 800ceae:	75fb      	strb	r3, [r7, #23]
  return res;
 800ceb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	371c      	adds	r7, #28
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	bd90      	pop	{r4, r7, pc}
 800ceba:	bf00      	nop
 800cebc:	200017cc 	.word	0x200017cc

0800cec0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b084      	sub	sp, #16
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	4603      	mov	r3, r0
 800cec8:	603a      	str	r2, [r7, #0]
 800ceca:	71fb      	strb	r3, [r7, #7]
 800cecc:	460b      	mov	r3, r1
 800cece:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ced0:	79fb      	ldrb	r3, [r7, #7]
 800ced2:	4a09      	ldr	r2, [pc, #36]	; (800cef8 <disk_ioctl+0x38>)
 800ced4:	009b      	lsls	r3, r3, #2
 800ced6:	4413      	add	r3, r2
 800ced8:	685b      	ldr	r3, [r3, #4]
 800ceda:	691b      	ldr	r3, [r3, #16]
 800cedc:	79fa      	ldrb	r2, [r7, #7]
 800cede:	4906      	ldr	r1, [pc, #24]	; (800cef8 <disk_ioctl+0x38>)
 800cee0:	440a      	add	r2, r1
 800cee2:	7a10      	ldrb	r0, [r2, #8]
 800cee4:	79b9      	ldrb	r1, [r7, #6]
 800cee6:	683a      	ldr	r2, [r7, #0]
 800cee8:	4798      	blx	r3
 800ceea:	4603      	mov	r3, r0
 800ceec:	73fb      	strb	r3, [r7, #15]
  return res;
 800ceee:	7bfb      	ldrb	r3, [r7, #15]
}
 800cef0:	4618      	mov	r0, r3
 800cef2:	3710      	adds	r7, #16
 800cef4:	46bd      	mov	sp, r7
 800cef6:	bd80      	pop	{r7, pc}
 800cef8:	200017cc 	.word	0x200017cc

0800cefc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800cefc:	b480      	push	{r7}
 800cefe:	b085      	sub	sp, #20
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	3301      	adds	r3, #1
 800cf08:	781b      	ldrb	r3, [r3, #0]
 800cf0a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800cf0c:	89fb      	ldrh	r3, [r7, #14]
 800cf0e:	021b      	lsls	r3, r3, #8
 800cf10:	b21a      	sxth	r2, r3
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	781b      	ldrb	r3, [r3, #0]
 800cf16:	b21b      	sxth	r3, r3
 800cf18:	4313      	orrs	r3, r2
 800cf1a:	b21b      	sxth	r3, r3
 800cf1c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cf1e:	89fb      	ldrh	r3, [r7, #14]
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3714      	adds	r7, #20
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr

0800cf2c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800cf2c:	b480      	push	{r7}
 800cf2e:	b085      	sub	sp, #20
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	3303      	adds	r3, #3
 800cf38:	781b      	ldrb	r3, [r3, #0]
 800cf3a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	021b      	lsls	r3, r3, #8
 800cf40:	687a      	ldr	r2, [r7, #4]
 800cf42:	3202      	adds	r2, #2
 800cf44:	7812      	ldrb	r2, [r2, #0]
 800cf46:	4313      	orrs	r3, r2
 800cf48:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	021b      	lsls	r3, r3, #8
 800cf4e:	687a      	ldr	r2, [r7, #4]
 800cf50:	3201      	adds	r2, #1
 800cf52:	7812      	ldrb	r2, [r2, #0]
 800cf54:	4313      	orrs	r3, r2
 800cf56:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	021b      	lsls	r3, r3, #8
 800cf5c:	687a      	ldr	r2, [r7, #4]
 800cf5e:	7812      	ldrb	r2, [r2, #0]
 800cf60:	4313      	orrs	r3, r2
 800cf62:	60fb      	str	r3, [r7, #12]
	return rv;
 800cf64:	68fb      	ldr	r3, [r7, #12]
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	3714      	adds	r7, #20
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf70:	4770      	bx	lr

0800cf72 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800cf72:	b480      	push	{r7}
 800cf74:	b083      	sub	sp, #12
 800cf76:	af00      	add	r7, sp, #0
 800cf78:	6078      	str	r0, [r7, #4]
 800cf7a:	460b      	mov	r3, r1
 800cf7c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	1c5a      	adds	r2, r3, #1
 800cf82:	607a      	str	r2, [r7, #4]
 800cf84:	887a      	ldrh	r2, [r7, #2]
 800cf86:	b2d2      	uxtb	r2, r2
 800cf88:	701a      	strb	r2, [r3, #0]
 800cf8a:	887b      	ldrh	r3, [r7, #2]
 800cf8c:	0a1b      	lsrs	r3, r3, #8
 800cf8e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	1c5a      	adds	r2, r3, #1
 800cf94:	607a      	str	r2, [r7, #4]
 800cf96:	887a      	ldrh	r2, [r7, #2]
 800cf98:	b2d2      	uxtb	r2, r2
 800cf9a:	701a      	strb	r2, [r3, #0]
}
 800cf9c:	bf00      	nop
 800cf9e:	370c      	adds	r7, #12
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa6:	4770      	bx	lr

0800cfa8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800cfa8:	b480      	push	{r7}
 800cfaa:	b083      	sub	sp, #12
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	1c5a      	adds	r2, r3, #1
 800cfb6:	607a      	str	r2, [r7, #4]
 800cfb8:	683a      	ldr	r2, [r7, #0]
 800cfba:	b2d2      	uxtb	r2, r2
 800cfbc:	701a      	strb	r2, [r3, #0]
 800cfbe:	683b      	ldr	r3, [r7, #0]
 800cfc0:	0a1b      	lsrs	r3, r3, #8
 800cfc2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	1c5a      	adds	r2, r3, #1
 800cfc8:	607a      	str	r2, [r7, #4]
 800cfca:	683a      	ldr	r2, [r7, #0]
 800cfcc:	b2d2      	uxtb	r2, r2
 800cfce:	701a      	strb	r2, [r3, #0]
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	0a1b      	lsrs	r3, r3, #8
 800cfd4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	1c5a      	adds	r2, r3, #1
 800cfda:	607a      	str	r2, [r7, #4]
 800cfdc:	683a      	ldr	r2, [r7, #0]
 800cfde:	b2d2      	uxtb	r2, r2
 800cfe0:	701a      	strb	r2, [r3, #0]
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	0a1b      	lsrs	r3, r3, #8
 800cfe6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	1c5a      	adds	r2, r3, #1
 800cfec:	607a      	str	r2, [r7, #4]
 800cfee:	683a      	ldr	r2, [r7, #0]
 800cff0:	b2d2      	uxtb	r2, r2
 800cff2:	701a      	strb	r2, [r3, #0]
}
 800cff4:	bf00      	nop
 800cff6:	370c      	adds	r7, #12
 800cff8:	46bd      	mov	sp, r7
 800cffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffe:	4770      	bx	lr

0800d000 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d000:	b480      	push	{r7}
 800d002:	b087      	sub	sp, #28
 800d004:	af00      	add	r7, sp, #0
 800d006:	60f8      	str	r0, [r7, #12]
 800d008:	60b9      	str	r1, [r7, #8]
 800d00a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d010:	68bb      	ldr	r3, [r7, #8]
 800d012:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d00d      	beq.n	800d036 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d01a:	693a      	ldr	r2, [r7, #16]
 800d01c:	1c53      	adds	r3, r2, #1
 800d01e:	613b      	str	r3, [r7, #16]
 800d020:	697b      	ldr	r3, [r7, #20]
 800d022:	1c59      	adds	r1, r3, #1
 800d024:	6179      	str	r1, [r7, #20]
 800d026:	7812      	ldrb	r2, [r2, #0]
 800d028:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	3b01      	subs	r3, #1
 800d02e:	607b      	str	r3, [r7, #4]
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d1f1      	bne.n	800d01a <mem_cpy+0x1a>
	}
}
 800d036:	bf00      	nop
 800d038:	371c      	adds	r7, #28
 800d03a:	46bd      	mov	sp, r7
 800d03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d040:	4770      	bx	lr

0800d042 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d042:	b480      	push	{r7}
 800d044:	b087      	sub	sp, #28
 800d046:	af00      	add	r7, sp, #0
 800d048:	60f8      	str	r0, [r7, #12]
 800d04a:	60b9      	str	r1, [r7, #8]
 800d04c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d052:	697b      	ldr	r3, [r7, #20]
 800d054:	1c5a      	adds	r2, r3, #1
 800d056:	617a      	str	r2, [r7, #20]
 800d058:	68ba      	ldr	r2, [r7, #8]
 800d05a:	b2d2      	uxtb	r2, r2
 800d05c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	3b01      	subs	r3, #1
 800d062:	607b      	str	r3, [r7, #4]
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d1f3      	bne.n	800d052 <mem_set+0x10>
}
 800d06a:	bf00      	nop
 800d06c:	bf00      	nop
 800d06e:	371c      	adds	r7, #28
 800d070:	46bd      	mov	sp, r7
 800d072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d076:	4770      	bx	lr

0800d078 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d078:	b480      	push	{r7}
 800d07a:	b089      	sub	sp, #36	; 0x24
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	60f8      	str	r0, [r7, #12]
 800d080:	60b9      	str	r1, [r7, #8]
 800d082:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	61fb      	str	r3, [r7, #28]
 800d088:	68bb      	ldr	r3, [r7, #8]
 800d08a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d08c:	2300      	movs	r3, #0
 800d08e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d090:	69fb      	ldr	r3, [r7, #28]
 800d092:	1c5a      	adds	r2, r3, #1
 800d094:	61fa      	str	r2, [r7, #28]
 800d096:	781b      	ldrb	r3, [r3, #0]
 800d098:	4619      	mov	r1, r3
 800d09a:	69bb      	ldr	r3, [r7, #24]
 800d09c:	1c5a      	adds	r2, r3, #1
 800d09e:	61ba      	str	r2, [r7, #24]
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	1acb      	subs	r3, r1, r3
 800d0a4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	3b01      	subs	r3, #1
 800d0aa:	607b      	str	r3, [r7, #4]
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d002      	beq.n	800d0b8 <mem_cmp+0x40>
 800d0b2:	697b      	ldr	r3, [r7, #20]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d0eb      	beq.n	800d090 <mem_cmp+0x18>

	return r;
 800d0b8:	697b      	ldr	r3, [r7, #20]
}
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	3724      	adds	r7, #36	; 0x24
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c4:	4770      	bx	lr

0800d0c6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d0c6:	b480      	push	{r7}
 800d0c8:	b083      	sub	sp, #12
 800d0ca:	af00      	add	r7, sp, #0
 800d0cc:	6078      	str	r0, [r7, #4]
 800d0ce:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d0d0:	e002      	b.n	800d0d8 <chk_chr+0x12>
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	3301      	adds	r3, #1
 800d0d6:	607b      	str	r3, [r7, #4]
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	781b      	ldrb	r3, [r3, #0]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d005      	beq.n	800d0ec <chk_chr+0x26>
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	781b      	ldrb	r3, [r3, #0]
 800d0e4:	461a      	mov	r2, r3
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	4293      	cmp	r3, r2
 800d0ea:	d1f2      	bne.n	800d0d2 <chk_chr+0xc>
	return *str;
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	781b      	ldrb	r3, [r3, #0]
}
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	370c      	adds	r7, #12
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fa:	4770      	bx	lr

0800d0fc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d0fc:	b480      	push	{r7}
 800d0fe:	b085      	sub	sp, #20
 800d100:	af00      	add	r7, sp, #0
 800d102:	6078      	str	r0, [r7, #4]
 800d104:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d106:	2300      	movs	r3, #0
 800d108:	60bb      	str	r3, [r7, #8]
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	60fb      	str	r3, [r7, #12]
 800d10e:	e029      	b.n	800d164 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d110:	4a27      	ldr	r2, [pc, #156]	; (800d1b0 <chk_lock+0xb4>)
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	011b      	lsls	r3, r3, #4
 800d116:	4413      	add	r3, r2
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d01d      	beq.n	800d15a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d11e:	4a24      	ldr	r2, [pc, #144]	; (800d1b0 <chk_lock+0xb4>)
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	011b      	lsls	r3, r3, #4
 800d124:	4413      	add	r3, r2
 800d126:	681a      	ldr	r2, [r3, #0]
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	429a      	cmp	r2, r3
 800d12e:	d116      	bne.n	800d15e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d130:	4a1f      	ldr	r2, [pc, #124]	; (800d1b0 <chk_lock+0xb4>)
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	011b      	lsls	r3, r3, #4
 800d136:	4413      	add	r3, r2
 800d138:	3304      	adds	r3, #4
 800d13a:	681a      	ldr	r2, [r3, #0]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d140:	429a      	cmp	r2, r3
 800d142:	d10c      	bne.n	800d15e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d144:	4a1a      	ldr	r2, [pc, #104]	; (800d1b0 <chk_lock+0xb4>)
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	011b      	lsls	r3, r3, #4
 800d14a:	4413      	add	r3, r2
 800d14c:	3308      	adds	r3, #8
 800d14e:	681a      	ldr	r2, [r3, #0]
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d154:	429a      	cmp	r2, r3
 800d156:	d102      	bne.n	800d15e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d158:	e007      	b.n	800d16a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d15a:	2301      	movs	r3, #1
 800d15c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	3301      	adds	r3, #1
 800d162:	60fb      	str	r3, [r7, #12]
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	2b01      	cmp	r3, #1
 800d168:	d9d2      	bls.n	800d110 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	2b02      	cmp	r3, #2
 800d16e:	d109      	bne.n	800d184 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d170:	68bb      	ldr	r3, [r7, #8]
 800d172:	2b00      	cmp	r3, #0
 800d174:	d102      	bne.n	800d17c <chk_lock+0x80>
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	2b02      	cmp	r3, #2
 800d17a:	d101      	bne.n	800d180 <chk_lock+0x84>
 800d17c:	2300      	movs	r3, #0
 800d17e:	e010      	b.n	800d1a2 <chk_lock+0xa6>
 800d180:	2312      	movs	r3, #18
 800d182:	e00e      	b.n	800d1a2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d108      	bne.n	800d19c <chk_lock+0xa0>
 800d18a:	4a09      	ldr	r2, [pc, #36]	; (800d1b0 <chk_lock+0xb4>)
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	011b      	lsls	r3, r3, #4
 800d190:	4413      	add	r3, r2
 800d192:	330c      	adds	r3, #12
 800d194:	881b      	ldrh	r3, [r3, #0]
 800d196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d19a:	d101      	bne.n	800d1a0 <chk_lock+0xa4>
 800d19c:	2310      	movs	r3, #16
 800d19e:	e000      	b.n	800d1a2 <chk_lock+0xa6>
 800d1a0:	2300      	movs	r3, #0
}
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	3714      	adds	r7, #20
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ac:	4770      	bx	lr
 800d1ae:	bf00      	nop
 800d1b0:	200017ac 	.word	0x200017ac

0800d1b4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d1b4:	b480      	push	{r7}
 800d1b6:	b083      	sub	sp, #12
 800d1b8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	607b      	str	r3, [r7, #4]
 800d1be:	e002      	b.n	800d1c6 <enq_lock+0x12>
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	3301      	adds	r3, #1
 800d1c4:	607b      	str	r3, [r7, #4]
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2b01      	cmp	r3, #1
 800d1ca:	d806      	bhi.n	800d1da <enq_lock+0x26>
 800d1cc:	4a09      	ldr	r2, [pc, #36]	; (800d1f4 <enq_lock+0x40>)
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	011b      	lsls	r3, r3, #4
 800d1d2:	4413      	add	r3, r2
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d1f2      	bne.n	800d1c0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	2b02      	cmp	r3, #2
 800d1de:	bf14      	ite	ne
 800d1e0:	2301      	movne	r3, #1
 800d1e2:	2300      	moveq	r3, #0
 800d1e4:	b2db      	uxtb	r3, r3
}
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	370c      	adds	r7, #12
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f0:	4770      	bx	lr
 800d1f2:	bf00      	nop
 800d1f4:	200017ac 	.word	0x200017ac

0800d1f8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	b085      	sub	sp, #20
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
 800d200:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d202:	2300      	movs	r3, #0
 800d204:	60fb      	str	r3, [r7, #12]
 800d206:	e01f      	b.n	800d248 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d208:	4a41      	ldr	r2, [pc, #260]	; (800d310 <inc_lock+0x118>)
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	011b      	lsls	r3, r3, #4
 800d20e:	4413      	add	r3, r2
 800d210:	681a      	ldr	r2, [r3, #0]
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	429a      	cmp	r2, r3
 800d218:	d113      	bne.n	800d242 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d21a:	4a3d      	ldr	r2, [pc, #244]	; (800d310 <inc_lock+0x118>)
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	011b      	lsls	r3, r3, #4
 800d220:	4413      	add	r3, r2
 800d222:	3304      	adds	r3, #4
 800d224:	681a      	ldr	r2, [r3, #0]
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d22a:	429a      	cmp	r2, r3
 800d22c:	d109      	bne.n	800d242 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d22e:	4a38      	ldr	r2, [pc, #224]	; (800d310 <inc_lock+0x118>)
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	011b      	lsls	r3, r3, #4
 800d234:	4413      	add	r3, r2
 800d236:	3308      	adds	r3, #8
 800d238:	681a      	ldr	r2, [r3, #0]
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d23e:	429a      	cmp	r2, r3
 800d240:	d006      	beq.n	800d250 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	3301      	adds	r3, #1
 800d246:	60fb      	str	r3, [r7, #12]
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	2b01      	cmp	r3, #1
 800d24c:	d9dc      	bls.n	800d208 <inc_lock+0x10>
 800d24e:	e000      	b.n	800d252 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d250:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	2b02      	cmp	r3, #2
 800d256:	d132      	bne.n	800d2be <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d258:	2300      	movs	r3, #0
 800d25a:	60fb      	str	r3, [r7, #12]
 800d25c:	e002      	b.n	800d264 <inc_lock+0x6c>
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	3301      	adds	r3, #1
 800d262:	60fb      	str	r3, [r7, #12]
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	2b01      	cmp	r3, #1
 800d268:	d806      	bhi.n	800d278 <inc_lock+0x80>
 800d26a:	4a29      	ldr	r2, [pc, #164]	; (800d310 <inc_lock+0x118>)
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	011b      	lsls	r3, r3, #4
 800d270:	4413      	add	r3, r2
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d1f2      	bne.n	800d25e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	2b02      	cmp	r3, #2
 800d27c:	d101      	bne.n	800d282 <inc_lock+0x8a>
 800d27e:	2300      	movs	r3, #0
 800d280:	e040      	b.n	800d304 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681a      	ldr	r2, [r3, #0]
 800d286:	4922      	ldr	r1, [pc, #136]	; (800d310 <inc_lock+0x118>)
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	011b      	lsls	r3, r3, #4
 800d28c:	440b      	add	r3, r1
 800d28e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	689a      	ldr	r2, [r3, #8]
 800d294:	491e      	ldr	r1, [pc, #120]	; (800d310 <inc_lock+0x118>)
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	011b      	lsls	r3, r3, #4
 800d29a:	440b      	add	r3, r1
 800d29c:	3304      	adds	r3, #4
 800d29e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	695a      	ldr	r2, [r3, #20]
 800d2a4:	491a      	ldr	r1, [pc, #104]	; (800d310 <inc_lock+0x118>)
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	011b      	lsls	r3, r3, #4
 800d2aa:	440b      	add	r3, r1
 800d2ac:	3308      	adds	r3, #8
 800d2ae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d2b0:	4a17      	ldr	r2, [pc, #92]	; (800d310 <inc_lock+0x118>)
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	011b      	lsls	r3, r3, #4
 800d2b6:	4413      	add	r3, r2
 800d2b8:	330c      	adds	r3, #12
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d009      	beq.n	800d2d8 <inc_lock+0xe0>
 800d2c4:	4a12      	ldr	r2, [pc, #72]	; (800d310 <inc_lock+0x118>)
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	011b      	lsls	r3, r3, #4
 800d2ca:	4413      	add	r3, r2
 800d2cc:	330c      	adds	r3, #12
 800d2ce:	881b      	ldrh	r3, [r3, #0]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d001      	beq.n	800d2d8 <inc_lock+0xe0>
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	e015      	b.n	800d304 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d108      	bne.n	800d2f0 <inc_lock+0xf8>
 800d2de:	4a0c      	ldr	r2, [pc, #48]	; (800d310 <inc_lock+0x118>)
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	011b      	lsls	r3, r3, #4
 800d2e4:	4413      	add	r3, r2
 800d2e6:	330c      	adds	r3, #12
 800d2e8:	881b      	ldrh	r3, [r3, #0]
 800d2ea:	3301      	adds	r3, #1
 800d2ec:	b29a      	uxth	r2, r3
 800d2ee:	e001      	b.n	800d2f4 <inc_lock+0xfc>
 800d2f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d2f4:	4906      	ldr	r1, [pc, #24]	; (800d310 <inc_lock+0x118>)
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	011b      	lsls	r3, r3, #4
 800d2fa:	440b      	add	r3, r1
 800d2fc:	330c      	adds	r3, #12
 800d2fe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	3301      	adds	r3, #1
}
 800d304:	4618      	mov	r0, r3
 800d306:	3714      	adds	r7, #20
 800d308:	46bd      	mov	sp, r7
 800d30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30e:	4770      	bx	lr
 800d310:	200017ac 	.word	0x200017ac

0800d314 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d314:	b480      	push	{r7}
 800d316:	b085      	sub	sp, #20
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	3b01      	subs	r3, #1
 800d320:	607b      	str	r3, [r7, #4]
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	2b01      	cmp	r3, #1
 800d326:	d825      	bhi.n	800d374 <dec_lock+0x60>
		n = Files[i].ctr;
 800d328:	4a17      	ldr	r2, [pc, #92]	; (800d388 <dec_lock+0x74>)
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	011b      	lsls	r3, r3, #4
 800d32e:	4413      	add	r3, r2
 800d330:	330c      	adds	r3, #12
 800d332:	881b      	ldrh	r3, [r3, #0]
 800d334:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d336:	89fb      	ldrh	r3, [r7, #14]
 800d338:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d33c:	d101      	bne.n	800d342 <dec_lock+0x2e>
 800d33e:	2300      	movs	r3, #0
 800d340:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d342:	89fb      	ldrh	r3, [r7, #14]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d002      	beq.n	800d34e <dec_lock+0x3a>
 800d348:	89fb      	ldrh	r3, [r7, #14]
 800d34a:	3b01      	subs	r3, #1
 800d34c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d34e:	4a0e      	ldr	r2, [pc, #56]	; (800d388 <dec_lock+0x74>)
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	011b      	lsls	r3, r3, #4
 800d354:	4413      	add	r3, r2
 800d356:	330c      	adds	r3, #12
 800d358:	89fa      	ldrh	r2, [r7, #14]
 800d35a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d35c:	89fb      	ldrh	r3, [r7, #14]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d105      	bne.n	800d36e <dec_lock+0x5a>
 800d362:	4a09      	ldr	r2, [pc, #36]	; (800d388 <dec_lock+0x74>)
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	011b      	lsls	r3, r3, #4
 800d368:	4413      	add	r3, r2
 800d36a:	2200      	movs	r2, #0
 800d36c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d36e:	2300      	movs	r3, #0
 800d370:	737b      	strb	r3, [r7, #13]
 800d372:	e001      	b.n	800d378 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d374:	2302      	movs	r3, #2
 800d376:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d378:	7b7b      	ldrb	r3, [r7, #13]
}
 800d37a:	4618      	mov	r0, r3
 800d37c:	3714      	adds	r7, #20
 800d37e:	46bd      	mov	sp, r7
 800d380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d384:	4770      	bx	lr
 800d386:	bf00      	nop
 800d388:	200017ac 	.word	0x200017ac

0800d38c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d38c:	b480      	push	{r7}
 800d38e:	b085      	sub	sp, #20
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d394:	2300      	movs	r3, #0
 800d396:	60fb      	str	r3, [r7, #12]
 800d398:	e010      	b.n	800d3bc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d39a:	4a0d      	ldr	r2, [pc, #52]	; (800d3d0 <clear_lock+0x44>)
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	011b      	lsls	r3, r3, #4
 800d3a0:	4413      	add	r3, r2
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	687a      	ldr	r2, [r7, #4]
 800d3a6:	429a      	cmp	r2, r3
 800d3a8:	d105      	bne.n	800d3b6 <clear_lock+0x2a>
 800d3aa:	4a09      	ldr	r2, [pc, #36]	; (800d3d0 <clear_lock+0x44>)
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	011b      	lsls	r3, r3, #4
 800d3b0:	4413      	add	r3, r2
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	3301      	adds	r3, #1
 800d3ba:	60fb      	str	r3, [r7, #12]
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2b01      	cmp	r3, #1
 800d3c0:	d9eb      	bls.n	800d39a <clear_lock+0xe>
	}
}
 800d3c2:	bf00      	nop
 800d3c4:	bf00      	nop
 800d3c6:	3714      	adds	r7, #20
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ce:	4770      	bx	lr
 800d3d0:	200017ac 	.word	0x200017ac

0800d3d4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	b086      	sub	sp, #24
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d3dc:	2300      	movs	r3, #0
 800d3de:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	78db      	ldrb	r3, [r3, #3]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d034      	beq.n	800d452 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3ec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	7858      	ldrb	r0, [r3, #1]
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	697a      	ldr	r2, [r7, #20]
 800d3fc:	f7ff fd40 	bl	800ce80 <disk_write>
 800d400:	4603      	mov	r3, r0
 800d402:	2b00      	cmp	r3, #0
 800d404:	d002      	beq.n	800d40c <sync_window+0x38>
			res = FR_DISK_ERR;
 800d406:	2301      	movs	r3, #1
 800d408:	73fb      	strb	r3, [r7, #15]
 800d40a:	e022      	b.n	800d452 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2200      	movs	r2, #0
 800d410:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6a1b      	ldr	r3, [r3, #32]
 800d416:	697a      	ldr	r2, [r7, #20]
 800d418:	1ad2      	subs	r2, r2, r3
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	699b      	ldr	r3, [r3, #24]
 800d41e:	429a      	cmp	r2, r3
 800d420:	d217      	bcs.n	800d452 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	789b      	ldrb	r3, [r3, #2]
 800d426:	613b      	str	r3, [r7, #16]
 800d428:	e010      	b.n	800d44c <sync_window+0x78>
					wsect += fs->fsize;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	699b      	ldr	r3, [r3, #24]
 800d42e:	697a      	ldr	r2, [r7, #20]
 800d430:	4413      	add	r3, r2
 800d432:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	7858      	ldrb	r0, [r3, #1]
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d43e:	2301      	movs	r3, #1
 800d440:	697a      	ldr	r2, [r7, #20]
 800d442:	f7ff fd1d 	bl	800ce80 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d446:	693b      	ldr	r3, [r7, #16]
 800d448:	3b01      	subs	r3, #1
 800d44a:	613b      	str	r3, [r7, #16]
 800d44c:	693b      	ldr	r3, [r7, #16]
 800d44e:	2b01      	cmp	r3, #1
 800d450:	d8eb      	bhi.n	800d42a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d452:	7bfb      	ldrb	r3, [r7, #15]
}
 800d454:	4618      	mov	r0, r3
 800d456:	3718      	adds	r7, #24
 800d458:	46bd      	mov	sp, r7
 800d45a:	bd80      	pop	{r7, pc}

0800d45c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b084      	sub	sp, #16
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
 800d464:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d466:	2300      	movs	r3, #0
 800d468:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d46e:	683a      	ldr	r2, [r7, #0]
 800d470:	429a      	cmp	r2, r3
 800d472:	d01b      	beq.n	800d4ac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f7ff ffad 	bl	800d3d4 <sync_window>
 800d47a:	4603      	mov	r3, r0
 800d47c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d47e:	7bfb      	ldrb	r3, [r7, #15]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d113      	bne.n	800d4ac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	7858      	ldrb	r0, [r3, #1]
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d48e:	2301      	movs	r3, #1
 800d490:	683a      	ldr	r2, [r7, #0]
 800d492:	f7ff fcd5 	bl	800ce40 <disk_read>
 800d496:	4603      	mov	r3, r0
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d004      	beq.n	800d4a6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d49c:	f04f 33ff 	mov.w	r3, #4294967295
 800d4a0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d4a2:	2301      	movs	r3, #1
 800d4a4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	683a      	ldr	r2, [r7, #0]
 800d4aa:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800d4ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	3710      	adds	r7, #16
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	bd80      	pop	{r7, pc}
	...

0800d4b8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b084      	sub	sp, #16
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d4c0:	6878      	ldr	r0, [r7, #4]
 800d4c2:	f7ff ff87 	bl	800d3d4 <sync_window>
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d4ca:	7bfb      	ldrb	r3, [r7, #15]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d158      	bne.n	800d582 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	781b      	ldrb	r3, [r3, #0]
 800d4d4:	2b03      	cmp	r3, #3
 800d4d6:	d148      	bne.n	800d56a <sync_fs+0xb2>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	791b      	ldrb	r3, [r3, #4]
 800d4dc:	2b01      	cmp	r3, #1
 800d4de:	d144      	bne.n	800d56a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	3330      	adds	r3, #48	; 0x30
 800d4e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d4e8:	2100      	movs	r1, #0
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f7ff fda9 	bl	800d042 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	3330      	adds	r3, #48	; 0x30
 800d4f4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d4f8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f7ff fd38 	bl	800cf72 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	3330      	adds	r3, #48	; 0x30
 800d506:	4921      	ldr	r1, [pc, #132]	; (800d58c <sync_fs+0xd4>)
 800d508:	4618      	mov	r0, r3
 800d50a:	f7ff fd4d 	bl	800cfa8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	3330      	adds	r3, #48	; 0x30
 800d512:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d516:	491e      	ldr	r1, [pc, #120]	; (800d590 <sync_fs+0xd8>)
 800d518:	4618      	mov	r0, r3
 800d51a:	f7ff fd45 	bl	800cfa8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	3330      	adds	r3, #48	; 0x30
 800d522:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	691b      	ldr	r3, [r3, #16]
 800d52a:	4619      	mov	r1, r3
 800d52c:	4610      	mov	r0, r2
 800d52e:	f7ff fd3b 	bl	800cfa8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	3330      	adds	r3, #48	; 0x30
 800d536:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	68db      	ldr	r3, [r3, #12]
 800d53e:	4619      	mov	r1, r3
 800d540:	4610      	mov	r0, r2
 800d542:	f7ff fd31 	bl	800cfa8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	69db      	ldr	r3, [r3, #28]
 800d54a:	1c5a      	adds	r2, r3, #1
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	7858      	ldrb	r0, [r3, #1]
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d55e:	2301      	movs	r3, #1
 800d560:	f7ff fc8e 	bl	800ce80 <disk_write>
			fs->fsi_flag = 0;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2200      	movs	r2, #0
 800d568:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	785b      	ldrb	r3, [r3, #1]
 800d56e:	2200      	movs	r2, #0
 800d570:	2100      	movs	r1, #0
 800d572:	4618      	mov	r0, r3
 800d574:	f7ff fca4 	bl	800cec0 <disk_ioctl>
 800d578:	4603      	mov	r3, r0
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d001      	beq.n	800d582 <sync_fs+0xca>
 800d57e:	2301      	movs	r3, #1
 800d580:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d582:	7bfb      	ldrb	r3, [r7, #15]
}
 800d584:	4618      	mov	r0, r3
 800d586:	3710      	adds	r7, #16
 800d588:	46bd      	mov	sp, r7
 800d58a:	bd80      	pop	{r7, pc}
 800d58c:	41615252 	.word	0x41615252
 800d590:	61417272 	.word	0x61417272

0800d594 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d594:	b480      	push	{r7}
 800d596:	b083      	sub	sp, #12
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
 800d59c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	3b02      	subs	r3, #2
 800d5a2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	695b      	ldr	r3, [r3, #20]
 800d5a8:	3b02      	subs	r3, #2
 800d5aa:	683a      	ldr	r2, [r7, #0]
 800d5ac:	429a      	cmp	r2, r3
 800d5ae:	d301      	bcc.n	800d5b4 <clust2sect+0x20>
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	e008      	b.n	800d5c6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	895b      	ldrh	r3, [r3, #10]
 800d5b8:	461a      	mov	r2, r3
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	fb03 f202 	mul.w	r2, r3, r2
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5c4:	4413      	add	r3, r2
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	370c      	adds	r7, #12
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d0:	4770      	bx	lr

0800d5d2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d5d2:	b580      	push	{r7, lr}
 800d5d4:	b086      	sub	sp, #24
 800d5d6:	af00      	add	r7, sp, #0
 800d5d8:	6078      	str	r0, [r7, #4]
 800d5da:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d904      	bls.n	800d5f2 <get_fat+0x20>
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	695b      	ldr	r3, [r3, #20]
 800d5ec:	683a      	ldr	r2, [r7, #0]
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	d302      	bcc.n	800d5f8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	617b      	str	r3, [r7, #20]
 800d5f6:	e08f      	b.n	800d718 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d5f8:	f04f 33ff 	mov.w	r3, #4294967295
 800d5fc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d5fe:	693b      	ldr	r3, [r7, #16]
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	2b03      	cmp	r3, #3
 800d604:	d062      	beq.n	800d6cc <get_fat+0xfa>
 800d606:	2b03      	cmp	r3, #3
 800d608:	dc7c      	bgt.n	800d704 <get_fat+0x132>
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d002      	beq.n	800d614 <get_fat+0x42>
 800d60e:	2b02      	cmp	r3, #2
 800d610:	d042      	beq.n	800d698 <get_fat+0xc6>
 800d612:	e077      	b.n	800d704 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d614:	683b      	ldr	r3, [r7, #0]
 800d616:	60fb      	str	r3, [r7, #12]
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	085b      	lsrs	r3, r3, #1
 800d61c:	68fa      	ldr	r2, [r7, #12]
 800d61e:	4413      	add	r3, r2
 800d620:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d622:	693b      	ldr	r3, [r7, #16]
 800d624:	6a1a      	ldr	r2, [r3, #32]
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	0a5b      	lsrs	r3, r3, #9
 800d62a:	4413      	add	r3, r2
 800d62c:	4619      	mov	r1, r3
 800d62e:	6938      	ldr	r0, [r7, #16]
 800d630:	f7ff ff14 	bl	800d45c <move_window>
 800d634:	4603      	mov	r3, r0
 800d636:	2b00      	cmp	r3, #0
 800d638:	d167      	bne.n	800d70a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	1c5a      	adds	r2, r3, #1
 800d63e:	60fa      	str	r2, [r7, #12]
 800d640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d644:	693a      	ldr	r2, [r7, #16]
 800d646:	4413      	add	r3, r2
 800d648:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d64c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d64e:	693b      	ldr	r3, [r7, #16]
 800d650:	6a1a      	ldr	r2, [r3, #32]
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	0a5b      	lsrs	r3, r3, #9
 800d656:	4413      	add	r3, r2
 800d658:	4619      	mov	r1, r3
 800d65a:	6938      	ldr	r0, [r7, #16]
 800d65c:	f7ff fefe 	bl	800d45c <move_window>
 800d660:	4603      	mov	r3, r0
 800d662:	2b00      	cmp	r3, #0
 800d664:	d153      	bne.n	800d70e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d66c:	693a      	ldr	r2, [r7, #16]
 800d66e:	4413      	add	r3, r2
 800d670:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d674:	021b      	lsls	r3, r3, #8
 800d676:	461a      	mov	r2, r3
 800d678:	68bb      	ldr	r3, [r7, #8]
 800d67a:	4313      	orrs	r3, r2
 800d67c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d67e:	683b      	ldr	r3, [r7, #0]
 800d680:	f003 0301 	and.w	r3, r3, #1
 800d684:	2b00      	cmp	r3, #0
 800d686:	d002      	beq.n	800d68e <get_fat+0xbc>
 800d688:	68bb      	ldr	r3, [r7, #8]
 800d68a:	091b      	lsrs	r3, r3, #4
 800d68c:	e002      	b.n	800d694 <get_fat+0xc2>
 800d68e:	68bb      	ldr	r3, [r7, #8]
 800d690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d694:	617b      	str	r3, [r7, #20]
			break;
 800d696:	e03f      	b.n	800d718 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d698:	693b      	ldr	r3, [r7, #16]
 800d69a:	6a1a      	ldr	r2, [r3, #32]
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	0a1b      	lsrs	r3, r3, #8
 800d6a0:	4413      	add	r3, r2
 800d6a2:	4619      	mov	r1, r3
 800d6a4:	6938      	ldr	r0, [r7, #16]
 800d6a6:	f7ff fed9 	bl	800d45c <move_window>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d130      	bne.n	800d712 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d6b0:	693b      	ldr	r3, [r7, #16]
 800d6b2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	005b      	lsls	r3, r3, #1
 800d6ba:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d6be:	4413      	add	r3, r2
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f7ff fc1b 	bl	800cefc <ld_word>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	617b      	str	r3, [r7, #20]
			break;
 800d6ca:	e025      	b.n	800d718 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d6cc:	693b      	ldr	r3, [r7, #16]
 800d6ce:	6a1a      	ldr	r2, [r3, #32]
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	09db      	lsrs	r3, r3, #7
 800d6d4:	4413      	add	r3, r2
 800d6d6:	4619      	mov	r1, r3
 800d6d8:	6938      	ldr	r0, [r7, #16]
 800d6da:	f7ff febf 	bl	800d45c <move_window>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d118      	bne.n	800d716 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d6e4:	693b      	ldr	r3, [r7, #16]
 800d6e6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	009b      	lsls	r3, r3, #2
 800d6ee:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d6f2:	4413      	add	r3, r2
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	f7ff fc19 	bl	800cf2c <ld_dword>
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d700:	617b      	str	r3, [r7, #20]
			break;
 800d702:	e009      	b.n	800d718 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d704:	2301      	movs	r3, #1
 800d706:	617b      	str	r3, [r7, #20]
 800d708:	e006      	b.n	800d718 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d70a:	bf00      	nop
 800d70c:	e004      	b.n	800d718 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d70e:	bf00      	nop
 800d710:	e002      	b.n	800d718 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d712:	bf00      	nop
 800d714:	e000      	b.n	800d718 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d716:	bf00      	nop
		}
	}

	return val;
 800d718:	697b      	ldr	r3, [r7, #20]
}
 800d71a:	4618      	mov	r0, r3
 800d71c:	3718      	adds	r7, #24
 800d71e:	46bd      	mov	sp, r7
 800d720:	bd80      	pop	{r7, pc}

0800d722 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d722:	b590      	push	{r4, r7, lr}
 800d724:	b089      	sub	sp, #36	; 0x24
 800d726:	af00      	add	r7, sp, #0
 800d728:	60f8      	str	r0, [r7, #12]
 800d72a:	60b9      	str	r1, [r7, #8]
 800d72c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d72e:	2302      	movs	r3, #2
 800d730:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	2b01      	cmp	r3, #1
 800d736:	f240 80d2 	bls.w	800d8de <put_fat+0x1bc>
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	695b      	ldr	r3, [r3, #20]
 800d73e:	68ba      	ldr	r2, [r7, #8]
 800d740:	429a      	cmp	r2, r3
 800d742:	f080 80cc 	bcs.w	800d8de <put_fat+0x1bc>
		switch (fs->fs_type) {
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	781b      	ldrb	r3, [r3, #0]
 800d74a:	2b03      	cmp	r3, #3
 800d74c:	f000 8096 	beq.w	800d87c <put_fat+0x15a>
 800d750:	2b03      	cmp	r3, #3
 800d752:	f300 80cd 	bgt.w	800d8f0 <put_fat+0x1ce>
 800d756:	2b01      	cmp	r3, #1
 800d758:	d002      	beq.n	800d760 <put_fat+0x3e>
 800d75a:	2b02      	cmp	r3, #2
 800d75c:	d06e      	beq.n	800d83c <put_fat+0x11a>
 800d75e:	e0c7      	b.n	800d8f0 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d760:	68bb      	ldr	r3, [r7, #8]
 800d762:	61bb      	str	r3, [r7, #24]
 800d764:	69bb      	ldr	r3, [r7, #24]
 800d766:	085b      	lsrs	r3, r3, #1
 800d768:	69ba      	ldr	r2, [r7, #24]
 800d76a:	4413      	add	r3, r2
 800d76c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	6a1a      	ldr	r2, [r3, #32]
 800d772:	69bb      	ldr	r3, [r7, #24]
 800d774:	0a5b      	lsrs	r3, r3, #9
 800d776:	4413      	add	r3, r2
 800d778:	4619      	mov	r1, r3
 800d77a:	68f8      	ldr	r0, [r7, #12]
 800d77c:	f7ff fe6e 	bl	800d45c <move_window>
 800d780:	4603      	mov	r3, r0
 800d782:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d784:	7ffb      	ldrb	r3, [r7, #31]
 800d786:	2b00      	cmp	r3, #0
 800d788:	f040 80ab 	bne.w	800d8e2 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d792:	69bb      	ldr	r3, [r7, #24]
 800d794:	1c59      	adds	r1, r3, #1
 800d796:	61b9      	str	r1, [r7, #24]
 800d798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d79c:	4413      	add	r3, r2
 800d79e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d7a0:	68bb      	ldr	r3, [r7, #8]
 800d7a2:	f003 0301 	and.w	r3, r3, #1
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d00d      	beq.n	800d7c6 <put_fat+0xa4>
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	781b      	ldrb	r3, [r3, #0]
 800d7ae:	b25b      	sxtb	r3, r3
 800d7b0:	f003 030f 	and.w	r3, r3, #15
 800d7b4:	b25a      	sxtb	r2, r3
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	b2db      	uxtb	r3, r3
 800d7ba:	011b      	lsls	r3, r3, #4
 800d7bc:	b25b      	sxtb	r3, r3
 800d7be:	4313      	orrs	r3, r2
 800d7c0:	b25b      	sxtb	r3, r3
 800d7c2:	b2db      	uxtb	r3, r3
 800d7c4:	e001      	b.n	800d7ca <put_fat+0xa8>
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	b2db      	uxtb	r3, r3
 800d7ca:	697a      	ldr	r2, [r7, #20]
 800d7cc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	2201      	movs	r2, #1
 800d7d2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	6a1a      	ldr	r2, [r3, #32]
 800d7d8:	69bb      	ldr	r3, [r7, #24]
 800d7da:	0a5b      	lsrs	r3, r3, #9
 800d7dc:	4413      	add	r3, r2
 800d7de:	4619      	mov	r1, r3
 800d7e0:	68f8      	ldr	r0, [r7, #12]
 800d7e2:	f7ff fe3b 	bl	800d45c <move_window>
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d7ea:	7ffb      	ldrb	r3, [r7, #31]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d17a      	bne.n	800d8e6 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d7f6:	69bb      	ldr	r3, [r7, #24]
 800d7f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7fc:	4413      	add	r3, r2
 800d7fe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d800:	68bb      	ldr	r3, [r7, #8]
 800d802:	f003 0301 	and.w	r3, r3, #1
 800d806:	2b00      	cmp	r3, #0
 800d808:	d003      	beq.n	800d812 <put_fat+0xf0>
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	091b      	lsrs	r3, r3, #4
 800d80e:	b2db      	uxtb	r3, r3
 800d810:	e00e      	b.n	800d830 <put_fat+0x10e>
 800d812:	697b      	ldr	r3, [r7, #20]
 800d814:	781b      	ldrb	r3, [r3, #0]
 800d816:	b25b      	sxtb	r3, r3
 800d818:	f023 030f 	bic.w	r3, r3, #15
 800d81c:	b25a      	sxtb	r2, r3
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	0a1b      	lsrs	r3, r3, #8
 800d822:	b25b      	sxtb	r3, r3
 800d824:	f003 030f 	and.w	r3, r3, #15
 800d828:	b25b      	sxtb	r3, r3
 800d82a:	4313      	orrs	r3, r2
 800d82c:	b25b      	sxtb	r3, r3
 800d82e:	b2db      	uxtb	r3, r3
 800d830:	697a      	ldr	r2, [r7, #20]
 800d832:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	2201      	movs	r2, #1
 800d838:	70da      	strb	r2, [r3, #3]
			break;
 800d83a:	e059      	b.n	800d8f0 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	6a1a      	ldr	r2, [r3, #32]
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	0a1b      	lsrs	r3, r3, #8
 800d844:	4413      	add	r3, r2
 800d846:	4619      	mov	r1, r3
 800d848:	68f8      	ldr	r0, [r7, #12]
 800d84a:	f7ff fe07 	bl	800d45c <move_window>
 800d84e:	4603      	mov	r3, r0
 800d850:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d852:	7ffb      	ldrb	r3, [r7, #31]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d148      	bne.n	800d8ea <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d85e:	68bb      	ldr	r3, [r7, #8]
 800d860:	005b      	lsls	r3, r3, #1
 800d862:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d866:	4413      	add	r3, r2
 800d868:	687a      	ldr	r2, [r7, #4]
 800d86a:	b292      	uxth	r2, r2
 800d86c:	4611      	mov	r1, r2
 800d86e:	4618      	mov	r0, r3
 800d870:	f7ff fb7f 	bl	800cf72 <st_word>
			fs->wflag = 1;
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	2201      	movs	r2, #1
 800d878:	70da      	strb	r2, [r3, #3]
			break;
 800d87a:	e039      	b.n	800d8f0 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	6a1a      	ldr	r2, [r3, #32]
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	09db      	lsrs	r3, r3, #7
 800d884:	4413      	add	r3, r2
 800d886:	4619      	mov	r1, r3
 800d888:	68f8      	ldr	r0, [r7, #12]
 800d88a:	f7ff fde7 	bl	800d45c <move_window>
 800d88e:	4603      	mov	r3, r0
 800d890:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d892:	7ffb      	ldrb	r3, [r7, #31]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d12a      	bne.n	800d8ee <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d8a4:	68bb      	ldr	r3, [r7, #8]
 800d8a6:	009b      	lsls	r3, r3, #2
 800d8a8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d8ac:	4413      	add	r3, r2
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f7ff fb3c 	bl	800cf2c <ld_dword>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d8ba:	4323      	orrs	r3, r4
 800d8bc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	009b      	lsls	r3, r3, #2
 800d8c8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d8cc:	4413      	add	r3, r2
 800d8ce:	6879      	ldr	r1, [r7, #4]
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	f7ff fb69 	bl	800cfa8 <st_dword>
			fs->wflag = 1;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2201      	movs	r2, #1
 800d8da:	70da      	strb	r2, [r3, #3]
			break;
 800d8dc:	e008      	b.n	800d8f0 <put_fat+0x1ce>
		}
	}
 800d8de:	bf00      	nop
 800d8e0:	e006      	b.n	800d8f0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800d8e2:	bf00      	nop
 800d8e4:	e004      	b.n	800d8f0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800d8e6:	bf00      	nop
 800d8e8:	e002      	b.n	800d8f0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800d8ea:	bf00      	nop
 800d8ec:	e000      	b.n	800d8f0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800d8ee:	bf00      	nop
	return res;
 800d8f0:	7ffb      	ldrb	r3, [r7, #31]
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	3724      	adds	r7, #36	; 0x24
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	bd90      	pop	{r4, r7, pc}

0800d8fa <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d8fa:	b580      	push	{r7, lr}
 800d8fc:	b088      	sub	sp, #32
 800d8fe:	af00      	add	r7, sp, #0
 800d900:	60f8      	str	r0, [r7, #12]
 800d902:	60b9      	str	r1, [r7, #8]
 800d904:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d906:	2300      	movs	r3, #0
 800d908:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d910:	68bb      	ldr	r3, [r7, #8]
 800d912:	2b01      	cmp	r3, #1
 800d914:	d904      	bls.n	800d920 <remove_chain+0x26>
 800d916:	69bb      	ldr	r3, [r7, #24]
 800d918:	695b      	ldr	r3, [r3, #20]
 800d91a:	68ba      	ldr	r2, [r7, #8]
 800d91c:	429a      	cmp	r2, r3
 800d91e:	d301      	bcc.n	800d924 <remove_chain+0x2a>
 800d920:	2302      	movs	r3, #2
 800d922:	e04b      	b.n	800d9bc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d00c      	beq.n	800d944 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d92a:	f04f 32ff 	mov.w	r2, #4294967295
 800d92e:	6879      	ldr	r1, [r7, #4]
 800d930:	69b8      	ldr	r0, [r7, #24]
 800d932:	f7ff fef6 	bl	800d722 <put_fat>
 800d936:	4603      	mov	r3, r0
 800d938:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d93a:	7ffb      	ldrb	r3, [r7, #31]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d001      	beq.n	800d944 <remove_chain+0x4a>
 800d940:	7ffb      	ldrb	r3, [r7, #31]
 800d942:	e03b      	b.n	800d9bc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d944:	68b9      	ldr	r1, [r7, #8]
 800d946:	68f8      	ldr	r0, [r7, #12]
 800d948:	f7ff fe43 	bl	800d5d2 <get_fat>
 800d94c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d94e:	697b      	ldr	r3, [r7, #20]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d031      	beq.n	800d9b8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d954:	697b      	ldr	r3, [r7, #20]
 800d956:	2b01      	cmp	r3, #1
 800d958:	d101      	bne.n	800d95e <remove_chain+0x64>
 800d95a:	2302      	movs	r3, #2
 800d95c:	e02e      	b.n	800d9bc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d95e:	697b      	ldr	r3, [r7, #20]
 800d960:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d964:	d101      	bne.n	800d96a <remove_chain+0x70>
 800d966:	2301      	movs	r3, #1
 800d968:	e028      	b.n	800d9bc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d96a:	2200      	movs	r2, #0
 800d96c:	68b9      	ldr	r1, [r7, #8]
 800d96e:	69b8      	ldr	r0, [r7, #24]
 800d970:	f7ff fed7 	bl	800d722 <put_fat>
 800d974:	4603      	mov	r3, r0
 800d976:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d978:	7ffb      	ldrb	r3, [r7, #31]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d001      	beq.n	800d982 <remove_chain+0x88>
 800d97e:	7ffb      	ldrb	r3, [r7, #31]
 800d980:	e01c      	b.n	800d9bc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d982:	69bb      	ldr	r3, [r7, #24]
 800d984:	691a      	ldr	r2, [r3, #16]
 800d986:	69bb      	ldr	r3, [r7, #24]
 800d988:	695b      	ldr	r3, [r3, #20]
 800d98a:	3b02      	subs	r3, #2
 800d98c:	429a      	cmp	r2, r3
 800d98e:	d20b      	bcs.n	800d9a8 <remove_chain+0xae>
			fs->free_clst++;
 800d990:	69bb      	ldr	r3, [r7, #24]
 800d992:	691b      	ldr	r3, [r3, #16]
 800d994:	1c5a      	adds	r2, r3, #1
 800d996:	69bb      	ldr	r3, [r7, #24]
 800d998:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800d99a:	69bb      	ldr	r3, [r7, #24]
 800d99c:	791b      	ldrb	r3, [r3, #4]
 800d99e:	f043 0301 	orr.w	r3, r3, #1
 800d9a2:	b2da      	uxtb	r2, r3
 800d9a4:	69bb      	ldr	r3, [r7, #24]
 800d9a6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d9a8:	697b      	ldr	r3, [r7, #20]
 800d9aa:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d9ac:	69bb      	ldr	r3, [r7, #24]
 800d9ae:	695b      	ldr	r3, [r3, #20]
 800d9b0:	68ba      	ldr	r2, [r7, #8]
 800d9b2:	429a      	cmp	r2, r3
 800d9b4:	d3c6      	bcc.n	800d944 <remove_chain+0x4a>
 800d9b6:	e000      	b.n	800d9ba <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d9b8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d9ba:	2300      	movs	r3, #0
}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	3720      	adds	r7, #32
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bd80      	pop	{r7, pc}

0800d9c4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b088      	sub	sp, #32
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
 800d9cc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d10d      	bne.n	800d9f6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d9da:	693b      	ldr	r3, [r7, #16]
 800d9dc:	68db      	ldr	r3, [r3, #12]
 800d9de:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d9e0:	69bb      	ldr	r3, [r7, #24]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d004      	beq.n	800d9f0 <create_chain+0x2c>
 800d9e6:	693b      	ldr	r3, [r7, #16]
 800d9e8:	695b      	ldr	r3, [r3, #20]
 800d9ea:	69ba      	ldr	r2, [r7, #24]
 800d9ec:	429a      	cmp	r2, r3
 800d9ee:	d31b      	bcc.n	800da28 <create_chain+0x64>
 800d9f0:	2301      	movs	r3, #1
 800d9f2:	61bb      	str	r3, [r7, #24]
 800d9f4:	e018      	b.n	800da28 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d9f6:	6839      	ldr	r1, [r7, #0]
 800d9f8:	6878      	ldr	r0, [r7, #4]
 800d9fa:	f7ff fdea 	bl	800d5d2 <get_fat>
 800d9fe:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	2b01      	cmp	r3, #1
 800da04:	d801      	bhi.n	800da0a <create_chain+0x46>
 800da06:	2301      	movs	r3, #1
 800da08:	e070      	b.n	800daec <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da10:	d101      	bne.n	800da16 <create_chain+0x52>
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	e06a      	b.n	800daec <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800da16:	693b      	ldr	r3, [r7, #16]
 800da18:	695b      	ldr	r3, [r3, #20]
 800da1a:	68fa      	ldr	r2, [r7, #12]
 800da1c:	429a      	cmp	r2, r3
 800da1e:	d201      	bcs.n	800da24 <create_chain+0x60>
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	e063      	b.n	800daec <create_chain+0x128>
		scl = clst;
 800da24:	683b      	ldr	r3, [r7, #0]
 800da26:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800da28:	69bb      	ldr	r3, [r7, #24]
 800da2a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800da2c:	69fb      	ldr	r3, [r7, #28]
 800da2e:	3301      	adds	r3, #1
 800da30:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	695b      	ldr	r3, [r3, #20]
 800da36:	69fa      	ldr	r2, [r7, #28]
 800da38:	429a      	cmp	r2, r3
 800da3a:	d307      	bcc.n	800da4c <create_chain+0x88>
				ncl = 2;
 800da3c:	2302      	movs	r3, #2
 800da3e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800da40:	69fa      	ldr	r2, [r7, #28]
 800da42:	69bb      	ldr	r3, [r7, #24]
 800da44:	429a      	cmp	r2, r3
 800da46:	d901      	bls.n	800da4c <create_chain+0x88>
 800da48:	2300      	movs	r3, #0
 800da4a:	e04f      	b.n	800daec <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800da4c:	69f9      	ldr	r1, [r7, #28]
 800da4e:	6878      	ldr	r0, [r7, #4]
 800da50:	f7ff fdbf 	bl	800d5d2 <get_fat>
 800da54:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d00e      	beq.n	800da7a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	2b01      	cmp	r3, #1
 800da60:	d003      	beq.n	800da6a <create_chain+0xa6>
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da68:	d101      	bne.n	800da6e <create_chain+0xaa>
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	e03e      	b.n	800daec <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800da6e:	69fa      	ldr	r2, [r7, #28]
 800da70:	69bb      	ldr	r3, [r7, #24]
 800da72:	429a      	cmp	r2, r3
 800da74:	d1da      	bne.n	800da2c <create_chain+0x68>
 800da76:	2300      	movs	r3, #0
 800da78:	e038      	b.n	800daec <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800da7a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800da7c:	f04f 32ff 	mov.w	r2, #4294967295
 800da80:	69f9      	ldr	r1, [r7, #28]
 800da82:	6938      	ldr	r0, [r7, #16]
 800da84:	f7ff fe4d 	bl	800d722 <put_fat>
 800da88:	4603      	mov	r3, r0
 800da8a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800da8c:	7dfb      	ldrb	r3, [r7, #23]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d109      	bne.n	800daa6 <create_chain+0xe2>
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d006      	beq.n	800daa6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800da98:	69fa      	ldr	r2, [r7, #28]
 800da9a:	6839      	ldr	r1, [r7, #0]
 800da9c:	6938      	ldr	r0, [r7, #16]
 800da9e:	f7ff fe40 	bl	800d722 <put_fat>
 800daa2:	4603      	mov	r3, r0
 800daa4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800daa6:	7dfb      	ldrb	r3, [r7, #23]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d116      	bne.n	800dada <create_chain+0x116>
		fs->last_clst = ncl;
 800daac:	693b      	ldr	r3, [r7, #16]
 800daae:	69fa      	ldr	r2, [r7, #28]
 800dab0:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	691a      	ldr	r2, [r3, #16]
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	695b      	ldr	r3, [r3, #20]
 800daba:	3b02      	subs	r3, #2
 800dabc:	429a      	cmp	r2, r3
 800dabe:	d804      	bhi.n	800daca <create_chain+0x106>
 800dac0:	693b      	ldr	r3, [r7, #16]
 800dac2:	691b      	ldr	r3, [r3, #16]
 800dac4:	1e5a      	subs	r2, r3, #1
 800dac6:	693b      	ldr	r3, [r7, #16]
 800dac8:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800daca:	693b      	ldr	r3, [r7, #16]
 800dacc:	791b      	ldrb	r3, [r3, #4]
 800dace:	f043 0301 	orr.w	r3, r3, #1
 800dad2:	b2da      	uxtb	r2, r3
 800dad4:	693b      	ldr	r3, [r7, #16]
 800dad6:	711a      	strb	r2, [r3, #4]
 800dad8:	e007      	b.n	800daea <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800dada:	7dfb      	ldrb	r3, [r7, #23]
 800dadc:	2b01      	cmp	r3, #1
 800dade:	d102      	bne.n	800dae6 <create_chain+0x122>
 800dae0:	f04f 33ff 	mov.w	r3, #4294967295
 800dae4:	e000      	b.n	800dae8 <create_chain+0x124>
 800dae6:	2301      	movs	r3, #1
 800dae8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800daea:	69fb      	ldr	r3, [r7, #28]
}
 800daec:	4618      	mov	r0, r3
 800daee:	3720      	adds	r7, #32
 800daf0:	46bd      	mov	sp, r7
 800daf2:	bd80      	pop	{r7, pc}

0800daf4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800daf4:	b480      	push	{r7}
 800daf6:	b087      	sub	sp, #28
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
 800dafc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db08:	3304      	adds	r3, #4
 800db0a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	0a5b      	lsrs	r3, r3, #9
 800db10:	68fa      	ldr	r2, [r7, #12]
 800db12:	8952      	ldrh	r2, [r2, #10]
 800db14:	fbb3 f3f2 	udiv	r3, r3, r2
 800db18:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800db1a:	693b      	ldr	r3, [r7, #16]
 800db1c:	1d1a      	adds	r2, r3, #4
 800db1e:	613a      	str	r2, [r7, #16]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800db24:	68bb      	ldr	r3, [r7, #8]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d101      	bne.n	800db2e <clmt_clust+0x3a>
 800db2a:	2300      	movs	r3, #0
 800db2c:	e010      	b.n	800db50 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800db2e:	697a      	ldr	r2, [r7, #20]
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	429a      	cmp	r2, r3
 800db34:	d307      	bcc.n	800db46 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800db36:	697a      	ldr	r2, [r7, #20]
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	1ad3      	subs	r3, r2, r3
 800db3c:	617b      	str	r3, [r7, #20]
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	3304      	adds	r3, #4
 800db42:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800db44:	e7e9      	b.n	800db1a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800db46:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	681a      	ldr	r2, [r3, #0]
 800db4c:	697b      	ldr	r3, [r7, #20]
 800db4e:	4413      	add	r3, r2
}
 800db50:	4618      	mov	r0, r3
 800db52:	371c      	adds	r7, #28
 800db54:	46bd      	mov	sp, r7
 800db56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5a:	4770      	bx	lr

0800db5c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b086      	sub	sp, #24
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
 800db64:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800db72:	d204      	bcs.n	800db7e <dir_sdi+0x22>
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	f003 031f 	and.w	r3, r3, #31
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d001      	beq.n	800db82 <dir_sdi+0x26>
		return FR_INT_ERR;
 800db7e:	2302      	movs	r3, #2
 800db80:	e063      	b.n	800dc4a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	683a      	ldr	r2, [r7, #0]
 800db86:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	689b      	ldr	r3, [r3, #8]
 800db8c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800db8e:	697b      	ldr	r3, [r7, #20]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d106      	bne.n	800dba2 <dir_sdi+0x46>
 800db94:	693b      	ldr	r3, [r7, #16]
 800db96:	781b      	ldrb	r3, [r3, #0]
 800db98:	2b02      	cmp	r3, #2
 800db9a:	d902      	bls.n	800dba2 <dir_sdi+0x46>
		clst = fs->dirbase;
 800db9c:	693b      	ldr	r3, [r7, #16]
 800db9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dba0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d10c      	bne.n	800dbc2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	095b      	lsrs	r3, r3, #5
 800dbac:	693a      	ldr	r2, [r7, #16]
 800dbae:	8912      	ldrh	r2, [r2, #8]
 800dbb0:	4293      	cmp	r3, r2
 800dbb2:	d301      	bcc.n	800dbb8 <dir_sdi+0x5c>
 800dbb4:	2302      	movs	r3, #2
 800dbb6:	e048      	b.n	800dc4a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	61da      	str	r2, [r3, #28]
 800dbc0:	e029      	b.n	800dc16 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800dbc2:	693b      	ldr	r3, [r7, #16]
 800dbc4:	895b      	ldrh	r3, [r3, #10]
 800dbc6:	025b      	lsls	r3, r3, #9
 800dbc8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dbca:	e019      	b.n	800dc00 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	6979      	ldr	r1, [r7, #20]
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	f7ff fcfe 	bl	800d5d2 <get_fat>
 800dbd6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dbd8:	697b      	ldr	r3, [r7, #20]
 800dbda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbde:	d101      	bne.n	800dbe4 <dir_sdi+0x88>
 800dbe0:	2301      	movs	r3, #1
 800dbe2:	e032      	b.n	800dc4a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	2b01      	cmp	r3, #1
 800dbe8:	d904      	bls.n	800dbf4 <dir_sdi+0x98>
 800dbea:	693b      	ldr	r3, [r7, #16]
 800dbec:	695b      	ldr	r3, [r3, #20]
 800dbee:	697a      	ldr	r2, [r7, #20]
 800dbf0:	429a      	cmp	r2, r3
 800dbf2:	d301      	bcc.n	800dbf8 <dir_sdi+0x9c>
 800dbf4:	2302      	movs	r3, #2
 800dbf6:	e028      	b.n	800dc4a <dir_sdi+0xee>
			ofs -= csz;
 800dbf8:	683a      	ldr	r2, [r7, #0]
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	1ad3      	subs	r3, r2, r3
 800dbfe:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dc00:	683a      	ldr	r2, [r7, #0]
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d2e1      	bcs.n	800dbcc <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800dc08:	6979      	ldr	r1, [r7, #20]
 800dc0a:	6938      	ldr	r0, [r7, #16]
 800dc0c:	f7ff fcc2 	bl	800d594 <clust2sect>
 800dc10:	4602      	mov	r2, r0
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	697a      	ldr	r2, [r7, #20]
 800dc1a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	69db      	ldr	r3, [r3, #28]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d101      	bne.n	800dc28 <dir_sdi+0xcc>
 800dc24:	2302      	movs	r3, #2
 800dc26:	e010      	b.n	800dc4a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	69da      	ldr	r2, [r3, #28]
 800dc2c:	683b      	ldr	r3, [r7, #0]
 800dc2e:	0a5b      	lsrs	r3, r3, #9
 800dc30:	441a      	add	r2, r3
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc42:	441a      	add	r2, r3
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800dc48:	2300      	movs	r3, #0
}
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	3718      	adds	r7, #24
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	bd80      	pop	{r7, pc}

0800dc52 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800dc52:	b580      	push	{r7, lr}
 800dc54:	b086      	sub	sp, #24
 800dc56:	af00      	add	r7, sp, #0
 800dc58:	6078      	str	r0, [r7, #4]
 800dc5a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	695b      	ldr	r3, [r3, #20]
 800dc66:	3320      	adds	r3, #32
 800dc68:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	69db      	ldr	r3, [r3, #28]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d003      	beq.n	800dc7a <dir_next+0x28>
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dc78:	d301      	bcc.n	800dc7e <dir_next+0x2c>
 800dc7a:	2304      	movs	r3, #4
 800dc7c:	e0aa      	b.n	800ddd4 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	f040 8098 	bne.w	800ddba <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	69db      	ldr	r3, [r3, #28]
 800dc8e:	1c5a      	adds	r2, r3, #1
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	699b      	ldr	r3, [r3, #24]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d10b      	bne.n	800dcb4 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800dc9c:	68bb      	ldr	r3, [r7, #8]
 800dc9e:	095b      	lsrs	r3, r3, #5
 800dca0:	68fa      	ldr	r2, [r7, #12]
 800dca2:	8912      	ldrh	r2, [r2, #8]
 800dca4:	4293      	cmp	r3, r2
 800dca6:	f0c0 8088 	bcc.w	800ddba <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	2200      	movs	r2, #0
 800dcae:	61da      	str	r2, [r3, #28]
 800dcb0:	2304      	movs	r3, #4
 800dcb2:	e08f      	b.n	800ddd4 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800dcb4:	68bb      	ldr	r3, [r7, #8]
 800dcb6:	0a5b      	lsrs	r3, r3, #9
 800dcb8:	68fa      	ldr	r2, [r7, #12]
 800dcba:	8952      	ldrh	r2, [r2, #10]
 800dcbc:	3a01      	subs	r2, #1
 800dcbe:	4013      	ands	r3, r2
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d17a      	bne.n	800ddba <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800dcc4:	687a      	ldr	r2, [r7, #4]
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	699b      	ldr	r3, [r3, #24]
 800dcca:	4619      	mov	r1, r3
 800dccc:	4610      	mov	r0, r2
 800dcce:	f7ff fc80 	bl	800d5d2 <get_fat>
 800dcd2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800dcd4:	697b      	ldr	r3, [r7, #20]
 800dcd6:	2b01      	cmp	r3, #1
 800dcd8:	d801      	bhi.n	800dcde <dir_next+0x8c>
 800dcda:	2302      	movs	r3, #2
 800dcdc:	e07a      	b.n	800ddd4 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dce4:	d101      	bne.n	800dcea <dir_next+0x98>
 800dce6:	2301      	movs	r3, #1
 800dce8:	e074      	b.n	800ddd4 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	695b      	ldr	r3, [r3, #20]
 800dcee:	697a      	ldr	r2, [r7, #20]
 800dcf0:	429a      	cmp	r2, r3
 800dcf2:	d358      	bcc.n	800dda6 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d104      	bne.n	800dd04 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	61da      	str	r2, [r3, #28]
 800dd00:	2304      	movs	r3, #4
 800dd02:	e067      	b.n	800ddd4 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800dd04:	687a      	ldr	r2, [r7, #4]
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	699b      	ldr	r3, [r3, #24]
 800dd0a:	4619      	mov	r1, r3
 800dd0c:	4610      	mov	r0, r2
 800dd0e:	f7ff fe59 	bl	800d9c4 <create_chain>
 800dd12:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800dd14:	697b      	ldr	r3, [r7, #20]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d101      	bne.n	800dd1e <dir_next+0xcc>
 800dd1a:	2307      	movs	r3, #7
 800dd1c:	e05a      	b.n	800ddd4 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800dd1e:	697b      	ldr	r3, [r7, #20]
 800dd20:	2b01      	cmp	r3, #1
 800dd22:	d101      	bne.n	800dd28 <dir_next+0xd6>
 800dd24:	2302      	movs	r3, #2
 800dd26:	e055      	b.n	800ddd4 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dd28:	697b      	ldr	r3, [r7, #20]
 800dd2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd2e:	d101      	bne.n	800dd34 <dir_next+0xe2>
 800dd30:	2301      	movs	r3, #1
 800dd32:	e04f      	b.n	800ddd4 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800dd34:	68f8      	ldr	r0, [r7, #12]
 800dd36:	f7ff fb4d 	bl	800d3d4 <sync_window>
 800dd3a:	4603      	mov	r3, r0
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d001      	beq.n	800dd44 <dir_next+0xf2>
 800dd40:	2301      	movs	r3, #1
 800dd42:	e047      	b.n	800ddd4 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	3330      	adds	r3, #48	; 0x30
 800dd48:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dd4c:	2100      	movs	r1, #0
 800dd4e:	4618      	mov	r0, r3
 800dd50:	f7ff f977 	bl	800d042 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800dd54:	2300      	movs	r3, #0
 800dd56:	613b      	str	r3, [r7, #16]
 800dd58:	6979      	ldr	r1, [r7, #20]
 800dd5a:	68f8      	ldr	r0, [r7, #12]
 800dd5c:	f7ff fc1a 	bl	800d594 <clust2sect>
 800dd60:	4602      	mov	r2, r0
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	62da      	str	r2, [r3, #44]	; 0x2c
 800dd66:	e012      	b.n	800dd8e <dir_next+0x13c>
						fs->wflag = 1;
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	2201      	movs	r2, #1
 800dd6c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800dd6e:	68f8      	ldr	r0, [r7, #12]
 800dd70:	f7ff fb30 	bl	800d3d4 <sync_window>
 800dd74:	4603      	mov	r3, r0
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d001      	beq.n	800dd7e <dir_next+0x12c>
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	e02a      	b.n	800ddd4 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800dd7e:	693b      	ldr	r3, [r7, #16]
 800dd80:	3301      	adds	r3, #1
 800dd82:	613b      	str	r3, [r7, #16]
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd88:	1c5a      	adds	r2, r3, #1
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	62da      	str	r2, [r3, #44]	; 0x2c
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	895b      	ldrh	r3, [r3, #10]
 800dd92:	461a      	mov	r2, r3
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	4293      	cmp	r3, r2
 800dd98:	d3e6      	bcc.n	800dd68 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd9e:	693b      	ldr	r3, [r7, #16]
 800dda0:	1ad2      	subs	r2, r2, r3
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	697a      	ldr	r2, [r7, #20]
 800ddaa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ddac:	6979      	ldr	r1, [r7, #20]
 800ddae:	68f8      	ldr	r0, [r7, #12]
 800ddb0:	f7ff fbf0 	bl	800d594 <clust2sect>
 800ddb4:	4602      	mov	r2, r0
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	68ba      	ldr	r2, [r7, #8]
 800ddbe:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ddc6:	68bb      	ldr	r3, [r7, #8]
 800ddc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddcc:	441a      	add	r2, r3
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ddd2:	2300      	movs	r3, #0
}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	3718      	adds	r7, #24
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	bd80      	pop	{r7, pc}

0800dddc <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b086      	sub	sp, #24
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
 800dde4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ddec:	2100      	movs	r1, #0
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f7ff feb4 	bl	800db5c <dir_sdi>
 800ddf4:	4603      	mov	r3, r0
 800ddf6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ddf8:	7dfb      	ldrb	r3, [r7, #23]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d12b      	bne.n	800de56 <dir_alloc+0x7a>
		n = 0;
 800ddfe:	2300      	movs	r3, #0
 800de00:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	69db      	ldr	r3, [r3, #28]
 800de06:	4619      	mov	r1, r3
 800de08:	68f8      	ldr	r0, [r7, #12]
 800de0a:	f7ff fb27 	bl	800d45c <move_window>
 800de0e:	4603      	mov	r3, r0
 800de10:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800de12:	7dfb      	ldrb	r3, [r7, #23]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d11d      	bne.n	800de54 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	6a1b      	ldr	r3, [r3, #32]
 800de1c:	781b      	ldrb	r3, [r3, #0]
 800de1e:	2be5      	cmp	r3, #229	; 0xe5
 800de20:	d004      	beq.n	800de2c <dir_alloc+0x50>
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6a1b      	ldr	r3, [r3, #32]
 800de26:	781b      	ldrb	r3, [r3, #0]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d107      	bne.n	800de3c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800de2c:	693b      	ldr	r3, [r7, #16]
 800de2e:	3301      	adds	r3, #1
 800de30:	613b      	str	r3, [r7, #16]
 800de32:	693a      	ldr	r2, [r7, #16]
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	429a      	cmp	r2, r3
 800de38:	d102      	bne.n	800de40 <dir_alloc+0x64>
 800de3a:	e00c      	b.n	800de56 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800de3c:	2300      	movs	r3, #0
 800de3e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800de40:	2101      	movs	r1, #1
 800de42:	6878      	ldr	r0, [r7, #4]
 800de44:	f7ff ff05 	bl	800dc52 <dir_next>
 800de48:	4603      	mov	r3, r0
 800de4a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800de4c:	7dfb      	ldrb	r3, [r7, #23]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d0d7      	beq.n	800de02 <dir_alloc+0x26>
 800de52:	e000      	b.n	800de56 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800de54:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800de56:	7dfb      	ldrb	r3, [r7, #23]
 800de58:	2b04      	cmp	r3, #4
 800de5a:	d101      	bne.n	800de60 <dir_alloc+0x84>
 800de5c:	2307      	movs	r3, #7
 800de5e:	75fb      	strb	r3, [r7, #23]
	return res;
 800de60:	7dfb      	ldrb	r3, [r7, #23]
}
 800de62:	4618      	mov	r0, r3
 800de64:	3718      	adds	r7, #24
 800de66:	46bd      	mov	sp, r7
 800de68:	bd80      	pop	{r7, pc}

0800de6a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800de6a:	b580      	push	{r7, lr}
 800de6c:	b084      	sub	sp, #16
 800de6e:	af00      	add	r7, sp, #0
 800de70:	6078      	str	r0, [r7, #4]
 800de72:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	331a      	adds	r3, #26
 800de78:	4618      	mov	r0, r3
 800de7a:	f7ff f83f 	bl	800cefc <ld_word>
 800de7e:	4603      	mov	r3, r0
 800de80:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	781b      	ldrb	r3, [r3, #0]
 800de86:	2b03      	cmp	r3, #3
 800de88:	d109      	bne.n	800de9e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	3314      	adds	r3, #20
 800de8e:	4618      	mov	r0, r3
 800de90:	f7ff f834 	bl	800cefc <ld_word>
 800de94:	4603      	mov	r3, r0
 800de96:	041b      	lsls	r3, r3, #16
 800de98:	68fa      	ldr	r2, [r7, #12]
 800de9a:	4313      	orrs	r3, r2
 800de9c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800de9e:	68fb      	ldr	r3, [r7, #12]
}
 800dea0:	4618      	mov	r0, r3
 800dea2:	3710      	adds	r7, #16
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}

0800dea8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b084      	sub	sp, #16
 800deac:	af00      	add	r7, sp, #0
 800deae:	60f8      	str	r0, [r7, #12]
 800deb0:	60b9      	str	r1, [r7, #8]
 800deb2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800deb4:	68bb      	ldr	r3, [r7, #8]
 800deb6:	331a      	adds	r3, #26
 800deb8:	687a      	ldr	r2, [r7, #4]
 800deba:	b292      	uxth	r2, r2
 800debc:	4611      	mov	r1, r2
 800debe:	4618      	mov	r0, r3
 800dec0:	f7ff f857 	bl	800cf72 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	781b      	ldrb	r3, [r3, #0]
 800dec8:	2b03      	cmp	r3, #3
 800deca:	d109      	bne.n	800dee0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800decc:	68bb      	ldr	r3, [r7, #8]
 800dece:	f103 0214 	add.w	r2, r3, #20
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	0c1b      	lsrs	r3, r3, #16
 800ded6:	b29b      	uxth	r3, r3
 800ded8:	4619      	mov	r1, r3
 800deda:	4610      	mov	r0, r2
 800dedc:	f7ff f849 	bl	800cf72 <st_word>
	}
}
 800dee0:	bf00      	nop
 800dee2:	3710      	adds	r7, #16
 800dee4:	46bd      	mov	sp, r7
 800dee6:	bd80      	pop	{r7, pc}

0800dee8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800dee8:	b580      	push	{r7, lr}
 800deea:	b086      	sub	sp, #24
 800deec:	af00      	add	r7, sp, #0
 800deee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800def6:	2100      	movs	r1, #0
 800def8:	6878      	ldr	r0, [r7, #4]
 800defa:	f7ff fe2f 	bl	800db5c <dir_sdi>
 800defe:	4603      	mov	r3, r0
 800df00:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800df02:	7dfb      	ldrb	r3, [r7, #23]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d001      	beq.n	800df0c <dir_find+0x24>
 800df08:	7dfb      	ldrb	r3, [r7, #23]
 800df0a:	e03e      	b.n	800df8a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	69db      	ldr	r3, [r3, #28]
 800df10:	4619      	mov	r1, r3
 800df12:	6938      	ldr	r0, [r7, #16]
 800df14:	f7ff faa2 	bl	800d45c <move_window>
 800df18:	4603      	mov	r3, r0
 800df1a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800df1c:	7dfb      	ldrb	r3, [r7, #23]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d12f      	bne.n	800df82 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6a1b      	ldr	r3, [r3, #32]
 800df26:	781b      	ldrb	r3, [r3, #0]
 800df28:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800df2a:	7bfb      	ldrb	r3, [r7, #15]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d102      	bne.n	800df36 <dir_find+0x4e>
 800df30:	2304      	movs	r3, #4
 800df32:	75fb      	strb	r3, [r7, #23]
 800df34:	e028      	b.n	800df88 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	6a1b      	ldr	r3, [r3, #32]
 800df3a:	330b      	adds	r3, #11
 800df3c:	781b      	ldrb	r3, [r3, #0]
 800df3e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800df42:	b2da      	uxtb	r2, r3
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	6a1b      	ldr	r3, [r3, #32]
 800df4c:	330b      	adds	r3, #11
 800df4e:	781b      	ldrb	r3, [r3, #0]
 800df50:	f003 0308 	and.w	r3, r3, #8
 800df54:	2b00      	cmp	r3, #0
 800df56:	d10a      	bne.n	800df6e <dir_find+0x86>
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	6a18      	ldr	r0, [r3, #32]
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	3324      	adds	r3, #36	; 0x24
 800df60:	220b      	movs	r2, #11
 800df62:	4619      	mov	r1, r3
 800df64:	f7ff f888 	bl	800d078 <mem_cmp>
 800df68:	4603      	mov	r3, r0
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d00b      	beq.n	800df86 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800df6e:	2100      	movs	r1, #0
 800df70:	6878      	ldr	r0, [r7, #4]
 800df72:	f7ff fe6e 	bl	800dc52 <dir_next>
 800df76:	4603      	mov	r3, r0
 800df78:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800df7a:	7dfb      	ldrb	r3, [r7, #23]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d0c5      	beq.n	800df0c <dir_find+0x24>
 800df80:	e002      	b.n	800df88 <dir_find+0xa0>
		if (res != FR_OK) break;
 800df82:	bf00      	nop
 800df84:	e000      	b.n	800df88 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800df86:	bf00      	nop

	return res;
 800df88:	7dfb      	ldrb	r3, [r7, #23]
}
 800df8a:	4618      	mov	r0, r3
 800df8c:	3718      	adds	r7, #24
 800df8e:	46bd      	mov	sp, r7
 800df90:	bd80      	pop	{r7, pc}

0800df92 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800df92:	b580      	push	{r7, lr}
 800df94:	b084      	sub	sp, #16
 800df96:	af00      	add	r7, sp, #0
 800df98:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800dfa0:	2101      	movs	r1, #1
 800dfa2:	6878      	ldr	r0, [r7, #4]
 800dfa4:	f7ff ff1a 	bl	800dddc <dir_alloc>
 800dfa8:	4603      	mov	r3, r0
 800dfaa:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800dfac:	7bfb      	ldrb	r3, [r7, #15]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d11c      	bne.n	800dfec <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	69db      	ldr	r3, [r3, #28]
 800dfb6:	4619      	mov	r1, r3
 800dfb8:	68b8      	ldr	r0, [r7, #8]
 800dfba:	f7ff fa4f 	bl	800d45c <move_window>
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dfc2:	7bfb      	ldrb	r3, [r7, #15]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d111      	bne.n	800dfec <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	6a1b      	ldr	r3, [r3, #32]
 800dfcc:	2220      	movs	r2, #32
 800dfce:	2100      	movs	r1, #0
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	f7ff f836 	bl	800d042 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	6a18      	ldr	r0, [r3, #32]
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	3324      	adds	r3, #36	; 0x24
 800dfde:	220b      	movs	r2, #11
 800dfe0:	4619      	mov	r1, r3
 800dfe2:	f7ff f80d 	bl	800d000 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800dfe6:	68bb      	ldr	r3, [r7, #8]
 800dfe8:	2201      	movs	r2, #1
 800dfea:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800dfec:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	3710      	adds	r7, #16
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bd80      	pop	{r7, pc}
	...

0800dff8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b088      	sub	sp, #32
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
 800e000:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	60fb      	str	r3, [r7, #12]
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	3324      	adds	r3, #36	; 0x24
 800e00c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800e00e:	220b      	movs	r2, #11
 800e010:	2120      	movs	r1, #32
 800e012:	68b8      	ldr	r0, [r7, #8]
 800e014:	f7ff f815 	bl	800d042 <mem_set>
	si = i = 0; ni = 8;
 800e018:	2300      	movs	r3, #0
 800e01a:	613b      	str	r3, [r7, #16]
 800e01c:	693b      	ldr	r3, [r7, #16]
 800e01e:	61fb      	str	r3, [r7, #28]
 800e020:	2308      	movs	r3, #8
 800e022:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800e024:	69fb      	ldr	r3, [r7, #28]
 800e026:	1c5a      	adds	r2, r3, #1
 800e028:	61fa      	str	r2, [r7, #28]
 800e02a:	68fa      	ldr	r2, [r7, #12]
 800e02c:	4413      	add	r3, r2
 800e02e:	781b      	ldrb	r3, [r3, #0]
 800e030:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e032:	7efb      	ldrb	r3, [r7, #27]
 800e034:	2b20      	cmp	r3, #32
 800e036:	d94e      	bls.n	800e0d6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800e038:	7efb      	ldrb	r3, [r7, #27]
 800e03a:	2b2f      	cmp	r3, #47	; 0x2f
 800e03c:	d006      	beq.n	800e04c <create_name+0x54>
 800e03e:	7efb      	ldrb	r3, [r7, #27]
 800e040:	2b5c      	cmp	r3, #92	; 0x5c
 800e042:	d110      	bne.n	800e066 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e044:	e002      	b.n	800e04c <create_name+0x54>
 800e046:	69fb      	ldr	r3, [r7, #28]
 800e048:	3301      	adds	r3, #1
 800e04a:	61fb      	str	r3, [r7, #28]
 800e04c:	68fa      	ldr	r2, [r7, #12]
 800e04e:	69fb      	ldr	r3, [r7, #28]
 800e050:	4413      	add	r3, r2
 800e052:	781b      	ldrb	r3, [r3, #0]
 800e054:	2b2f      	cmp	r3, #47	; 0x2f
 800e056:	d0f6      	beq.n	800e046 <create_name+0x4e>
 800e058:	68fa      	ldr	r2, [r7, #12]
 800e05a:	69fb      	ldr	r3, [r7, #28]
 800e05c:	4413      	add	r3, r2
 800e05e:	781b      	ldrb	r3, [r3, #0]
 800e060:	2b5c      	cmp	r3, #92	; 0x5c
 800e062:	d0f0      	beq.n	800e046 <create_name+0x4e>
			break;
 800e064:	e038      	b.n	800e0d8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800e066:	7efb      	ldrb	r3, [r7, #27]
 800e068:	2b2e      	cmp	r3, #46	; 0x2e
 800e06a:	d003      	beq.n	800e074 <create_name+0x7c>
 800e06c:	693a      	ldr	r2, [r7, #16]
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	429a      	cmp	r2, r3
 800e072:	d30c      	bcc.n	800e08e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e074:	697b      	ldr	r3, [r7, #20]
 800e076:	2b0b      	cmp	r3, #11
 800e078:	d002      	beq.n	800e080 <create_name+0x88>
 800e07a:	7efb      	ldrb	r3, [r7, #27]
 800e07c:	2b2e      	cmp	r3, #46	; 0x2e
 800e07e:	d001      	beq.n	800e084 <create_name+0x8c>
 800e080:	2306      	movs	r3, #6
 800e082:	e044      	b.n	800e10e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800e084:	2308      	movs	r3, #8
 800e086:	613b      	str	r3, [r7, #16]
 800e088:	230b      	movs	r3, #11
 800e08a:	617b      	str	r3, [r7, #20]
			continue;
 800e08c:	e022      	b.n	800e0d4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800e08e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e092:	2b00      	cmp	r3, #0
 800e094:	da04      	bge.n	800e0a0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800e096:	7efb      	ldrb	r3, [r7, #27]
 800e098:	3b80      	subs	r3, #128	; 0x80
 800e09a:	4a1f      	ldr	r2, [pc, #124]	; (800e118 <create_name+0x120>)
 800e09c:	5cd3      	ldrb	r3, [r2, r3]
 800e09e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800e0a0:	7efb      	ldrb	r3, [r7, #27]
 800e0a2:	4619      	mov	r1, r3
 800e0a4:	481d      	ldr	r0, [pc, #116]	; (800e11c <create_name+0x124>)
 800e0a6:	f7ff f80e 	bl	800d0c6 <chk_chr>
 800e0aa:	4603      	mov	r3, r0
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d001      	beq.n	800e0b4 <create_name+0xbc>
 800e0b0:	2306      	movs	r3, #6
 800e0b2:	e02c      	b.n	800e10e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800e0b4:	7efb      	ldrb	r3, [r7, #27]
 800e0b6:	2b60      	cmp	r3, #96	; 0x60
 800e0b8:	d905      	bls.n	800e0c6 <create_name+0xce>
 800e0ba:	7efb      	ldrb	r3, [r7, #27]
 800e0bc:	2b7a      	cmp	r3, #122	; 0x7a
 800e0be:	d802      	bhi.n	800e0c6 <create_name+0xce>
 800e0c0:	7efb      	ldrb	r3, [r7, #27]
 800e0c2:	3b20      	subs	r3, #32
 800e0c4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800e0c6:	693b      	ldr	r3, [r7, #16]
 800e0c8:	1c5a      	adds	r2, r3, #1
 800e0ca:	613a      	str	r2, [r7, #16]
 800e0cc:	68ba      	ldr	r2, [r7, #8]
 800e0ce:	4413      	add	r3, r2
 800e0d0:	7efa      	ldrb	r2, [r7, #27]
 800e0d2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800e0d4:	e7a6      	b.n	800e024 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e0d6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800e0d8:	68fa      	ldr	r2, [r7, #12]
 800e0da:	69fb      	ldr	r3, [r7, #28]
 800e0dc:	441a      	add	r2, r3
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800e0e2:	693b      	ldr	r3, [r7, #16]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d101      	bne.n	800e0ec <create_name+0xf4>
 800e0e8:	2306      	movs	r3, #6
 800e0ea:	e010      	b.n	800e10e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e0ec:	68bb      	ldr	r3, [r7, #8]
 800e0ee:	781b      	ldrb	r3, [r3, #0]
 800e0f0:	2be5      	cmp	r3, #229	; 0xe5
 800e0f2:	d102      	bne.n	800e0fa <create_name+0x102>
 800e0f4:	68bb      	ldr	r3, [r7, #8]
 800e0f6:	2205      	movs	r2, #5
 800e0f8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e0fa:	7efb      	ldrb	r3, [r7, #27]
 800e0fc:	2b20      	cmp	r3, #32
 800e0fe:	d801      	bhi.n	800e104 <create_name+0x10c>
 800e100:	2204      	movs	r2, #4
 800e102:	e000      	b.n	800e106 <create_name+0x10e>
 800e104:	2200      	movs	r2, #0
 800e106:	68bb      	ldr	r3, [r7, #8]
 800e108:	330b      	adds	r3, #11
 800e10a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800e10c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800e10e:	4618      	mov	r0, r3
 800e110:	3720      	adds	r7, #32
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}
 800e116:	bf00      	nop
 800e118:	0800fe98 	.word	0x0800fe98
 800e11c:	0800fdc0 	.word	0x0800fdc0

0800e120 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e120:	b580      	push	{r7, lr}
 800e122:	b086      	sub	sp, #24
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
 800e128:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800e12e:	693b      	ldr	r3, [r7, #16]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e134:	e002      	b.n	800e13c <follow_path+0x1c>
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	3301      	adds	r3, #1
 800e13a:	603b      	str	r3, [r7, #0]
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	781b      	ldrb	r3, [r3, #0]
 800e140:	2b2f      	cmp	r3, #47	; 0x2f
 800e142:	d0f8      	beq.n	800e136 <follow_path+0x16>
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	781b      	ldrb	r3, [r3, #0]
 800e148:	2b5c      	cmp	r3, #92	; 0x5c
 800e14a:	d0f4      	beq.n	800e136 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e14c:	693b      	ldr	r3, [r7, #16]
 800e14e:	2200      	movs	r2, #0
 800e150:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e152:	683b      	ldr	r3, [r7, #0]
 800e154:	781b      	ldrb	r3, [r3, #0]
 800e156:	2b1f      	cmp	r3, #31
 800e158:	d80a      	bhi.n	800e170 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	2280      	movs	r2, #128	; 0x80
 800e15e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800e162:	2100      	movs	r1, #0
 800e164:	6878      	ldr	r0, [r7, #4]
 800e166:	f7ff fcf9 	bl	800db5c <dir_sdi>
 800e16a:	4603      	mov	r3, r0
 800e16c:	75fb      	strb	r3, [r7, #23]
 800e16e:	e043      	b.n	800e1f8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e170:	463b      	mov	r3, r7
 800e172:	4619      	mov	r1, r3
 800e174:	6878      	ldr	r0, [r7, #4]
 800e176:	f7ff ff3f 	bl	800dff8 <create_name>
 800e17a:	4603      	mov	r3, r0
 800e17c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e17e:	7dfb      	ldrb	r3, [r7, #23]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d134      	bne.n	800e1ee <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	f7ff feaf 	bl	800dee8 <dir_find>
 800e18a:	4603      	mov	r3, r0
 800e18c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e194:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e196:	7dfb      	ldrb	r3, [r7, #23]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d00a      	beq.n	800e1b2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e19c:	7dfb      	ldrb	r3, [r7, #23]
 800e19e:	2b04      	cmp	r3, #4
 800e1a0:	d127      	bne.n	800e1f2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e1a2:	7afb      	ldrb	r3, [r7, #11]
 800e1a4:	f003 0304 	and.w	r3, r3, #4
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d122      	bne.n	800e1f2 <follow_path+0xd2>
 800e1ac:	2305      	movs	r3, #5
 800e1ae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e1b0:	e01f      	b.n	800e1f2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e1b2:	7afb      	ldrb	r3, [r7, #11]
 800e1b4:	f003 0304 	and.w	r3, r3, #4
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d11c      	bne.n	800e1f6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e1bc:	693b      	ldr	r3, [r7, #16]
 800e1be:	799b      	ldrb	r3, [r3, #6]
 800e1c0:	f003 0310 	and.w	r3, r3, #16
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d102      	bne.n	800e1ce <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e1c8:	2305      	movs	r3, #5
 800e1ca:	75fb      	strb	r3, [r7, #23]
 800e1cc:	e014      	b.n	800e1f8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	695b      	ldr	r3, [r3, #20]
 800e1d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1dc:	4413      	add	r3, r2
 800e1de:	4619      	mov	r1, r3
 800e1e0:	68f8      	ldr	r0, [r7, #12]
 800e1e2:	f7ff fe42 	bl	800de6a <ld_clust>
 800e1e6:	4602      	mov	r2, r0
 800e1e8:	693b      	ldr	r3, [r7, #16]
 800e1ea:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e1ec:	e7c0      	b.n	800e170 <follow_path+0x50>
			if (res != FR_OK) break;
 800e1ee:	bf00      	nop
 800e1f0:	e002      	b.n	800e1f8 <follow_path+0xd8>
				break;
 800e1f2:	bf00      	nop
 800e1f4:	e000      	b.n	800e1f8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e1f6:	bf00      	nop
			}
		}
	}

	return res;
 800e1f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	3718      	adds	r7, #24
 800e1fe:	46bd      	mov	sp, r7
 800e200:	bd80      	pop	{r7, pc}

0800e202 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e202:	b480      	push	{r7}
 800e204:	b087      	sub	sp, #28
 800e206:	af00      	add	r7, sp, #0
 800e208:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e20a:	f04f 33ff 	mov.w	r3, #4294967295
 800e20e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d031      	beq.n	800e27c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	617b      	str	r3, [r7, #20]
 800e21e:	e002      	b.n	800e226 <get_ldnumber+0x24>
 800e220:	697b      	ldr	r3, [r7, #20]
 800e222:	3301      	adds	r3, #1
 800e224:	617b      	str	r3, [r7, #20]
 800e226:	697b      	ldr	r3, [r7, #20]
 800e228:	781b      	ldrb	r3, [r3, #0]
 800e22a:	2b20      	cmp	r3, #32
 800e22c:	d903      	bls.n	800e236 <get_ldnumber+0x34>
 800e22e:	697b      	ldr	r3, [r7, #20]
 800e230:	781b      	ldrb	r3, [r3, #0]
 800e232:	2b3a      	cmp	r3, #58	; 0x3a
 800e234:	d1f4      	bne.n	800e220 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e236:	697b      	ldr	r3, [r7, #20]
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	2b3a      	cmp	r3, #58	; 0x3a
 800e23c:	d11c      	bne.n	800e278 <get_ldnumber+0x76>
			tp = *path;
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	1c5a      	adds	r2, r3, #1
 800e248:	60fa      	str	r2, [r7, #12]
 800e24a:	781b      	ldrb	r3, [r3, #0]
 800e24c:	3b30      	subs	r3, #48	; 0x30
 800e24e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	2b09      	cmp	r3, #9
 800e254:	d80e      	bhi.n	800e274 <get_ldnumber+0x72>
 800e256:	68fa      	ldr	r2, [r7, #12]
 800e258:	697b      	ldr	r3, [r7, #20]
 800e25a:	429a      	cmp	r2, r3
 800e25c:	d10a      	bne.n	800e274 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e25e:	68bb      	ldr	r3, [r7, #8]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d107      	bne.n	800e274 <get_ldnumber+0x72>
					vol = (int)i;
 800e264:	68bb      	ldr	r3, [r7, #8]
 800e266:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e268:	697b      	ldr	r3, [r7, #20]
 800e26a:	3301      	adds	r3, #1
 800e26c:	617b      	str	r3, [r7, #20]
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	697a      	ldr	r2, [r7, #20]
 800e272:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e274:	693b      	ldr	r3, [r7, #16]
 800e276:	e002      	b.n	800e27e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e278:	2300      	movs	r3, #0
 800e27a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e27c:	693b      	ldr	r3, [r7, #16]
}
 800e27e:	4618      	mov	r0, r3
 800e280:	371c      	adds	r7, #28
 800e282:	46bd      	mov	sp, r7
 800e284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e288:	4770      	bx	lr
	...

0800e28c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e28c:	b580      	push	{r7, lr}
 800e28e:	b082      	sub	sp, #8
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
 800e294:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	2200      	movs	r2, #0
 800e29a:	70da      	strb	r2, [r3, #3]
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	f04f 32ff 	mov.w	r2, #4294967295
 800e2a2:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e2a4:	6839      	ldr	r1, [r7, #0]
 800e2a6:	6878      	ldr	r0, [r7, #4]
 800e2a8:	f7ff f8d8 	bl	800d45c <move_window>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d001      	beq.n	800e2b6 <check_fs+0x2a>
 800e2b2:	2304      	movs	r3, #4
 800e2b4:	e038      	b.n	800e328 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	3330      	adds	r3, #48	; 0x30
 800e2ba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e2be:	4618      	mov	r0, r3
 800e2c0:	f7fe fe1c 	bl	800cefc <ld_word>
 800e2c4:	4603      	mov	r3, r0
 800e2c6:	461a      	mov	r2, r3
 800e2c8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e2cc:	429a      	cmp	r2, r3
 800e2ce:	d001      	beq.n	800e2d4 <check_fs+0x48>
 800e2d0:	2303      	movs	r3, #3
 800e2d2:	e029      	b.n	800e328 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e2da:	2be9      	cmp	r3, #233	; 0xe9
 800e2dc:	d009      	beq.n	800e2f2 <check_fs+0x66>
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e2e4:	2beb      	cmp	r3, #235	; 0xeb
 800e2e6:	d11e      	bne.n	800e326 <check_fs+0x9a>
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800e2ee:	2b90      	cmp	r3, #144	; 0x90
 800e2f0:	d119      	bne.n	800e326 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	3330      	adds	r3, #48	; 0x30
 800e2f6:	3336      	adds	r3, #54	; 0x36
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	f7fe fe17 	bl	800cf2c <ld_dword>
 800e2fe:	4603      	mov	r3, r0
 800e300:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e304:	4a0a      	ldr	r2, [pc, #40]	; (800e330 <check_fs+0xa4>)
 800e306:	4293      	cmp	r3, r2
 800e308:	d101      	bne.n	800e30e <check_fs+0x82>
 800e30a:	2300      	movs	r3, #0
 800e30c:	e00c      	b.n	800e328 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	3330      	adds	r3, #48	; 0x30
 800e312:	3352      	adds	r3, #82	; 0x52
 800e314:	4618      	mov	r0, r3
 800e316:	f7fe fe09 	bl	800cf2c <ld_dword>
 800e31a:	4603      	mov	r3, r0
 800e31c:	4a05      	ldr	r2, [pc, #20]	; (800e334 <check_fs+0xa8>)
 800e31e:	4293      	cmp	r3, r2
 800e320:	d101      	bne.n	800e326 <check_fs+0x9a>
 800e322:	2300      	movs	r3, #0
 800e324:	e000      	b.n	800e328 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e326:	2302      	movs	r3, #2
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3708      	adds	r7, #8
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}
 800e330:	00544146 	.word	0x00544146
 800e334:	33544146 	.word	0x33544146

0800e338 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b096      	sub	sp, #88	; 0x58
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	60f8      	str	r0, [r7, #12]
 800e340:	60b9      	str	r1, [r7, #8]
 800e342:	4613      	mov	r3, r2
 800e344:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	2200      	movs	r2, #0
 800e34a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e34c:	68f8      	ldr	r0, [r7, #12]
 800e34e:	f7ff ff58 	bl	800e202 <get_ldnumber>
 800e352:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e356:	2b00      	cmp	r3, #0
 800e358:	da01      	bge.n	800e35e <find_volume+0x26>
 800e35a:	230b      	movs	r3, #11
 800e35c:	e22d      	b.n	800e7ba <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e35e:	4aa1      	ldr	r2, [pc, #644]	; (800e5e4 <find_volume+0x2ac>)
 800e360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e366:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d101      	bne.n	800e372 <find_volume+0x3a>
 800e36e:	230c      	movs	r3, #12
 800e370:	e223      	b.n	800e7ba <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800e372:	68bb      	ldr	r3, [r7, #8]
 800e374:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e376:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e378:	79fb      	ldrb	r3, [r7, #7]
 800e37a:	f023 0301 	bic.w	r3, r3, #1
 800e37e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e382:	781b      	ldrb	r3, [r3, #0]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d01a      	beq.n	800e3be <find_volume+0x86>
		stat = disk_status(fs->drv);
 800e388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e38a:	785b      	ldrb	r3, [r3, #1]
 800e38c:	4618      	mov	r0, r3
 800e38e:	f7fe fd17 	bl	800cdc0 <disk_status>
 800e392:	4603      	mov	r3, r0
 800e394:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e398:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e39c:	f003 0301 	and.w	r3, r3, #1
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d10c      	bne.n	800e3be <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e3a4:	79fb      	ldrb	r3, [r7, #7]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d007      	beq.n	800e3ba <find_volume+0x82>
 800e3aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e3ae:	f003 0304 	and.w	r3, r3, #4
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d001      	beq.n	800e3ba <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e3b6:	230a      	movs	r3, #10
 800e3b8:	e1ff      	b.n	800e7ba <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	e1fd      	b.n	800e7ba <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e3be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e3c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e3c6:	b2da      	uxtb	r2, r3
 800e3c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3ca:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e3cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3ce:	785b      	ldrb	r3, [r3, #1]
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	f7fe fd0f 	bl	800cdf4 <disk_initialize>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e3dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e3e0:	f003 0301 	and.w	r3, r3, #1
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d001      	beq.n	800e3ec <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e3e8:	2303      	movs	r3, #3
 800e3ea:	e1e6      	b.n	800e7ba <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e3ec:	79fb      	ldrb	r3, [r7, #7]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d007      	beq.n	800e402 <find_volume+0xca>
 800e3f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e3f6:	f003 0304 	and.w	r3, r3, #4
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d001      	beq.n	800e402 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800e3fe:	230a      	movs	r3, #10
 800e400:	e1db      	b.n	800e7ba <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e402:	2300      	movs	r3, #0
 800e404:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e406:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e408:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e40a:	f7ff ff3f 	bl	800e28c <check_fs>
 800e40e:	4603      	mov	r3, r0
 800e410:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e414:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e418:	2b02      	cmp	r3, #2
 800e41a:	d149      	bne.n	800e4b0 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e41c:	2300      	movs	r3, #0
 800e41e:	643b      	str	r3, [r7, #64]	; 0x40
 800e420:	e01e      	b.n	800e460 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e424:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e428:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e42a:	011b      	lsls	r3, r3, #4
 800e42c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800e430:	4413      	add	r3, r2
 800e432:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e436:	3304      	adds	r3, #4
 800e438:	781b      	ldrb	r3, [r3, #0]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d006      	beq.n	800e44c <find_volume+0x114>
 800e43e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e440:	3308      	adds	r3, #8
 800e442:	4618      	mov	r0, r3
 800e444:	f7fe fd72 	bl	800cf2c <ld_dword>
 800e448:	4602      	mov	r2, r0
 800e44a:	e000      	b.n	800e44e <find_volume+0x116>
 800e44c:	2200      	movs	r2, #0
 800e44e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e450:	009b      	lsls	r3, r3, #2
 800e452:	3358      	adds	r3, #88	; 0x58
 800e454:	443b      	add	r3, r7
 800e456:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e45a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e45c:	3301      	adds	r3, #1
 800e45e:	643b      	str	r3, [r7, #64]	; 0x40
 800e460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e462:	2b03      	cmp	r3, #3
 800e464:	d9dd      	bls.n	800e422 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e466:	2300      	movs	r3, #0
 800e468:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800e46a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d002      	beq.n	800e476 <find_volume+0x13e>
 800e470:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e472:	3b01      	subs	r3, #1
 800e474:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e476:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e478:	009b      	lsls	r3, r3, #2
 800e47a:	3358      	adds	r3, #88	; 0x58
 800e47c:	443b      	add	r3, r7
 800e47e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e482:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e484:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e486:	2b00      	cmp	r3, #0
 800e488:	d005      	beq.n	800e496 <find_volume+0x15e>
 800e48a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e48c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e48e:	f7ff fefd 	bl	800e28c <check_fs>
 800e492:	4603      	mov	r3, r0
 800e494:	e000      	b.n	800e498 <find_volume+0x160>
 800e496:	2303      	movs	r3, #3
 800e498:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e49c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e4a0:	2b01      	cmp	r3, #1
 800e4a2:	d905      	bls.n	800e4b0 <find_volume+0x178>
 800e4a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e4a6:	3301      	adds	r3, #1
 800e4a8:	643b      	str	r3, [r7, #64]	; 0x40
 800e4aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e4ac:	2b03      	cmp	r3, #3
 800e4ae:	d9e2      	bls.n	800e476 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e4b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e4b4:	2b04      	cmp	r3, #4
 800e4b6:	d101      	bne.n	800e4bc <find_volume+0x184>
 800e4b8:	2301      	movs	r3, #1
 800e4ba:	e17e      	b.n	800e7ba <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e4bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e4c0:	2b01      	cmp	r3, #1
 800e4c2:	d901      	bls.n	800e4c8 <find_volume+0x190>
 800e4c4:	230d      	movs	r3, #13
 800e4c6:	e178      	b.n	800e7ba <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e4c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4ca:	3330      	adds	r3, #48	; 0x30
 800e4cc:	330b      	adds	r3, #11
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	f7fe fd14 	bl	800cefc <ld_word>
 800e4d4:	4603      	mov	r3, r0
 800e4d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e4da:	d001      	beq.n	800e4e0 <find_volume+0x1a8>
 800e4dc:	230d      	movs	r3, #13
 800e4de:	e16c      	b.n	800e7ba <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e4e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4e2:	3330      	adds	r3, #48	; 0x30
 800e4e4:	3316      	adds	r3, #22
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7fe fd08 	bl	800cefc <ld_word>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e4f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d106      	bne.n	800e504 <find_volume+0x1cc>
 800e4f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f8:	3330      	adds	r3, #48	; 0x30
 800e4fa:	3324      	adds	r3, #36	; 0x24
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	f7fe fd15 	bl	800cf2c <ld_dword>
 800e502:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800e504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e506:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e508:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e50a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e50c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800e510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e512:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e516:	789b      	ldrb	r3, [r3, #2]
 800e518:	2b01      	cmp	r3, #1
 800e51a:	d005      	beq.n	800e528 <find_volume+0x1f0>
 800e51c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e51e:	789b      	ldrb	r3, [r3, #2]
 800e520:	2b02      	cmp	r3, #2
 800e522:	d001      	beq.n	800e528 <find_volume+0x1f0>
 800e524:	230d      	movs	r3, #13
 800e526:	e148      	b.n	800e7ba <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e52a:	789b      	ldrb	r3, [r3, #2]
 800e52c:	461a      	mov	r2, r3
 800e52e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e530:	fb02 f303 	mul.w	r3, r2, r3
 800e534:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e53c:	b29a      	uxth	r2, r3
 800e53e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e540:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e544:	895b      	ldrh	r3, [r3, #10]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d008      	beq.n	800e55c <find_volume+0x224>
 800e54a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e54c:	895b      	ldrh	r3, [r3, #10]
 800e54e:	461a      	mov	r2, r3
 800e550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e552:	895b      	ldrh	r3, [r3, #10]
 800e554:	3b01      	subs	r3, #1
 800e556:	4013      	ands	r3, r2
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d001      	beq.n	800e560 <find_volume+0x228>
 800e55c:	230d      	movs	r3, #13
 800e55e:	e12c      	b.n	800e7ba <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e562:	3330      	adds	r3, #48	; 0x30
 800e564:	3311      	adds	r3, #17
 800e566:	4618      	mov	r0, r3
 800e568:	f7fe fcc8 	bl	800cefc <ld_word>
 800e56c:	4603      	mov	r3, r0
 800e56e:	461a      	mov	r2, r3
 800e570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e572:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e576:	891b      	ldrh	r3, [r3, #8]
 800e578:	f003 030f 	and.w	r3, r3, #15
 800e57c:	b29b      	uxth	r3, r3
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d001      	beq.n	800e586 <find_volume+0x24e>
 800e582:	230d      	movs	r3, #13
 800e584:	e119      	b.n	800e7ba <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e588:	3330      	adds	r3, #48	; 0x30
 800e58a:	3313      	adds	r3, #19
 800e58c:	4618      	mov	r0, r3
 800e58e:	f7fe fcb5 	bl	800cefc <ld_word>
 800e592:	4603      	mov	r3, r0
 800e594:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e596:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d106      	bne.n	800e5aa <find_volume+0x272>
 800e59c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e59e:	3330      	adds	r3, #48	; 0x30
 800e5a0:	3320      	adds	r3, #32
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f7fe fcc2 	bl	800cf2c <ld_dword>
 800e5a8:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e5aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5ac:	3330      	adds	r3, #48	; 0x30
 800e5ae:	330e      	adds	r3, #14
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	f7fe fca3 	bl	800cefc <ld_word>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e5ba:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d101      	bne.n	800e5c4 <find_volume+0x28c>
 800e5c0:	230d      	movs	r3, #13
 800e5c2:	e0fa      	b.n	800e7ba <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e5c4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e5c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5c8:	4413      	add	r3, r2
 800e5ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e5cc:	8912      	ldrh	r2, [r2, #8]
 800e5ce:	0912      	lsrs	r2, r2, #4
 800e5d0:	b292      	uxth	r2, r2
 800e5d2:	4413      	add	r3, r2
 800e5d4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e5d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5da:	429a      	cmp	r2, r3
 800e5dc:	d204      	bcs.n	800e5e8 <find_volume+0x2b0>
 800e5de:	230d      	movs	r3, #13
 800e5e0:	e0eb      	b.n	800e7ba <find_volume+0x482>
 800e5e2:	bf00      	nop
 800e5e4:	200017a4 	.word	0x200017a4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e5e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5ec:	1ad3      	subs	r3, r2, r3
 800e5ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e5f0:	8952      	ldrh	r2, [r2, #10]
 800e5f2:	fbb3 f3f2 	udiv	r3, r3, r2
 800e5f6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e5f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d101      	bne.n	800e602 <find_volume+0x2ca>
 800e5fe:	230d      	movs	r3, #13
 800e600:	e0db      	b.n	800e7ba <find_volume+0x482>
		fmt = FS_FAT32;
 800e602:	2303      	movs	r3, #3
 800e604:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e60a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e60e:	4293      	cmp	r3, r2
 800e610:	d802      	bhi.n	800e618 <find_volume+0x2e0>
 800e612:	2302      	movs	r3, #2
 800e614:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e61a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e61e:	4293      	cmp	r3, r2
 800e620:	d802      	bhi.n	800e628 <find_volume+0x2f0>
 800e622:	2301      	movs	r3, #1
 800e624:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e62a:	1c9a      	adds	r2, r3, #2
 800e62c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e62e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800e630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e632:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e634:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e636:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e638:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e63a:	441a      	add	r2, r3
 800e63c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e63e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800e640:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e644:	441a      	add	r2, r3
 800e646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e648:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800e64a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e64e:	2b03      	cmp	r3, #3
 800e650:	d11e      	bne.n	800e690 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e654:	3330      	adds	r3, #48	; 0x30
 800e656:	332a      	adds	r3, #42	; 0x2a
 800e658:	4618      	mov	r0, r3
 800e65a:	f7fe fc4f 	bl	800cefc <ld_word>
 800e65e:	4603      	mov	r3, r0
 800e660:	2b00      	cmp	r3, #0
 800e662:	d001      	beq.n	800e668 <find_volume+0x330>
 800e664:	230d      	movs	r3, #13
 800e666:	e0a8      	b.n	800e7ba <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e66a:	891b      	ldrh	r3, [r3, #8]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d001      	beq.n	800e674 <find_volume+0x33c>
 800e670:	230d      	movs	r3, #13
 800e672:	e0a2      	b.n	800e7ba <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e676:	3330      	adds	r3, #48	; 0x30
 800e678:	332c      	adds	r3, #44	; 0x2c
 800e67a:	4618      	mov	r0, r3
 800e67c:	f7fe fc56 	bl	800cf2c <ld_dword>
 800e680:	4602      	mov	r2, r0
 800e682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e684:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e688:	695b      	ldr	r3, [r3, #20]
 800e68a:	009b      	lsls	r3, r3, #2
 800e68c:	647b      	str	r3, [r7, #68]	; 0x44
 800e68e:	e01f      	b.n	800e6d0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e692:	891b      	ldrh	r3, [r3, #8]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d101      	bne.n	800e69c <find_volume+0x364>
 800e698:	230d      	movs	r3, #13
 800e69a:	e08e      	b.n	800e7ba <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e69c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e69e:	6a1a      	ldr	r2, [r3, #32]
 800e6a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e6a2:	441a      	add	r2, r3
 800e6a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6a6:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e6a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e6ac:	2b02      	cmp	r3, #2
 800e6ae:	d103      	bne.n	800e6b8 <find_volume+0x380>
 800e6b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6b2:	695b      	ldr	r3, [r3, #20]
 800e6b4:	005b      	lsls	r3, r3, #1
 800e6b6:	e00a      	b.n	800e6ce <find_volume+0x396>
 800e6b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6ba:	695a      	ldr	r2, [r3, #20]
 800e6bc:	4613      	mov	r3, r2
 800e6be:	005b      	lsls	r3, r3, #1
 800e6c0:	4413      	add	r3, r2
 800e6c2:	085a      	lsrs	r2, r3, #1
 800e6c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6c6:	695b      	ldr	r3, [r3, #20]
 800e6c8:	f003 0301 	and.w	r3, r3, #1
 800e6cc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e6ce:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e6d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6d2:	699a      	ldr	r2, [r3, #24]
 800e6d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e6d6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800e6da:	0a5b      	lsrs	r3, r3, #9
 800e6dc:	429a      	cmp	r2, r3
 800e6de:	d201      	bcs.n	800e6e4 <find_volume+0x3ac>
 800e6e0:	230d      	movs	r3, #13
 800e6e2:	e06a      	b.n	800e7ba <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e6e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6e6:	f04f 32ff 	mov.w	r2, #4294967295
 800e6ea:	611a      	str	r2, [r3, #16]
 800e6ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6ee:	691a      	ldr	r2, [r3, #16]
 800e6f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6f2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800e6f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6f6:	2280      	movs	r2, #128	; 0x80
 800e6f8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e6fa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e6fe:	2b03      	cmp	r3, #3
 800e700:	d149      	bne.n	800e796 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e704:	3330      	adds	r3, #48	; 0x30
 800e706:	3330      	adds	r3, #48	; 0x30
 800e708:	4618      	mov	r0, r3
 800e70a:	f7fe fbf7 	bl	800cefc <ld_word>
 800e70e:	4603      	mov	r3, r0
 800e710:	2b01      	cmp	r3, #1
 800e712:	d140      	bne.n	800e796 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e714:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e716:	3301      	adds	r3, #1
 800e718:	4619      	mov	r1, r3
 800e71a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e71c:	f7fe fe9e 	bl	800d45c <move_window>
 800e720:	4603      	mov	r3, r0
 800e722:	2b00      	cmp	r3, #0
 800e724:	d137      	bne.n	800e796 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800e726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e728:	2200      	movs	r2, #0
 800e72a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e72c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e72e:	3330      	adds	r3, #48	; 0x30
 800e730:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e734:	4618      	mov	r0, r3
 800e736:	f7fe fbe1 	bl	800cefc <ld_word>
 800e73a:	4603      	mov	r3, r0
 800e73c:	461a      	mov	r2, r3
 800e73e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e742:	429a      	cmp	r2, r3
 800e744:	d127      	bne.n	800e796 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e748:	3330      	adds	r3, #48	; 0x30
 800e74a:	4618      	mov	r0, r3
 800e74c:	f7fe fbee 	bl	800cf2c <ld_dword>
 800e750:	4603      	mov	r3, r0
 800e752:	4a1c      	ldr	r2, [pc, #112]	; (800e7c4 <find_volume+0x48c>)
 800e754:	4293      	cmp	r3, r2
 800e756:	d11e      	bne.n	800e796 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e75a:	3330      	adds	r3, #48	; 0x30
 800e75c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e760:	4618      	mov	r0, r3
 800e762:	f7fe fbe3 	bl	800cf2c <ld_dword>
 800e766:	4603      	mov	r3, r0
 800e768:	4a17      	ldr	r2, [pc, #92]	; (800e7c8 <find_volume+0x490>)
 800e76a:	4293      	cmp	r3, r2
 800e76c:	d113      	bne.n	800e796 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e76e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e770:	3330      	adds	r3, #48	; 0x30
 800e772:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800e776:	4618      	mov	r0, r3
 800e778:	f7fe fbd8 	bl	800cf2c <ld_dword>
 800e77c:	4602      	mov	r2, r0
 800e77e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e780:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e784:	3330      	adds	r3, #48	; 0x30
 800e786:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800e78a:	4618      	mov	r0, r3
 800e78c:	f7fe fbce 	bl	800cf2c <ld_dword>
 800e790:	4602      	mov	r2, r0
 800e792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e794:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e798:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800e79c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e79e:	4b0b      	ldr	r3, [pc, #44]	; (800e7cc <find_volume+0x494>)
 800e7a0:	881b      	ldrh	r3, [r3, #0]
 800e7a2:	3301      	adds	r3, #1
 800e7a4:	b29a      	uxth	r2, r3
 800e7a6:	4b09      	ldr	r3, [pc, #36]	; (800e7cc <find_volume+0x494>)
 800e7a8:	801a      	strh	r2, [r3, #0]
 800e7aa:	4b08      	ldr	r3, [pc, #32]	; (800e7cc <find_volume+0x494>)
 800e7ac:	881a      	ldrh	r2, [r3, #0]
 800e7ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7b0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e7b2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e7b4:	f7fe fdea 	bl	800d38c <clear_lock>
#endif
	return FR_OK;
 800e7b8:	2300      	movs	r3, #0
}
 800e7ba:	4618      	mov	r0, r3
 800e7bc:	3758      	adds	r7, #88	; 0x58
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	bd80      	pop	{r7, pc}
 800e7c2:	bf00      	nop
 800e7c4:	41615252 	.word	0x41615252
 800e7c8:	61417272 	.word	0x61417272
 800e7cc:	200017a8 	.word	0x200017a8

0800e7d0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b084      	sub	sp, #16
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	6078      	str	r0, [r7, #4]
 800e7d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e7da:	2309      	movs	r3, #9
 800e7dc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d01c      	beq.n	800e81e <validate+0x4e>
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d018      	beq.n	800e81e <validate+0x4e>
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	781b      	ldrb	r3, [r3, #0]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d013      	beq.n	800e81e <validate+0x4e>
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	889a      	ldrh	r2, [r3, #4]
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	88db      	ldrh	r3, [r3, #6]
 800e800:	429a      	cmp	r2, r3
 800e802:	d10c      	bne.n	800e81e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	785b      	ldrb	r3, [r3, #1]
 800e80a:	4618      	mov	r0, r3
 800e80c:	f7fe fad8 	bl	800cdc0 <disk_status>
 800e810:	4603      	mov	r3, r0
 800e812:	f003 0301 	and.w	r3, r3, #1
 800e816:	2b00      	cmp	r3, #0
 800e818:	d101      	bne.n	800e81e <validate+0x4e>
			res = FR_OK;
 800e81a:	2300      	movs	r3, #0
 800e81c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e81e:	7bfb      	ldrb	r3, [r7, #15]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d102      	bne.n	800e82a <validate+0x5a>
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	e000      	b.n	800e82c <validate+0x5c>
 800e82a:	2300      	movs	r3, #0
 800e82c:	683a      	ldr	r2, [r7, #0]
 800e82e:	6013      	str	r3, [r2, #0]
	return res;
 800e830:	7bfb      	ldrb	r3, [r7, #15]
}
 800e832:	4618      	mov	r0, r3
 800e834:	3710      	adds	r7, #16
 800e836:	46bd      	mov	sp, r7
 800e838:	bd80      	pop	{r7, pc}
	...

0800e83c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b088      	sub	sp, #32
 800e840:	af00      	add	r7, sp, #0
 800e842:	60f8      	str	r0, [r7, #12]
 800e844:	60b9      	str	r1, [r7, #8]
 800e846:	4613      	mov	r3, r2
 800e848:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e84e:	f107 0310 	add.w	r3, r7, #16
 800e852:	4618      	mov	r0, r3
 800e854:	f7ff fcd5 	bl	800e202 <get_ldnumber>
 800e858:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e85a:	69fb      	ldr	r3, [r7, #28]
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	da01      	bge.n	800e864 <f_mount+0x28>
 800e860:	230b      	movs	r3, #11
 800e862:	e02b      	b.n	800e8bc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e864:	4a17      	ldr	r2, [pc, #92]	; (800e8c4 <f_mount+0x88>)
 800e866:	69fb      	ldr	r3, [r7, #28]
 800e868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e86c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e86e:	69bb      	ldr	r3, [r7, #24]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d005      	beq.n	800e880 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e874:	69b8      	ldr	r0, [r7, #24]
 800e876:	f7fe fd89 	bl	800d38c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e87a:	69bb      	ldr	r3, [r7, #24]
 800e87c:	2200      	movs	r2, #0
 800e87e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d002      	beq.n	800e88c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	2200      	movs	r2, #0
 800e88a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e88c:	68fa      	ldr	r2, [r7, #12]
 800e88e:	490d      	ldr	r1, [pc, #52]	; (800e8c4 <f_mount+0x88>)
 800e890:	69fb      	ldr	r3, [r7, #28]
 800e892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d002      	beq.n	800e8a2 <f_mount+0x66>
 800e89c:	79fb      	ldrb	r3, [r7, #7]
 800e89e:	2b01      	cmp	r3, #1
 800e8a0:	d001      	beq.n	800e8a6 <f_mount+0x6a>
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	e00a      	b.n	800e8bc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e8a6:	f107 010c 	add.w	r1, r7, #12
 800e8aa:	f107 0308 	add.w	r3, r7, #8
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	f7ff fd41 	bl	800e338 <find_volume>
 800e8b6:	4603      	mov	r3, r0
 800e8b8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e8ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8bc:	4618      	mov	r0, r3
 800e8be:	3720      	adds	r7, #32
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	bd80      	pop	{r7, pc}
 800e8c4:	200017a4 	.word	0x200017a4

0800e8c8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b098      	sub	sp, #96	; 0x60
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	60f8      	str	r0, [r7, #12]
 800e8d0:	60b9      	str	r1, [r7, #8]
 800e8d2:	4613      	mov	r3, r2
 800e8d4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d101      	bne.n	800e8e0 <f_open+0x18>
 800e8dc:	2309      	movs	r3, #9
 800e8de:	e1ad      	b.n	800ec3c <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e8e0:	79fb      	ldrb	r3, [r7, #7]
 800e8e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e8e6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e8e8:	79fa      	ldrb	r2, [r7, #7]
 800e8ea:	f107 0110 	add.w	r1, r7, #16
 800e8ee:	f107 0308 	add.w	r3, r7, #8
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	f7ff fd20 	bl	800e338 <find_volume>
 800e8f8:	4603      	mov	r3, r0
 800e8fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800e8fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e902:	2b00      	cmp	r3, #0
 800e904:	f040 8191 	bne.w	800ec2a <f_open+0x362>
		dj.obj.fs = fs;
 800e908:	693b      	ldr	r3, [r7, #16]
 800e90a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e90c:	68ba      	ldr	r2, [r7, #8]
 800e90e:	f107 0314 	add.w	r3, r7, #20
 800e912:	4611      	mov	r1, r2
 800e914:	4618      	mov	r0, r3
 800e916:	f7ff fc03 	bl	800e120 <follow_path>
 800e91a:	4603      	mov	r3, r0
 800e91c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e920:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e924:	2b00      	cmp	r3, #0
 800e926:	d11a      	bne.n	800e95e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e928:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e92c:	b25b      	sxtb	r3, r3
 800e92e:	2b00      	cmp	r3, #0
 800e930:	da03      	bge.n	800e93a <f_open+0x72>
				res = FR_INVALID_NAME;
 800e932:	2306      	movs	r3, #6
 800e934:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e938:	e011      	b.n	800e95e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e93a:	79fb      	ldrb	r3, [r7, #7]
 800e93c:	f023 0301 	bic.w	r3, r3, #1
 800e940:	2b00      	cmp	r3, #0
 800e942:	bf14      	ite	ne
 800e944:	2301      	movne	r3, #1
 800e946:	2300      	moveq	r3, #0
 800e948:	b2db      	uxtb	r3, r3
 800e94a:	461a      	mov	r2, r3
 800e94c:	f107 0314 	add.w	r3, r7, #20
 800e950:	4611      	mov	r1, r2
 800e952:	4618      	mov	r0, r3
 800e954:	f7fe fbd2 	bl	800d0fc <chk_lock>
 800e958:	4603      	mov	r3, r0
 800e95a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e95e:	79fb      	ldrb	r3, [r7, #7]
 800e960:	f003 031c 	and.w	r3, r3, #28
 800e964:	2b00      	cmp	r3, #0
 800e966:	d07f      	beq.n	800ea68 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800e968:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d017      	beq.n	800e9a0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e970:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e974:	2b04      	cmp	r3, #4
 800e976:	d10e      	bne.n	800e996 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e978:	f7fe fc1c 	bl	800d1b4 <enq_lock>
 800e97c:	4603      	mov	r3, r0
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d006      	beq.n	800e990 <f_open+0xc8>
 800e982:	f107 0314 	add.w	r3, r7, #20
 800e986:	4618      	mov	r0, r3
 800e988:	f7ff fb03 	bl	800df92 <dir_register>
 800e98c:	4603      	mov	r3, r0
 800e98e:	e000      	b.n	800e992 <f_open+0xca>
 800e990:	2312      	movs	r3, #18
 800e992:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e996:	79fb      	ldrb	r3, [r7, #7]
 800e998:	f043 0308 	orr.w	r3, r3, #8
 800e99c:	71fb      	strb	r3, [r7, #7]
 800e99e:	e010      	b.n	800e9c2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e9a0:	7ebb      	ldrb	r3, [r7, #26]
 800e9a2:	f003 0311 	and.w	r3, r3, #17
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d003      	beq.n	800e9b2 <f_open+0xea>
					res = FR_DENIED;
 800e9aa:	2307      	movs	r3, #7
 800e9ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e9b0:	e007      	b.n	800e9c2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e9b2:	79fb      	ldrb	r3, [r7, #7]
 800e9b4:	f003 0304 	and.w	r3, r3, #4
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d002      	beq.n	800e9c2 <f_open+0xfa>
 800e9bc:	2308      	movs	r3, #8
 800e9be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e9c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d168      	bne.n	800ea9c <f_open+0x1d4>
 800e9ca:	79fb      	ldrb	r3, [r7, #7]
 800e9cc:	f003 0308 	and.w	r3, r3, #8
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d063      	beq.n	800ea9c <f_open+0x1d4>
				dw = GET_FATTIME();
 800e9d4:	f7fb f8e6 	bl	8009ba4 <get_fattime>
 800e9d8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e9da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e9dc:	330e      	adds	r3, #14
 800e9de:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f7fe fae1 	bl	800cfa8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e9e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e9e8:	3316      	adds	r3, #22
 800e9ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	f7fe fadb 	bl	800cfa8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e9f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e9f4:	330b      	adds	r3, #11
 800e9f6:	2220      	movs	r2, #32
 800e9f8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e9fa:	693b      	ldr	r3, [r7, #16]
 800e9fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e9fe:	4611      	mov	r1, r2
 800ea00:	4618      	mov	r0, r3
 800ea02:	f7ff fa32 	bl	800de6a <ld_clust>
 800ea06:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ea08:	693b      	ldr	r3, [r7, #16]
 800ea0a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	4618      	mov	r0, r3
 800ea10:	f7ff fa4a 	bl	800dea8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ea14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea16:	331c      	adds	r3, #28
 800ea18:	2100      	movs	r1, #0
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f7fe fac4 	bl	800cfa8 <st_dword>
					fs->wflag = 1;
 800ea20:	693b      	ldr	r3, [r7, #16]
 800ea22:	2201      	movs	r2, #1
 800ea24:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ea26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d037      	beq.n	800ea9c <f_open+0x1d4>
						dw = fs->winsect;
 800ea2c:	693b      	ldr	r3, [r7, #16]
 800ea2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea30:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800ea32:	f107 0314 	add.w	r3, r7, #20
 800ea36:	2200      	movs	r2, #0
 800ea38:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ea3a:	4618      	mov	r0, r3
 800ea3c:	f7fe ff5d 	bl	800d8fa <remove_chain>
 800ea40:	4603      	mov	r3, r0
 800ea42:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800ea46:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d126      	bne.n	800ea9c <f_open+0x1d4>
							res = move_window(fs, dw);
 800ea4e:	693b      	ldr	r3, [r7, #16]
 800ea50:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ea52:	4618      	mov	r0, r3
 800ea54:	f7fe fd02 	bl	800d45c <move_window>
 800ea58:	4603      	mov	r3, r0
 800ea5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ea5e:	693b      	ldr	r3, [r7, #16]
 800ea60:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ea62:	3a01      	subs	r2, #1
 800ea64:	60da      	str	r2, [r3, #12]
 800ea66:	e019      	b.n	800ea9c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ea68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d115      	bne.n	800ea9c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ea70:	7ebb      	ldrb	r3, [r7, #26]
 800ea72:	f003 0310 	and.w	r3, r3, #16
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d003      	beq.n	800ea82 <f_open+0x1ba>
					res = FR_NO_FILE;
 800ea7a:	2304      	movs	r3, #4
 800ea7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800ea80:	e00c      	b.n	800ea9c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ea82:	79fb      	ldrb	r3, [r7, #7]
 800ea84:	f003 0302 	and.w	r3, r3, #2
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d007      	beq.n	800ea9c <f_open+0x1d4>
 800ea8c:	7ebb      	ldrb	r3, [r7, #26]
 800ea8e:	f003 0301 	and.w	r3, r3, #1
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d002      	beq.n	800ea9c <f_open+0x1d4>
						res = FR_DENIED;
 800ea96:	2307      	movs	r3, #7
 800ea98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800ea9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d128      	bne.n	800eaf6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800eaa4:	79fb      	ldrb	r3, [r7, #7]
 800eaa6:	f003 0308 	and.w	r3, r3, #8
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d003      	beq.n	800eab6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800eaae:	79fb      	ldrb	r3, [r7, #7]
 800eab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eab4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800eab6:	693b      	ldr	r3, [r7, #16]
 800eab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800eabe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800eac4:	79fb      	ldrb	r3, [r7, #7]
 800eac6:	f023 0301 	bic.w	r3, r3, #1
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	bf14      	ite	ne
 800eace:	2301      	movne	r3, #1
 800ead0:	2300      	moveq	r3, #0
 800ead2:	b2db      	uxtb	r3, r3
 800ead4:	461a      	mov	r2, r3
 800ead6:	f107 0314 	add.w	r3, r7, #20
 800eada:	4611      	mov	r1, r2
 800eadc:	4618      	mov	r0, r3
 800eade:	f7fe fb8b 	bl	800d1f8 <inc_lock>
 800eae2:	4602      	mov	r2, r0
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	691b      	ldr	r3, [r3, #16]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d102      	bne.n	800eaf6 <f_open+0x22e>
 800eaf0:	2302      	movs	r3, #2
 800eaf2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800eaf6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	f040 8095 	bne.w	800ec2a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800eb00:	693b      	ldr	r3, [r7, #16]
 800eb02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eb04:	4611      	mov	r1, r2
 800eb06:	4618      	mov	r0, r3
 800eb08:	f7ff f9af 	bl	800de6a <ld_clust>
 800eb0c:	4602      	mov	r2, r0
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800eb12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb14:	331c      	adds	r3, #28
 800eb16:	4618      	mov	r0, r3
 800eb18:	f7fe fa08 	bl	800cf2c <ld_dword>
 800eb1c:	4602      	mov	r2, r0
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	2200      	movs	r2, #0
 800eb26:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800eb28:	693a      	ldr	r2, [r7, #16]
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800eb2e:	693b      	ldr	r3, [r7, #16]
 800eb30:	88da      	ldrh	r2, [r3, #6]
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	79fa      	ldrb	r2, [r7, #7]
 800eb3a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	2200      	movs	r2, #0
 800eb40:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	2200      	movs	r2, #0
 800eb46:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	3330      	adds	r3, #48	; 0x30
 800eb52:	f44f 7200 	mov.w	r2, #512	; 0x200
 800eb56:	2100      	movs	r1, #0
 800eb58:	4618      	mov	r0, r3
 800eb5a:	f7fe fa72 	bl	800d042 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800eb5e:	79fb      	ldrb	r3, [r7, #7]
 800eb60:	f003 0320 	and.w	r3, r3, #32
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d060      	beq.n	800ec2a <f_open+0x362>
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	68db      	ldr	r3, [r3, #12]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d05c      	beq.n	800ec2a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	68da      	ldr	r2, [r3, #12]
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800eb78:	693b      	ldr	r3, [r7, #16]
 800eb7a:	895b      	ldrh	r3, [r3, #10]
 800eb7c:	025b      	lsls	r3, r3, #9
 800eb7e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	689b      	ldr	r3, [r3, #8]
 800eb84:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	68db      	ldr	r3, [r3, #12]
 800eb8a:	657b      	str	r3, [r7, #84]	; 0x54
 800eb8c:	e016      	b.n	800ebbc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800eb92:	4618      	mov	r0, r3
 800eb94:	f7fe fd1d 	bl	800d5d2 <get_fat>
 800eb98:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800eb9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800eb9c:	2b01      	cmp	r3, #1
 800eb9e:	d802      	bhi.n	800eba6 <f_open+0x2de>
 800eba0:	2302      	movs	r3, #2
 800eba2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800eba6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800eba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebac:	d102      	bne.n	800ebb4 <f_open+0x2ec>
 800ebae:	2301      	movs	r3, #1
 800ebb0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ebb4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ebb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ebb8:	1ad3      	subs	r3, r2, r3
 800ebba:	657b      	str	r3, [r7, #84]	; 0x54
 800ebbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d103      	bne.n	800ebcc <f_open+0x304>
 800ebc4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ebc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ebc8:	429a      	cmp	r2, r3
 800ebca:	d8e0      	bhi.n	800eb8e <f_open+0x2c6>
				}
				fp->clust = clst;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ebd0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ebd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d127      	bne.n	800ec2a <f_open+0x362>
 800ebda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ebdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d022      	beq.n	800ec2a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ebe4:	693b      	ldr	r3, [r7, #16]
 800ebe6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f7fe fcd3 	bl	800d594 <clust2sect>
 800ebee:	6478      	str	r0, [r7, #68]	; 0x44
 800ebf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d103      	bne.n	800ebfe <f_open+0x336>
						res = FR_INT_ERR;
 800ebf6:	2302      	movs	r3, #2
 800ebf8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800ebfc:	e015      	b.n	800ec2a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ebfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ec00:	0a5a      	lsrs	r2, r3, #9
 800ec02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec04:	441a      	add	r2, r3
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ec0a:	693b      	ldr	r3, [r7, #16]
 800ec0c:	7858      	ldrb	r0, [r3, #1]
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	6a1a      	ldr	r2, [r3, #32]
 800ec18:	2301      	movs	r3, #1
 800ec1a:	f7fe f911 	bl	800ce40 <disk_read>
 800ec1e:	4603      	mov	r3, r0
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d002      	beq.n	800ec2a <f_open+0x362>
 800ec24:	2301      	movs	r3, #1
 800ec26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ec2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d002      	beq.n	800ec38 <f_open+0x370>
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	2200      	movs	r2, #0
 800ec36:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ec38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	3760      	adds	r7, #96	; 0x60
 800ec40:	46bd      	mov	sp, r7
 800ec42:	bd80      	pop	{r7, pc}

0800ec44 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b08e      	sub	sp, #56	; 0x38
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	60f8      	str	r0, [r7, #12]
 800ec4c:	60b9      	str	r1, [r7, #8]
 800ec4e:	607a      	str	r2, [r7, #4]
 800ec50:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800ec52:	68bb      	ldr	r3, [r7, #8]
 800ec54:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800ec56:	683b      	ldr	r3, [r7, #0]
 800ec58:	2200      	movs	r2, #0
 800ec5a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	f107 0214 	add.w	r2, r7, #20
 800ec62:	4611      	mov	r1, r2
 800ec64:	4618      	mov	r0, r3
 800ec66:	f7ff fdb3 	bl	800e7d0 <validate>
 800ec6a:	4603      	mov	r3, r0
 800ec6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ec70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d107      	bne.n	800ec88 <f_read+0x44>
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	7d5b      	ldrb	r3, [r3, #21]
 800ec7c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800ec80:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d002      	beq.n	800ec8e <f_read+0x4a>
 800ec88:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec8c:	e115      	b.n	800eeba <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	7d1b      	ldrb	r3, [r3, #20]
 800ec92:	f003 0301 	and.w	r3, r3, #1
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d101      	bne.n	800ec9e <f_read+0x5a>
 800ec9a:	2307      	movs	r3, #7
 800ec9c:	e10d      	b.n	800eeba <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	68da      	ldr	r2, [r3, #12]
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	699b      	ldr	r3, [r3, #24]
 800eca6:	1ad3      	subs	r3, r2, r3
 800eca8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800ecaa:	687a      	ldr	r2, [r7, #4]
 800ecac:	6a3b      	ldr	r3, [r7, #32]
 800ecae:	429a      	cmp	r2, r3
 800ecb0:	f240 80fe 	bls.w	800eeb0 <f_read+0x26c>
 800ecb4:	6a3b      	ldr	r3, [r7, #32]
 800ecb6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800ecb8:	e0fa      	b.n	800eeb0 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	699b      	ldr	r3, [r3, #24]
 800ecbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	f040 80c6 	bne.w	800ee54 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	699b      	ldr	r3, [r3, #24]
 800eccc:	0a5b      	lsrs	r3, r3, #9
 800ecce:	697a      	ldr	r2, [r7, #20]
 800ecd0:	8952      	ldrh	r2, [r2, #10]
 800ecd2:	3a01      	subs	r2, #1
 800ecd4:	4013      	ands	r3, r2
 800ecd6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ecd8:	69fb      	ldr	r3, [r7, #28]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d12f      	bne.n	800ed3e <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ecde:	68fb      	ldr	r3, [r7, #12]
 800ece0:	699b      	ldr	r3, [r3, #24]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d103      	bne.n	800ecee <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	689b      	ldr	r3, [r3, #8]
 800ecea:	633b      	str	r3, [r7, #48]	; 0x30
 800ecec:	e013      	b.n	800ed16 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d007      	beq.n	800ed06 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	699b      	ldr	r3, [r3, #24]
 800ecfa:	4619      	mov	r1, r3
 800ecfc:	68f8      	ldr	r0, [r7, #12]
 800ecfe:	f7fe fef9 	bl	800daf4 <clmt_clust>
 800ed02:	6338      	str	r0, [r7, #48]	; 0x30
 800ed04:	e007      	b.n	800ed16 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ed06:	68fa      	ldr	r2, [r7, #12]
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	69db      	ldr	r3, [r3, #28]
 800ed0c:	4619      	mov	r1, r3
 800ed0e:	4610      	mov	r0, r2
 800ed10:	f7fe fc5f 	bl	800d5d2 <get_fat>
 800ed14:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800ed16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed18:	2b01      	cmp	r3, #1
 800ed1a:	d804      	bhi.n	800ed26 <f_read+0xe2>
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	2202      	movs	r2, #2
 800ed20:	755a      	strb	r2, [r3, #21]
 800ed22:	2302      	movs	r3, #2
 800ed24:	e0c9      	b.n	800eeba <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ed26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed2c:	d104      	bne.n	800ed38 <f_read+0xf4>
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	2201      	movs	r2, #1
 800ed32:	755a      	strb	r2, [r3, #21]
 800ed34:	2301      	movs	r3, #1
 800ed36:	e0c0      	b.n	800eeba <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed3c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ed3e:	697a      	ldr	r2, [r7, #20]
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	69db      	ldr	r3, [r3, #28]
 800ed44:	4619      	mov	r1, r3
 800ed46:	4610      	mov	r0, r2
 800ed48:	f7fe fc24 	bl	800d594 <clust2sect>
 800ed4c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ed4e:	69bb      	ldr	r3, [r7, #24]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d104      	bne.n	800ed5e <f_read+0x11a>
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	2202      	movs	r2, #2
 800ed58:	755a      	strb	r2, [r3, #21]
 800ed5a:	2302      	movs	r3, #2
 800ed5c:	e0ad      	b.n	800eeba <f_read+0x276>
			sect += csect;
 800ed5e:	69ba      	ldr	r2, [r7, #24]
 800ed60:	69fb      	ldr	r3, [r7, #28]
 800ed62:	4413      	add	r3, r2
 800ed64:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	0a5b      	lsrs	r3, r3, #9
 800ed6a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800ed6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d039      	beq.n	800ede6 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ed72:	69fa      	ldr	r2, [r7, #28]
 800ed74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed76:	4413      	add	r3, r2
 800ed78:	697a      	ldr	r2, [r7, #20]
 800ed7a:	8952      	ldrh	r2, [r2, #10]
 800ed7c:	4293      	cmp	r3, r2
 800ed7e:	d905      	bls.n	800ed8c <f_read+0x148>
					cc = fs->csize - csect;
 800ed80:	697b      	ldr	r3, [r7, #20]
 800ed82:	895b      	ldrh	r3, [r3, #10]
 800ed84:	461a      	mov	r2, r3
 800ed86:	69fb      	ldr	r3, [r7, #28]
 800ed88:	1ad3      	subs	r3, r2, r3
 800ed8a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	7858      	ldrb	r0, [r3, #1]
 800ed90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed92:	69ba      	ldr	r2, [r7, #24]
 800ed94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ed96:	f7fe f853 	bl	800ce40 <disk_read>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d004      	beq.n	800edaa <f_read+0x166>
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	2201      	movs	r2, #1
 800eda4:	755a      	strb	r2, [r3, #21]
 800eda6:	2301      	movs	r3, #1
 800eda8:	e087      	b.n	800eeba <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	7d1b      	ldrb	r3, [r3, #20]
 800edae:	b25b      	sxtb	r3, r3
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	da14      	bge.n	800edde <f_read+0x19a>
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	6a1a      	ldr	r2, [r3, #32]
 800edb8:	69bb      	ldr	r3, [r7, #24]
 800edba:	1ad3      	subs	r3, r2, r3
 800edbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800edbe:	429a      	cmp	r2, r3
 800edc0:	d90d      	bls.n	800edde <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	6a1a      	ldr	r2, [r3, #32]
 800edc6:	69bb      	ldr	r3, [r7, #24]
 800edc8:	1ad3      	subs	r3, r2, r3
 800edca:	025b      	lsls	r3, r3, #9
 800edcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800edce:	18d0      	adds	r0, r2, r3
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	3330      	adds	r3, #48	; 0x30
 800edd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800edd8:	4619      	mov	r1, r3
 800edda:	f7fe f911 	bl	800d000 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800edde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ede0:	025b      	lsls	r3, r3, #9
 800ede2:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800ede4:	e050      	b.n	800ee88 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	6a1b      	ldr	r3, [r3, #32]
 800edea:	69ba      	ldr	r2, [r7, #24]
 800edec:	429a      	cmp	r2, r3
 800edee:	d02e      	beq.n	800ee4e <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	7d1b      	ldrb	r3, [r3, #20]
 800edf4:	b25b      	sxtb	r3, r3
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	da18      	bge.n	800ee2c <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800edfa:	697b      	ldr	r3, [r7, #20]
 800edfc:	7858      	ldrb	r0, [r3, #1]
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	6a1a      	ldr	r2, [r3, #32]
 800ee08:	2301      	movs	r3, #1
 800ee0a:	f7fe f839 	bl	800ce80 <disk_write>
 800ee0e:	4603      	mov	r3, r0
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d004      	beq.n	800ee1e <f_read+0x1da>
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	2201      	movs	r2, #1
 800ee18:	755a      	strb	r2, [r3, #21]
 800ee1a:	2301      	movs	r3, #1
 800ee1c:	e04d      	b.n	800eeba <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	7d1b      	ldrb	r3, [r3, #20]
 800ee22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee26:	b2da      	uxtb	r2, r3
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ee2c:	697b      	ldr	r3, [r7, #20]
 800ee2e:	7858      	ldrb	r0, [r3, #1]
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ee36:	2301      	movs	r3, #1
 800ee38:	69ba      	ldr	r2, [r7, #24]
 800ee3a:	f7fe f801 	bl	800ce40 <disk_read>
 800ee3e:	4603      	mov	r3, r0
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d004      	beq.n	800ee4e <f_read+0x20a>
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	2201      	movs	r2, #1
 800ee48:	755a      	strb	r2, [r3, #21]
 800ee4a:	2301      	movs	r3, #1
 800ee4c:	e035      	b.n	800eeba <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	69ba      	ldr	r2, [r7, #24]
 800ee52:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	699b      	ldr	r3, [r3, #24]
 800ee58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee5c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800ee60:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ee62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	429a      	cmp	r2, r3
 800ee68:	d901      	bls.n	800ee6e <f_read+0x22a>
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	699b      	ldr	r3, [r3, #24]
 800ee78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee7c:	4413      	add	r3, r2
 800ee7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ee80:	4619      	mov	r1, r3
 800ee82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ee84:	f7fe f8bc 	bl	800d000 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ee88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ee8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee8c:	4413      	add	r3, r2
 800ee8e:	627b      	str	r3, [r7, #36]	; 0x24
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	699a      	ldr	r2, [r3, #24]
 800ee94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee96:	441a      	add	r2, r3
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	619a      	str	r2, [r3, #24]
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	681a      	ldr	r2, [r3, #0]
 800eea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eea2:	441a      	add	r2, r3
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	601a      	str	r2, [r3, #0]
 800eea8:	687a      	ldr	r2, [r7, #4]
 800eeaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeac:	1ad3      	subs	r3, r2, r3
 800eeae:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	f47f af01 	bne.w	800ecba <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800eeb8:	2300      	movs	r3, #0
}
 800eeba:	4618      	mov	r0, r3
 800eebc:	3738      	adds	r7, #56	; 0x38
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}

0800eec2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800eec2:	b580      	push	{r7, lr}
 800eec4:	b086      	sub	sp, #24
 800eec6:	af00      	add	r7, sp, #0
 800eec8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	f107 0208 	add.w	r2, r7, #8
 800eed0:	4611      	mov	r1, r2
 800eed2:	4618      	mov	r0, r3
 800eed4:	f7ff fc7c 	bl	800e7d0 <validate>
 800eed8:	4603      	mov	r3, r0
 800eeda:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800eedc:	7dfb      	ldrb	r3, [r7, #23]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d168      	bne.n	800efb4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	7d1b      	ldrb	r3, [r3, #20]
 800eee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d062      	beq.n	800efb4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	7d1b      	ldrb	r3, [r3, #20]
 800eef2:	b25b      	sxtb	r3, r3
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	da15      	bge.n	800ef24 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800eef8:	68bb      	ldr	r3, [r7, #8]
 800eefa:	7858      	ldrb	r0, [r3, #1]
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	6a1a      	ldr	r2, [r3, #32]
 800ef06:	2301      	movs	r3, #1
 800ef08:	f7fd ffba 	bl	800ce80 <disk_write>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d001      	beq.n	800ef16 <f_sync+0x54>
 800ef12:	2301      	movs	r3, #1
 800ef14:	e04f      	b.n	800efb6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	7d1b      	ldrb	r3, [r3, #20]
 800ef1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef1e:	b2da      	uxtb	r2, r3
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ef24:	f7fa fe3e 	bl	8009ba4 <get_fattime>
 800ef28:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ef2a:	68ba      	ldr	r2, [r7, #8]
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef30:	4619      	mov	r1, r3
 800ef32:	4610      	mov	r0, r2
 800ef34:	f7fe fa92 	bl	800d45c <move_window>
 800ef38:	4603      	mov	r3, r0
 800ef3a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ef3c:	7dfb      	ldrb	r3, [r7, #23]
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d138      	bne.n	800efb4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef46:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	330b      	adds	r3, #11
 800ef4c:	781a      	ldrb	r2, [r3, #0]
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	330b      	adds	r3, #11
 800ef52:	f042 0220 	orr.w	r2, r2, #32
 800ef56:	b2d2      	uxtb	r2, r2
 800ef58:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	6818      	ldr	r0, [r3, #0]
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	689b      	ldr	r3, [r3, #8]
 800ef62:	461a      	mov	r2, r3
 800ef64:	68f9      	ldr	r1, [r7, #12]
 800ef66:	f7fe ff9f 	bl	800dea8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	f103 021c 	add.w	r2, r3, #28
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	68db      	ldr	r3, [r3, #12]
 800ef74:	4619      	mov	r1, r3
 800ef76:	4610      	mov	r0, r2
 800ef78:	f7fe f816 	bl	800cfa8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	3316      	adds	r3, #22
 800ef80:	6939      	ldr	r1, [r7, #16]
 800ef82:	4618      	mov	r0, r3
 800ef84:	f7fe f810 	bl	800cfa8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	3312      	adds	r3, #18
 800ef8c:	2100      	movs	r1, #0
 800ef8e:	4618      	mov	r0, r3
 800ef90:	f7fd ffef 	bl	800cf72 <st_word>
					fs->wflag = 1;
 800ef94:	68bb      	ldr	r3, [r7, #8]
 800ef96:	2201      	movs	r2, #1
 800ef98:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ef9a:	68bb      	ldr	r3, [r7, #8]
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	f7fe fa8b 	bl	800d4b8 <sync_fs>
 800efa2:	4603      	mov	r3, r0
 800efa4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	7d1b      	ldrb	r3, [r3, #20]
 800efaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800efae:	b2da      	uxtb	r2, r3
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800efb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800efb6:	4618      	mov	r0, r3
 800efb8:	3718      	adds	r7, #24
 800efba:	46bd      	mov	sp, r7
 800efbc:	bd80      	pop	{r7, pc}

0800efbe <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800efbe:	b580      	push	{r7, lr}
 800efc0:	b084      	sub	sp, #16
 800efc2:	af00      	add	r7, sp, #0
 800efc4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800efc6:	6878      	ldr	r0, [r7, #4]
 800efc8:	f7ff ff7b 	bl	800eec2 <f_sync>
 800efcc:	4603      	mov	r3, r0
 800efce:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800efd0:	7bfb      	ldrb	r3, [r7, #15]
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d118      	bne.n	800f008 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	f107 0208 	add.w	r2, r7, #8
 800efdc:	4611      	mov	r1, r2
 800efde:	4618      	mov	r0, r3
 800efe0:	f7ff fbf6 	bl	800e7d0 <validate>
 800efe4:	4603      	mov	r3, r0
 800efe6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800efe8:	7bfb      	ldrb	r3, [r7, #15]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d10c      	bne.n	800f008 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	691b      	ldr	r3, [r3, #16]
 800eff2:	4618      	mov	r0, r3
 800eff4:	f7fe f98e 	bl	800d314 <dec_lock>
 800eff8:	4603      	mov	r3, r0
 800effa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800effc:	7bfb      	ldrb	r3, [r7, #15]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d102      	bne.n	800f008 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	2200      	movs	r2, #0
 800f006:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800f008:	7bfb      	ldrb	r3, [r7, #15]
}
 800f00a:	4618      	mov	r0, r3
 800f00c:	3710      	adds	r7, #16
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd80      	pop	{r7, pc}

0800f012 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800f012:	b580      	push	{r7, lr}
 800f014:	b090      	sub	sp, #64	; 0x40
 800f016:	af00      	add	r7, sp, #0
 800f018:	6078      	str	r0, [r7, #4]
 800f01a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	f107 0208 	add.w	r2, r7, #8
 800f022:	4611      	mov	r1, r2
 800f024:	4618      	mov	r0, r3
 800f026:	f7ff fbd3 	bl	800e7d0 <validate>
 800f02a:	4603      	mov	r3, r0
 800f02c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800f030:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f034:	2b00      	cmp	r3, #0
 800f036:	d103      	bne.n	800f040 <f_lseek+0x2e>
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	7d5b      	ldrb	r3, [r3, #21]
 800f03c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800f040:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f044:	2b00      	cmp	r3, #0
 800f046:	d002      	beq.n	800f04e <f_lseek+0x3c>
 800f048:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f04c:	e1e6      	b.n	800f41c <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f052:	2b00      	cmp	r3, #0
 800f054:	f000 80d1 	beq.w	800f1fa <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f05e:	d15a      	bne.n	800f116 <f_lseek+0x104>
			tbl = fp->cltbl;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f064:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f068:	1d1a      	adds	r2, r3, #4
 800f06a:	627a      	str	r2, [r7, #36]	; 0x24
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	617b      	str	r3, [r7, #20]
 800f070:	2302      	movs	r3, #2
 800f072:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	689b      	ldr	r3, [r3, #8]
 800f078:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800f07a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d03a      	beq.n	800f0f6 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f082:	613b      	str	r3, [r7, #16]
 800f084:	2300      	movs	r3, #0
 800f086:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f08a:	3302      	adds	r3, #2
 800f08c:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800f08e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f090:	60fb      	str	r3, [r7, #12]
 800f092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f094:	3301      	adds	r3, #1
 800f096:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f09c:	4618      	mov	r0, r3
 800f09e:	f7fe fa98 	bl	800d5d2 <get_fat>
 800f0a2:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f0a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0a6:	2b01      	cmp	r3, #1
 800f0a8:	d804      	bhi.n	800f0b4 <f_lseek+0xa2>
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	2202      	movs	r2, #2
 800f0ae:	755a      	strb	r2, [r3, #21]
 800f0b0:	2302      	movs	r3, #2
 800f0b2:	e1b3      	b.n	800f41c <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f0b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0ba:	d104      	bne.n	800f0c6 <f_lseek+0xb4>
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	2201      	movs	r2, #1
 800f0c0:	755a      	strb	r2, [r3, #21]
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	e1aa      	b.n	800f41c <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	3301      	adds	r3, #1
 800f0ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f0cc:	429a      	cmp	r2, r3
 800f0ce:	d0de      	beq.n	800f08e <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f0d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f0d2:	697b      	ldr	r3, [r7, #20]
 800f0d4:	429a      	cmp	r2, r3
 800f0d6:	d809      	bhi.n	800f0ec <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800f0d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0da:	1d1a      	adds	r2, r3, #4
 800f0dc:	627a      	str	r2, [r7, #36]	; 0x24
 800f0de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0e0:	601a      	str	r2, [r3, #0]
 800f0e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0e4:	1d1a      	adds	r2, r3, #4
 800f0e6:	627a      	str	r2, [r7, #36]	; 0x24
 800f0e8:	693a      	ldr	r2, [r7, #16]
 800f0ea:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f0ec:	68bb      	ldr	r3, [r7, #8]
 800f0ee:	695b      	ldr	r3, [r3, #20]
 800f0f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f0f2:	429a      	cmp	r2, r3
 800f0f4:	d3c4      	bcc.n	800f080 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f0fc:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800f0fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f100:	697b      	ldr	r3, [r7, #20]
 800f102:	429a      	cmp	r2, r3
 800f104:	d803      	bhi.n	800f10e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800f106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f108:	2200      	movs	r2, #0
 800f10a:	601a      	str	r2, [r3, #0]
 800f10c:	e184      	b.n	800f418 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800f10e:	2311      	movs	r3, #17
 800f110:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800f114:	e180      	b.n	800f418 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	68db      	ldr	r3, [r3, #12]
 800f11a:	683a      	ldr	r2, [r7, #0]
 800f11c:	429a      	cmp	r2, r3
 800f11e:	d902      	bls.n	800f126 <f_lseek+0x114>
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	68db      	ldr	r3, [r3, #12]
 800f124:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	683a      	ldr	r2, [r7, #0]
 800f12a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800f12c:	683b      	ldr	r3, [r7, #0]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	f000 8172 	beq.w	800f418 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	3b01      	subs	r3, #1
 800f138:	4619      	mov	r1, r3
 800f13a:	6878      	ldr	r0, [r7, #4]
 800f13c:	f7fe fcda 	bl	800daf4 <clmt_clust>
 800f140:	4602      	mov	r2, r0
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800f146:	68ba      	ldr	r2, [r7, #8]
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	69db      	ldr	r3, [r3, #28]
 800f14c:	4619      	mov	r1, r3
 800f14e:	4610      	mov	r0, r2
 800f150:	f7fe fa20 	bl	800d594 <clust2sect>
 800f154:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f156:	69bb      	ldr	r3, [r7, #24]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d104      	bne.n	800f166 <f_lseek+0x154>
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2202      	movs	r2, #2
 800f160:	755a      	strb	r2, [r3, #21]
 800f162:	2302      	movs	r3, #2
 800f164:	e15a      	b.n	800f41c <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f166:	683b      	ldr	r3, [r7, #0]
 800f168:	3b01      	subs	r3, #1
 800f16a:	0a5b      	lsrs	r3, r3, #9
 800f16c:	68ba      	ldr	r2, [r7, #8]
 800f16e:	8952      	ldrh	r2, [r2, #10]
 800f170:	3a01      	subs	r2, #1
 800f172:	4013      	ands	r3, r2
 800f174:	69ba      	ldr	r2, [r7, #24]
 800f176:	4413      	add	r3, r2
 800f178:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	699b      	ldr	r3, [r3, #24]
 800f17e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f182:	2b00      	cmp	r3, #0
 800f184:	f000 8148 	beq.w	800f418 <f_lseek+0x406>
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	6a1b      	ldr	r3, [r3, #32]
 800f18c:	69ba      	ldr	r2, [r7, #24]
 800f18e:	429a      	cmp	r2, r3
 800f190:	f000 8142 	beq.w	800f418 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	7d1b      	ldrb	r3, [r3, #20]
 800f198:	b25b      	sxtb	r3, r3
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	da18      	bge.n	800f1d0 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f19e:	68bb      	ldr	r3, [r7, #8]
 800f1a0:	7858      	ldrb	r0, [r3, #1]
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	6a1a      	ldr	r2, [r3, #32]
 800f1ac:	2301      	movs	r3, #1
 800f1ae:	f7fd fe67 	bl	800ce80 <disk_write>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d004      	beq.n	800f1c2 <f_lseek+0x1b0>
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	2201      	movs	r2, #1
 800f1bc:	755a      	strb	r2, [r3, #21]
 800f1be:	2301      	movs	r3, #1
 800f1c0:	e12c      	b.n	800f41c <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	7d1b      	ldrb	r3, [r3, #20]
 800f1c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f1ca:	b2da      	uxtb	r2, r3
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800f1d0:	68bb      	ldr	r3, [r7, #8]
 800f1d2:	7858      	ldrb	r0, [r3, #1]
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f1da:	2301      	movs	r3, #1
 800f1dc:	69ba      	ldr	r2, [r7, #24]
 800f1de:	f7fd fe2f 	bl	800ce40 <disk_read>
 800f1e2:	4603      	mov	r3, r0
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d004      	beq.n	800f1f2 <f_lseek+0x1e0>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	2201      	movs	r2, #1
 800f1ec:	755a      	strb	r2, [r3, #21]
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	e114      	b.n	800f41c <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	69ba      	ldr	r2, [r7, #24]
 800f1f6:	621a      	str	r2, [r3, #32]
 800f1f8:	e10e      	b.n	800f418 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	68db      	ldr	r3, [r3, #12]
 800f1fe:	683a      	ldr	r2, [r7, #0]
 800f200:	429a      	cmp	r2, r3
 800f202:	d908      	bls.n	800f216 <f_lseek+0x204>
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	7d1b      	ldrb	r3, [r3, #20]
 800f208:	f003 0302 	and.w	r3, r3, #2
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d102      	bne.n	800f216 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	68db      	ldr	r3, [r3, #12]
 800f214:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	699b      	ldr	r3, [r3, #24]
 800f21a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800f21c:	2300      	movs	r3, #0
 800f21e:	637b      	str	r3, [r7, #52]	; 0x34
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f224:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	f000 80a7 	beq.w	800f37c <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f22e:	68bb      	ldr	r3, [r7, #8]
 800f230:	895b      	ldrh	r3, [r3, #10]
 800f232:	025b      	lsls	r3, r3, #9
 800f234:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800f236:	6a3b      	ldr	r3, [r7, #32]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d01b      	beq.n	800f274 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	1e5a      	subs	r2, r3, #1
 800f240:	69fb      	ldr	r3, [r7, #28]
 800f242:	fbb2 f2f3 	udiv	r2, r2, r3
 800f246:	6a3b      	ldr	r3, [r7, #32]
 800f248:	1e59      	subs	r1, r3, #1
 800f24a:	69fb      	ldr	r3, [r7, #28]
 800f24c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800f250:	429a      	cmp	r2, r3
 800f252:	d30f      	bcc.n	800f274 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f254:	6a3b      	ldr	r3, [r7, #32]
 800f256:	1e5a      	subs	r2, r3, #1
 800f258:	69fb      	ldr	r3, [r7, #28]
 800f25a:	425b      	negs	r3, r3
 800f25c:	401a      	ands	r2, r3
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	699b      	ldr	r3, [r3, #24]
 800f266:	683a      	ldr	r2, [r7, #0]
 800f268:	1ad3      	subs	r3, r2, r3
 800f26a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	69db      	ldr	r3, [r3, #28]
 800f270:	63bb      	str	r3, [r7, #56]	; 0x38
 800f272:	e022      	b.n	800f2ba <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	689b      	ldr	r3, [r3, #8]
 800f278:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d119      	bne.n	800f2b4 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	2100      	movs	r1, #0
 800f284:	4618      	mov	r0, r3
 800f286:	f7fe fb9d 	bl	800d9c4 <create_chain>
 800f28a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f28e:	2b01      	cmp	r3, #1
 800f290:	d104      	bne.n	800f29c <f_lseek+0x28a>
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2202      	movs	r2, #2
 800f296:	755a      	strb	r2, [r3, #21]
 800f298:	2302      	movs	r3, #2
 800f29a:	e0bf      	b.n	800f41c <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f29c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f29e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2a2:	d104      	bne.n	800f2ae <f_lseek+0x29c>
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	2201      	movs	r2, #1
 800f2a8:	755a      	strb	r2, [r3, #21]
 800f2aa:	2301      	movs	r3, #1
 800f2ac:	e0b6      	b.n	800f41c <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f2b2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f2b8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800f2ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d05d      	beq.n	800f37c <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800f2c0:	e03a      	b.n	800f338 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800f2c2:	683a      	ldr	r2, [r7, #0]
 800f2c4:	69fb      	ldr	r3, [r7, #28]
 800f2c6:	1ad3      	subs	r3, r2, r3
 800f2c8:	603b      	str	r3, [r7, #0]
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	699a      	ldr	r2, [r3, #24]
 800f2ce:	69fb      	ldr	r3, [r7, #28]
 800f2d0:	441a      	add	r2, r3
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	7d1b      	ldrb	r3, [r3, #20]
 800f2da:	f003 0302 	and.w	r3, r3, #2
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d00b      	beq.n	800f2fa <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	f7fe fb6c 	bl	800d9c4 <create_chain>
 800f2ec:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f2ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d108      	bne.n	800f306 <f_lseek+0x2f4>
							ofs = 0; break;
 800f2f4:	2300      	movs	r3, #0
 800f2f6:	603b      	str	r3, [r7, #0]
 800f2f8:	e022      	b.n	800f340 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f2fe:	4618      	mov	r0, r3
 800f300:	f7fe f967 	bl	800d5d2 <get_fat>
 800f304:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f30c:	d104      	bne.n	800f318 <f_lseek+0x306>
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	2201      	movs	r2, #1
 800f312:	755a      	strb	r2, [r3, #21]
 800f314:	2301      	movs	r3, #1
 800f316:	e081      	b.n	800f41c <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f31a:	2b01      	cmp	r3, #1
 800f31c:	d904      	bls.n	800f328 <f_lseek+0x316>
 800f31e:	68bb      	ldr	r3, [r7, #8]
 800f320:	695b      	ldr	r3, [r3, #20]
 800f322:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f324:	429a      	cmp	r2, r3
 800f326:	d304      	bcc.n	800f332 <f_lseek+0x320>
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	2202      	movs	r2, #2
 800f32c:	755a      	strb	r2, [r3, #21]
 800f32e:	2302      	movs	r3, #2
 800f330:	e074      	b.n	800f41c <f_lseek+0x40a>
					fp->clust = clst;
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f336:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f338:	683a      	ldr	r2, [r7, #0]
 800f33a:	69fb      	ldr	r3, [r7, #28]
 800f33c:	429a      	cmp	r2, r3
 800f33e:	d8c0      	bhi.n	800f2c2 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	699a      	ldr	r2, [r3, #24]
 800f344:	683b      	ldr	r3, [r7, #0]
 800f346:	441a      	add	r2, r3
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800f34c:	683b      	ldr	r3, [r7, #0]
 800f34e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f352:	2b00      	cmp	r3, #0
 800f354:	d012      	beq.n	800f37c <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f356:	68bb      	ldr	r3, [r7, #8]
 800f358:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7fe f91a 	bl	800d594 <clust2sect>
 800f360:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f362:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f364:	2b00      	cmp	r3, #0
 800f366:	d104      	bne.n	800f372 <f_lseek+0x360>
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	2202      	movs	r2, #2
 800f36c:	755a      	strb	r2, [r3, #21]
 800f36e:	2302      	movs	r3, #2
 800f370:	e054      	b.n	800f41c <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800f372:	683b      	ldr	r3, [r7, #0]
 800f374:	0a5b      	lsrs	r3, r3, #9
 800f376:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f378:	4413      	add	r3, r2
 800f37a:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	699a      	ldr	r2, [r3, #24]
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	68db      	ldr	r3, [r3, #12]
 800f384:	429a      	cmp	r2, r3
 800f386:	d90a      	bls.n	800f39e <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	699a      	ldr	r2, [r3, #24]
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	7d1b      	ldrb	r3, [r3, #20]
 800f394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f398:	b2da      	uxtb	r2, r3
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	699b      	ldr	r3, [r3, #24]
 800f3a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d036      	beq.n	800f418 <f_lseek+0x406>
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	6a1b      	ldr	r3, [r3, #32]
 800f3ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f3b0:	429a      	cmp	r2, r3
 800f3b2:	d031      	beq.n	800f418 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	7d1b      	ldrb	r3, [r3, #20]
 800f3b8:	b25b      	sxtb	r3, r3
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	da18      	bge.n	800f3f0 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f3be:	68bb      	ldr	r3, [r7, #8]
 800f3c0:	7858      	ldrb	r0, [r3, #1]
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	6a1a      	ldr	r2, [r3, #32]
 800f3cc:	2301      	movs	r3, #1
 800f3ce:	f7fd fd57 	bl	800ce80 <disk_write>
 800f3d2:	4603      	mov	r3, r0
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d004      	beq.n	800f3e2 <f_lseek+0x3d0>
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	2201      	movs	r2, #1
 800f3dc:	755a      	strb	r2, [r3, #21]
 800f3de:	2301      	movs	r3, #1
 800f3e0:	e01c      	b.n	800f41c <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	7d1b      	ldrb	r3, [r3, #20]
 800f3e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f3ea:	b2da      	uxtb	r2, r3
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f3f0:	68bb      	ldr	r3, [r7, #8]
 800f3f2:	7858      	ldrb	r0, [r3, #1]
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f3fa:	2301      	movs	r3, #1
 800f3fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f3fe:	f7fd fd1f 	bl	800ce40 <disk_read>
 800f402:	4603      	mov	r3, r0
 800f404:	2b00      	cmp	r3, #0
 800f406:	d004      	beq.n	800f412 <f_lseek+0x400>
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2201      	movs	r2, #1
 800f40c:	755a      	strb	r2, [r3, #21]
 800f40e:	2301      	movs	r3, #1
 800f410:	e004      	b.n	800f41c <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f416:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800f418:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800f41c:	4618      	mov	r0, r3
 800f41e:	3740      	adds	r7, #64	; 0x40
 800f420:	46bd      	mov	sp, r7
 800f422:	bd80      	pop	{r7, pc}

0800f424 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f424:	b480      	push	{r7}
 800f426:	b087      	sub	sp, #28
 800f428:	af00      	add	r7, sp, #0
 800f42a:	60f8      	str	r0, [r7, #12]
 800f42c:	60b9      	str	r1, [r7, #8]
 800f42e:	4613      	mov	r3, r2
 800f430:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f432:	2301      	movs	r3, #1
 800f434:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f436:	2300      	movs	r3, #0
 800f438:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f43a:	4b1f      	ldr	r3, [pc, #124]	; (800f4b8 <FATFS_LinkDriverEx+0x94>)
 800f43c:	7a5b      	ldrb	r3, [r3, #9]
 800f43e:	b2db      	uxtb	r3, r3
 800f440:	2b00      	cmp	r3, #0
 800f442:	d131      	bne.n	800f4a8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f444:	4b1c      	ldr	r3, [pc, #112]	; (800f4b8 <FATFS_LinkDriverEx+0x94>)
 800f446:	7a5b      	ldrb	r3, [r3, #9]
 800f448:	b2db      	uxtb	r3, r3
 800f44a:	461a      	mov	r2, r3
 800f44c:	4b1a      	ldr	r3, [pc, #104]	; (800f4b8 <FATFS_LinkDriverEx+0x94>)
 800f44e:	2100      	movs	r1, #0
 800f450:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f452:	4b19      	ldr	r3, [pc, #100]	; (800f4b8 <FATFS_LinkDriverEx+0x94>)
 800f454:	7a5b      	ldrb	r3, [r3, #9]
 800f456:	b2db      	uxtb	r3, r3
 800f458:	4a17      	ldr	r2, [pc, #92]	; (800f4b8 <FATFS_LinkDriverEx+0x94>)
 800f45a:	009b      	lsls	r3, r3, #2
 800f45c:	4413      	add	r3, r2
 800f45e:	68fa      	ldr	r2, [r7, #12]
 800f460:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f462:	4b15      	ldr	r3, [pc, #84]	; (800f4b8 <FATFS_LinkDriverEx+0x94>)
 800f464:	7a5b      	ldrb	r3, [r3, #9]
 800f466:	b2db      	uxtb	r3, r3
 800f468:	461a      	mov	r2, r3
 800f46a:	4b13      	ldr	r3, [pc, #76]	; (800f4b8 <FATFS_LinkDriverEx+0x94>)
 800f46c:	4413      	add	r3, r2
 800f46e:	79fa      	ldrb	r2, [r7, #7]
 800f470:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f472:	4b11      	ldr	r3, [pc, #68]	; (800f4b8 <FATFS_LinkDriverEx+0x94>)
 800f474:	7a5b      	ldrb	r3, [r3, #9]
 800f476:	b2db      	uxtb	r3, r3
 800f478:	1c5a      	adds	r2, r3, #1
 800f47a:	b2d1      	uxtb	r1, r2
 800f47c:	4a0e      	ldr	r2, [pc, #56]	; (800f4b8 <FATFS_LinkDriverEx+0x94>)
 800f47e:	7251      	strb	r1, [r2, #9]
 800f480:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f482:	7dbb      	ldrb	r3, [r7, #22]
 800f484:	3330      	adds	r3, #48	; 0x30
 800f486:	b2da      	uxtb	r2, r3
 800f488:	68bb      	ldr	r3, [r7, #8]
 800f48a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f48c:	68bb      	ldr	r3, [r7, #8]
 800f48e:	3301      	adds	r3, #1
 800f490:	223a      	movs	r2, #58	; 0x3a
 800f492:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f494:	68bb      	ldr	r3, [r7, #8]
 800f496:	3302      	adds	r3, #2
 800f498:	222f      	movs	r2, #47	; 0x2f
 800f49a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	3303      	adds	r3, #3
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f4a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f4aa:	4618      	mov	r0, r3
 800f4ac:	371c      	adds	r7, #28
 800f4ae:	46bd      	mov	sp, r7
 800f4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b4:	4770      	bx	lr
 800f4b6:	bf00      	nop
 800f4b8:	200017cc 	.word	0x200017cc

0800f4bc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b082      	sub	sp, #8
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	6078      	str	r0, [r7, #4]
 800f4c4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f4c6:	2200      	movs	r2, #0
 800f4c8:	6839      	ldr	r1, [r7, #0]
 800f4ca:	6878      	ldr	r0, [r7, #4]
 800f4cc:	f7ff ffaa 	bl	800f424 <FATFS_LinkDriverEx>
 800f4d0:	4603      	mov	r3, r0
}
 800f4d2:	4618      	mov	r0, r3
 800f4d4:	3708      	adds	r7, #8
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	bd80      	pop	{r7, pc}
	...

0800f4dc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800f4dc:	b580      	push	{r7, lr}
 800f4de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800f4e0:	2201      	movs	r2, #1
 800f4e2:	490e      	ldr	r1, [pc, #56]	; (800f51c <MX_USB_HOST_Init+0x40>)
 800f4e4:	480e      	ldr	r0, [pc, #56]	; (800f520 <MX_USB_HOST_Init+0x44>)
 800f4e6:	f7fc f819 	bl	800b51c <USBH_Init>
 800f4ea:	4603      	mov	r3, r0
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d001      	beq.n	800f4f4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800f4f0:	f7f2 fc14 	bl	8001d1c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800f4f4:	490b      	ldr	r1, [pc, #44]	; (800f524 <MX_USB_HOST_Init+0x48>)
 800f4f6:	480a      	ldr	r0, [pc, #40]	; (800f520 <MX_USB_HOST_Init+0x44>)
 800f4f8:	f7fc f89e 	bl	800b638 <USBH_RegisterClass>
 800f4fc:	4603      	mov	r3, r0
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d001      	beq.n	800f506 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800f502:	f7f2 fc0b 	bl	8001d1c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800f506:	4806      	ldr	r0, [pc, #24]	; (800f520 <MX_USB_HOST_Init+0x44>)
 800f508:	f7fc f922 	bl	800b750 <USBH_Start>
 800f50c:	4603      	mov	r3, r0
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d001      	beq.n	800f516 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800f512:	f7f2 fc03 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800f516:	bf00      	nop
 800f518:	bd80      	pop	{r7, pc}
 800f51a:	bf00      	nop
 800f51c:	0800f53d 	.word	0x0800f53d
 800f520:	200017d8 	.word	0x200017d8
 800f524:	20000078 	.word	0x20000078

0800f528 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800f52c:	4802      	ldr	r0, [pc, #8]	; (800f538 <MX_USB_HOST_Process+0x10>)
 800f52e:	f7fc f91f 	bl	800b770 <USBH_Process>
}
 800f532:	bf00      	nop
 800f534:	bd80      	pop	{r7, pc}
 800f536:	bf00      	nop
 800f538:	200017d8 	.word	0x200017d8

0800f53c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800f53c:	b480      	push	{r7}
 800f53e:	b083      	sub	sp, #12
 800f540:	af00      	add	r7, sp, #0
 800f542:	6078      	str	r0, [r7, #4]
 800f544:	460b      	mov	r3, r1
 800f546:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800f548:	78fb      	ldrb	r3, [r7, #3]
 800f54a:	3b01      	subs	r3, #1
 800f54c:	2b04      	cmp	r3, #4
 800f54e:	d819      	bhi.n	800f584 <USBH_UserProcess+0x48>
 800f550:	a201      	add	r2, pc, #4	; (adr r2, 800f558 <USBH_UserProcess+0x1c>)
 800f552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f556:	bf00      	nop
 800f558:	0800f585 	.word	0x0800f585
 800f55c:	0800f575 	.word	0x0800f575
 800f560:	0800f585 	.word	0x0800f585
 800f564:	0800f57d 	.word	0x0800f57d
 800f568:	0800f56d 	.word	0x0800f56d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800f56c:	4b09      	ldr	r3, [pc, #36]	; (800f594 <USBH_UserProcess+0x58>)
 800f56e:	2203      	movs	r2, #3
 800f570:	701a      	strb	r2, [r3, #0]
  break;
 800f572:	e008      	b.n	800f586 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800f574:	4b07      	ldr	r3, [pc, #28]	; (800f594 <USBH_UserProcess+0x58>)
 800f576:	2202      	movs	r2, #2
 800f578:	701a      	strb	r2, [r3, #0]
  break;
 800f57a:	e004      	b.n	800f586 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800f57c:	4b05      	ldr	r3, [pc, #20]	; (800f594 <USBH_UserProcess+0x58>)
 800f57e:	2201      	movs	r2, #1
 800f580:	701a      	strb	r2, [r3, #0]
  break;
 800f582:	e000      	b.n	800f586 <USBH_UserProcess+0x4a>

  default:
  break;
 800f584:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800f586:	bf00      	nop
 800f588:	370c      	adds	r7, #12
 800f58a:	46bd      	mov	sp, r7
 800f58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f590:	4770      	bx	lr
 800f592:	bf00      	nop
 800f594:	20001bb0 	.word	0x20001bb0

0800f598 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b08a      	sub	sp, #40	; 0x28
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f5a0:	f107 0314 	add.w	r3, r7, #20
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	601a      	str	r2, [r3, #0]
 800f5a8:	605a      	str	r2, [r3, #4]
 800f5aa:	609a      	str	r2, [r3, #8]
 800f5ac:	60da      	str	r2, [r3, #12]
 800f5ae:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f5b8:	d147      	bne.n	800f64a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f5ba:	2300      	movs	r3, #0
 800f5bc:	613b      	str	r3, [r7, #16]
 800f5be:	4b25      	ldr	r3, [pc, #148]	; (800f654 <HAL_HCD_MspInit+0xbc>)
 800f5c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f5c2:	4a24      	ldr	r2, [pc, #144]	; (800f654 <HAL_HCD_MspInit+0xbc>)
 800f5c4:	f043 0301 	orr.w	r3, r3, #1
 800f5c8:	6313      	str	r3, [r2, #48]	; 0x30
 800f5ca:	4b22      	ldr	r3, [pc, #136]	; (800f654 <HAL_HCD_MspInit+0xbc>)
 800f5cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f5ce:	f003 0301 	and.w	r3, r3, #1
 800f5d2:	613b      	str	r3, [r7, #16]
 800f5d4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800f5d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f5da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f5dc:	2300      	movs	r3, #0
 800f5de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800f5e4:	f107 0314 	add.w	r3, r7, #20
 800f5e8:	4619      	mov	r1, r3
 800f5ea:	481b      	ldr	r0, [pc, #108]	; (800f658 <HAL_HCD_MspInit+0xc0>)
 800f5ec:	f7f4 f97c 	bl	80038e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800f5f0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800f5f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f5f6:	2302      	movs	r3, #2
 800f5f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f5fe:	2303      	movs	r3, #3
 800f600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f602:	230a      	movs	r3, #10
 800f604:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f606:	f107 0314 	add.w	r3, r7, #20
 800f60a:	4619      	mov	r1, r3
 800f60c:	4812      	ldr	r0, [pc, #72]	; (800f658 <HAL_HCD_MspInit+0xc0>)
 800f60e:	f7f4 f96b 	bl	80038e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f612:	4b10      	ldr	r3, [pc, #64]	; (800f654 <HAL_HCD_MspInit+0xbc>)
 800f614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f616:	4a0f      	ldr	r2, [pc, #60]	; (800f654 <HAL_HCD_MspInit+0xbc>)
 800f618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f61c:	6353      	str	r3, [r2, #52]	; 0x34
 800f61e:	2300      	movs	r3, #0
 800f620:	60fb      	str	r3, [r7, #12]
 800f622:	4b0c      	ldr	r3, [pc, #48]	; (800f654 <HAL_HCD_MspInit+0xbc>)
 800f624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f626:	4a0b      	ldr	r2, [pc, #44]	; (800f654 <HAL_HCD_MspInit+0xbc>)
 800f628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f62c:	6453      	str	r3, [r2, #68]	; 0x44
 800f62e:	4b09      	ldr	r3, [pc, #36]	; (800f654 <HAL_HCD_MspInit+0xbc>)
 800f630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f636:	60fb      	str	r3, [r7, #12]
 800f638:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f63a:	2200      	movs	r2, #0
 800f63c:	2100      	movs	r1, #0
 800f63e:	2043      	movs	r0, #67	; 0x43
 800f640:	f7f3 fd3b 	bl	80030ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f644:	2043      	movs	r0, #67	; 0x43
 800f646:	f7f3 fd54 	bl	80030f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f64a:	bf00      	nop
 800f64c:	3728      	adds	r7, #40	; 0x28
 800f64e:	46bd      	mov	sp, r7
 800f650:	bd80      	pop	{r7, pc}
 800f652:	bf00      	nop
 800f654:	40023800 	.word	0x40023800
 800f658:	40020000 	.word	0x40020000

0800f65c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b082      	sub	sp, #8
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f66a:	4618      	mov	r0, r3
 800f66c:	f7fc fc5f 	bl	800bf2e <USBH_LL_IncTimer>
}
 800f670:	bf00      	nop
 800f672:	3708      	adds	r7, #8
 800f674:	46bd      	mov	sp, r7
 800f676:	bd80      	pop	{r7, pc}

0800f678 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f678:	b580      	push	{r7, lr}
 800f67a:	b082      	sub	sp, #8
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f686:	4618      	mov	r0, r3
 800f688:	f7fc fc97 	bl	800bfba <USBH_LL_Connect>
}
 800f68c:	bf00      	nop
 800f68e:	3708      	adds	r7, #8
 800f690:	46bd      	mov	sp, r7
 800f692:	bd80      	pop	{r7, pc}

0800f694 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b082      	sub	sp, #8
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	f7fc fca0 	bl	800bfe8 <USBH_LL_Disconnect>
}
 800f6a8:	bf00      	nop
 800f6aa:	3708      	adds	r7, #8
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	bd80      	pop	{r7, pc}

0800f6b0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800f6b0:	b480      	push	{r7}
 800f6b2:	b083      	sub	sp, #12
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	6078      	str	r0, [r7, #4]
 800f6b8:	460b      	mov	r3, r1
 800f6ba:	70fb      	strb	r3, [r7, #3]
 800f6bc:	4613      	mov	r3, r2
 800f6be:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800f6c0:	bf00      	nop
 800f6c2:	370c      	adds	r7, #12
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ca:	4770      	bx	lr

0800f6cc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f6cc:	b580      	push	{r7, lr}
 800f6ce:	b082      	sub	sp, #8
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f7fc fc51 	bl	800bf82 <USBH_LL_PortEnabled>
}
 800f6e0:	bf00      	nop
 800f6e2:	3708      	adds	r7, #8
 800f6e4:	46bd      	mov	sp, r7
 800f6e6:	bd80      	pop	{r7, pc}

0800f6e8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f6e8:	b580      	push	{r7, lr}
 800f6ea:	b082      	sub	sp, #8
 800f6ec:	af00      	add	r7, sp, #0
 800f6ee:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	f7fc fc51 	bl	800bf9e <USBH_LL_PortDisabled>
}
 800f6fc:	bf00      	nop
 800f6fe:	3708      	adds	r7, #8
 800f700:	46bd      	mov	sp, r7
 800f702:	bd80      	pop	{r7, pc}

0800f704 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800f704:	b580      	push	{r7, lr}
 800f706:	b082      	sub	sp, #8
 800f708:	af00      	add	r7, sp, #0
 800f70a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800f712:	2b01      	cmp	r3, #1
 800f714:	d12a      	bne.n	800f76c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800f716:	4a18      	ldr	r2, [pc, #96]	; (800f778 <USBH_LL_Init+0x74>)
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	4a15      	ldr	r2, [pc, #84]	; (800f778 <USBH_LL_Init+0x74>)
 800f722:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f726:	4b14      	ldr	r3, [pc, #80]	; (800f778 <USBH_LL_Init+0x74>)
 800f728:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800f72c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800f72e:	4b12      	ldr	r3, [pc, #72]	; (800f778 <USBH_LL_Init+0x74>)
 800f730:	2208      	movs	r2, #8
 800f732:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800f734:	4b10      	ldr	r3, [pc, #64]	; (800f778 <USBH_LL_Init+0x74>)
 800f736:	2201      	movs	r2, #1
 800f738:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f73a:	4b0f      	ldr	r3, [pc, #60]	; (800f778 <USBH_LL_Init+0x74>)
 800f73c:	2200      	movs	r2, #0
 800f73e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800f740:	4b0d      	ldr	r3, [pc, #52]	; (800f778 <USBH_LL_Init+0x74>)
 800f742:	2202      	movs	r2, #2
 800f744:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f746:	4b0c      	ldr	r3, [pc, #48]	; (800f778 <USBH_LL_Init+0x74>)
 800f748:	2200      	movs	r2, #0
 800f74a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800f74c:	480a      	ldr	r0, [pc, #40]	; (800f778 <USBH_LL_Init+0x74>)
 800f74e:	f7f4 fb70 	bl	8003e32 <HAL_HCD_Init>
 800f752:	4603      	mov	r3, r0
 800f754:	2b00      	cmp	r3, #0
 800f756:	d001      	beq.n	800f75c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800f758:	f7f2 fae0 	bl	8001d1c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800f75c:	4806      	ldr	r0, [pc, #24]	; (800f778 <USBH_LL_Init+0x74>)
 800f75e:	f7f4 ff54 	bl	800460a <HAL_HCD_GetCurrentFrame>
 800f762:	4603      	mov	r3, r0
 800f764:	4619      	mov	r1, r3
 800f766:	6878      	ldr	r0, [r7, #4]
 800f768:	f7fc fbd2 	bl	800bf10 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800f76c:	2300      	movs	r3, #0
}
 800f76e:	4618      	mov	r0, r3
 800f770:	3708      	adds	r7, #8
 800f772:	46bd      	mov	sp, r7
 800f774:	bd80      	pop	{r7, pc}
 800f776:	bf00      	nop
 800f778:	20001bb4 	.word	0x20001bb4

0800f77c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800f77c:	b580      	push	{r7, lr}
 800f77e:	b084      	sub	sp, #16
 800f780:	af00      	add	r7, sp, #0
 800f782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f784:	2300      	movs	r3, #0
 800f786:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f788:	2300      	movs	r3, #0
 800f78a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f792:	4618      	mov	r0, r3
 800f794:	f7f4 fec3 	bl	800451e <HAL_HCD_Start>
 800f798:	4603      	mov	r3, r0
 800f79a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f79c:	7bfb      	ldrb	r3, [r7, #15]
 800f79e:	4618      	mov	r0, r3
 800f7a0:	f000 f982 	bl	800faa8 <USBH_Get_USB_Status>
 800f7a4:	4603      	mov	r3, r0
 800f7a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f7a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	3710      	adds	r7, #16
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	bd80      	pop	{r7, pc}

0800f7b2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800f7b2:	b580      	push	{r7, lr}
 800f7b4:	b084      	sub	sp, #16
 800f7b6:	af00      	add	r7, sp, #0
 800f7b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f7be:	2300      	movs	r3, #0
 800f7c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	f7f4 fecb 	bl	8004564 <HAL_HCD_Stop>
 800f7ce:	4603      	mov	r3, r0
 800f7d0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f7d2:	7bfb      	ldrb	r3, [r7, #15]
 800f7d4:	4618      	mov	r0, r3
 800f7d6:	f000 f967 	bl	800faa8 <USBH_Get_USB_Status>
 800f7da:	4603      	mov	r3, r0
 800f7dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f7de:	7bbb      	ldrb	r3, [r7, #14]
}
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	3710      	adds	r7, #16
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}

0800f7e8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b084      	sub	sp, #16
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800f7f0:	2301      	movs	r3, #1
 800f7f2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f7fa:	4618      	mov	r0, r3
 800f7fc:	f7f4 ff13 	bl	8004626 <HAL_HCD_GetCurrentSpeed>
 800f800:	4603      	mov	r3, r0
 800f802:	2b02      	cmp	r3, #2
 800f804:	d00c      	beq.n	800f820 <USBH_LL_GetSpeed+0x38>
 800f806:	2b02      	cmp	r3, #2
 800f808:	d80d      	bhi.n	800f826 <USBH_LL_GetSpeed+0x3e>
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d002      	beq.n	800f814 <USBH_LL_GetSpeed+0x2c>
 800f80e:	2b01      	cmp	r3, #1
 800f810:	d003      	beq.n	800f81a <USBH_LL_GetSpeed+0x32>
 800f812:	e008      	b.n	800f826 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800f814:	2300      	movs	r3, #0
 800f816:	73fb      	strb	r3, [r7, #15]
    break;
 800f818:	e008      	b.n	800f82c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800f81a:	2301      	movs	r3, #1
 800f81c:	73fb      	strb	r3, [r7, #15]
    break;
 800f81e:	e005      	b.n	800f82c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800f820:	2302      	movs	r3, #2
 800f822:	73fb      	strb	r3, [r7, #15]
    break;
 800f824:	e002      	b.n	800f82c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800f826:	2301      	movs	r3, #1
 800f828:	73fb      	strb	r3, [r7, #15]
    break;
 800f82a:	bf00      	nop
  }
  return  speed;
 800f82c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f82e:	4618      	mov	r0, r3
 800f830:	3710      	adds	r7, #16
 800f832:	46bd      	mov	sp, r7
 800f834:	bd80      	pop	{r7, pc}

0800f836 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800f836:	b580      	push	{r7, lr}
 800f838:	b084      	sub	sp, #16
 800f83a:	af00      	add	r7, sp, #0
 800f83c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f83e:	2300      	movs	r3, #0
 800f840:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f842:	2300      	movs	r3, #0
 800f844:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f84c:	4618      	mov	r0, r3
 800f84e:	f7f4 fea6 	bl	800459e <HAL_HCD_ResetPort>
 800f852:	4603      	mov	r3, r0
 800f854:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f856:	7bfb      	ldrb	r3, [r7, #15]
 800f858:	4618      	mov	r0, r3
 800f85a:	f000 f925 	bl	800faa8 <USBH_Get_USB_Status>
 800f85e:	4603      	mov	r3, r0
 800f860:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f862:	7bbb      	ldrb	r3, [r7, #14]
}
 800f864:	4618      	mov	r0, r3
 800f866:	3710      	adds	r7, #16
 800f868:	46bd      	mov	sp, r7
 800f86a:	bd80      	pop	{r7, pc}

0800f86c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f86c:	b580      	push	{r7, lr}
 800f86e:	b082      	sub	sp, #8
 800f870:	af00      	add	r7, sp, #0
 800f872:	6078      	str	r0, [r7, #4]
 800f874:	460b      	mov	r3, r1
 800f876:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f87e:	78fa      	ldrb	r2, [r7, #3]
 800f880:	4611      	mov	r1, r2
 800f882:	4618      	mov	r0, r3
 800f884:	f7f4 fead 	bl	80045e2 <HAL_HCD_HC_GetXferCount>
 800f888:	4603      	mov	r3, r0
}
 800f88a:	4618      	mov	r0, r3
 800f88c:	3708      	adds	r7, #8
 800f88e:	46bd      	mov	sp, r7
 800f890:	bd80      	pop	{r7, pc}

0800f892 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f892:	b590      	push	{r4, r7, lr}
 800f894:	b089      	sub	sp, #36	; 0x24
 800f896:	af04      	add	r7, sp, #16
 800f898:	6078      	str	r0, [r7, #4]
 800f89a:	4608      	mov	r0, r1
 800f89c:	4611      	mov	r1, r2
 800f89e:	461a      	mov	r2, r3
 800f8a0:	4603      	mov	r3, r0
 800f8a2:	70fb      	strb	r3, [r7, #3]
 800f8a4:	460b      	mov	r3, r1
 800f8a6:	70bb      	strb	r3, [r7, #2]
 800f8a8:	4613      	mov	r3, r2
 800f8aa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f8ac:	2300      	movs	r3, #0
 800f8ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f8ba:	787c      	ldrb	r4, [r7, #1]
 800f8bc:	78ba      	ldrb	r2, [r7, #2]
 800f8be:	78f9      	ldrb	r1, [r7, #3]
 800f8c0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f8c2:	9302      	str	r3, [sp, #8]
 800f8c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f8c8:	9301      	str	r3, [sp, #4]
 800f8ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f8ce:	9300      	str	r3, [sp, #0]
 800f8d0:	4623      	mov	r3, r4
 800f8d2:	f7f4 fb10 	bl	8003ef6 <HAL_HCD_HC_Init>
 800f8d6:	4603      	mov	r3, r0
 800f8d8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800f8da:	7bfb      	ldrb	r3, [r7, #15]
 800f8dc:	4618      	mov	r0, r3
 800f8de:	f000 f8e3 	bl	800faa8 <USBH_Get_USB_Status>
 800f8e2:	4603      	mov	r3, r0
 800f8e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f8e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3714      	adds	r7, #20
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd90      	pop	{r4, r7, pc}

0800f8f0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b084      	sub	sp, #16
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
 800f8f8:	460b      	mov	r3, r1
 800f8fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f900:	2300      	movs	r3, #0
 800f902:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f90a:	78fa      	ldrb	r2, [r7, #3]
 800f90c:	4611      	mov	r1, r2
 800f90e:	4618      	mov	r0, r3
 800f910:	f7f4 fb80 	bl	8004014 <HAL_HCD_HC_Halt>
 800f914:	4603      	mov	r3, r0
 800f916:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f918:	7bfb      	ldrb	r3, [r7, #15]
 800f91a:	4618      	mov	r0, r3
 800f91c:	f000 f8c4 	bl	800faa8 <USBH_Get_USB_Status>
 800f920:	4603      	mov	r3, r0
 800f922:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f924:	7bbb      	ldrb	r3, [r7, #14]
}
 800f926:	4618      	mov	r0, r3
 800f928:	3710      	adds	r7, #16
 800f92a:	46bd      	mov	sp, r7
 800f92c:	bd80      	pop	{r7, pc}

0800f92e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800f92e:	b590      	push	{r4, r7, lr}
 800f930:	b089      	sub	sp, #36	; 0x24
 800f932:	af04      	add	r7, sp, #16
 800f934:	6078      	str	r0, [r7, #4]
 800f936:	4608      	mov	r0, r1
 800f938:	4611      	mov	r1, r2
 800f93a:	461a      	mov	r2, r3
 800f93c:	4603      	mov	r3, r0
 800f93e:	70fb      	strb	r3, [r7, #3]
 800f940:	460b      	mov	r3, r1
 800f942:	70bb      	strb	r3, [r7, #2]
 800f944:	4613      	mov	r3, r2
 800f946:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f948:	2300      	movs	r3, #0
 800f94a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f94c:	2300      	movs	r3, #0
 800f94e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f956:	787c      	ldrb	r4, [r7, #1]
 800f958:	78ba      	ldrb	r2, [r7, #2]
 800f95a:	78f9      	ldrb	r1, [r7, #3]
 800f95c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f960:	9303      	str	r3, [sp, #12]
 800f962:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f964:	9302      	str	r3, [sp, #8]
 800f966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f968:	9301      	str	r3, [sp, #4]
 800f96a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f96e:	9300      	str	r3, [sp, #0]
 800f970:	4623      	mov	r3, r4
 800f972:	f7f4 fb73 	bl	800405c <HAL_HCD_HC_SubmitRequest>
 800f976:	4603      	mov	r3, r0
 800f978:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800f97a:	7bfb      	ldrb	r3, [r7, #15]
 800f97c:	4618      	mov	r0, r3
 800f97e:	f000 f893 	bl	800faa8 <USBH_Get_USB_Status>
 800f982:	4603      	mov	r3, r0
 800f984:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f986:	7bbb      	ldrb	r3, [r7, #14]
}
 800f988:	4618      	mov	r0, r3
 800f98a:	3714      	adds	r7, #20
 800f98c:	46bd      	mov	sp, r7
 800f98e:	bd90      	pop	{r4, r7, pc}

0800f990 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f990:	b580      	push	{r7, lr}
 800f992:	b082      	sub	sp, #8
 800f994:	af00      	add	r7, sp, #0
 800f996:	6078      	str	r0, [r7, #4]
 800f998:	460b      	mov	r3, r1
 800f99a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f9a2:	78fa      	ldrb	r2, [r7, #3]
 800f9a4:	4611      	mov	r1, r2
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	f7f4 fe07 	bl	80045ba <HAL_HCD_HC_GetURBState>
 800f9ac:	4603      	mov	r3, r0
}
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	3708      	adds	r7, #8
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	bd80      	pop	{r7, pc}

0800f9b6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800f9b6:	b580      	push	{r7, lr}
 800f9b8:	b082      	sub	sp, #8
 800f9ba:	af00      	add	r7, sp, #0
 800f9bc:	6078      	str	r0, [r7, #4]
 800f9be:	460b      	mov	r3, r1
 800f9c0:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 800f9c2:	20c8      	movs	r0, #200	; 0xc8
 800f9c4:	f7f3 fa7a 	bl	8002ebc <HAL_Delay>
  return USBH_OK;
 800f9c8:	2300      	movs	r3, #0
}
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	3708      	adds	r7, #8
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	bd80      	pop	{r7, pc}

0800f9d2 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800f9d2:	b480      	push	{r7}
 800f9d4:	b085      	sub	sp, #20
 800f9d6:	af00      	add	r7, sp, #0
 800f9d8:	6078      	str	r0, [r7, #4]
 800f9da:	460b      	mov	r3, r1
 800f9dc:	70fb      	strb	r3, [r7, #3]
 800f9de:	4613      	mov	r3, r2
 800f9e0:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f9e8:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800f9ea:	78fb      	ldrb	r3, [r7, #3]
 800f9ec:	68fa      	ldr	r2, [r7, #12]
 800f9ee:	212c      	movs	r1, #44	; 0x2c
 800f9f0:	fb01 f303 	mul.w	r3, r1, r3
 800f9f4:	4413      	add	r3, r2
 800f9f6:	333b      	adds	r3, #59	; 0x3b
 800f9f8:	781b      	ldrb	r3, [r3, #0]
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d009      	beq.n	800fa12 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800f9fe:	78fb      	ldrb	r3, [r7, #3]
 800fa00:	68fa      	ldr	r2, [r7, #12]
 800fa02:	212c      	movs	r1, #44	; 0x2c
 800fa04:	fb01 f303 	mul.w	r3, r1, r3
 800fa08:	4413      	add	r3, r2
 800fa0a:	3354      	adds	r3, #84	; 0x54
 800fa0c:	78ba      	ldrb	r2, [r7, #2]
 800fa0e:	701a      	strb	r2, [r3, #0]
 800fa10:	e008      	b.n	800fa24 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800fa12:	78fb      	ldrb	r3, [r7, #3]
 800fa14:	68fa      	ldr	r2, [r7, #12]
 800fa16:	212c      	movs	r1, #44	; 0x2c
 800fa18:	fb01 f303 	mul.w	r3, r1, r3
 800fa1c:	4413      	add	r3, r2
 800fa1e:	3355      	adds	r3, #85	; 0x55
 800fa20:	78ba      	ldrb	r2, [r7, #2]
 800fa22:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800fa24:	2300      	movs	r3, #0
}
 800fa26:	4618      	mov	r0, r3
 800fa28:	3714      	adds	r7, #20
 800fa2a:	46bd      	mov	sp, r7
 800fa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa30:	4770      	bx	lr

0800fa32 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fa32:	b480      	push	{r7}
 800fa34:	b085      	sub	sp, #20
 800fa36:	af00      	add	r7, sp, #0
 800fa38:	6078      	str	r0, [r7, #4]
 800fa3a:	460b      	mov	r3, r1
 800fa3c:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800fa3e:	2300      	movs	r3, #0
 800fa40:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800fa48:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800fa4a:	78fb      	ldrb	r3, [r7, #3]
 800fa4c:	68ba      	ldr	r2, [r7, #8]
 800fa4e:	212c      	movs	r1, #44	; 0x2c
 800fa50:	fb01 f303 	mul.w	r3, r1, r3
 800fa54:	4413      	add	r3, r2
 800fa56:	333b      	adds	r3, #59	; 0x3b
 800fa58:	781b      	ldrb	r3, [r3, #0]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d009      	beq.n	800fa72 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800fa5e:	78fb      	ldrb	r3, [r7, #3]
 800fa60:	68ba      	ldr	r2, [r7, #8]
 800fa62:	212c      	movs	r1, #44	; 0x2c
 800fa64:	fb01 f303 	mul.w	r3, r1, r3
 800fa68:	4413      	add	r3, r2
 800fa6a:	3354      	adds	r3, #84	; 0x54
 800fa6c:	781b      	ldrb	r3, [r3, #0]
 800fa6e:	73fb      	strb	r3, [r7, #15]
 800fa70:	e008      	b.n	800fa84 <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800fa72:	78fb      	ldrb	r3, [r7, #3]
 800fa74:	68ba      	ldr	r2, [r7, #8]
 800fa76:	212c      	movs	r1, #44	; 0x2c
 800fa78:	fb01 f303 	mul.w	r3, r1, r3
 800fa7c:	4413      	add	r3, r2
 800fa7e:	3355      	adds	r3, #85	; 0x55
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800fa84:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa86:	4618      	mov	r0, r3
 800fa88:	3714      	adds	r7, #20
 800fa8a:	46bd      	mov	sp, r7
 800fa8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa90:	4770      	bx	lr

0800fa92 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800fa92:	b580      	push	{r7, lr}
 800fa94:	b082      	sub	sp, #8
 800fa96:	af00      	add	r7, sp, #0
 800fa98:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800fa9a:	6878      	ldr	r0, [r7, #4]
 800fa9c:	f7f3 fa0e 	bl	8002ebc <HAL_Delay>
}
 800faa0:	bf00      	nop
 800faa2:	3708      	adds	r7, #8
 800faa4:	46bd      	mov	sp, r7
 800faa6:	bd80      	pop	{r7, pc}

0800faa8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800faa8:	b480      	push	{r7}
 800faaa:	b085      	sub	sp, #20
 800faac:	af00      	add	r7, sp, #0
 800faae:	4603      	mov	r3, r0
 800fab0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fab2:	2300      	movs	r3, #0
 800fab4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fab6:	79fb      	ldrb	r3, [r7, #7]
 800fab8:	2b03      	cmp	r3, #3
 800faba:	d817      	bhi.n	800faec <USBH_Get_USB_Status+0x44>
 800fabc:	a201      	add	r2, pc, #4	; (adr r2, 800fac4 <USBH_Get_USB_Status+0x1c>)
 800fabe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fac2:	bf00      	nop
 800fac4:	0800fad5 	.word	0x0800fad5
 800fac8:	0800fadb 	.word	0x0800fadb
 800facc:	0800fae1 	.word	0x0800fae1
 800fad0:	0800fae7 	.word	0x0800fae7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800fad4:	2300      	movs	r3, #0
 800fad6:	73fb      	strb	r3, [r7, #15]
    break;
 800fad8:	e00b      	b.n	800faf2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800fada:	2302      	movs	r3, #2
 800fadc:	73fb      	strb	r3, [r7, #15]
    break;
 800fade:	e008      	b.n	800faf2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800fae0:	2301      	movs	r3, #1
 800fae2:	73fb      	strb	r3, [r7, #15]
    break;
 800fae4:	e005      	b.n	800faf2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800fae6:	2302      	movs	r3, #2
 800fae8:	73fb      	strb	r3, [r7, #15]
    break;
 800faea:	e002      	b.n	800faf2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800faec:	2302      	movs	r3, #2
 800faee:	73fb      	strb	r3, [r7, #15]
    break;
 800faf0:	bf00      	nop
  }
  return usb_status;
 800faf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800faf4:	4618      	mov	r0, r3
 800faf6:	3714      	adds	r7, #20
 800faf8:	46bd      	mov	sp, r7
 800fafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fafe:	4770      	bx	lr

0800fb00 <__errno>:
 800fb00:	4b01      	ldr	r3, [pc, #4]	; (800fb08 <__errno+0x8>)
 800fb02:	6818      	ldr	r0, [r3, #0]
 800fb04:	4770      	bx	lr
 800fb06:	bf00      	nop
 800fb08:	20000098 	.word	0x20000098

0800fb0c <__libc_init_array>:
 800fb0c:	b570      	push	{r4, r5, r6, lr}
 800fb0e:	4d0d      	ldr	r5, [pc, #52]	; (800fb44 <__libc_init_array+0x38>)
 800fb10:	4c0d      	ldr	r4, [pc, #52]	; (800fb48 <__libc_init_array+0x3c>)
 800fb12:	1b64      	subs	r4, r4, r5
 800fb14:	10a4      	asrs	r4, r4, #2
 800fb16:	2600      	movs	r6, #0
 800fb18:	42a6      	cmp	r6, r4
 800fb1a:	d109      	bne.n	800fb30 <__libc_init_array+0x24>
 800fb1c:	4d0b      	ldr	r5, [pc, #44]	; (800fb4c <__libc_init_array+0x40>)
 800fb1e:	4c0c      	ldr	r4, [pc, #48]	; (800fb50 <__libc_init_array+0x44>)
 800fb20:	f000 f93c 	bl	800fd9c <_init>
 800fb24:	1b64      	subs	r4, r4, r5
 800fb26:	10a4      	asrs	r4, r4, #2
 800fb28:	2600      	movs	r6, #0
 800fb2a:	42a6      	cmp	r6, r4
 800fb2c:	d105      	bne.n	800fb3a <__libc_init_array+0x2e>
 800fb2e:	bd70      	pop	{r4, r5, r6, pc}
 800fb30:	f855 3b04 	ldr.w	r3, [r5], #4
 800fb34:	4798      	blx	r3
 800fb36:	3601      	adds	r6, #1
 800fb38:	e7ee      	b.n	800fb18 <__libc_init_array+0xc>
 800fb3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fb3e:	4798      	blx	r3
 800fb40:	3601      	adds	r6, #1
 800fb42:	e7f2      	b.n	800fb2a <__libc_init_array+0x1e>
 800fb44:	0800ff20 	.word	0x0800ff20
 800fb48:	0800ff20 	.word	0x0800ff20
 800fb4c:	0800ff20 	.word	0x0800ff20
 800fb50:	0800ff24 	.word	0x0800ff24

0800fb54 <malloc>:
 800fb54:	4b02      	ldr	r3, [pc, #8]	; (800fb60 <malloc+0xc>)
 800fb56:	4601      	mov	r1, r0
 800fb58:	6818      	ldr	r0, [r3, #0]
 800fb5a:	f000 b88d 	b.w	800fc78 <_malloc_r>
 800fb5e:	bf00      	nop
 800fb60:	20000098 	.word	0x20000098

0800fb64 <free>:
 800fb64:	4b02      	ldr	r3, [pc, #8]	; (800fb70 <free+0xc>)
 800fb66:	4601      	mov	r1, r0
 800fb68:	6818      	ldr	r0, [r3, #0]
 800fb6a:	f000 b819 	b.w	800fba0 <_free_r>
 800fb6e:	bf00      	nop
 800fb70:	20000098 	.word	0x20000098

0800fb74 <memcpy>:
 800fb74:	440a      	add	r2, r1
 800fb76:	4291      	cmp	r1, r2
 800fb78:	f100 33ff 	add.w	r3, r0, #4294967295
 800fb7c:	d100      	bne.n	800fb80 <memcpy+0xc>
 800fb7e:	4770      	bx	lr
 800fb80:	b510      	push	{r4, lr}
 800fb82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fb86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fb8a:	4291      	cmp	r1, r2
 800fb8c:	d1f9      	bne.n	800fb82 <memcpy+0xe>
 800fb8e:	bd10      	pop	{r4, pc}

0800fb90 <memset>:
 800fb90:	4402      	add	r2, r0
 800fb92:	4603      	mov	r3, r0
 800fb94:	4293      	cmp	r3, r2
 800fb96:	d100      	bne.n	800fb9a <memset+0xa>
 800fb98:	4770      	bx	lr
 800fb9a:	f803 1b01 	strb.w	r1, [r3], #1
 800fb9e:	e7f9      	b.n	800fb94 <memset+0x4>

0800fba0 <_free_r>:
 800fba0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fba2:	2900      	cmp	r1, #0
 800fba4:	d044      	beq.n	800fc30 <_free_r+0x90>
 800fba6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fbaa:	9001      	str	r0, [sp, #4]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	f1a1 0404 	sub.w	r4, r1, #4
 800fbb2:	bfb8      	it	lt
 800fbb4:	18e4      	addlt	r4, r4, r3
 800fbb6:	f000 f8e3 	bl	800fd80 <__malloc_lock>
 800fbba:	4a1e      	ldr	r2, [pc, #120]	; (800fc34 <_free_r+0x94>)
 800fbbc:	9801      	ldr	r0, [sp, #4]
 800fbbe:	6813      	ldr	r3, [r2, #0]
 800fbc0:	b933      	cbnz	r3, 800fbd0 <_free_r+0x30>
 800fbc2:	6063      	str	r3, [r4, #4]
 800fbc4:	6014      	str	r4, [r2, #0]
 800fbc6:	b003      	add	sp, #12
 800fbc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fbcc:	f000 b8de 	b.w	800fd8c <__malloc_unlock>
 800fbd0:	42a3      	cmp	r3, r4
 800fbd2:	d908      	bls.n	800fbe6 <_free_r+0x46>
 800fbd4:	6825      	ldr	r5, [r4, #0]
 800fbd6:	1961      	adds	r1, r4, r5
 800fbd8:	428b      	cmp	r3, r1
 800fbda:	bf01      	itttt	eq
 800fbdc:	6819      	ldreq	r1, [r3, #0]
 800fbde:	685b      	ldreq	r3, [r3, #4]
 800fbe0:	1949      	addeq	r1, r1, r5
 800fbe2:	6021      	streq	r1, [r4, #0]
 800fbe4:	e7ed      	b.n	800fbc2 <_free_r+0x22>
 800fbe6:	461a      	mov	r2, r3
 800fbe8:	685b      	ldr	r3, [r3, #4]
 800fbea:	b10b      	cbz	r3, 800fbf0 <_free_r+0x50>
 800fbec:	42a3      	cmp	r3, r4
 800fbee:	d9fa      	bls.n	800fbe6 <_free_r+0x46>
 800fbf0:	6811      	ldr	r1, [r2, #0]
 800fbf2:	1855      	adds	r5, r2, r1
 800fbf4:	42a5      	cmp	r5, r4
 800fbf6:	d10b      	bne.n	800fc10 <_free_r+0x70>
 800fbf8:	6824      	ldr	r4, [r4, #0]
 800fbfa:	4421      	add	r1, r4
 800fbfc:	1854      	adds	r4, r2, r1
 800fbfe:	42a3      	cmp	r3, r4
 800fc00:	6011      	str	r1, [r2, #0]
 800fc02:	d1e0      	bne.n	800fbc6 <_free_r+0x26>
 800fc04:	681c      	ldr	r4, [r3, #0]
 800fc06:	685b      	ldr	r3, [r3, #4]
 800fc08:	6053      	str	r3, [r2, #4]
 800fc0a:	4421      	add	r1, r4
 800fc0c:	6011      	str	r1, [r2, #0]
 800fc0e:	e7da      	b.n	800fbc6 <_free_r+0x26>
 800fc10:	d902      	bls.n	800fc18 <_free_r+0x78>
 800fc12:	230c      	movs	r3, #12
 800fc14:	6003      	str	r3, [r0, #0]
 800fc16:	e7d6      	b.n	800fbc6 <_free_r+0x26>
 800fc18:	6825      	ldr	r5, [r4, #0]
 800fc1a:	1961      	adds	r1, r4, r5
 800fc1c:	428b      	cmp	r3, r1
 800fc1e:	bf04      	itt	eq
 800fc20:	6819      	ldreq	r1, [r3, #0]
 800fc22:	685b      	ldreq	r3, [r3, #4]
 800fc24:	6063      	str	r3, [r4, #4]
 800fc26:	bf04      	itt	eq
 800fc28:	1949      	addeq	r1, r1, r5
 800fc2a:	6021      	streq	r1, [r4, #0]
 800fc2c:	6054      	str	r4, [r2, #4]
 800fc2e:	e7ca      	b.n	800fbc6 <_free_r+0x26>
 800fc30:	b003      	add	sp, #12
 800fc32:	bd30      	pop	{r4, r5, pc}
 800fc34:	20001eb8 	.word	0x20001eb8

0800fc38 <sbrk_aligned>:
 800fc38:	b570      	push	{r4, r5, r6, lr}
 800fc3a:	4e0e      	ldr	r6, [pc, #56]	; (800fc74 <sbrk_aligned+0x3c>)
 800fc3c:	460c      	mov	r4, r1
 800fc3e:	6831      	ldr	r1, [r6, #0]
 800fc40:	4605      	mov	r5, r0
 800fc42:	b911      	cbnz	r1, 800fc4a <sbrk_aligned+0x12>
 800fc44:	f000 f88c 	bl	800fd60 <_sbrk_r>
 800fc48:	6030      	str	r0, [r6, #0]
 800fc4a:	4621      	mov	r1, r4
 800fc4c:	4628      	mov	r0, r5
 800fc4e:	f000 f887 	bl	800fd60 <_sbrk_r>
 800fc52:	1c43      	adds	r3, r0, #1
 800fc54:	d00a      	beq.n	800fc6c <sbrk_aligned+0x34>
 800fc56:	1cc4      	adds	r4, r0, #3
 800fc58:	f024 0403 	bic.w	r4, r4, #3
 800fc5c:	42a0      	cmp	r0, r4
 800fc5e:	d007      	beq.n	800fc70 <sbrk_aligned+0x38>
 800fc60:	1a21      	subs	r1, r4, r0
 800fc62:	4628      	mov	r0, r5
 800fc64:	f000 f87c 	bl	800fd60 <_sbrk_r>
 800fc68:	3001      	adds	r0, #1
 800fc6a:	d101      	bne.n	800fc70 <sbrk_aligned+0x38>
 800fc6c:	f04f 34ff 	mov.w	r4, #4294967295
 800fc70:	4620      	mov	r0, r4
 800fc72:	bd70      	pop	{r4, r5, r6, pc}
 800fc74:	20001ebc 	.word	0x20001ebc

0800fc78 <_malloc_r>:
 800fc78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc7c:	1ccd      	adds	r5, r1, #3
 800fc7e:	f025 0503 	bic.w	r5, r5, #3
 800fc82:	3508      	adds	r5, #8
 800fc84:	2d0c      	cmp	r5, #12
 800fc86:	bf38      	it	cc
 800fc88:	250c      	movcc	r5, #12
 800fc8a:	2d00      	cmp	r5, #0
 800fc8c:	4607      	mov	r7, r0
 800fc8e:	db01      	blt.n	800fc94 <_malloc_r+0x1c>
 800fc90:	42a9      	cmp	r1, r5
 800fc92:	d905      	bls.n	800fca0 <_malloc_r+0x28>
 800fc94:	230c      	movs	r3, #12
 800fc96:	603b      	str	r3, [r7, #0]
 800fc98:	2600      	movs	r6, #0
 800fc9a:	4630      	mov	r0, r6
 800fc9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fca0:	4e2e      	ldr	r6, [pc, #184]	; (800fd5c <_malloc_r+0xe4>)
 800fca2:	f000 f86d 	bl	800fd80 <__malloc_lock>
 800fca6:	6833      	ldr	r3, [r6, #0]
 800fca8:	461c      	mov	r4, r3
 800fcaa:	bb34      	cbnz	r4, 800fcfa <_malloc_r+0x82>
 800fcac:	4629      	mov	r1, r5
 800fcae:	4638      	mov	r0, r7
 800fcb0:	f7ff ffc2 	bl	800fc38 <sbrk_aligned>
 800fcb4:	1c43      	adds	r3, r0, #1
 800fcb6:	4604      	mov	r4, r0
 800fcb8:	d14d      	bne.n	800fd56 <_malloc_r+0xde>
 800fcba:	6834      	ldr	r4, [r6, #0]
 800fcbc:	4626      	mov	r6, r4
 800fcbe:	2e00      	cmp	r6, #0
 800fcc0:	d140      	bne.n	800fd44 <_malloc_r+0xcc>
 800fcc2:	6823      	ldr	r3, [r4, #0]
 800fcc4:	4631      	mov	r1, r6
 800fcc6:	4638      	mov	r0, r7
 800fcc8:	eb04 0803 	add.w	r8, r4, r3
 800fccc:	f000 f848 	bl	800fd60 <_sbrk_r>
 800fcd0:	4580      	cmp	r8, r0
 800fcd2:	d13a      	bne.n	800fd4a <_malloc_r+0xd2>
 800fcd4:	6821      	ldr	r1, [r4, #0]
 800fcd6:	3503      	adds	r5, #3
 800fcd8:	1a6d      	subs	r5, r5, r1
 800fcda:	f025 0503 	bic.w	r5, r5, #3
 800fcde:	3508      	adds	r5, #8
 800fce0:	2d0c      	cmp	r5, #12
 800fce2:	bf38      	it	cc
 800fce4:	250c      	movcc	r5, #12
 800fce6:	4629      	mov	r1, r5
 800fce8:	4638      	mov	r0, r7
 800fcea:	f7ff ffa5 	bl	800fc38 <sbrk_aligned>
 800fcee:	3001      	adds	r0, #1
 800fcf0:	d02b      	beq.n	800fd4a <_malloc_r+0xd2>
 800fcf2:	6823      	ldr	r3, [r4, #0]
 800fcf4:	442b      	add	r3, r5
 800fcf6:	6023      	str	r3, [r4, #0]
 800fcf8:	e00e      	b.n	800fd18 <_malloc_r+0xa0>
 800fcfa:	6822      	ldr	r2, [r4, #0]
 800fcfc:	1b52      	subs	r2, r2, r5
 800fcfe:	d41e      	bmi.n	800fd3e <_malloc_r+0xc6>
 800fd00:	2a0b      	cmp	r2, #11
 800fd02:	d916      	bls.n	800fd32 <_malloc_r+0xba>
 800fd04:	1961      	adds	r1, r4, r5
 800fd06:	42a3      	cmp	r3, r4
 800fd08:	6025      	str	r5, [r4, #0]
 800fd0a:	bf18      	it	ne
 800fd0c:	6059      	strne	r1, [r3, #4]
 800fd0e:	6863      	ldr	r3, [r4, #4]
 800fd10:	bf08      	it	eq
 800fd12:	6031      	streq	r1, [r6, #0]
 800fd14:	5162      	str	r2, [r4, r5]
 800fd16:	604b      	str	r3, [r1, #4]
 800fd18:	4638      	mov	r0, r7
 800fd1a:	f104 060b 	add.w	r6, r4, #11
 800fd1e:	f000 f835 	bl	800fd8c <__malloc_unlock>
 800fd22:	f026 0607 	bic.w	r6, r6, #7
 800fd26:	1d23      	adds	r3, r4, #4
 800fd28:	1af2      	subs	r2, r6, r3
 800fd2a:	d0b6      	beq.n	800fc9a <_malloc_r+0x22>
 800fd2c:	1b9b      	subs	r3, r3, r6
 800fd2e:	50a3      	str	r3, [r4, r2]
 800fd30:	e7b3      	b.n	800fc9a <_malloc_r+0x22>
 800fd32:	6862      	ldr	r2, [r4, #4]
 800fd34:	42a3      	cmp	r3, r4
 800fd36:	bf0c      	ite	eq
 800fd38:	6032      	streq	r2, [r6, #0]
 800fd3a:	605a      	strne	r2, [r3, #4]
 800fd3c:	e7ec      	b.n	800fd18 <_malloc_r+0xa0>
 800fd3e:	4623      	mov	r3, r4
 800fd40:	6864      	ldr	r4, [r4, #4]
 800fd42:	e7b2      	b.n	800fcaa <_malloc_r+0x32>
 800fd44:	4634      	mov	r4, r6
 800fd46:	6876      	ldr	r6, [r6, #4]
 800fd48:	e7b9      	b.n	800fcbe <_malloc_r+0x46>
 800fd4a:	230c      	movs	r3, #12
 800fd4c:	603b      	str	r3, [r7, #0]
 800fd4e:	4638      	mov	r0, r7
 800fd50:	f000 f81c 	bl	800fd8c <__malloc_unlock>
 800fd54:	e7a1      	b.n	800fc9a <_malloc_r+0x22>
 800fd56:	6025      	str	r5, [r4, #0]
 800fd58:	e7de      	b.n	800fd18 <_malloc_r+0xa0>
 800fd5a:	bf00      	nop
 800fd5c:	20001eb8 	.word	0x20001eb8

0800fd60 <_sbrk_r>:
 800fd60:	b538      	push	{r3, r4, r5, lr}
 800fd62:	4d06      	ldr	r5, [pc, #24]	; (800fd7c <_sbrk_r+0x1c>)
 800fd64:	2300      	movs	r3, #0
 800fd66:	4604      	mov	r4, r0
 800fd68:	4608      	mov	r0, r1
 800fd6a:	602b      	str	r3, [r5, #0]
 800fd6c:	f7f2 f9cc 	bl	8002108 <_sbrk>
 800fd70:	1c43      	adds	r3, r0, #1
 800fd72:	d102      	bne.n	800fd7a <_sbrk_r+0x1a>
 800fd74:	682b      	ldr	r3, [r5, #0]
 800fd76:	b103      	cbz	r3, 800fd7a <_sbrk_r+0x1a>
 800fd78:	6023      	str	r3, [r4, #0]
 800fd7a:	bd38      	pop	{r3, r4, r5, pc}
 800fd7c:	20001ec0 	.word	0x20001ec0

0800fd80 <__malloc_lock>:
 800fd80:	4801      	ldr	r0, [pc, #4]	; (800fd88 <__malloc_lock+0x8>)
 800fd82:	f000 b809 	b.w	800fd98 <__retarget_lock_acquire_recursive>
 800fd86:	bf00      	nop
 800fd88:	20001ec4 	.word	0x20001ec4

0800fd8c <__malloc_unlock>:
 800fd8c:	4801      	ldr	r0, [pc, #4]	; (800fd94 <__malloc_unlock+0x8>)
 800fd8e:	f000 b804 	b.w	800fd9a <__retarget_lock_release_recursive>
 800fd92:	bf00      	nop
 800fd94:	20001ec4 	.word	0x20001ec4

0800fd98 <__retarget_lock_acquire_recursive>:
 800fd98:	4770      	bx	lr

0800fd9a <__retarget_lock_release_recursive>:
 800fd9a:	4770      	bx	lr

0800fd9c <_init>:
 800fd9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd9e:	bf00      	nop
 800fda0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fda2:	bc08      	pop	{r3}
 800fda4:	469e      	mov	lr, r3
 800fda6:	4770      	bx	lr

0800fda8 <_fini>:
 800fda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdaa:	bf00      	nop
 800fdac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fdae:	bc08      	pop	{r3}
 800fdb0:	469e      	mov	lr, r3
 800fdb2:	4770      	bx	lr
