#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1630950 .scope module, "fsm_test" "fsm_test" 2 7;
 .timescale -9 -12;
v0x1670260_0 .net "ADDR_WE", 0 0, v0x15d4df0_0;  1 drivers
v0x1670320_0 .net "DM_WE", 0 0, v0x166f970_0;  1 drivers
v0x16703f0_0 .net "MISO_BUF", 0 0, v0x166fa30_0;  1 drivers
v0x16704f0_0 .net "SR_WE", 0 0, v0x166fb00_0;  1 drivers
v0x16705c0_0 .var "clk", 0 0;
v0x1670660_0 .var "cs", 0 0;
v0x1670730_0 .var "mosi", 0 0;
v0x1670800_0 .var "negativeedge_sclk", 0 0;
v0x16708d0_0 .var "positiveedge_sclk", 0 0;
S_0x1630ad0 .scope module, "dut" "fsm" 2 12, 3 2 0, S_0x1630950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "negativeedge_sclk"
    .port_info 2 /INPUT 1 "positiveedge_sclk"
    .port_info 3 /INPUT 1 "cs"
    .port_info 4 /INPUT 1 "mosi"
    .port_info 5 /OUTPUT 1 "MISO_BUF"
    .port_info 6 /OUTPUT 1 "ADDR_WE"
    .port_info 7 /OUTPUT 1 "DM_WE"
    .port_info 8 /OUTPUT 1 "SR_WE"
P_0x164fdc0 .param/l "ACTIVE" 1 3 18, C4<00001>;
P_0x164fe00 .param/l "DISEN_SR_WE" 1 3 29, C4<01011>;
P_0x164fe40 .param/l "DM_LOAD_TO_SR" 1 3 28, C4<01010>;
P_0x164fe80 .param/l "FIND_ADDR0" 1 3 19, C4<00010>;
P_0x164fec0 .param/l "FIND_ADDR1" 1 3 20, C4<00011>;
P_0x164ff00 .param/l "FIND_ADDR2" 1 3 21, C4<00100>;
P_0x164ff40 .param/l "FIND_ADDR3" 1 3 22, C4<00101>;
P_0x164ff80 .param/l "FIND_ADDR4" 1 3 23, C4<00110>;
P_0x164ffc0 .param/l "FIND_ADDR5" 1 3 24, C4<00111>;
P_0x1650000 .param/l "FIND_ADDR6" 1 3 25, C4<01000>;
P_0x1650040 .param/l "IDLE" 1 3 17, C4<00000>;
P_0x1650080 .param/l "LOAD_RW" 1 3 40, C4<10101>;
P_0x16500c0 .param/l "READ0" 1 3 30, C4<01100>;
P_0x1650100 .param/l "READ1" 1 3 31, C4<01101>;
P_0x1650140 .param/l "READ2" 1 3 32, C4<01110>;
P_0x1650180 .param/l "READ3" 1 3 33, C4<01111>;
P_0x16501c0 .param/l "READ4" 1 3 34, C4<10000>;
P_0x1650200 .param/l "READ5" 1 3 35, C4<10001>;
P_0x1650240 .param/l "READ6" 1 3 36, C4<10010>;
P_0x1650280 .param/l "READ7" 1 3 37, C4<10011>;
P_0x16502c0 .param/l "READ_STATE" 1 3 27, C4<01001>;
P_0x1650300 .param/l "WRITE0" 1 3 41, C4<10110>;
P_0x1650340 .param/l "WRITE1" 1 3 42, C4<10111>;
P_0x1650380 .param/l "WRITE2" 1 3 43, C4<11000>;
P_0x16503c0 .param/l "WRITE3" 1 3 44, C4<11001>;
P_0x1650400 .param/l "WRITE4" 1 3 45, C4<11010>;
P_0x1650440 .param/l "WRITE5" 1 3 46, C4<11011>;
P_0x1650480 .param/l "WRITE6" 1 3 47, C4<11100>;
P_0x16504c0 .param/l "WRITE7" 1 3 48, C4<11101>;
P_0x1650500 .param/l "WRITE_STATE" 1 3 39, C4<10100>;
v0x15d4df0_0 .var "ADDR_WE", 0 0;
v0x166f970_0 .var "DM_WE", 0 0;
v0x166fa30_0 .var "MISO_BUF", 0 0;
v0x166fb00_0 .var "SR_WE", 0 0;
v0x166fbc0_0 .net "clk", 0 0, v0x16705c0_0;  1 drivers
v0x166fcd0_0 .net "cs", 0 0, v0x1670660_0;  1 drivers
v0x166fd90_0 .net "mosi", 0 0, v0x1670730_0;  1 drivers
v0x166fe50_0 .net "negativeedge_sclk", 0 0, v0x1670800_0;  1 drivers
v0x166ff10_0 .net "positiveedge_sclk", 0 0, v0x16708d0_0;  1 drivers
v0x1670060_0 .var "state", 4 0;
E_0x16314e0 .event edge, v0x1670060_0;
E_0x16315f0 .event posedge, v0x166fbc0_0;
    .scope S_0x1630ad0;
T_0 ;
    %wait E_0x16315f0;
    %load/vec4 v0x166fcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1670060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %jmp T_0.32;
T_0.2 ;
    %load/vec4 v0x166fcd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.33, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.34 ;
    %jmp T_0.32;
T_0.3 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.35, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.36;
T_0.35 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.36 ;
    %jmp T_0.32;
T_0.4 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.37, 8;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.38;
T_0.37 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.38 ;
    %jmp T_0.32;
T_0.5 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.39, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.40;
T_0.39 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.40 ;
    %jmp T_0.32;
T_0.6 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.41, 8;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.42;
T_0.41 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.42 ;
    %jmp T_0.32;
T_0.7 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.43, 8;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.44;
T_0.43 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.44 ;
    %jmp T_0.32;
T_0.8 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.45, 8;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.46;
T_0.45 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.46 ;
    %jmp T_0.32;
T_0.9 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.47, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.48;
T_0.47 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.48 ;
    %jmp T_0.32;
T_0.10 ;
    %load/vec4 v0x166fe50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x166fd90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.49, 8;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.50;
T_0.49 ;
    %load/vec4 v0x166fe50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x166fd90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.51, 8;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.52;
T_0.51 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.52 ;
T_0.50 ;
    %jmp T_0.32;
T_0.11 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.53, 8;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.54;
T_0.53 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.54 ;
    %jmp T_0.32;
T_0.12 ;
    %load/vec4 v0x166fe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.55, 8;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.56;
T_0.55 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.56 ;
    %jmp T_0.32;
T_0.13 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.57, 8;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.58;
T_0.57 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.58 ;
    %jmp T_0.32;
T_0.14 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.59, 8;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.60;
T_0.59 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.60 ;
    %jmp T_0.32;
T_0.15 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.61, 8;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.62;
T_0.61 ;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.62 ;
    %jmp T_0.32;
T_0.16 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.63, 8;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.64;
T_0.63 ;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.64 ;
    %jmp T_0.32;
T_0.17 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.65, 8;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.66;
T_0.65 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.66 ;
    %jmp T_0.32;
T_0.18 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.67, 8;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.68;
T_0.67 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.68 ;
    %jmp T_0.32;
T_0.19 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.69, 8;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.70;
T_0.69 ;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.70 ;
    %jmp T_0.32;
T_0.20 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.71, 8;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.72;
T_0.71 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.72 ;
    %jmp T_0.32;
T_0.21 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.73, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.74;
T_0.73 ;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.74 ;
    %jmp T_0.32;
T_0.22 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.75, 8;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.76;
T_0.75 ;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.76 ;
    %jmp T_0.32;
T_0.23 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.77, 8;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.78;
T_0.77 ;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.78 ;
    %jmp T_0.32;
T_0.24 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.79, 8;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.80;
T_0.79 ;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.80 ;
    %jmp T_0.32;
T_0.25 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.81, 8;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.82;
T_0.81 ;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.82 ;
    %jmp T_0.32;
T_0.26 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.83, 8;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.84;
T_0.83 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.84 ;
    %jmp T_0.32;
T_0.27 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.85, 8;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.86;
T_0.85 ;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.86 ;
    %jmp T_0.32;
T_0.28 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.87, 8;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.88;
T_0.87 ;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.88 ;
    %jmp T_0.32;
T_0.29 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.89, 8;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.90;
T_0.89 ;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.90 ;
    %jmp T_0.32;
T_0.30 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.91, 8;
    %pushi/vec4 29, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.92;
T_0.91 ;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.92 ;
    %jmp T_0.32;
T_0.31 ;
    %load/vec4 v0x166ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.93, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
    %jmp T_0.94;
T_0.93 ;
    %pushi/vec4 29, 0, 5;
    %assign/vec4 v0x1670060_0, 0;
T_0.94 ;
    %jmp T_0.32;
T_0.32 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1630ad0;
T_1 ;
    %wait E_0x16314e0;
    %load/vec4 v0x1670060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %jmp T_1.30;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15d4df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166fb00_0, 0, 1;
    %jmp T_1.30;
T_1.30 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1630950;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16705c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1630950;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0x16705c0_0;
    %nor/r;
    %store/vec4 v0x16705c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1630950;
T_4 ;
    %vpi_call 2 22 "$dumpfile", "fsm.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1630ad0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16708d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1670660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670730_0, 0, 1;
    %delay 35000, 0;
    %load/vec4 v0x16703f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1670320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1670260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x16704f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 2 28 "$display", "error in test #1" {0 0 0};
    %vpi_call 2 29 "$display", "MISO_BUF | Expected: 0 Got: %d", v0x16703f0_0 {0 0 0};
    %vpi_call 2 30 "$display", "DM_WE | Expected: 0 Got: %d", v0x1670320_0 {0 0 0};
    %vpi_call 2 31 "$display", "ADDR_WE | Expected: 0 Got: %d", v0x1670260_0 {0 0 0};
    %vpi_call 2 32 "$display", "ADDR_WE | Expected: 0 Got: %d", v0x16704f0_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 35 "$display", "Passed Test 1 : Idle" {0 0 0};
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16708d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670730_0, 0, 1;
    %delay 35000, 0;
    %load/vec4 v0x16703f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1670320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1670260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x16704f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 2 41 "$display", "error in test #2" {0 0 0};
    %vpi_call 2 42 "$display", "MISO_BUF | Expected: 1 Got: %d", v0x16703f0_0 {0 0 0};
    %vpi_call 2 43 "$display", "DM_WE | Expected: 0 Got: %d", v0x1670320_0 {0 0 0};
    %vpi_call 2 44 "$display", "ADDR_WE | Expected: 0 Got: %d", v0x1670260_0 {0 0 0};
    %vpi_call 2 45 "$display", "SR_WE | Expected: 0 Got: %d", v0x16704f0_0 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 48 "$display", "Passed Test 2 : Active" {0 0 0};
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16708d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1670730_0, 0, 1;
    %delay 11000, 0;
    %load/vec4 v0x16703f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1670320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1670260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x16704f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 2 54 "$display", "error in test #3" {0 0 0};
    %vpi_call 2 55 "$display", "MISO_BUF | Expected: 1 Got: %d", v0x16703f0_0 {0 0 0};
    %vpi_call 2 56 "$display", "DM_WE | Expected: 0 Got: %d", v0x1670320_0 {0 0 0};
    %vpi_call 2 57 "$display", "ADDR_WE | Expected: 0 Got: %d", v0x1670260_0 {0 0 0};
    %vpi_call 2 58 "$display", "SR_WE | Expected: 0 Got: %d", v0x16704f0_0 {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 61 "$display", "Passed Test 3 : Address[0] Found" {0 0 0};
T_4.5 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670730_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16708d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670660_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1670800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16708d0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x16703f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1670320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1670260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x16704f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 2 70 "$display", "error in test #4" {0 0 0};
    %vpi_call 2 71 "$display", "MISO_BUF | Expected: 1 Got: %d", v0x16703f0_0 {0 0 0};
    %vpi_call 2 72 "$display", "DM_WE | Expected: 0 Got: %d", v0x1670320_0 {0 0 0};
    %vpi_call 2 73 "$display", "ADDR_WE | Expected: 1 Got: %d", v0x1670260_0 {0 0 0};
    %vpi_call 2 74 "$display", "SR_WE | Expected: 0 Got: %d", v0x16704f0_0 {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 77 "$display", "Passed Test 4 : Determining Write State" {0 0 0};
T_4.7 ;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16708d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670800_0, 0, 1;
    %delay 180000, 0;
    %load/vec4 v0x16703f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1670320_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1670260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x16704f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.8, 4;
    %vpi_call 2 84 "$display", "error in test #5" {0 0 0};
    %vpi_call 2 85 "$display", "MISO_BUF | Expected: 1 Got: %d", v0x16703f0_0 {0 0 0};
    %vpi_call 2 86 "$display", "DM_WE | Expected: 1 Got: %d", v0x1670320_0 {0 0 0};
    %vpi_call 2 87 "$display", "ADDR_WE | Expected: 0 Got: %d", v0x1670260_0 {0 0 0};
    %vpi_call 2 88 "$display", "SR_WE | Expected: 0 Got: %d", v0x16704f0_0 {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 91 "$display", "Passed Test 5 : Sending to Data Memory" {0 0 0};
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1670730_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16708d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670660_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16708d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1670730_0, 0, 1;
    %delay 120000, 0;
    %load/vec4 v0x16703f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1670320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1670260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x16704f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.10, 4;
    %vpi_call 2 102 "$display", "error in test #6" {0 0 0};
    %vpi_call 2 103 "$display", "MISO_BUF | Expected: 1 Got: %d", v0x16703f0_0 {0 0 0};
    %vpi_call 2 104 "$display", "DM_WE | Expected: 0 Got: %d", v0x1670320_0 {0 0 0};
    %vpi_call 2 105 "$display", "ADDR_WE | Expected: 1 Got: %d", v0x1670260_0 {0 0 0};
    %vpi_call 2 106 "$display", "SR_WE | Expected: 0 Got: %d", v0x16704f0_0 {0 0 0};
    %jmp T_4.11;
T_4.10 ;
    %vpi_call 2 109 "$display", "Passed Test 6 : Determining read State" {0 0 0};
T_4.11 ;
    %delay 1000000, 0;
    %vpi_call 2 114 "$dumpflush" {0 0 0};
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fsm_bench.t.v";
    "./fsm.v";
