{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 19:43:49 2012 " "Info: Processing started: Sun Jun 10 19:43:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "THD_ID thd_id sched.v(142) " "Info (10281): Verilog HDL Declaration information at sched.v(142): object \"THD_ID\" differs only in case from object \"thd_id\" in the same scope" {  } { { "sched.v" "" { Text "H:/148/Test/sched.v" 142 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sched.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file sched.v" { { "Info" "ISGN_ENTITY_NAME" "1 schedule " "Info: Found entity 1: schedule" {  } { { "sched.v" "" { Text "H:/148/Test/sched.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 schedule_thread " "Info: Found entity 2: schedule_thread" {  } { { "sched.v" "" { Text "H:/148/Test/sched.v" 141 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_aligner.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pre_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_aligner " "Info: Found entity 1: pre_aligner" {  } { { "pre_aligner.v" "" { Text "H:/148/Test/pre_aligner.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_dec_qr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipe_dec_qr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_dec_qr " "Info: Found entity 1: pipe_dec_qr" {  } { { "pipe_dec_qr.v" "" { Text "H:/148/Test/pipe_dec_qr.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_stack.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file jump_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_stack " "Info: Found entity 1: jump_stack" {  } { { "jump_stack.v" "" { Text "H:/148/Test/jump_stack.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iq.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 iq " "Info: Found entity 1: iq" {  } { { "iq.v" "" { Text "H:/148/Test/iq.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 thread_iq " "Info: Found entity 2: thread_iq" {  } { { "iq.v" "" { Text "H:/148/Test/iq.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insn_mixer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file insn_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 insn_mixer " "Info: Found entity 1: insn_mixer" {  } { { "insn_mixer.v" "" { Text "H:/148/Test/insn_mixer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gshare.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gshare.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Info: Found entity 1: branch_predictor" {  } { { "gshare.v" "" { Text "H:/148/Test/gshare.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Info: Found entity 1: demux" {  } { { "demux.v" "" { Text "H:/148/Test/demux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aligner.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 aligner " "Info: Found entity 1: aligner" {  } { { "Aligner.v" "" { Text "H:/148/Test/Aligner.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Info: Found entity 1: memory_arbiter" {  } { { "memory_arbiter.v" "" { Text "H:/148/Test/memory_arbiter.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_cache.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Info: Found entity 1: i_cache" {  } { { "i_cache.v" "" { Text "H:/148/Test/i_cache.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Info: Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.v" "" { Text "H:/148/Test/hazard_detection_unit.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Info: Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "H:/148/Test/forwarding_unit.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashreader.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flashreader.v" { { "Info" "ISGN_ENTITY_NAME" "1 flashreader " "Info: Found entity 1: flashreader" {  } { { "flashreader.v" "" { Text "H:/148/Test/flashreader.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fetch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Info: Found entity 1: fetch_unit" {  } { { "fetch_unit.v" "" { Text "H:/148/Test/fetch_unit.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Info: Found entity 1: SevenSegmentDisplayDecoder" {  } { { "DisplayDecoder.v" "" { Text "H:/148/Test/DisplayDecoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegmentPFD " "Info: Found entity 2: SevenSegmentPFD" {  } { { "DisplayDecoder.v" "" { Text "H:/148/Test/DisplayDecoder.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.v" "" { Text "H:/148/Test/decoder.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_cache.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file d_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_cache " "Info: Found entity 1: d_cache" {  } { { "d_cache.v" "" { Text "H:/148/Test/d_cache.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "H:/148/Test/alu.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mips_cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_mips_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mips_cpu " "Info: Found entity 1: test_mips_cpu" {  } { { "test_mips_cpu.v" "" { Text "H:/148/Test/test_mips_cpu.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Info: Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "H:/148/Test/sdram_controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.v" "" { Text "H:/148/Test/regfile.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "H:/148/Test/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_mem_wb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipe_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_mem_wb " "Info: Found entity 1: pipe_mem_wb" {  } { { "pipe_mem_wb.v" "" { Text "H:/148/Test/pipe_mem_wb.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_if_dec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipe_if_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_if_dec " "Info: Found entity 1: pipe_if_dec" {  } { { "pipe_if_dec.v" "" { Text "H:/148/Test/pipe_if_dec.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_ex_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipe_ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_ex_mem " "Info: Found entity 1: pipe_ex_mem" {  } { { "pipe_ex_mem.v" "" { Text "H:/148/Test/pipe_ex_mem.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_dec_ex.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipe_dec_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_dec_ex " "Info: Found entity 1: pipe_dec_ex" {  } { { "pipe_dec_ex.v" "" { Text "H:/148/Test/pipe_dec_ex.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mt48lc4m16a2.v(963) " "Warning (10273): Verilog HDL warning at mt48lc4m16a2.v(963): extended using \"x\" or \"z\"" {  } { { "mt48lc4m16a2.v" "" { Text "H:/148/Test/mt48lc4m16a2.v" 963 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mt48lc4m16a2.v(966) " "Warning (10273): Verilog HDL warning at mt48lc4m16a2.v(966): extended using \"x\" or \"z\"" {  } { { "mt48lc4m16a2.v" "" { Text "H:/148/Test/mt48lc4m16a2.v" 966 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mt48lc4m16a2.v(187) " "Warning (10268): Verilog HDL information at mt48lc4m16a2.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "mt48lc4m16a2.v" "" { Text "H:/148/Test/mt48lc4m16a2.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mt48lc4m16a2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mt48lc4m16a2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mt48lc4m16a2 " "Info: Found entity 1: mt48lc4m16a2" {  } { { "mt48lc4m16a2.v" "" { Text "H:/148/Test/mt48lc4m16a2.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mips_cpu.v(527) " "Warning (10275): Verilog HDL Module Instantiation warning at mips_cpu.v(527): ignored dangling comma in List of Port Connections" {  } { { "mips_cpu.v" "" { Text "H:/148/Test/mips_cpu.v" 527 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Info: Found entity 1: mips_cpu" {  } { { "mips_cpu.v" "" { Text "H:/148/Test/mips_cpu.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "stack_pointer jump_stack.v(56) " "Error (10161): Verilog HDL error at jump_stack.v(56): object \"stack_pointer\" is not declared" {  } { { "jump_stack.v" "" { Text "H:/148/Test/jump_stack.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/148/Test/mips_cpu.map.smsg " "Info: Generated suppressed messages file H:/148/Test/mips_cpu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Error: Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 10 19:44:01 2012 " "Error: Processing ended: Sun Jun 10 19:44:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Error: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
