library ieee;
use ieee.std_logic_1164.all;

entity nios_all_de10 is
  port(
    CLOCK_50: in std_logic;
    KEY: in std_logic_vector(7 downto 0);
    
    HEX0: out std_logic_vector(7 downto 0);
    HEX1: out std_logic_vector(7 downto 0);
    HEX2: out std_logic_vector(7 downto 0);
    HEX3: out std_logic_vector(7 downto 0)
  );
end entity;

architecture behavioral of nios_all_de10 is
