
Stm32f446re-accelerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079ac  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08007b7c  08007b7c  00017b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c40  08007c40  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08007c40  08007c40  00017c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c48  08007c48  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c48  08007c48  00017c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c4c  08007c4c  00017c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08007c50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000130c  20000088  08007cd8  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001394  08007cd8  00021394  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018535  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000324d  00000000  00000000  000385ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f60  00000000  00000000  0003b840  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000de8  00000000  00000000  0003c7a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023d54  00000000  00000000  0003d588  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ef24  00000000  00000000  000612dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cc999  00000000  00000000  00070200  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013cb99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004038  00000000  00000000  0013cc14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007b64 	.word	0x08007b64

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	08007b64 	.word	0x08007b64

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <Rf96_LoRaClearIrq>:
  temp=temp-157;
  return temp;
}
// Очистка всех флагов
void Rf96_LoRaClearIrq(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  SPIWrite(LR_RegIrqFlags,0xFF);
 80005b4:	21ff      	movs	r1, #255	; 0xff
 80005b6:	2012      	movs	r0, #18
 80005b8:	f001 fd9c 	bl	80020f4 <SPIWrite>
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <Rf96_Standby>:

// Вход в standby мод
void Rf96_Standby(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x09);                              		//Standby//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x01);                              	 //Standby//High Frequency Mode
 80005c4:	2101      	movs	r1, #1
 80005c6:	2001      	movs	r0, #1
 80005c8:	f001 fd94 	bl	80020f4 <SPIWrite>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <Rf96_Sleep>:

// Вход в sleep мод
void Rf96_Sleep(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x08);                              		//Sleep//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x00);                            		 //Sleep//High Frequency Mode
 80005d4:	2100      	movs	r1, #0
 80005d6:	2001      	movs	r0, #1
 80005d8:	f001 fd8c 	bl	80020f4 <SPIWrite>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}

080005e0 <Rf96_EntryLoRa>:

// Вход в Lora мод
void Rf96_EntryLoRa(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x88);//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x80);//High Frequency Mode
 80005e4:	2180      	movs	r1, #128	; 0x80
 80005e6:	2001      	movs	r0, #1
 80005e8:	f001 fd84 	bl	80020f4 <SPIWrite>
}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <Rf96_FreqChoose>:
// Выбираем несущую частоту 0 - 434 Мгц  1 - 868 Мгц
void Rf96_FreqChoose(uint8_t freq_value)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	71fb      	strb	r3, [r7, #7]
	BurstWrite(LR_RegFrMsb,Rf96_FreqTbl[freq_value],3);
 80005fa:	79fa      	ldrb	r2, [r7, #7]
 80005fc:	4613      	mov	r3, r2
 80005fe:	005b      	lsls	r3, r3, #1
 8000600:	4413      	add	r3, r2
 8000602:	4a05      	ldr	r2, [pc, #20]	; (8000618 <Rf96_FreqChoose+0x28>)
 8000604:	4413      	add	r3, r2
 8000606:	2203      	movs	r2, #3
 8000608:	4619      	mov	r1, r3
 800060a:	2006      	movs	r0, #6
 800060c:	f001 fd96 	bl	800213c <BurstWrite>

}
 8000610:	bf00      	nop
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	08007ba4 	.word	0x08007ba4

0800061c <Rf96_OutPower>:
// Выбираем выходную мощность 0 -20 Дб, 1- 17 Дб, 2 - 14 Дб, 3 - 11 Дб
void Rf96_OutPower(uint8_t Power_value)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPaConfig,Rf96_PowerTbl[Power_value]);
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	4a06      	ldr	r2, [pc, #24]	; (8000644 <Rf96_OutPower+0x28>)
 800062a:	5cd3      	ldrb	r3, [r2, r3]
 800062c:	4619      	mov	r1, r3
 800062e:	2009      	movs	r0, #9
 8000630:	f001 fd60 	bl	80020f4 <SPIWrite>
	SPIWrite(0x5A,0x87);  // Для ноги PA устанавливает Pmax до +20 Дб при 0x87  и оставляет по дефолту при 0x84 ???????
 8000634:	2187      	movs	r1, #135	; 0x87
 8000636:	205a      	movs	r0, #90	; 0x5a
 8000638:	f001 fd5c 	bl	80020f4 <SPIWrite>
}
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	08007bb0 	.word	0x08007bb0

08000648 <Rf96_OCP>:
// защита по току( максимальный ток усилителя) ( важно ее правильно настроить, поскольку выходная мощность зависит от тока)
// 0 -Без ограничения по току, 1 - 100 мА , 2 - 120 мА, 3 -200 мА
void Rf96_OCP(uint8_t OCP_value)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]

	SPIWrite(LR_RegOcp,Rf96_OCPTbl[OCP_value]);
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	4a04      	ldr	r2, [pc, #16]	; (8000668 <Rf96_OCP+0x20>)
 8000656:	5cd3      	ldrb	r3, [r2, r3]
 8000658:	4619      	mov	r1, r3
 800065a:	200b      	movs	r0, #11
 800065c:	f001 fd4a 	bl	80020f4 <SPIWrite>
}
 8000660:	bf00      	nop
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	08007bb4 	.word	0x08007bb4

0800066c <Rf96_LNA>:
// Выбираем LNA  0 - LNA выключен, 1 - Максимальное усиление
void Rf96_LNA(uint8_t LNA_value)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegLna,Rf96_LNATbl[LNA_value]);
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	4a04      	ldr	r2, [pc, #16]	; (800068c <Rf96_LNA+0x20>)
 800067a:	5cd3      	ldrb	r3, [r2, r3]
 800067c:	4619      	mov	r1, r3
 800067e:	200c      	movs	r0, #12
 8000680:	f001 fd38 	bl	80020f4 <SPIWrite>

}
 8000684:	bf00      	nop
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	08007bb8 	.word	0x08007bb8

08000690 <Rf96_bandwide_CR_HeadreMod>:
// Устанавливает несколько параметров: полосу частоты ( signal bandwidth), Coding rate, Мод заголовка (HeaderMod):
// Полоса частоты: 0 - 7.8KHz,1- 10.4KHz,2- 15.6KHz, 3- 20.8KHz,4- 31.2KHz,5- 41.7KHz,6- 62.5KHz,7- 125KHz,8- 250KHz,9- 500KHz
// Coding rate: 1 - 4/5, 2 - 4/6, 3 - 4/7, 4 - 4/8
// Мод заголовка : 0 -  явный, 1 - неявный
void Rf96_bandwide_CR_HeadreMod(uint8_t bandwide_value, uint8_t CR_Value, uint8_t HeaderMod_value)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	71fb      	strb	r3, [r7, #7]
 800069a:	460b      	mov	r3, r1
 800069c:	71bb      	strb	r3, [r7, #6]
 800069e:	4613      	mov	r3, r2
 80006a0:	717b      	strb	r3, [r7, #5]

	//SPIWrite(LR_RegModemConfig1,(0x00<<4+(CR_Value<<1)+HeaderMod_value));
	//SPIWrite(LR_RegModemConfig1,0x8C);
	SPIWrite(LR_RegModemConfig1,0x8E);
 80006a2:	218e      	movs	r1, #142	; 0x8e
 80006a4:	201d      	movs	r0, #29
 80006a6:	f001 fd25 	bl	80020f4 <SPIWrite>
	//SPIWrite(LR_RegDetectOptimize,0xC5);
	//SPIWrite(LR_RegDetecionThreshold,0x0C);
}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <Rf96_SF_LoadCRC_SymbTimeout>:
// Устанавливает несколько параметров:
// Spreading factor :  0-6,1-7,2-8,3-9,4-10,5-11,6-12
// payLoadCrcc: Выкл - 0, Вкл - 1
// Таймаут по RX:  Максимальноее значение 3FF, минимальное 0. Можно поставить любое в диапозон 0-3FF
void Rf96_SF_LoadCRC_SymbTimeout(uint8_t SF_value, uint8_t PayloadCrc_value, uint16_t SymbTimeout_value)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b082      	sub	sp, #8
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	4603      	mov	r3, r0
 80006ba:	71fb      	strb	r3, [r7, #7]
 80006bc:	460b      	mov	r3, r1
 80006be:	71bb      	strb	r3, [r7, #6]
 80006c0:	4613      	mov	r3, r2
 80006c2:	80bb      	strh	r3, [r7, #4]
	//SPIWrite(LR_RegModemConfig2,((Rf96_SpreadFactorTbl[SF_value]<<4)+(PayloadCrc_value<<2)+(SymbTimeout_value>>8)));
	SPIWrite(LR_RegModemConfig2,0x77);
 80006c4:	2177      	movs	r1, #119	; 0x77
 80006c6:	201e      	movs	r0, #30
 80006c8:	f001 fd14 	bl	80020f4 <SPIWrite>
	SPIWrite(LR_RegSymbTimeoutLsb,(uint8_t)SymbTimeout_value);
 80006cc:	88bb      	ldrh	r3, [r7, #4]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	4619      	mov	r1, r3
 80006d2:	201f      	movs	r0, #31
 80006d4:	f001 fd0e 	bl	80020f4 <SPIWrite>
}
 80006d8:	bf00      	nop
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <Rf96_Preamble>:
//Устанавливаем длину преамбулы в байтах: 4+PreambLen_value
void Rf96_Preamble(uint16_t PreambLen_value)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	80fb      	strh	r3, [r7, #6]
	SPIWrite(LR_RegPreambleMsb,PreambLen_value>>8);
 80006ea:	88fb      	ldrh	r3, [r7, #6]
 80006ec:	0a1b      	lsrs	r3, r3, #8
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	4619      	mov	r1, r3
 80006f4:	2020      	movs	r0, #32
 80006f6:	f001 fcfd 	bl	80020f4 <SPIWrite>
	SPIWrite(LR_RegPreambleLsb,(uint8_t)PreambLen_value);
 80006fa:	88fb      	ldrh	r3, [r7, #6]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	4619      	mov	r1, r3
 8000700:	2021      	movs	r0, #33	; 0x21
 8000702:	f001 fcf7 	bl	80020f4 <SPIWrite>
}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}

0800070e <Rf96_PinOut_Di0_Di1>:
// Настройка вывода Di0 0 - прерывание по приему, 1 - прерывание по передаче, Di1 0- прерывание по таймауту
void Rf96_PinOut_Di0_Di1(uint8_t Di0_value, uint8_t Di1_value)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	b082      	sub	sp, #8
 8000712:	af00      	add	r7, sp, #0
 8000714:	4603      	mov	r3, r0
 8000716:	460a      	mov	r2, r1
 8000718:	71fb      	strb	r3, [r7, #7]
 800071a:	4613      	mov	r3, r2
 800071c:	71bb      	strb	r3, [r7, #6]
	SPIWrite(REG_LR_DIOMAPPING1,(Di0_value<<6)+(Di1_value<<4));
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	019b      	lsls	r3, r3, #6
 8000722:	b2da      	uxtb	r2, r3
 8000724:	79bb      	ldrb	r3, [r7, #6]
 8000726:	011b      	lsls	r3, r3, #4
 8000728:	b2db      	uxtb	r3, r3
 800072a:	4413      	add	r3, r2
 800072c:	b2db      	uxtb	r3, r3
 800072e:	4619      	mov	r1, r3
 8000730:	2040      	movs	r0, #64	; 0x40
 8000732:	f001 fcdf 	bl	80020f4 <SPIWrite>
}
 8000736:	bf00      	nop
 8000738:	3708      	adds	r7, #8
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <Rf96_irqMaskTX>:
//Снятие маски с прерывания по TX
void Rf96_irqMaskTX(void)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	af00      	add	r7, sp, #0
	SPIWrite(LR_RegIrqFlagsMask,0xF7);
 8000742:	21f7      	movs	r1, #247	; 0xf7
 8000744:	2011      	movs	r0, #17
 8000746:	f001 fcd5 	bl	80020f4 <SPIWrite>
}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}

0800074e <Rf96_PayloadLength>:
{
	SPIWrite(LR_RegIrqFlagsMask,0x3F);
}
//Установка числа передаваемых данных (в байтах)
void Rf96_PayloadLength(uint8_t LengthBytes_value)
{
 800074e:	b580      	push	{r7, lr}
 8000750:	b082      	sub	sp, #8
 8000752:	af00      	add	r7, sp, #0
 8000754:	4603      	mov	r3, r0
 8000756:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPayloadLength,LengthBytes_value);
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	4619      	mov	r1, r3
 800075c:	2022      	movs	r0, #34	; 0x22
 800075e:	f001 fcc9 	bl	80020f4 <SPIWrite>
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <Rf96_TX_FifoAdr>:
//Установка Адресса  TX в буфере
void Rf96_TX_FifoAdr(uint8_t TX_adr_value)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	4603      	mov	r3, r0
 8000772:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegFifoTxBaseAddr,TX_adr_value);
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	4619      	mov	r1, r3
 8000778:	200e      	movs	r0, #14
 800077a:	f001 fcbb 	bl	80020f4 <SPIWrite>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <Rf96_FIFO_point>:
{
	SPIWrite(LR_RegFifoRxBaseAddr,RX_adr_value);
}
// Устанавливает указатель в FIFO
void Rf96_FIFO_point(uint8_t adrPoint_value)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b082      	sub	sp, #8
 800078a:	af00      	add	r7, sp, #0
 800078c:	4603      	mov	r3, r0
 800078e:	71fb      	strb	r3, [r7, #7]
	 SPIWrite(LR_RegFifoAddrPtr,adrPoint_value);
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	4619      	mov	r1, r3
 8000794:	200d      	movs	r0, #13
 8000796:	f001 fcad 	bl	80020f4 <SPIWrite>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <Rf96_TX_mode>:
	//SPIWrite(LR_RegOpMode,0x8D);
	SPIWrite(LR_RegOpMode,0x85);                            		//High Frequency Mode
}
// Вход в режим передачи
void Rf96_TX_mode(void)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	af00      	add	r7, sp, #0
	//SPIWrite(LR_RegOpMode,0x8B);
	SPIWrite(LR_RegOpMode,0x83);                            		 //High Frequency Mode
 80007a6:	2183      	movs	r1, #131	; 0x83
 80007a8:	2001      	movs	r0, #1
 80007aa:	f001 fca3 	bl	80020f4 <SPIWrite>
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <Rf96_DataTX_to_FiFO>:

// Запись данных в FiFO
void Rf96_DataTX_to_FiFO(char* str, uint8_t LenghtStr)
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b082      	sub	sp, #8
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	6078      	str	r0, [r7, #4]
 80007ba:	460b      	mov	r3, r1
 80007bc:	70fb      	strb	r3, [r7, #3]
	BurstWrite(LR_RegFifo, (uint8_t *)str, LenghtStr);
 80007be:	78fb      	ldrb	r3, [r7, #3]
 80007c0:	461a      	mov	r2, r3
 80007c2:	6879      	ldr	r1, [r7, #4]
 80007c4:	2000      	movs	r0, #0
 80007c6:	f001 fcb9 	bl	800213c <BurstWrite>
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}

080007d2 <Rf96_Lora_init>:
	packet_size = SPIRead(LR_RegRxNbBytes);
	SPIBurstRead(LR_RegFifo, str, packet_size);
}
// Настройка Rf96
void Rf96_Lora_init(void)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	af00      	add	r7, sp, #0
	// Входим в Sleep mode
	Rf96_Sleep();
 80007d6:	f7ff fefb 	bl	80005d0 <Rf96_Sleep>
	// Входим в Lora мод
	Rf96_EntryLoRa();
 80007da:	f7ff ff01 	bl	80005e0 <Rf96_EntryLoRa>
	// выбираем несущую частоту
	Rf96_FreqChoose(1);
 80007de:	2001      	movs	r0, #1
 80007e0:	f7ff ff06 	bl	80005f0 <Rf96_FreqChoose>
	// Выбираем выходную мощность
	Rf96_OutPower(0);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f7ff ff19 	bl	800061c <Rf96_OutPower>
	// Выбираем ограничение по току
	Rf96_OCP(0);
 80007ea:	2000      	movs	r0, #0
 80007ec:	f7ff ff2c 	bl	8000648 <Rf96_OCP>
	// Выбираем LNA
	Rf96_LNA(1);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f7ff ff3b 	bl	800066c <Rf96_LNA>
	// Выбираем полосу частот, Coding rate, и мод заголовка
	Rf96_bandwide_CR_HeadreMod(7,4,0);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2104      	movs	r1, #4
 80007fa:	2007      	movs	r0, #7
 80007fc:	f7ff ff48 	bl	8000690 <Rf96_bandwide_CR_HeadreMod>
	// Выбираем Spreading factor, включение-выключение loadCRC,Таймаут по RX
	Rf96_SF_LoadCRC_SymbTimeout(6,1,0x3FF);
 8000800:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000804:	2101      	movs	r1, #1
 8000806:	2006      	movs	r0, #6
 8000808:	f7ff ff53 	bl	80006b2 <Rf96_SF_LoadCRC_SymbTimeout>
	// Устанавливаем длину преамбулы
	Rf96_Preamble(8);
 800080c:	2008      	movs	r0, #8
 800080e:	f7ff ff67 	bl	80006e0 <Rf96_Preamble>
	// Заходим в StandBy
	Rf96_Standby();
 8000812:	f7ff fed5 	bl	80005c0 <Rf96_Standby>
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}

0800081a <Rf96_Lora_TX_mode>:



// Инициализация TX
void Rf96_Lora_TX_mode(void)
{
 800081a:	b580      	push	{r7, lr}
 800081c:	af00      	add	r7, sp, #0
	//RAK811antTx();
	  // Настройка вывода Di0 на прерывание по отправке
	Rf96_PinOut_Di0_Di1(1,0);
 800081e:	2100      	movs	r1, #0
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff ff74 	bl	800070e <Rf96_PinOut_Di0_Di1>
      // Сброс всех флагов
	  Rf96_LoRaClearIrq();
 8000826:	f7ff fec3 	bl	80005b0 <Rf96_LoRaClearIrq>
	  // Снимаем маску с прерывания по TX
	  Rf96_irqMaskTX();
 800082a:	f7ff ff88 	bl	800073e <Rf96_irqMaskTX>
	  // Устанавливаем длину передаваемых данных (в байтах)
	  Rf96_PayloadLength(27);
 800082e:	201b      	movs	r0, #27
 8000830:	f7ff ff8d 	bl	800074e <Rf96_PayloadLength>
	  // Установка адреса TX в буфере FIFO
	  Rf96_TX_FifoAdr(0x80);
 8000834:	2080      	movs	r0, #128	; 0x80
 8000836:	f7ff ff98 	bl	800076a <Rf96_TX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива TX в FIFO
	  Rf96_FIFO_point(0x80);
 800083a:	2080      	movs	r0, #128	; 0x80
 800083c:	f7ff ffa3 	bl	8000786 <Rf96_FIFO_point>

}
 8000840:	bf00      	nop
 8000842:	bd80      	pop	{r7, pc}

08000844 <Rf96_LoRaTxPacket>:

}

// Отправка пакета данных
void Rf96_LoRaTxPacket(char* Str, uint8_t LenStr)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	460b      	mov	r3, r1
 800084e:	70fb      	strb	r3, [r7, #3]
    // Записываем данные в буфер
    Rf96_DataTX_to_FiFO(Str,LenStr);
 8000850:	78fb      	ldrb	r3, [r7, #3]
 8000852:	4619      	mov	r1, r3
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ffac 	bl	80007b2 <Rf96_DataTX_to_FiFO>
	// Вход в режим передачи
	Rf96_TX_mode();
 800085a:	f7ff ffa2 	bl	80007a2 <Rf96_TX_mode>
			break;
		}
	}
*/

}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
	...

08000868 <PacketToRadio>:
uint8_t accelSelect[3][5] = {{0x68, 0x04, 0x32, 0x04, 0x3a},{0x68, 0x04, 0x64, 0x04, 0x6c},{0x68, 0x04, 0x96, 0x04, 0x9e}};



void PacketToRadio(void)
{
 8000868:	b590      	push	{r4, r7, lr}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0

	for(uint8_t j=0;j<3;j++)
 800086e:	2300      	movs	r3, #0
 8000870:	71fb      	strb	r3, [r7, #7]
 8000872:	e01c      	b.n	80008ae <PacketToRadio+0x46>
	{
		for(uint8_t i=0;i<27;i++)
 8000874:	2300      	movs	r3, #0
 8000876:	71bb      	strb	r3, [r7, #6]
 8000878:	e013      	b.n	80008a2 <PacketToRadio+0x3a>
		   RadioBuff[i+j*9]=packageCut[j][i];
 800087a:	79fa      	ldrb	r2, [r7, #7]
 800087c:	79b8      	ldrb	r0, [r7, #6]
 800087e:	79bc      	ldrb	r4, [r7, #6]
 8000880:	79f9      	ldrb	r1, [r7, #7]
 8000882:	460b      	mov	r3, r1
 8000884:	00db      	lsls	r3, r3, #3
 8000886:	440b      	add	r3, r1
 8000888:	18e1      	adds	r1, r4, r3
 800088a:	4c12      	ldr	r4, [pc, #72]	; (80008d4 <PacketToRadio+0x6c>)
 800088c:	4613      	mov	r3, r2
 800088e:	00db      	lsls	r3, r3, #3
 8000890:	4413      	add	r3, r2
 8000892:	4423      	add	r3, r4
 8000894:	4403      	add	r3, r0
 8000896:	781a      	ldrb	r2, [r3, #0]
 8000898:	4b0f      	ldr	r3, [pc, #60]	; (80008d8 <PacketToRadio+0x70>)
 800089a:	545a      	strb	r2, [r3, r1]
		for(uint8_t i=0;i<27;i++)
 800089c:	79bb      	ldrb	r3, [r7, #6]
 800089e:	3301      	adds	r3, #1
 80008a0:	71bb      	strb	r3, [r7, #6]
 80008a2:	79bb      	ldrb	r3, [r7, #6]
 80008a4:	2b1a      	cmp	r3, #26
 80008a6:	d9e8      	bls.n	800087a <PacketToRadio+0x12>
	for(uint8_t j=0;j<3;j++)
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	3301      	adds	r3, #1
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	d9df      	bls.n	8000874 <PacketToRadio+0xc>
	}
	//RadioBuff[27]=Crc8(RadioBuff,27);
	  // Установка адреса TX в буфере FIFO
	  Rf96_TX_FifoAdr(0x80);
 80008b4:	2080      	movs	r0, #128	; 0x80
 80008b6:	f7ff ff58 	bl	800076a <Rf96_TX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива TX в FIFO
	  Rf96_FIFO_point(0x80);
 80008ba:	2080      	movs	r0, #128	; 0x80
 80008bc:	f7ff ff63 	bl	8000786 <Rf96_FIFO_point>

	  Rf96_LoRaClearIrq();
 80008c0:	f7ff fe76 	bl	80005b0 <Rf96_LoRaClearIrq>

	  Rf96_LoRaTxPacket((char*)RadioBuff,27);
 80008c4:	211b      	movs	r1, #27
 80008c6:	4804      	ldr	r0, [pc, #16]	; (80008d8 <PacketToRadio+0x70>)
 80008c8:	f7ff ffbc 	bl	8000844 <Rf96_LoRaTxPacket>
	//  srtAll[0]='1';
	//  srtAll[1]='\n';
	//  HAL_UART_Transmit_IT(&huart2, srtAll,2);

}
 80008cc:	bf00      	nop
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd90      	pop	{r4, r7, pc}
 80008d4:	200000d0 	.word	0x200000d0
 80008d8:	20000ba0 	.word	0x20000ba0

080008dc <transmit>:


}
*/
void transmit(uint8_t* str)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08c      	sub	sp, #48	; 0x30
 80008e0:	af08      	add	r7, sp, #32
 80008e2:	6078      	str	r0, [r7, #4]
//			if(str[3] == 0x84)
//			{
				// первый акселерометр
				// Ось Х

	for(uint8_t i=0;i<7;i++)
 80008e4:	2300      	movs	r3, #0
 80008e6:	73fb      	strb	r3, [r7, #15]
 80008e8:	f000 bc4a 	b.w	8001180 <transmit+0x8a4>
	{
				xIntSumFirst = (str[1+8+i*36] & 0x0F) * 10 + (str[1+9+i*36] >> 4); // целочисленная сумма X
 80008ec:	7bfa      	ldrb	r2, [r7, #15]
 80008ee:	4613      	mov	r3, r2
 80008f0:	00db      	lsls	r3, r3, #3
 80008f2:	4413      	add	r3, r2
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	3309      	adds	r3, #9
 80008f8:	461a      	mov	r2, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4413      	add	r3, r2
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	f003 020f 	and.w	r2, r3, #15
 8000904:	4613      	mov	r3, r2
 8000906:	009b      	lsls	r3, r3, #2
 8000908:	4413      	add	r3, r2
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	4619      	mov	r1, r3
 800090e:	7bfa      	ldrb	r2, [r7, #15]
 8000910:	4613      	mov	r3, r2
 8000912:	00db      	lsls	r3, r3, #3
 8000914:	4413      	add	r3, r2
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	330a      	adds	r3, #10
 800091a:	461a      	mov	r2, r3
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4413      	add	r3, r2
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	091b      	lsrs	r3, r3, #4
 8000924:	b2db      	uxtb	r3, r3
 8000926:	440b      	add	r3, r1
 8000928:	4ab5      	ldr	r2, [pc, #724]	; (8000c00 <transmit+0x324>)
 800092a:	6013      	str	r3, [r2, #0]
				//xSum = (str[5] & 0x0F) * 100 + (str[6] >> 4) * 10 + (str[6] & 0x0F);//цифры после запятой Х
				x5First = str[1+9+i*36] & 0x0F; //перевод правого бита 5го байта
 800092c:	7bfa      	ldrb	r2, [r7, #15]
 800092e:	4613      	mov	r3, r2
 8000930:	00db      	lsls	r3, r3, #3
 8000932:	4413      	add	r3, r2
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	330a      	adds	r3, #10
 8000938:	461a      	mov	r2, r3
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	4413      	add	r3, r2
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	f003 030f 	and.w	r3, r3, #15
 8000944:	4aaf      	ldr	r2, [pc, #700]	; (8000c04 <transmit+0x328>)
 8000946:	6013      	str	r3, [r2, #0]
				x60First = str[1+10+i*36] >> 4; //перевод левого бита 6го байта
 8000948:	7bfa      	ldrb	r2, [r7, #15]
 800094a:	4613      	mov	r3, r2
 800094c:	00db      	lsls	r3, r3, #3
 800094e:	4413      	add	r3, r2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	330b      	adds	r3, #11
 8000954:	461a      	mov	r2, r3
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4413      	add	r3, r2
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	091b      	lsrs	r3, r3, #4
 800095e:	b2db      	uxtb	r3, r3
 8000960:	461a      	mov	r2, r3
 8000962:	4ba9      	ldr	r3, [pc, #676]	; (8000c08 <transmit+0x32c>)
 8000964:	601a      	str	r2, [r3, #0]
				x65First = str[1+10+i*36] & 0x0F; //перевод правого бита 6го байта
 8000966:	7bfa      	ldrb	r2, [r7, #15]
 8000968:	4613      	mov	r3, r2
 800096a:	00db      	lsls	r3, r3, #3
 800096c:	4413      	add	r3, r2
 800096e:	009b      	lsls	r3, r3, #2
 8000970:	330b      	adds	r3, #11
 8000972:	461a      	mov	r2, r3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4413      	add	r3, r2
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	f003 030f 	and.w	r3, r3, #15
 800097e:	4aa3      	ldr	r2, [pc, #652]	; (8000c0c <transmit+0x330>)
 8000980:	6013      	str	r3, [r2, #0]
				sprintf(xvalFirst, "+%02d.%d%d;",xIntSumFirst, x5First, x60First);
 8000982:	4b9f      	ldr	r3, [pc, #636]	; (8000c00 <transmit+0x324>)
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	4b9f      	ldr	r3, [pc, #636]	; (8000c04 <transmit+0x328>)
 8000988:	6819      	ldr	r1, [r3, #0]
 800098a:	4b9f      	ldr	r3, [pc, #636]	; (8000c08 <transmit+0x32c>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	460b      	mov	r3, r1
 8000992:	499f      	ldr	r1, [pc, #636]	; (8000c10 <transmit+0x334>)
 8000994:	489f      	ldr	r0, [pc, #636]	; (8000c14 <transmit+0x338>)
 8000996:	f006 fcdf 	bl	8007358 <siprintf>
				if((str[1+8+i*36] >> 4) == 0x01)
 800099a:	7bfa      	ldrb	r2, [r7, #15]
 800099c:	4613      	mov	r3, r2
 800099e:	00db      	lsls	r3, r3, #3
 80009a0:	4413      	add	r3, r2
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	3309      	adds	r3, #9
 80009a6:	461a      	mov	r2, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4413      	add	r3, r2
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	091b      	lsrs	r3, r3, #4
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d102      	bne.n	80009bc <transmit+0xe0>
					xvalFirst[0] = '-';
 80009b6:	4b97      	ldr	r3, [pc, #604]	; (8000c14 <transmit+0x338>)
 80009b8:	222d      	movs	r2, #45	; 0x2d
 80009ba:	701a      	strb	r2, [r3, #0]

				// Ось Y
				yIntSumFirst = (str[1+11+i*36] & 0x0F) * 10 + (str[1+12+i*36] >> 4);	// целочисленная сумма Y
 80009bc:	7bfa      	ldrb	r2, [r7, #15]
 80009be:	4613      	mov	r3, r2
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	4413      	add	r3, r2
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	330c      	adds	r3, #12
 80009c8:	461a      	mov	r2, r3
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4413      	add	r3, r2
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	f003 020f 	and.w	r2, r3, #15
 80009d4:	4613      	mov	r3, r2
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	4413      	add	r3, r2
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4619      	mov	r1, r3
 80009de:	7bfa      	ldrb	r2, [r7, #15]
 80009e0:	4613      	mov	r3, r2
 80009e2:	00db      	lsls	r3, r3, #3
 80009e4:	4413      	add	r3, r2
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	330d      	adds	r3, #13
 80009ea:	461a      	mov	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	4413      	add	r3, r2
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	091b      	lsrs	r3, r3, #4
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	440b      	add	r3, r1
 80009f8:	4a87      	ldr	r2, [pc, #540]	; (8000c18 <transmit+0x33c>)
 80009fa:	6013      	str	r3, [r2, #0]
				//ySum = (str[8] & 0x0F) * 100 + (str[9] >> 4) * 10 + (str[9] & 0x0F); //цифры после запятой Y
				y8First = str[1+12+i*36] & 0x0F; //перевод правого бита 8го байта
 80009fc:	7bfa      	ldrb	r2, [r7, #15]
 80009fe:	4613      	mov	r3, r2
 8000a00:	00db      	lsls	r3, r3, #3
 8000a02:	4413      	add	r3, r2
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	330d      	adds	r3, #13
 8000a08:	461a      	mov	r2, r3
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	f003 030f 	and.w	r3, r3, #15
 8000a14:	4a81      	ldr	r2, [pc, #516]	; (8000c1c <transmit+0x340>)
 8000a16:	6013      	str	r3, [r2, #0]
				y90First = str[1+13+i*36] >> 4; //перевод левого бита 9го байта
 8000a18:	7bfa      	ldrb	r2, [r7, #15]
 8000a1a:	4613      	mov	r3, r2
 8000a1c:	00db      	lsls	r3, r3, #3
 8000a1e:	4413      	add	r3, r2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	330e      	adds	r3, #14
 8000a24:	461a      	mov	r2, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4413      	add	r3, r2
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	091b      	lsrs	r3, r3, #4
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	461a      	mov	r2, r3
 8000a32:	4b7b      	ldr	r3, [pc, #492]	; (8000c20 <transmit+0x344>)
 8000a34:	601a      	str	r2, [r3, #0]
				y95First = str[1+13+i*36] & 0x0F; //перевод правого бита 9го байта
 8000a36:	7bfa      	ldrb	r2, [r7, #15]
 8000a38:	4613      	mov	r3, r2
 8000a3a:	00db      	lsls	r3, r3, #3
 8000a3c:	4413      	add	r3, r2
 8000a3e:	009b      	lsls	r3, r3, #2
 8000a40:	330e      	adds	r3, #14
 8000a42:	461a      	mov	r2, r3
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4413      	add	r3, r2
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	f003 030f 	and.w	r3, r3, #15
 8000a4e:	4a75      	ldr	r2, [pc, #468]	; (8000c24 <transmit+0x348>)
 8000a50:	6013      	str	r3, [r2, #0]
				sprintf(yvalFirst, "+%02d.%d%d;", yIntSumFirst, y8First, y90First);
 8000a52:	4b71      	ldr	r3, [pc, #452]	; (8000c18 <transmit+0x33c>)
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	4b71      	ldr	r3, [pc, #452]	; (8000c1c <transmit+0x340>)
 8000a58:	6819      	ldr	r1, [r3, #0]
 8000a5a:	4b71      	ldr	r3, [pc, #452]	; (8000c20 <transmit+0x344>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	460b      	mov	r3, r1
 8000a62:	496b      	ldr	r1, [pc, #428]	; (8000c10 <transmit+0x334>)
 8000a64:	4870      	ldr	r0, [pc, #448]	; (8000c28 <transmit+0x34c>)
 8000a66:	f006 fc77 	bl	8007358 <siprintf>
				if((str[1+11+i*36] >> 4) == 0x01)
 8000a6a:	7bfa      	ldrb	r2, [r7, #15]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	00db      	lsls	r3, r3, #3
 8000a70:	4413      	add	r3, r2
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	330c      	adds	r3, #12
 8000a76:	461a      	mov	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	091b      	lsrs	r3, r3, #4
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d102      	bne.n	8000a8c <transmit+0x1b0>
					yvalFirst[0] = '-';
 8000a86:	4b68      	ldr	r3, [pc, #416]	; (8000c28 <transmit+0x34c>)
 8000a88:	222d      	movs	r2, #45	; 0x2d
 8000a8a:	701a      	strb	r2, [r3, #0]

				// Ось Z
				zIntSumFirst = (str[1+14+i*36] & 0x0F) * 10 + (str[1+15+i*36] >> 4); //целочисленная сумма Z
 8000a8c:	7bfa      	ldrb	r2, [r7, #15]
 8000a8e:	4613      	mov	r3, r2
 8000a90:	00db      	lsls	r3, r3, #3
 8000a92:	4413      	add	r3, r2
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	330f      	adds	r3, #15
 8000a98:	461a      	mov	r2, r3
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4413      	add	r3, r2
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	f003 020f 	and.w	r2, r3, #15
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	4413      	add	r3, r2
 8000aaa:	005b      	lsls	r3, r3, #1
 8000aac:	4619      	mov	r1, r3
 8000aae:	7bfa      	ldrb	r2, [r7, #15]
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	00db      	lsls	r3, r3, #3
 8000ab4:	4413      	add	r3, r2
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	3310      	adds	r3, #16
 8000aba:	461a      	mov	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	091b      	lsrs	r3, r3, #4
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	440b      	add	r3, r1
 8000ac8:	4a58      	ldr	r2, [pc, #352]	; (8000c2c <transmit+0x350>)
 8000aca:	6013      	str	r3, [r2, #0]
				//zSum = (str[11] & 0x0F) * 100 + (str[12] >> 4) * 10 + (str[12] & 0x0F); //цифры после запятой Z
				z11First = str[1+15+i*36] & 0x0F; //перевод правого бита 11го байта
 8000acc:	7bfa      	ldrb	r2, [r7, #15]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	00db      	lsls	r3, r3, #3
 8000ad2:	4413      	add	r3, r2
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	3310      	adds	r3, #16
 8000ad8:	461a      	mov	r2, r3
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4413      	add	r3, r2
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	f003 030f 	and.w	r3, r3, #15
 8000ae4:	4a52      	ldr	r2, [pc, #328]	; (8000c30 <transmit+0x354>)
 8000ae6:	6013      	str	r3, [r2, #0]
				z120First = str[1+16+i*36] >> 4; //перевод левого бита 12го байта
 8000ae8:	7bfa      	ldrb	r2, [r7, #15]
 8000aea:	4613      	mov	r3, r2
 8000aec:	00db      	lsls	r3, r3, #3
 8000aee:	4413      	add	r3, r2
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	3311      	adds	r3, #17
 8000af4:	461a      	mov	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4413      	add	r3, r2
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	091b      	lsrs	r3, r3, #4
 8000afe:	b2db      	uxtb	r3, r3
 8000b00:	461a      	mov	r2, r3
 8000b02:	4b4c      	ldr	r3, [pc, #304]	; (8000c34 <transmit+0x358>)
 8000b04:	601a      	str	r2, [r3, #0]
				z125First = str[1+16+i*36] & 0x0F; //перевод правого бита 12го байта
 8000b06:	7bfa      	ldrb	r2, [r7, #15]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	00db      	lsls	r3, r3, #3
 8000b0c:	4413      	add	r3, r2
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	3311      	adds	r3, #17
 8000b12:	461a      	mov	r2, r3
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4413      	add	r3, r2
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	f003 030f 	and.w	r3, r3, #15
 8000b1e:	4a46      	ldr	r2, [pc, #280]	; (8000c38 <transmit+0x35c>)
 8000b20:	6013      	str	r3, [r2, #0]
				sprintf(zvalFirst, "+%02d.%d%d;", zIntSumFirst, z11First, z120First);
 8000b22:	4b42      	ldr	r3, [pc, #264]	; (8000c2c <transmit+0x350>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	4b42      	ldr	r3, [pc, #264]	; (8000c30 <transmit+0x354>)
 8000b28:	6819      	ldr	r1, [r3, #0]
 8000b2a:	4b42      	ldr	r3, [pc, #264]	; (8000c34 <transmit+0x358>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	9300      	str	r3, [sp, #0]
 8000b30:	460b      	mov	r3, r1
 8000b32:	4937      	ldr	r1, [pc, #220]	; (8000c10 <transmit+0x334>)
 8000b34:	4841      	ldr	r0, [pc, #260]	; (8000c3c <transmit+0x360>)
 8000b36:	f006 fc0f 	bl	8007358 <siprintf>
				if((str[1+14+i*36] >> 4) == 0x01)
 8000b3a:	7bfa      	ldrb	r2, [r7, #15]
 8000b3c:	4613      	mov	r3, r2
 8000b3e:	00db      	lsls	r3, r3, #3
 8000b40:	4413      	add	r3, r2
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	330f      	adds	r3, #15
 8000b46:	461a      	mov	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	091b      	lsrs	r3, r3, #4
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d102      	bne.n	8000b5c <transmit+0x280>
					zvalFirst[0] = '-';
 8000b56:	4b39      	ldr	r3, [pc, #228]	; (8000c3c <transmit+0x360>)
 8000b58:	222d      	movs	r2, #45	; 0x2d
 8000b5a:	701a      	strb	r2, [r3, #0]

				// второй акселерометр
				// Ось Х
				xIntSumSecond = (str[1+17+i*36] & 0x0F) * 10 + (str[1+18+i*36] >> 4); // целочисленная сумма X
 8000b5c:	7bfa      	ldrb	r2, [r7, #15]
 8000b5e:	4613      	mov	r3, r2
 8000b60:	00db      	lsls	r3, r3, #3
 8000b62:	4413      	add	r3, r2
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	3312      	adds	r3, #18
 8000b68:	461a      	mov	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	f003 020f 	and.w	r2, r3, #15
 8000b74:	4613      	mov	r3, r2
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	4413      	add	r3, r2
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	7bfa      	ldrb	r2, [r7, #15]
 8000b80:	4613      	mov	r3, r2
 8000b82:	00db      	lsls	r3, r3, #3
 8000b84:	4413      	add	r3, r2
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	3313      	adds	r3, #19
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4413      	add	r3, r2
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	091b      	lsrs	r3, r3, #4
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	440b      	add	r3, r1
 8000b98:	4a29      	ldr	r2, [pc, #164]	; (8000c40 <transmit+0x364>)
 8000b9a:	6013      	str	r3, [r2, #0]
				//xSum = (str[5] & 0x0F) * 100 + (str[6] >> 4) * 10 + (str[6] & 0x0F);//цифры после запятой Х
				x5Second = str[1+18+i*36] & 0x0F; //перевод правого бита 5го байта
 8000b9c:	7bfa      	ldrb	r2, [r7, #15]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	00db      	lsls	r3, r3, #3
 8000ba2:	4413      	add	r3, r2
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	3313      	adds	r3, #19
 8000ba8:	461a      	mov	r2, r3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4413      	add	r3, r2
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	f003 030f 	and.w	r3, r3, #15
 8000bb4:	4a23      	ldr	r2, [pc, #140]	; (8000c44 <transmit+0x368>)
 8000bb6:	6013      	str	r3, [r2, #0]
				x60Second = str[1+19+i*36] >> 4; //перевод левого бита 6го байта
 8000bb8:	7bfa      	ldrb	r2, [r7, #15]
 8000bba:	4613      	mov	r3, r2
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	4413      	add	r3, r2
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	3314      	adds	r3, #20
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4413      	add	r3, r2
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	091b      	lsrs	r3, r3, #4
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	; (8000c48 <transmit+0x36c>)
 8000bd4:	601a      	str	r2, [r3, #0]
				x65Second = str[1+19+i*36] & 0x0F; //перевод правого бита 6го байта
 8000bd6:	7bfa      	ldrb	r2, [r7, #15]
 8000bd8:	4613      	mov	r3, r2
 8000bda:	00db      	lsls	r3, r3, #3
 8000bdc:	4413      	add	r3, r2
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	3314      	adds	r3, #20
 8000be2:	461a      	mov	r2, r3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	4413      	add	r3, r2
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	f003 030f 	and.w	r3, r3, #15
 8000bee:	4a17      	ldr	r2, [pc, #92]	; (8000c4c <transmit+0x370>)
 8000bf0:	6013      	str	r3, [r2, #0]
				sprintf(xvalSecond, "+%02d.%d%d;",xIntSumSecond, x5Second, x60Second);
 8000bf2:	4b13      	ldr	r3, [pc, #76]	; (8000c40 <transmit+0x364>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	4b13      	ldr	r3, [pc, #76]	; (8000c44 <transmit+0x368>)
 8000bf8:	6819      	ldr	r1, [r3, #0]
 8000bfa:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <transmit+0x36c>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	e027      	b.n	8000c50 <transmit+0x374>
 8000c00:	20000ce0 	.word	0x20000ce0
 8000c04:	20000b7c 	.word	0x20000b7c
 8000c08:	20000cd0 	.word	0x20000cd0
 8000c0c:	20000b88 	.word	0x20000b88
 8000c10:	08007b7c 	.word	0x08007b7c
 8000c14:	200003c0 	.word	0x200003c0
 8000c18:	20000960 	.word	0x20000960
 8000c1c:	20000964 	.word	0x20000964
 8000c20:	20000740 	.word	0x20000740
 8000c24:	20000850 	.word	0x20000850
 8000c28:	20000744 	.word	0x20000744
 8000c2c:	20000b90 	.word	0x20000b90
 8000c30:	20000754 	.word	0x20000754
 8000c34:	20000750 	.word	0x20000750
 8000c38:	20000b84 	.word	0x20000b84
 8000c3c:	20000b98 	.word	0x20000b98
 8000c40:	2000095c 	.word	0x2000095c
 8000c44:	20000cd4 	.word	0x20000cd4
 8000c48:	2000074c 	.word	0x2000074c
 8000c4c:	20000958 	.word	0x20000958
 8000c50:	9300      	str	r3, [sp, #0]
 8000c52:	460b      	mov	r3, r1
 8000c54:	49b9      	ldr	r1, [pc, #740]	; (8000f3c <transmit+0x660>)
 8000c56:	48ba      	ldr	r0, [pc, #744]	; (8000f40 <transmit+0x664>)
 8000c58:	f006 fb7e 	bl	8007358 <siprintf>
				if((str[1+17+i*36] >> 4) == 0x01)
 8000c5c:	7bfa      	ldrb	r2, [r7, #15]
 8000c5e:	4613      	mov	r3, r2
 8000c60:	00db      	lsls	r3, r3, #3
 8000c62:	4413      	add	r3, r2
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	3312      	adds	r3, #18
 8000c68:	461a      	mov	r2, r3
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	091b      	lsrs	r3, r3, #4
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d102      	bne.n	8000c7e <transmit+0x3a2>
					xvalSecond[0] = '-';
 8000c78:	4bb1      	ldr	r3, [pc, #708]	; (8000f40 <transmit+0x664>)
 8000c7a:	222d      	movs	r2, #45	; 0x2d
 8000c7c:	701a      	strb	r2, [r3, #0]

				// Ось Y
				yIntSumSecond = (str[1+20+i*36] & 0x0F) * 10 + (str[1+21+i*36] >> 4);	// целочисленная сумма Y
 8000c7e:	7bfa      	ldrb	r2, [r7, #15]
 8000c80:	4613      	mov	r3, r2
 8000c82:	00db      	lsls	r3, r3, #3
 8000c84:	4413      	add	r3, r2
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	3315      	adds	r3, #21
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4413      	add	r3, r2
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	f003 020f 	and.w	r2, r3, #15
 8000c96:	4613      	mov	r3, r2
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	4413      	add	r3, r2
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	7bfa      	ldrb	r2, [r7, #15]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	00db      	lsls	r3, r3, #3
 8000ca6:	4413      	add	r3, r2
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	3316      	adds	r3, #22
 8000cac:	461a      	mov	r2, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	091b      	lsrs	r3, r3, #4
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	440b      	add	r3, r1
 8000cba:	4aa2      	ldr	r2, [pc, #648]	; (8000f44 <transmit+0x668>)
 8000cbc:	6013      	str	r3, [r2, #0]
				//ySum = (str[8] & 0x0F) * 100 + (str[9] >> 4) * 10 + (str[9] & 0x0F); //цифры после запятой Y
				y8Second = str[1+21+i*36] & 0x0F; //перевод правого бита 8го байта
 8000cbe:	7bfa      	ldrb	r2, [r7, #15]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	00db      	lsls	r3, r3, #3
 8000cc4:	4413      	add	r3, r2
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	3316      	adds	r3, #22
 8000cca:	461a      	mov	r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4413      	add	r3, r2
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	f003 030f 	and.w	r3, r3, #15
 8000cd6:	4a9c      	ldr	r2, [pc, #624]	; (8000f48 <transmit+0x66c>)
 8000cd8:	6013      	str	r3, [r2, #0]
				y90Second = str[1+22+i*36] >> 4; //перевод левого бита 9го байта
 8000cda:	7bfa      	ldrb	r2, [r7, #15]
 8000cdc:	4613      	mov	r3, r2
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	4413      	add	r3, r2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	3317      	adds	r3, #23
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4413      	add	r3, r2
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	091b      	lsrs	r3, r3, #4
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	4b95      	ldr	r3, [pc, #596]	; (8000f4c <transmit+0x670>)
 8000cf6:	601a      	str	r2, [r3, #0]
				y95Second = str[1+22+i*36] & 0x0F; //перевод правого бита 9го байта
 8000cf8:	7bfa      	ldrb	r2, [r7, #15]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	00db      	lsls	r3, r3, #3
 8000cfe:	4413      	add	r3, r2
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	3317      	adds	r3, #23
 8000d04:	461a      	mov	r2, r3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	f003 030f 	and.w	r3, r3, #15
 8000d10:	4a8f      	ldr	r2, [pc, #572]	; (8000f50 <transmit+0x674>)
 8000d12:	6013      	str	r3, [r2, #0]
				sprintf(yvalSecond, "+%02d.%d%d;", yIntSumSecond, y8Second, y90Second);
 8000d14:	4b8b      	ldr	r3, [pc, #556]	; (8000f44 <transmit+0x668>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4b8b      	ldr	r3, [pc, #556]	; (8000f48 <transmit+0x66c>)
 8000d1a:	6819      	ldr	r1, [r3, #0]
 8000d1c:	4b8b      	ldr	r3, [pc, #556]	; (8000f4c <transmit+0x670>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	460b      	mov	r3, r1
 8000d24:	4985      	ldr	r1, [pc, #532]	; (8000f3c <transmit+0x660>)
 8000d26:	488b      	ldr	r0, [pc, #556]	; (8000f54 <transmit+0x678>)
 8000d28:	f006 fb16 	bl	8007358 <siprintf>
				if((str[1+20+i*36] >> 4) == 0x01)
 8000d2c:	7bfa      	ldrb	r2, [r7, #15]
 8000d2e:	4613      	mov	r3, r2
 8000d30:	00db      	lsls	r3, r3, #3
 8000d32:	4413      	add	r3, r2
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	3315      	adds	r3, #21
 8000d38:	461a      	mov	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	091b      	lsrs	r3, r3, #4
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d102      	bne.n	8000d4e <transmit+0x472>
					yvalSecond[0] = '-';
 8000d48:	4b82      	ldr	r3, [pc, #520]	; (8000f54 <transmit+0x678>)
 8000d4a:	222d      	movs	r2, #45	; 0x2d
 8000d4c:	701a      	strb	r2, [r3, #0]

				// Ось Z
				zIntSumSecond = (str[1+23+i*36] & 0x0F) * 10 + (str[1+24+i*36] >> 4); //целочисленная сумма Z
 8000d4e:	7bfa      	ldrb	r2, [r7, #15]
 8000d50:	4613      	mov	r3, r2
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	4413      	add	r3, r2
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	3318      	adds	r3, #24
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4413      	add	r3, r2
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	f003 020f 	and.w	r2, r3, #15
 8000d66:	4613      	mov	r3, r2
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	4413      	add	r3, r2
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	4619      	mov	r1, r3
 8000d70:	7bfa      	ldrb	r2, [r7, #15]
 8000d72:	4613      	mov	r3, r2
 8000d74:	00db      	lsls	r3, r3, #3
 8000d76:	4413      	add	r3, r2
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	3319      	adds	r3, #25
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4413      	add	r3, r2
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	091b      	lsrs	r3, r3, #4
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	440b      	add	r3, r1
 8000d8a:	4a73      	ldr	r2, [pc, #460]	; (8000f58 <transmit+0x67c>)
 8000d8c:	6013      	str	r3, [r2, #0]
				//zSum = (str[11] & 0x0F) * 100 + (str[12] >> 4) * 10 + (str[12] & 0x0F); //цифры после запятой Z
				z11Second = str[1+24+i*36] & 0x0F; //перевод правого бита 11го байта
 8000d8e:	7bfa      	ldrb	r2, [r7, #15]
 8000d90:	4613      	mov	r3, r2
 8000d92:	00db      	lsls	r3, r3, #3
 8000d94:	4413      	add	r3, r2
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	3319      	adds	r3, #25
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4413      	add	r3, r2
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	4a6d      	ldr	r2, [pc, #436]	; (8000f5c <transmit+0x680>)
 8000da8:	6013      	str	r3, [r2, #0]
				z120Second = str[1+25+i*36] >> 4; //перевод левого бита 12го байта
 8000daa:	7bfa      	ldrb	r2, [r7, #15]
 8000dac:	4613      	mov	r3, r2
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	4413      	add	r3, r2
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	331a      	adds	r3, #26
 8000db6:	461a      	mov	r2, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4413      	add	r3, r2
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	091b      	lsrs	r3, r3, #4
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	4b66      	ldr	r3, [pc, #408]	; (8000f60 <transmit+0x684>)
 8000dc6:	601a      	str	r2, [r3, #0]
				z125Second = str[1+25+i*36] & 0x0F; //перевод правого бита 12го байта
 8000dc8:	7bfa      	ldrb	r2, [r7, #15]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	00db      	lsls	r3, r3, #3
 8000dce:	4413      	add	r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	331a      	adds	r3, #26
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	f003 030f 	and.w	r3, r3, #15
 8000de0:	4a60      	ldr	r2, [pc, #384]	; (8000f64 <transmit+0x688>)
 8000de2:	6013      	str	r3, [r2, #0]
				sprintf(zvalSecond, "+%02d.%d%d;", zIntSumSecond, z11Second, z120Second);
 8000de4:	4b5c      	ldr	r3, [pc, #368]	; (8000f58 <transmit+0x67c>)
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	4b5c      	ldr	r3, [pc, #368]	; (8000f5c <transmit+0x680>)
 8000dea:	6819      	ldr	r1, [r3, #0]
 8000dec:	4b5c      	ldr	r3, [pc, #368]	; (8000f60 <transmit+0x684>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	460b      	mov	r3, r1
 8000df4:	4951      	ldr	r1, [pc, #324]	; (8000f3c <transmit+0x660>)
 8000df6:	485c      	ldr	r0, [pc, #368]	; (8000f68 <transmit+0x68c>)
 8000df8:	f006 faae 	bl	8007358 <siprintf>
				if((str[1+23+i*36] >> 4) == 0x01)
 8000dfc:	7bfa      	ldrb	r2, [r7, #15]
 8000dfe:	4613      	mov	r3, r2
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	4413      	add	r3, r2
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	3318      	adds	r3, #24
 8000e08:	461a      	mov	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	091b      	lsrs	r3, r3, #4
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d102      	bne.n	8000e1e <transmit+0x542>
					zvalSecond[0] = '-';
 8000e18:	4b53      	ldr	r3, [pc, #332]	; (8000f68 <transmit+0x68c>)
 8000e1a:	222d      	movs	r2, #45	; 0x2d
 8000e1c:	701a      	strb	r2, [r3, #0]

				// третий акселерометр
				// Ось Х
				xIntSumThird = (str[1+26+i*36] & 0x0F) * 10 + (str[1+27+i*36] >> 4); // целочисленная сумма X
 8000e1e:	7bfa      	ldrb	r2, [r7, #15]
 8000e20:	4613      	mov	r3, r2
 8000e22:	00db      	lsls	r3, r3, #3
 8000e24:	4413      	add	r3, r2
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	331b      	adds	r3, #27
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4413      	add	r3, r2
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	f003 020f 	and.w	r2, r3, #15
 8000e36:	4613      	mov	r3, r2
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	4413      	add	r3, r2
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	4619      	mov	r1, r3
 8000e40:	7bfa      	ldrb	r2, [r7, #15]
 8000e42:	4613      	mov	r3, r2
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	4413      	add	r3, r2
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	331c      	adds	r3, #28
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4413      	add	r3, r2
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	091b      	lsrs	r3, r3, #4
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	440b      	add	r3, r1
 8000e5a:	4a44      	ldr	r2, [pc, #272]	; (8000f6c <transmit+0x690>)
 8000e5c:	6013      	str	r3, [r2, #0]
				//xSum = (str[5] & 0x0F) * 100 + (str[6] >> 4) * 10 + (str[6] & 0x0F);//цифры после запятой Х
				x5Third = str[1+27+i*36] & 0x0F; //перевод правого бита 5го байта
 8000e5e:	7bfa      	ldrb	r2, [r7, #15]
 8000e60:	4613      	mov	r3, r2
 8000e62:	00db      	lsls	r3, r3, #3
 8000e64:	4413      	add	r3, r2
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	331c      	adds	r3, #28
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4413      	add	r3, r2
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	f003 030f 	and.w	r3, r3, #15
 8000e76:	4a3e      	ldr	r2, [pc, #248]	; (8000f70 <transmit+0x694>)
 8000e78:	6013      	str	r3, [r2, #0]
				x60Third = str[1+28+i*36] >> 4; //перевод левого бита 6го байта
 8000e7a:	7bfa      	ldrb	r2, [r7, #15]
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	00db      	lsls	r3, r3, #3
 8000e80:	4413      	add	r3, r2
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	331d      	adds	r3, #29
 8000e86:	461a      	mov	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	091b      	lsrs	r3, r3, #4
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	461a      	mov	r2, r3
 8000e94:	4b37      	ldr	r3, [pc, #220]	; (8000f74 <transmit+0x698>)
 8000e96:	601a      	str	r2, [r3, #0]
				x65Third = str[1+28+i*36] & 0x0F; //перевод правого бита 6го байта
 8000e98:	7bfa      	ldrb	r2, [r7, #15]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	00db      	lsls	r3, r3, #3
 8000e9e:	4413      	add	r3, r2
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	331d      	adds	r3, #29
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	f003 030f 	and.w	r3, r3, #15
 8000eb0:	4a31      	ldr	r2, [pc, #196]	; (8000f78 <transmit+0x69c>)
 8000eb2:	6013      	str	r3, [r2, #0]
				sprintf(xvalThird, "+%02d.%d%d;",xIntSumThird, x5Third, x60Third);
 8000eb4:	4b2d      	ldr	r3, [pc, #180]	; (8000f6c <transmit+0x690>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b2d      	ldr	r3, [pc, #180]	; (8000f70 <transmit+0x694>)
 8000eba:	6819      	ldr	r1, [r3, #0]
 8000ebc:	4b2d      	ldr	r3, [pc, #180]	; (8000f74 <transmit+0x698>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	491d      	ldr	r1, [pc, #116]	; (8000f3c <transmit+0x660>)
 8000ec6:	482d      	ldr	r0, [pc, #180]	; (8000f7c <transmit+0x6a0>)
 8000ec8:	f006 fa46 	bl	8007358 <siprintf>
				if((str[1+26+i*36] >> 4) == 0x01)
 8000ecc:	7bfa      	ldrb	r2, [r7, #15]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	00db      	lsls	r3, r3, #3
 8000ed2:	4413      	add	r3, r2
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	331b      	adds	r3, #27
 8000ed8:	461a      	mov	r2, r3
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4413      	add	r3, r2
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	091b      	lsrs	r3, r3, #4
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d102      	bne.n	8000eee <transmit+0x612>
					xvalThird[0] = '-';
 8000ee8:	4b24      	ldr	r3, [pc, #144]	; (8000f7c <transmit+0x6a0>)
 8000eea:	222d      	movs	r2, #45	; 0x2d
 8000eec:	701a      	strb	r2, [r3, #0]

				// Ось Y
				yIntSumThird = (str[1+29+i*36] & 0x0F) * 10 + (str[1+30+i*36] >> 4);	// целочисленная сумма Y
 8000eee:	7bfa      	ldrb	r2, [r7, #15]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	00db      	lsls	r3, r3, #3
 8000ef4:	4413      	add	r3, r2
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	331e      	adds	r3, #30
 8000efa:	461a      	mov	r2, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4413      	add	r3, r2
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	f003 020f 	and.w	r2, r3, #15
 8000f06:	4613      	mov	r3, r2
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	4413      	add	r3, r2
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	4619      	mov	r1, r3
 8000f10:	7bfa      	ldrb	r2, [r7, #15]
 8000f12:	4613      	mov	r3, r2
 8000f14:	00db      	lsls	r3, r3, #3
 8000f16:	4413      	add	r3, r2
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	331f      	adds	r3, #31
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	091b      	lsrs	r3, r3, #4
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	440b      	add	r3, r1
 8000f2a:	4a15      	ldr	r2, [pc, #84]	; (8000f80 <transmit+0x6a4>)
 8000f2c:	6013      	str	r3, [r2, #0]
				//ySum = (str[8] & 0x0F) * 100 + (str[9] >> 4) * 10 + (str[9] & 0x0F); //цифры после запятой Y
				y8Third = str[1+30+i*36] & 0x0F; //перевод правого бита 8го байта
 8000f2e:	7bfa      	ldrb	r2, [r7, #15]
 8000f30:	4613      	mov	r3, r2
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	4413      	add	r3, r2
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	e024      	b.n	8000f84 <transmit+0x6a8>
 8000f3a:	bf00      	nop
 8000f3c:	08007b7c 	.word	0x08007b7c
 8000f40:	20000344 	.word	0x20000344
 8000f44:	2000080c 	.word	0x2000080c
 8000f48:	20000b80 	.word	0x20000b80
 8000f4c:	20000c24 	.word	0x20000c24
 8000f50:	2000013c 	.word	0x2000013c
 8000f54:	20000968 	.word	0x20000968
 8000f58:	20000138 	.word	0x20000138
 8000f5c:	20000f18 	.word	0x20000f18
 8000f60:	200007a4 	.word	0x200007a4
 8000f64:	2000034c 	.word	0x2000034c
 8000f68:	200007a8 	.word	0x200007a8
 8000f6c:	20000f14 	.word	0x20000f14
 8000f70:	20000914 	.word	0x20000914
 8000f74:	20000738 	.word	0x20000738
 8000f78:	20000970 	.word	0x20000970
 8000f7c:	20000c28 	.word	0x20000c28
 8000f80:	20000b8c 	.word	0x20000b8c
 8000f84:	331f      	adds	r3, #31
 8000f86:	461a      	mov	r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	f003 030f 	and.w	r3, r3, #15
 8000f92:	4a7f      	ldr	r2, [pc, #508]	; (8001190 <transmit+0x8b4>)
 8000f94:	6013      	str	r3, [r2, #0]
				y90Third = str[1+31+i*36] >> 4; //перевод левого бита 9го байта
 8000f96:	7bfa      	ldrb	r2, [r7, #15]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	00db      	lsls	r3, r3, #3
 8000f9c:	4413      	add	r3, r2
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	3320      	adds	r3, #32
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	091b      	lsrs	r3, r3, #4
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	461a      	mov	r2, r3
 8000fb0:	4b78      	ldr	r3, [pc, #480]	; (8001194 <transmit+0x8b8>)
 8000fb2:	601a      	str	r2, [r3, #0]
				y95Third = str[1+31+i*36] & 0x0F; //перевод правого бита 9го байта
 8000fb4:	7bfa      	ldrb	r2, [r7, #15]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	00db      	lsls	r3, r3, #3
 8000fba:	4413      	add	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	3320      	adds	r3, #32
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	f003 030f 	and.w	r3, r3, #15
 8000fcc:	4a72      	ldr	r2, [pc, #456]	; (8001198 <transmit+0x8bc>)
 8000fce:	6013      	str	r3, [r2, #0]
				sprintf(yvalThird, "+%02d.%d%d;", yIntSumThird, y8Third, y90Third);
 8000fd0:	4b72      	ldr	r3, [pc, #456]	; (800119c <transmit+0x8c0>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4b6e      	ldr	r3, [pc, #440]	; (8001190 <transmit+0x8b4>)
 8000fd6:	6819      	ldr	r1, [r3, #0]
 8000fd8:	4b6e      	ldr	r3, [pc, #440]	; (8001194 <transmit+0x8b8>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	460b      	mov	r3, r1
 8000fe0:	496f      	ldr	r1, [pc, #444]	; (80011a0 <transmit+0x8c4>)
 8000fe2:	4870      	ldr	r0, [pc, #448]	; (80011a4 <transmit+0x8c8>)
 8000fe4:	f006 f9b8 	bl	8007358 <siprintf>
				if((str[1+29+i*36] >> 4) == 0x01)
 8000fe8:	7bfa      	ldrb	r2, [r7, #15]
 8000fea:	4613      	mov	r3, r2
 8000fec:	00db      	lsls	r3, r3, #3
 8000fee:	4413      	add	r3, r2
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	331e      	adds	r3, #30
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	091b      	lsrs	r3, r3, #4
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	2b01      	cmp	r3, #1
 8001002:	d102      	bne.n	800100a <transmit+0x72e>
					yvalThird[0] = '-';
 8001004:	4b67      	ldr	r3, [pc, #412]	; (80011a4 <transmit+0x8c8>)
 8001006:	222d      	movs	r2, #45	; 0x2d
 8001008:	701a      	strb	r2, [r3, #0]

				// Ось Z
				zIntSumThird = (str[1+32+i*36] & 0x0F) * 10 + (str[1+33+i*36] >> 4); //целочисленная сумма Z
 800100a:	7bfa      	ldrb	r2, [r7, #15]
 800100c:	4613      	mov	r3, r2
 800100e:	00db      	lsls	r3, r3, #3
 8001010:	4413      	add	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	3321      	adds	r3, #33	; 0x21
 8001016:	461a      	mov	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4413      	add	r3, r2
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	f003 020f 	and.w	r2, r3, #15
 8001022:	4613      	mov	r3, r2
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	4413      	add	r3, r2
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	4619      	mov	r1, r3
 800102c:	7bfa      	ldrb	r2, [r7, #15]
 800102e:	4613      	mov	r3, r2
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	4413      	add	r3, r2
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	3322      	adds	r3, #34	; 0x22
 8001038:	461a      	mov	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4413      	add	r3, r2
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	091b      	lsrs	r3, r3, #4
 8001042:	b2db      	uxtb	r3, r3
 8001044:	440b      	add	r3, r1
 8001046:	4a58      	ldr	r2, [pc, #352]	; (80011a8 <transmit+0x8cc>)
 8001048:	6013      	str	r3, [r2, #0]
				//zSum = (str[11] & 0x0F) * 100 + (str[12] >> 4) * 10 + (str[12] & 0x0F); //цифры после запятой Z
				z11Third = str[1+33+i*36] & 0x0F; //перевод правого бита 11го байта
 800104a:	7bfa      	ldrb	r2, [r7, #15]
 800104c:	4613      	mov	r3, r2
 800104e:	00db      	lsls	r3, r3, #3
 8001050:	4413      	add	r3, r2
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	3322      	adds	r3, #34	; 0x22
 8001056:	461a      	mov	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4413      	add	r3, r2
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	f003 030f 	and.w	r3, r3, #15
 8001062:	4a52      	ldr	r2, [pc, #328]	; (80011ac <transmit+0x8d0>)
 8001064:	6013      	str	r3, [r2, #0]
				z120Third = str[1+34+i*36] >> 4; //перевод левого бита 12го байта
 8001066:	7bfa      	ldrb	r2, [r7, #15]
 8001068:	4613      	mov	r3, r2
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	4413      	add	r3, r2
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	3323      	adds	r3, #35	; 0x23
 8001072:	461a      	mov	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4413      	add	r3, r2
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	091b      	lsrs	r3, r3, #4
 800107c:	b2db      	uxtb	r3, r3
 800107e:	461a      	mov	r2, r3
 8001080:	4b4b      	ldr	r3, [pc, #300]	; (80011b0 <transmit+0x8d4>)
 8001082:	601a      	str	r2, [r3, #0]
				z125Third = str[1+34+i*36] & 0x0F; //перевод правого бита 12го байта
 8001084:	7bfa      	ldrb	r2, [r7, #15]
 8001086:	4613      	mov	r3, r2
 8001088:	00db      	lsls	r3, r3, #3
 800108a:	4413      	add	r3, r2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	3323      	adds	r3, #35	; 0x23
 8001090:	461a      	mov	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4413      	add	r3, r2
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	f003 030f 	and.w	r3, r3, #15
 800109c:	4a45      	ldr	r2, [pc, #276]	; (80011b4 <transmit+0x8d8>)
 800109e:	6013      	str	r3, [r2, #0]
				sprintf(zvalThird, "+%02d.%d%d;", zIntSumThird, z11Third, z120Third);
 80010a0:	4b41      	ldr	r3, [pc, #260]	; (80011a8 <transmit+0x8cc>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b41      	ldr	r3, [pc, #260]	; (80011ac <transmit+0x8d0>)
 80010a6:	6819      	ldr	r1, [r3, #0]
 80010a8:	4b41      	ldr	r3, [pc, #260]	; (80011b0 <transmit+0x8d4>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	460b      	mov	r3, r1
 80010b0:	493b      	ldr	r1, [pc, #236]	; (80011a0 <transmit+0x8c4>)
 80010b2:	4841      	ldr	r0, [pc, #260]	; (80011b8 <transmit+0x8dc>)
 80010b4:	f006 f950 	bl	8007358 <siprintf>
				if((str[1+32+i*36] >> 4) == 0x01)
 80010b8:	7bfa      	ldrb	r2, [r7, #15]
 80010ba:	4613      	mov	r3, r2
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	4413      	add	r3, r2
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	3321      	adds	r3, #33	; 0x21
 80010c4:	461a      	mov	r2, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4413      	add	r3, r2
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	091b      	lsrs	r3, r3, #4
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d102      	bne.n	80010da <transmit+0x7fe>
					zvalThird[0] = '-';
 80010d4:	4b38      	ldr	r3, [pc, #224]	; (80011b8 <transmit+0x8dc>)
 80010d6:	222d      	movs	r2, #45	; 0x2d
 80010d8:	701a      	strb	r2, [r3, #0]



				for(uint8_t j=0;j<8;j++)
 80010da:	2300      	movs	r3, #0
 80010dc:	73bb      	strb	r3, [r7, #14]
 80010de:	e017      	b.n	8001110 <transmit+0x834>
				{

					str1[j+i*73]=str[j+i*36];
 80010e0:	7bb9      	ldrb	r1, [r7, #14]
 80010e2:	7bfa      	ldrb	r2, [r7, #15]
 80010e4:	4613      	mov	r3, r2
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	4413      	add	r3, r2
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	440b      	add	r3, r1
 80010ee:	461a      	mov	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	1899      	adds	r1, r3, r2
 80010f4:	7bb8      	ldrb	r0, [r7, #14]
 80010f6:	7bfa      	ldrb	r2, [r7, #15]
 80010f8:	4613      	mov	r3, r2
 80010fa:	00db      	lsls	r3, r3, #3
 80010fc:	4413      	add	r3, r2
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	4413      	add	r3, r2
 8001102:	4403      	add	r3, r0
 8001104:	7809      	ldrb	r1, [r1, #0]
 8001106:	4a2d      	ldr	r2, [pc, #180]	; (80011bc <transmit+0x8e0>)
 8001108:	54d1      	strb	r1, [r2, r3]
				for(uint8_t j=0;j<8;j++)
 800110a:	7bbb      	ldrb	r3, [r7, #14]
 800110c:	3301      	adds	r3, #1
 800110e:	73bb      	strb	r3, [r7, #14]
 8001110:	7bbb      	ldrb	r3, [r7, #14]
 8001112:	2b07      	cmp	r3, #7
 8001114:	d9e4      	bls.n	80010e0 <transmit+0x804>
				}
				for(uint8_t j=0;j<8;j++)
 8001116:	2300      	movs	r3, #0
 8001118:	737b      	strb	r3, [r7, #13]
 800111a:	e00f      	b.n	800113c <transmit+0x860>
							{

								str1[j+8+i*73]=';';
 800111c:	7b7b      	ldrb	r3, [r7, #13]
 800111e:	f103 0108 	add.w	r1, r3, #8
 8001122:	7bfa      	ldrb	r2, [r7, #15]
 8001124:	4613      	mov	r3, r2
 8001126:	00db      	lsls	r3, r3, #3
 8001128:	4413      	add	r3, r2
 800112a:	00db      	lsls	r3, r3, #3
 800112c:	4413      	add	r3, r2
 800112e:	440b      	add	r3, r1
 8001130:	4a22      	ldr	r2, [pc, #136]	; (80011bc <transmit+0x8e0>)
 8001132:	213b      	movs	r1, #59	; 0x3b
 8001134:	54d1      	strb	r1, [r2, r3]
				for(uint8_t j=0;j<8;j++)
 8001136:	7b7b      	ldrb	r3, [r7, #13]
 8001138:	3301      	adds	r3, #1
 800113a:	737b      	strb	r3, [r7, #13]
 800113c:	7b7b      	ldrb	r3, [r7, #13]
 800113e:	2b07      	cmp	r3, #7
 8001140:	d9ec      	bls.n	800111c <transmit+0x840>
							}


				sprintf(&str1[1+8+i*73], "%s%s%s%s%s%s%s%s%s\n", xvalFirst, yvalFirst, zvalFirst, xvalSecond, yvalSecond, zvalSecond, xvalThird, yvalThird, zvalThird);
 8001142:	7bfa      	ldrb	r2, [r7, #15]
 8001144:	4613      	mov	r3, r2
 8001146:	00db      	lsls	r3, r3, #3
 8001148:	4413      	add	r3, r2
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	4413      	add	r3, r2
 800114e:	3309      	adds	r3, #9
 8001150:	4a1a      	ldr	r2, [pc, #104]	; (80011bc <transmit+0x8e0>)
 8001152:	1898      	adds	r0, r3, r2
 8001154:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <transmit+0x8dc>)
 8001156:	9306      	str	r3, [sp, #24]
 8001158:	4b12      	ldr	r3, [pc, #72]	; (80011a4 <transmit+0x8c8>)
 800115a:	9305      	str	r3, [sp, #20]
 800115c:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <transmit+0x8e4>)
 800115e:	9304      	str	r3, [sp, #16]
 8001160:	4b18      	ldr	r3, [pc, #96]	; (80011c4 <transmit+0x8e8>)
 8001162:	9303      	str	r3, [sp, #12]
 8001164:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <transmit+0x8ec>)
 8001166:	9302      	str	r3, [sp, #8]
 8001168:	4b18      	ldr	r3, [pc, #96]	; (80011cc <transmit+0x8f0>)
 800116a:	9301      	str	r3, [sp, #4]
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <transmit+0x8f4>)
 800116e:	9300      	str	r3, [sp, #0]
 8001170:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <transmit+0x8f8>)
 8001172:	4a19      	ldr	r2, [pc, #100]	; (80011d8 <transmit+0x8fc>)
 8001174:	4919      	ldr	r1, [pc, #100]	; (80011dc <transmit+0x900>)
 8001176:	f006 f8ef 	bl	8007358 <siprintf>
	for(uint8_t i=0;i<7;i++)
 800117a:	7bfb      	ldrb	r3, [r7, #15]
 800117c:	3301      	adds	r3, #1
 800117e:	73fb      	strb	r3, [r7, #15]
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	2b06      	cmp	r3, #6
 8001184:	f67f abb2 	bls.w	80008ec <transmit+0x10>
//		}

	//HAL_UART_Abort(&huart2);
	//HAL_UART_Transmit(&huart2, (uint8_t*)str1, 510,10);

}
 8001188:	bf00      	nop
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000808 	.word	0x20000808
 8001194:	20000358 	.word	0x20000358
 8001198:	20000734 	.word	0x20000734
 800119c:	20000b8c 	.word	0x20000b8c
 80011a0:	08007b7c 	.word	0x08007b7c
 80011a4:	20000350 	.word	0x20000350
 80011a8:	20000cd8 	.word	0x20000cd8
 80011ac:	2000035c 	.word	0x2000035c
 80011b0:	20000bc4 	.word	0x20000bc4
 80011b4:	2000073c 	.word	0x2000073c
 80011b8:	20000b74 	.word	0x20000b74
 80011bc:	20000974 	.word	0x20000974
 80011c0:	20000c28 	.word	0x20000c28
 80011c4:	200007a8 	.word	0x200007a8
 80011c8:	20000968 	.word	0x20000968
 80011cc:	20000344 	.word	0x20000344
 80011d0:	20000b98 	.word	0x20000b98
 80011d4:	20000744 	.word	0x20000744
 80011d8:	200003c0 	.word	0x200003c0
 80011dc:	08007b88 	.word	0x08007b88

080011e0 <uint32_TO_charmass>:
mass - массив, в которй число будет переведено
startMass - начальный элемент массива
len - длина переводимого числа
*/
void uint32_TO_charmass(uint32_t Number, uint8_t *mass, uint16_t startMass, uint16_t len)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b087      	sub	sp, #28
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	4611      	mov	r1, r2
 80011ec:	461a      	mov	r2, r3
 80011ee:	460b      	mov	r3, r1
 80011f0:	80fb      	strh	r3, [r7, #6]
 80011f2:	4613      	mov	r3, r2
 80011f4:	80bb      	strh	r3, [r7, #4]

	for (uint16_t i = 0; i < len; i++)
 80011f6:	2300      	movs	r3, #0
 80011f8:	82fb      	strh	r3, [r7, #22]
 80011fa:	e01f      	b.n	800123c <uint32_TO_charmass+0x5c>
	{
		mass[len - 1 - i + startMass] = Number % 10 + 48;
 80011fc:	68f9      	ldr	r1, [r7, #12]
 80011fe:	4b14      	ldr	r3, [pc, #80]	; (8001250 <uint32_TO_charmass+0x70>)
 8001200:	fba3 2301 	umull	r2, r3, r3, r1
 8001204:	08da      	lsrs	r2, r3, #3
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	1aca      	subs	r2, r1, r3
 8001210:	b2d2      	uxtb	r2, r2
 8001212:	88bb      	ldrh	r3, [r7, #4]
 8001214:	1e59      	subs	r1, r3, #1
 8001216:	8afb      	ldrh	r3, [r7, #22]
 8001218:	1ac9      	subs	r1, r1, r3
 800121a:	88fb      	ldrh	r3, [r7, #6]
 800121c:	440b      	add	r3, r1
 800121e:	4619      	mov	r1, r3
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	440b      	add	r3, r1
 8001224:	3230      	adds	r2, #48	; 0x30
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	701a      	strb	r2, [r3, #0]
		Number = Number / 10;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4a08      	ldr	r2, [pc, #32]	; (8001250 <uint32_TO_charmass+0x70>)
 800122e:	fba2 2303 	umull	r2, r3, r2, r3
 8001232:	08db      	lsrs	r3, r3, #3
 8001234:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 0; i < len; i++)
 8001236:	8afb      	ldrh	r3, [r7, #22]
 8001238:	3301      	adds	r3, #1
 800123a:	82fb      	strh	r3, [r7, #22]
 800123c:	8afa      	ldrh	r2, [r7, #22]
 800123e:	88bb      	ldrh	r3, [r7, #4]
 8001240:	429a      	cmp	r2, r3
 8001242:	d3db      	bcc.n	80011fc <uint32_TO_charmass+0x1c>

	}
}
 8001244:	bf00      	nop
 8001246:	371c      	adds	r7, #28
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	cccccccd 	.word	0xcccccccd

08001254 <SyncAccel>:


// Функция синхронизации

void SyncAccel(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	  // Синхронизация
	  if(readFlag==1)
 8001258:	4b20      	ldr	r3, [pc, #128]	; (80012dc <SyncAccel+0x88>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d110      	bne.n	8001282 <SyncAccel+0x2e>
	  {
		UsartCount=0;
 8001260:	4b1f      	ldr	r3, [pc, #124]	; (80012e0 <SyncAccel+0x8c>)
 8001262:	2200      	movs	r2, #0
 8001264:	701a      	strb	r2, [r3, #0]
	  	readFlag=0;
 8001266:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <SyncAccel+0x88>)
 8001268:	2200      	movs	r2, #0
 800126a:	701a      	strb	r2, [r3, #0]
	  	HAL_Delay(1);
 800126c:	2001      	movs	r0, #1
 800126e:	f002 f8df 	bl	8003430 <HAL_Delay>
	  	HAL_UART_Abort(&huart3);
 8001272:	481c      	ldr	r0, [pc, #112]	; (80012e4 <SyncAccel+0x90>)
 8001274:	f004 f9f8 	bl	8005668 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart3, &package[0][0], 14);
 8001278:	220e      	movs	r2, #14
 800127a:	491b      	ldr	r1, [pc, #108]	; (80012e8 <SyncAccel+0x94>)
 800127c:	4819      	ldr	r0, [pc, #100]	; (80012e4 <SyncAccel+0x90>)
 800127e:	f004 f973 	bl	8005568 <HAL_UART_Receive_DMA>
	  }
	  if(readFlag2==1)
 8001282:	4b1a      	ldr	r3, [pc, #104]	; (80012ec <SyncAccel+0x98>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d110      	bne.n	80012ac <SyncAccel+0x58>
	  {
		UsartCount=0;
 800128a:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <SyncAccel+0x8c>)
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]
	  	readFlag2=0;
 8001290:	4b16      	ldr	r3, [pc, #88]	; (80012ec <SyncAccel+0x98>)
 8001292:	2200      	movs	r2, #0
 8001294:	701a      	strb	r2, [r3, #0]
	  	HAL_Delay(1);
 8001296:	2001      	movs	r0, #1
 8001298:	f002 f8ca 	bl	8003430 <HAL_Delay>
	  	HAL_UART_Abort(&huart1);
 800129c:	4814      	ldr	r0, [pc, #80]	; (80012f0 <SyncAccel+0x9c>)
 800129e:	f004 f9e3 	bl	8005668 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart1, &package[2][0], 14);
 80012a2:	220e      	movs	r2, #14
 80012a4:	4913      	ldr	r1, [pc, #76]	; (80012f4 <SyncAccel+0xa0>)
 80012a6:	4812      	ldr	r0, [pc, #72]	; (80012f0 <SyncAccel+0x9c>)
 80012a8:	f004 f95e 	bl	8005568 <HAL_UART_Receive_DMA>
	  }
	  if(readFlag3==1)
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <SyncAccel+0xa4>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d110      	bne.n	80012d6 <SyncAccel+0x82>
	  {
		UsartCount=0;
 80012b4:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <SyncAccel+0x8c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	701a      	strb	r2, [r3, #0]
	  	readFlag3=0;
 80012ba:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <SyncAccel+0xa4>)
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
	  	HAL_Delay(1);
 80012c0:	2001      	movs	r0, #1
 80012c2:	f002 f8b5 	bl	8003430 <HAL_Delay>
	  	HAL_UART_Abort(&huart5);
 80012c6:	480d      	ldr	r0, [pc, #52]	; (80012fc <SyncAccel+0xa8>)
 80012c8:	f004 f9ce 	bl	8005668 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart5, &package[1][0], 14);
 80012cc:	220e      	movs	r2, #14
 80012ce:	490c      	ldr	r1, [pc, #48]	; (8001300 <SyncAccel+0xac>)
 80012d0:	480a      	ldr	r0, [pc, #40]	; (80012fc <SyncAccel+0xa8>)
 80012d2:	f004 f949 	bl	8005568 <HAL_UART_Receive_DMA>
	  }


}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000bc0 	.word	0x20000bc0
 80012e0:	200000f0 	.word	0x200000f0
 80012e4:	200003c8 	.word	0x200003c8
 80012e8:	200000a4 	.word	0x200000a4
 80012ec:	20000b94 	.word	0x20000b94
 80012f0:	20000918 	.word	0x20000918
 80012f4:	200000c0 	.word	0x200000c0
 80012f8:	20000140 	.word	0x20000140
 80012fc:	20000810 	.word	0x20000810
 8001300:	200000b2 	.word	0x200000b2

08001304 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800130a:	f002 f81f 	bl	800334c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800130e:	f000 f899 	bl	8001444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001312:	f000 fa63 	bl	80017dc <MX_GPIO_Init>
  MX_DMA_Init();
 8001316:	f000 fa1b 	bl	8001750 <MX_DMA_Init>
  MX_SPI1_Init();
 800131a:	f000 f905 	bl	8001528 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800131e:	f000 f9c3 	bl	80016a8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001322:	f000 f9eb 	bl	80016fc <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8001326:	f000 f995 	bl	8001654 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 800132a:	f005 f873 	bl	8006414 <MX_FATFS_Init>
  MX_SPI3_Init();
 800132e:	f000 f931 	bl	8001594 <MX_SPI3_Init>
  MX_UART5_Init();
 8001332:	f000 f965 	bl	8001600 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  int kolZapis = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	607b      	str	r3, [r7, #4]



	Rf96_Lora_init();
 800133a:	f7ff fa4a 	bl	80007d2 <Rf96_Lora_init>
	Rf96_Lora_TX_mode();
 800133e:	f7ff fa6c 	bl	800081a <Rf96_Lora_TX_mode>


	  ///////////////////////////////
	  int code;
	    code = SDCARD_Init();
 8001342:	f000 fcf1 	bl	8001d28 <SDCARD_Init>
 8001346:	6038      	str	r0, [r7, #0]


	  code = SDCARD_GetBlocksNumber(&blocksNum);
 8001348:	482e      	ldr	r0, [pc, #184]	; (8001404 <main+0x100>)
 800134a:	f000 fdd9 	bl	8001f00 <SDCARD_GetBlocksNumber>
 800134e:	6038      	str	r0, [r7, #0]

*/



		HAL_UART_Receive_DMA(&huart3, &package[0][0], 14);
 8001350:	220e      	movs	r2, #14
 8001352:	492d      	ldr	r1, [pc, #180]	; (8001408 <main+0x104>)
 8001354:	482d      	ldr	r0, [pc, #180]	; (800140c <main+0x108>)
 8001356:	f004 f907 	bl	8005568 <HAL_UART_Receive_DMA>
		HAL_UART_Receive_DMA(&huart5, &package[1][0], 14);
 800135a:	220e      	movs	r2, #14
 800135c:	492c      	ldr	r1, [pc, #176]	; (8001410 <main+0x10c>)
 800135e:	482d      	ldr	r0, [pc, #180]	; (8001414 <main+0x110>)
 8001360:	f004 f902 	bl	8005568 <HAL_UART_Receive_DMA>
		HAL_UART_Receive_DMA(&huart1, &package[2][0], 14);
 8001364:	220e      	movs	r2, #14
 8001366:	492c      	ldr	r1, [pc, #176]	; (8001418 <main+0x114>)
 8001368:	482c      	ldr	r0, [pc, #176]	; (800141c <main+0x118>)
 800136a:	f004 f8fd 	bl	8005568 <HAL_UART_Receive_DMA>


        //Rf96_LoRaTxPacket((char*)packageCut,27);


		PacketToRadio();
 800136e:	f7ff fa7b 	bl	8000868 <PacketToRadio>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      // Кнопка
	  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==RESET)
 8001372:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001376:	482a      	ldr	r0, [pc, #168]	; (8001420 <main+0x11c>)
 8001378:	f002 ff2c 	bl	80041d4 <HAL_GPIO_ReadPin>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d110      	bne.n	80013a4 <main+0xa0>
	  {
		  //Close file, don't forget this!
		  //HAL_Delay(10);
		   f_close(&fil);
 8001382:	4828      	ldr	r0, [pc, #160]	; (8001424 <main+0x120>)
 8001384:	f005 ff30 	bl	80071e8 <f_close>
		  // HAL_Delay(5);
		   //De-mount drive
		  f_mount(NULL, "", 0);
 8001388:	2200      	movs	r2, #0
 800138a:	4927      	ldr	r1, [pc, #156]	; (8001428 <main+0x124>)
 800138c:	2000      	movs	r0, #0
 800138e:	f005 fe67 	bl	8007060 <f_mount>
		  while(1)
		  {
		  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
		  HAL_Delay(500);
 8001392:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001396:	f002 f84b 	bl	8003430 <HAL_Delay>
		//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
		  HAL_Delay(500);
 800139a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800139e:	f002 f847 	bl	8003430 <HAL_Delay>
		  HAL_Delay(500);
 80013a2:	e7f6      	b.n	8001392 <main+0x8e>
		  }
	  }
	  // Синхронизация
	    SyncAccel();
 80013a4:	f7ff ff56 	bl	8001254 <SyncAccel>



	  // отправка по радиоканалу
		if(Get_NIRQ_Di0())
 80013a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ac:	481f      	ldr	r0, [pc, #124]	; (800142c <main+0x128>)
 80013ae:	f002 ff11 	bl	80041d4 <HAL_GPIO_ReadPin>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <main+0xb8>
		{
			PacketToRadio();
 80013b8:	f7ff fa56 	bl	8000868 <PacketToRadio>
		}

		if(metka==1)
 80013bc:	4b1c      	ldr	r3, [pc, #112]	; (8001430 <main+0x12c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d1d6      	bne.n	8001372 <main+0x6e>
		{

			// парсер  Buff_Mid

			metka=0;
 80013c4:	4b1a      	ldr	r3, [pc, #104]	; (8001430 <main+0x12c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
			transmit(Buff_Mid);
 80013ca:	481a      	ldr	r0, [pc, #104]	; (8001434 <main+0x130>)
 80013cc:	f7ff fa86 	bl	80008dc <transmit>





			str1[510]=';';
 80013d0:	4b19      	ldr	r3, [pc, #100]	; (8001438 <main+0x134>)
 80013d2:	223b      	movs	r2, #59	; 0x3b
 80013d4:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
			str1[511]='\n';
 80013d8:	4b17      	ldr	r3, [pc, #92]	; (8001438 <main+0x134>)
 80013da:	220a      	movs	r2, #10
 80013dc:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			// Запись на SD
			  code = SDCARD_WriteSingleBlock(blockAddr++, str1);
 80013e0:	4b16      	ldr	r3, [pc, #88]	; (800143c <main+0x138>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	1c5a      	adds	r2, r3, #1
 80013e6:	4915      	ldr	r1, [pc, #84]	; (800143c <main+0x138>)
 80013e8:	600a      	str	r2, [r1, #0]
 80013ea:	4913      	ldr	r1, [pc, #76]	; (8001438 <main+0x134>)
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 fdf7 	bl	8001fe0 <SDCARD_WriteSingleBlock>
 80013f2:	6038      	str	r0, [r7, #0]
			  memset(block, 0, sizeof(block));
 80013f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013f8:	2100      	movs	r1, #0
 80013fa:	4811      	ldr	r0, [pc, #68]	; (8001440 <main+0x13c>)
 80013fc:	f005 ffa4 	bl	8007348 <memset>
	  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==RESET)
 8001400:	e7b7      	b.n	8001372 <main+0x6e>
 8001402:	bf00      	nop
 8001404:	20000bbc 	.word	0x20000bbc
 8001408:	200000a4 	.word	0x200000a4
 800140c:	200003c8 	.word	0x200003c8
 8001410:	200000b2 	.word	0x200000b2
 8001414:	20000810 	.word	0x20000810
 8001418:	200000c0 	.word	0x200000c0
 800141c:	20000918 	.word	0x20000918
 8001420:	40020800 	.word	0x40020800
 8001424:	20000ce4 	.word	0x20000ce4
 8001428:	08007b9c 	.word	0x08007b9c
 800142c:	40020000 	.word	0x40020000
 8001430:	200000f2 	.word	0x200000f2
 8001434:	20000638 	.word	0x20000638
 8001438:	20000974 	.word	0x20000974
 800143c:	200000ec 	.word	0x200000ec
 8001440:	20000144 	.word	0x20000144

08001444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b094      	sub	sp, #80	; 0x50
 8001448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144a:	f107 031c 	add.w	r3, r7, #28
 800144e:	2234      	movs	r2, #52	; 0x34
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f005 ff78 	bl	8007348 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001458:	f107 0308 	add.w	r3, r7, #8
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001468:	2300      	movs	r3, #0
 800146a:	607b      	str	r3, [r7, #4]
 800146c:	4b2c      	ldr	r3, [pc, #176]	; (8001520 <SystemClock_Config+0xdc>)
 800146e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001470:	4a2b      	ldr	r2, [pc, #172]	; (8001520 <SystemClock_Config+0xdc>)
 8001472:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001476:	6413      	str	r3, [r2, #64]	; 0x40
 8001478:	4b29      	ldr	r3, [pc, #164]	; (8001520 <SystemClock_Config+0xdc>)
 800147a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001480:	607b      	str	r3, [r7, #4]
 8001482:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001484:	2300      	movs	r3, #0
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	4b26      	ldr	r3, [pc, #152]	; (8001524 <SystemClock_Config+0xe0>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a25      	ldr	r2, [pc, #148]	; (8001524 <SystemClock_Config+0xe0>)
 800148e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	4b23      	ldr	r3, [pc, #140]	; (8001524 <SystemClock_Config+0xe0>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800149c:	603b      	str	r3, [r7, #0]
 800149e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014a0:	2302      	movs	r3, #2
 80014a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014a4:	2301      	movs	r3, #1
 80014a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014a8:	2310      	movs	r3, #16
 80014aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ac:	2302      	movs	r3, #2
 80014ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014b0:	2300      	movs	r3, #0
 80014b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014b4:	2308      	movs	r3, #8
 80014b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80014b8:	23b4      	movs	r3, #180	; 0xb4
 80014ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014bc:	2302      	movs	r3, #2
 80014be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014c0:	2302      	movs	r3, #2
 80014c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014c4:	2302      	movs	r3, #2
 80014c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c8:	f107 031c 	add.w	r3, r7, #28
 80014cc:	4618      	mov	r0, r3
 80014ce:	f003 f9bd 	bl	800484c <HAL_RCC_OscConfig>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80014d8:	f000 fb8e 	bl	8001bf8 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80014dc:	f002 feac 	bl	8004238 <HAL_PWREx_EnableOverDrive>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80014e6:	f000 fb87 	bl	8001bf8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ea:	230f      	movs	r3, #15
 80014ec:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ee:	2302      	movs	r3, #2
 80014f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001500:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001502:	f107 0308 	add.w	r3, r7, #8
 8001506:	2105      	movs	r1, #5
 8001508:	4618      	mov	r0, r3
 800150a:	f002 fee5 	bl	80042d8 <HAL_RCC_ClockConfig>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001514:	f000 fb70 	bl	8001bf8 <Error_Handler>
  }
}
 8001518:	bf00      	nop
 800151a:	3750      	adds	r7, #80	; 0x50
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40023800 	.word	0x40023800
 8001524:	40007000 	.word	0x40007000

08001528 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800152c:	4b17      	ldr	r3, [pc, #92]	; (800158c <MX_SPI1_Init+0x64>)
 800152e:	4a18      	ldr	r2, [pc, #96]	; (8001590 <MX_SPI1_Init+0x68>)
 8001530:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001532:	4b16      	ldr	r3, [pc, #88]	; (800158c <MX_SPI1_Init+0x64>)
 8001534:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001538:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800153a:	4b14      	ldr	r3, [pc, #80]	; (800158c <MX_SPI1_Init+0x64>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001540:	4b12      	ldr	r3, [pc, #72]	; (800158c <MX_SPI1_Init+0x64>)
 8001542:	2200      	movs	r2, #0
 8001544:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001546:	4b11      	ldr	r3, [pc, #68]	; (800158c <MX_SPI1_Init+0x64>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <MX_SPI1_Init+0x64>)
 800154e:	2200      	movs	r2, #0
 8001550:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001552:	4b0e      	ldr	r3, [pc, #56]	; (800158c <MX_SPI1_Init+0x64>)
 8001554:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001558:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800155a:	4b0c      	ldr	r3, [pc, #48]	; (800158c <MX_SPI1_Init+0x64>)
 800155c:	2210      	movs	r2, #16
 800155e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001560:	4b0a      	ldr	r3, [pc, #40]	; (800158c <MX_SPI1_Init+0x64>)
 8001562:	2200      	movs	r2, #0
 8001564:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001566:	4b09      	ldr	r3, [pc, #36]	; (800158c <MX_SPI1_Init+0x64>)
 8001568:	2200      	movs	r2, #0
 800156a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800156c:	4b07      	ldr	r3, [pc, #28]	; (800158c <MX_SPI1_Init+0x64>)
 800156e:	2200      	movs	r2, #0
 8001570:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001572:	4b06      	ldr	r3, [pc, #24]	; (800158c <MX_SPI1_Init+0x64>)
 8001574:	220a      	movs	r2, #10
 8001576:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001578:	4804      	ldr	r0, [pc, #16]	; (800158c <MX_SPI1_Init+0x64>)
 800157a:	f003 fbc1 	bl	8004d00 <HAL_SPI_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001584:	f000 fb38 	bl	8001bf8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000bcc 	.word	0x20000bcc
 8001590:	40013000 	.word	0x40013000

08001594 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001598:	4b17      	ldr	r3, [pc, #92]	; (80015f8 <MX_SPI3_Init+0x64>)
 800159a:	4a18      	ldr	r2, [pc, #96]	; (80015fc <MX_SPI3_Init+0x68>)
 800159c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800159e:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015a4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80015a6:	4b14      	ldr	r3, [pc, #80]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80015ac:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015b2:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015b8:	4b0f      	ldr	r3, [pc, #60]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80015be:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015c4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015c6:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015cc:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80015d2:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015d8:	4b07      	ldr	r3, [pc, #28]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015da:	2200      	movs	r2, #0
 80015dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80015de:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015e0:	220a      	movs	r2, #10
 80015e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80015e4:	4804      	ldr	r0, [pc, #16]	; (80015f8 <MX_SPI3_Init+0x64>)
 80015e6:	f003 fb8b 	bl	8004d00 <HAL_SPI_Init>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80015f0:	f000 fb02 	bl	8001bf8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	200007b0 	.word	0x200007b0
 80015fc:	40003c00 	.word	0x40003c00

08001600 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001604:	4b11      	ldr	r3, [pc, #68]	; (800164c <MX_UART5_Init+0x4c>)
 8001606:	4a12      	ldr	r2, [pc, #72]	; (8001650 <MX_UART5_Init+0x50>)
 8001608:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 230400;
 800160a:	4b10      	ldr	r3, [pc, #64]	; (800164c <MX_UART5_Init+0x4c>)
 800160c:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001610:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001612:	4b0e      	ldr	r3, [pc, #56]	; (800164c <MX_UART5_Init+0x4c>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001618:	4b0c      	ldr	r3, [pc, #48]	; (800164c <MX_UART5_Init+0x4c>)
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800161e:	4b0b      	ldr	r3, [pc, #44]	; (800164c <MX_UART5_Init+0x4c>)
 8001620:	2200      	movs	r2, #0
 8001622:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001624:	4b09      	ldr	r3, [pc, #36]	; (800164c <MX_UART5_Init+0x4c>)
 8001626:	220c      	movs	r2, #12
 8001628:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800162a:	4b08      	ldr	r3, [pc, #32]	; (800164c <MX_UART5_Init+0x4c>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001630:	4b06      	ldr	r3, [pc, #24]	; (800164c <MX_UART5_Init+0x4c>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001636:	4805      	ldr	r0, [pc, #20]	; (800164c <MX_UART5_Init+0x4c>)
 8001638:	f003 ff48 	bl	80054cc <HAL_UART_Init>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001642:	f000 fad9 	bl	8001bf8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000810 	.word	0x20000810
 8001650:	40005000 	.word	0x40005000

08001654 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001658:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <MX_USART1_UART_Init+0x4c>)
 800165a:	4a12      	ldr	r2, [pc, #72]	; (80016a4 <MX_USART1_UART_Init+0x50>)
 800165c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 800165e:	4b10      	ldr	r3, [pc, #64]	; (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001660:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001664:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800166c:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <MX_USART1_UART_Init+0x4c>)
 800166e:	2200      	movs	r2, #0
 8001670:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001672:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001678:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <MX_USART1_UART_Init+0x4c>)
 800167a:	220c      	movs	r2, #12
 800167c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167e:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001680:	2200      	movs	r2, #0
 8001682:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001684:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001686:	2200      	movs	r2, #0
 8001688:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800168a:	4805      	ldr	r0, [pc, #20]	; (80016a0 <MX_USART1_UART_Init+0x4c>)
 800168c:	f003 ff1e 	bl	80054cc <HAL_UART_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001696:	f000 faaf 	bl	8001bf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000918 	.word	0x20000918
 80016a4:	40011000 	.word	0x40011000

080016a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016ac:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016ae:	4a12      	ldr	r2, [pc, #72]	; (80016f8 <MX_USART2_UART_Init+0x50>)
 80016b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 80016b2:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016b4:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80016b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016ba:	4b0e      	ldr	r3, [pc, #56]	; (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016c0:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016c6:	4b0b      	ldr	r3, [pc, #44]	; (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016cc:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016ce:	220c      	movs	r2, #12
 80016d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016d2:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d8:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016da:	2200      	movs	r2, #0
 80016dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016de:	4805      	ldr	r0, [pc, #20]	; (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016e0:	f003 fef4 	bl	80054cc <HAL_UART_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016ea:	f000 fa85 	bl	8001bf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000c30 	.word	0x20000c30
 80016f8:	40004400 	.word	0x40004400

080016fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001700:	4b11      	ldr	r3, [pc, #68]	; (8001748 <MX_USART3_UART_Init+0x4c>)
 8001702:	4a12      	ldr	r2, [pc, #72]	; (800174c <MX_USART3_UART_Init+0x50>)
 8001704:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <MX_USART3_UART_Init+0x4c>)
 8001708:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 800170c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800170e:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <MX_USART3_UART_Init+0x4c>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <MX_USART3_UART_Init+0x4c>)
 8001716:	2200      	movs	r2, #0
 8001718:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800171a:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <MX_USART3_UART_Init+0x4c>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001720:	4b09      	ldr	r3, [pc, #36]	; (8001748 <MX_USART3_UART_Init+0x4c>)
 8001722:	220c      	movs	r2, #12
 8001724:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001726:	4b08      	ldr	r3, [pc, #32]	; (8001748 <MX_USART3_UART_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800172c:	4b06      	ldr	r3, [pc, #24]	; (8001748 <MX_USART3_UART_Init+0x4c>)
 800172e:	2200      	movs	r2, #0
 8001730:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001732:	4805      	ldr	r0, [pc, #20]	; (8001748 <MX_USART3_UART_Init+0x4c>)
 8001734:	f003 feca 	bl	80054cc <HAL_UART_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800173e:	f000 fa5b 	bl	8001bf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200003c8 	.word	0x200003c8
 800174c:	40004800 	.word	0x40004800

08001750 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <MX_DMA_Init+0x88>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a1e      	ldr	r2, [pc, #120]	; (80017d8 <MX_DMA_Init+0x88>)
 8001760:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b1c      	ldr	r3, [pc, #112]	; (80017d8 <MX_DMA_Init+0x88>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	603b      	str	r3, [r7, #0]
 8001776:	4b18      	ldr	r3, [pc, #96]	; (80017d8 <MX_DMA_Init+0x88>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a17      	ldr	r2, [pc, #92]	; (80017d8 <MX_DMA_Init+0x88>)
 800177c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <MX_DMA_Init+0x88>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	2100      	movs	r1, #0
 8001792:	200b      	movs	r0, #11
 8001794:	f001 ff49 	bl	800362a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001798:	200b      	movs	r0, #11
 800179a:	f001 ff62 	bl	8003662 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	200c      	movs	r0, #12
 80017a4:	f001 ff41 	bl	800362a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80017a8:	200c      	movs	r0, #12
 80017aa:	f001 ff5a 	bl	8003662 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80017ae:	2200      	movs	r2, #0
 80017b0:	2100      	movs	r1, #0
 80017b2:	2011      	movs	r0, #17
 80017b4:	f001 ff39 	bl	800362a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80017b8:	2011      	movs	r0, #17
 80017ba:	f001 ff52 	bl	8003662 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80017be:	2200      	movs	r2, #0
 80017c0:	2100      	movs	r1, #0
 80017c2:	203a      	movs	r0, #58	; 0x3a
 80017c4:	f001 ff31 	bl	800362a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80017c8:	203a      	movs	r0, #58	; 0x3a
 80017ca:	f001 ff4a 	bl	8003662 <HAL_NVIC_EnableIRQ>

}
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40023800 	.word	0x40023800

080017dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08a      	sub	sp, #40	; 0x28
 80017e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e2:	f107 0314 	add.w	r3, r7, #20
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	605a      	str	r2, [r3, #4]
 80017ec:	609a      	str	r2, [r3, #8]
 80017ee:	60da      	str	r2, [r3, #12]
 80017f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	4b5e      	ldr	r3, [pc, #376]	; (8001970 <MX_GPIO_Init+0x194>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	4a5d      	ldr	r2, [pc, #372]	; (8001970 <MX_GPIO_Init+0x194>)
 80017fc:	f043 0304 	orr.w	r3, r3, #4
 8001800:	6313      	str	r3, [r2, #48]	; 0x30
 8001802:	4b5b      	ldr	r3, [pc, #364]	; (8001970 <MX_GPIO_Init+0x194>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	613b      	str	r3, [r7, #16]
 800180c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	4b57      	ldr	r3, [pc, #348]	; (8001970 <MX_GPIO_Init+0x194>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a56      	ldr	r2, [pc, #344]	; (8001970 <MX_GPIO_Init+0x194>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b54      	ldr	r3, [pc, #336]	; (8001970 <MX_GPIO_Init+0x194>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	4b50      	ldr	r3, [pc, #320]	; (8001970 <MX_GPIO_Init+0x194>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a4f      	ldr	r2, [pc, #316]	; (8001970 <MX_GPIO_Init+0x194>)
 8001834:	f043 0302 	orr.w	r3, r3, #2
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b4d      	ldr	r3, [pc, #308]	; (8001970 <MX_GPIO_Init+0x194>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	60bb      	str	r3, [r7, #8]
 8001844:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	4b49      	ldr	r3, [pc, #292]	; (8001970 <MX_GPIO_Init+0x194>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a48      	ldr	r2, [pc, #288]	; (8001970 <MX_GPIO_Init+0x194>)
 8001850:	f043 0308 	orr.w	r3, r3, #8
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b46      	ldr	r3, [pc, #280]	; (8001970 <MX_GPIO_Init+0x194>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0308 	and.w	r3, r3, #8
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8001862:	2200      	movs	r2, #0
 8001864:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8001868:	4842      	ldr	r0, [pc, #264]	; (8001974 <MX_GPIO_Init+0x198>)
 800186a:	f002 fccb 	bl	8004204 <HAL_GPIO_WritePin>
                          |acel1_Pin|acel1_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, acel3_Pin|acel3_3_Pin|SPI3_nss_Pin, GPIO_PIN_RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	f248 0112 	movw	r1, #32786	; 0x8012
 8001874:	4840      	ldr	r0, [pc, #256]	; (8001978 <MX_GPIO_Init+0x19c>)
 8001876:	f002 fcc5 	bl	8004204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|acel2_Pin|acel2_2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 800187a:	2200      	movs	r2, #0
 800187c:	f246 0142 	movw	r1, #24642	; 0x6042
 8001880:	483e      	ldr	r0, [pc, #248]	; (800197c <MX_GPIO_Init+0x1a0>)
 8001882:	f002 fcbf 	bl	8004204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001886:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800188a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800188c:	4b3c      	ldr	r3, [pc, #240]	; (8001980 <MX_GPIO_Init+0x1a4>)
 800188e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4619      	mov	r1, r3
 800189a:	4836      	ldr	r0, [pc, #216]	; (8001974 <MX_GPIO_Init+0x198>)
 800189c:	f002 fb08 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC3 PC4 
                           acel1_Pin acel1_1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 80018a0:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80018a4:	617b      	str	r3, [r7, #20]
                          |acel1_Pin|acel1_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a6:	2301      	movs	r3, #1
 80018a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	2300      	movs	r3, #0
 80018b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b2:	f107 0314 	add.w	r3, r7, #20
 80018b6:	4619      	mov	r1, r3
 80018b8:	482e      	ldr	r0, [pc, #184]	; (8001974 <MX_GPIO_Init+0x198>)
 80018ba:	f002 faf9 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 80018be:	f240 4301 	movw	r3, #1025	; 0x401
 80018c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4619      	mov	r1, r3
 80018d2:	4829      	ldr	r0, [pc, #164]	; (8001978 <MX_GPIO_Init+0x19c>)
 80018d4:	f002 faec 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : acel3_Pin acel3_3_Pin SPI3_nss_Pin */
  GPIO_InitStruct.Pin = acel3_Pin|acel3_3_Pin|SPI3_nss_Pin;
 80018d8:	f248 0312 	movw	r3, #32786	; 0x8012
 80018dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018de:	2301      	movs	r3, #1
 80018e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 0314 	add.w	r3, r7, #20
 80018ee:	4619      	mov	r1, r3
 80018f0:	4821      	ldr	r0, [pc, #132]	; (8001978 <MX_GPIO_Init+0x19c>)
 80018f2:	f002 fadd 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018f6:	2302      	movs	r3, #2
 80018f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fa:	2301      	movs	r3, #1
 80018fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018fe:	2301      	movs	r3, #1
 8001900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	2300      	movs	r3, #0
 8001904:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001906:	f107 0314 	add.w	r3, r7, #20
 800190a:	4619      	mov	r1, r3
 800190c:	481b      	ldr	r0, [pc, #108]	; (800197c <MX_GPIO_Init+0x1a0>)
 800190e:	f002 facf 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : acel2_Pin */
  GPIO_InitStruct.Pin = acel2_Pin;
 8001912:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001916:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	2301      	movs	r3, #1
 800191a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001920:	2303      	movs	r3, #3
 8001922:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(acel2_GPIO_Port, &GPIO_InitStruct);
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	4619      	mov	r1, r3
 800192a:	4814      	ldr	r0, [pc, #80]	; (800197c <MX_GPIO_Init+0x1a0>)
 800192c:	f002 fac0 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : acel2_2_Pin PB6 */
  GPIO_InitStruct.Pin = acel2_2_Pin|GPIO_PIN_6;
 8001930:	f244 0340 	movw	r3, #16448	; 0x4040
 8001934:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001936:	2301      	movs	r3, #1
 8001938:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	2300      	movs	r3, #0
 8001940:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	480c      	ldr	r0, [pc, #48]	; (800197c <MX_GPIO_Init+0x1a0>)
 800194a:	f002 fab1 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800194e:	2338      	movs	r3, #56	; 0x38
 8001950:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001952:	2300      	movs	r3, #0
 8001954:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195a:	f107 0314 	add.w	r3, r7, #20
 800195e:	4619      	mov	r1, r3
 8001960:	4806      	ldr	r0, [pc, #24]	; (800197c <MX_GPIO_Init+0x1a0>)
 8001962:	f002 faa5 	bl	8003eb0 <HAL_GPIO_Init>

}
 8001966:	bf00      	nop
 8001968:	3728      	adds	r7, #40	; 0x28
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40023800 	.word	0x40023800
 8001974:	40020800 	.word	0x40020800
 8001978:	40020000 	.word	0x40020000
 800197c:	40020400 	.word	0x40020400
 8001980:	10210000 	.word	0x10210000

08001984 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]



if(huart==&huart3)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a88      	ldr	r2, [pc, #544]	; (8001bb0 <HAL_UART_RxCpltCallback+0x22c>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d120      	bne.n	80019d6 <HAL_UART_RxCpltCallback+0x52>
{

if(package[0][0]!=0x68)
 8001994:	4b87      	ldr	r3, [pc, #540]	; (8001bb4 <HAL_UART_RxCpltCallback+0x230>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b68      	cmp	r3, #104	; 0x68
 800199a:	d006      	beq.n	80019aa <HAL_UART_RxCpltCallback+0x26>
{
	readFlag=1;
 800199c:	4b86      	ldr	r3, [pc, #536]	; (8001bb8 <HAL_UART_RxCpltCallback+0x234>)
 800199e:	2201      	movs	r2, #1
 80019a0:	701a      	strb	r2, [r3, #0]
	UsartCount=0;
 80019a2:	4b86      	ldr	r3, [pc, #536]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
 80019a8:	e015      	b.n	80019d6 <HAL_UART_RxCpltCallback+0x52>
	//HAL_UART_Abort(&huart3);

}else
{
	for(uint8_t i=0;i<9;i++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	73fb      	strb	r3, [r7, #15]
 80019ae:	e009      	b.n	80019c4 <HAL_UART_RxCpltCallback+0x40>
	{
		packageCut[0][i]=package[0][i+4];
 80019b0:	7bfb      	ldrb	r3, [r7, #15]
 80019b2:	1d1a      	adds	r2, r3, #4
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	497f      	ldr	r1, [pc, #508]	; (8001bb4 <HAL_UART_RxCpltCallback+0x230>)
 80019b8:	5c89      	ldrb	r1, [r1, r2]
 80019ba:	4a81      	ldr	r2, [pc, #516]	; (8001bc0 <HAL_UART_RxCpltCallback+0x23c>)
 80019bc:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	3301      	adds	r3, #1
 80019c2:	73fb      	strb	r3, [r7, #15]
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	2b08      	cmp	r3, #8
 80019c8:	d9f2      	bls.n	80019b0 <HAL_UART_RxCpltCallback+0x2c>
	}
	UsartCount++;
 80019ca:	4b7c      	ldr	r3, [pc, #496]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	3301      	adds	r3, #1
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	4b7a      	ldr	r3, [pc, #488]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 80019d4:	701a      	strb	r2, [r3, #0]

}
}
if(huart==&huart1)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a7a      	ldr	r2, [pc, #488]	; (8001bc4 <HAL_UART_RxCpltCallback+0x240>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d123      	bne.n	8001a26 <HAL_UART_RxCpltCallback+0xa2>
{

	if(package[2][0]!=0x68)
 80019de:	4b75      	ldr	r3, [pc, #468]	; (8001bb4 <HAL_UART_RxCpltCallback+0x230>)
 80019e0:	7f1b      	ldrb	r3, [r3, #28]
 80019e2:	2b68      	cmp	r3, #104	; 0x68
 80019e4:	d006      	beq.n	80019f4 <HAL_UART_RxCpltCallback+0x70>
	{
		readFlag2=1;
 80019e6:	4b78      	ldr	r3, [pc, #480]	; (8001bc8 <HAL_UART_RxCpltCallback+0x244>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	701a      	strb	r2, [r3, #0]
		//HAL_UART_Abort(&huart3);
		UsartCount=0;
 80019ec:	4b73      	ldr	r3, [pc, #460]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
 80019f2:	e018      	b.n	8001a26 <HAL_UART_RxCpltCallback+0xa2>

	}else
	{
		for(uint8_t i=0;i<9;i++)
 80019f4:	2300      	movs	r3, #0
 80019f6:	73bb      	strb	r3, [r7, #14]
 80019f8:	e00c      	b.n	8001a14 <HAL_UART_RxCpltCallback+0x90>
		{
			packageCut[2][i]=package[2][i+4];
 80019fa:	7bbb      	ldrb	r3, [r7, #14]
 80019fc:	1d1a      	adds	r2, r3, #4
 80019fe:	7bbb      	ldrb	r3, [r7, #14]
 8001a00:	496c      	ldr	r1, [pc, #432]	; (8001bb4 <HAL_UART_RxCpltCallback+0x230>)
 8001a02:	440a      	add	r2, r1
 8001a04:	7f11      	ldrb	r1, [r2, #28]
 8001a06:	4a6e      	ldr	r2, [pc, #440]	; (8001bc0 <HAL_UART_RxCpltCallback+0x23c>)
 8001a08:	4413      	add	r3, r2
 8001a0a:	460a      	mov	r2, r1
 8001a0c:	749a      	strb	r2, [r3, #18]
		for(uint8_t i=0;i<9;i++)
 8001a0e:	7bbb      	ldrb	r3, [r7, #14]
 8001a10:	3301      	adds	r3, #1
 8001a12:	73bb      	strb	r3, [r7, #14]
 8001a14:	7bbb      	ldrb	r3, [r7, #14]
 8001a16:	2b08      	cmp	r3, #8
 8001a18:	d9ef      	bls.n	80019fa <HAL_UART_RxCpltCallback+0x76>
		}
		UsartCount++;
 8001a1a:	4b68      	ldr	r3, [pc, #416]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	4b66      	ldr	r3, [pc, #408]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 8001a24:	701a      	strb	r2, [r3, #0]
	}

}

if(huart==&huart5)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a68      	ldr	r2, [pc, #416]	; (8001bcc <HAL_UART_RxCpltCallback+0x248>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d123      	bne.n	8001a76 <HAL_UART_RxCpltCallback+0xf2>
{

	if(package[1][0]!=0x68)
 8001a2e:	4b61      	ldr	r3, [pc, #388]	; (8001bb4 <HAL_UART_RxCpltCallback+0x230>)
 8001a30:	7b9b      	ldrb	r3, [r3, #14]
 8001a32:	2b68      	cmp	r3, #104	; 0x68
 8001a34:	d006      	beq.n	8001a44 <HAL_UART_RxCpltCallback+0xc0>
	{
		readFlag3=1;
 8001a36:	4b66      	ldr	r3, [pc, #408]	; (8001bd0 <HAL_UART_RxCpltCallback+0x24c>)
 8001a38:	2201      	movs	r2, #1
 8001a3a:	701a      	strb	r2, [r3, #0]
		UsartCount=0;
 8001a3c:	4b5f      	ldr	r3, [pc, #380]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	701a      	strb	r2, [r3, #0]
 8001a42:	e018      	b.n	8001a76 <HAL_UART_RxCpltCallback+0xf2>
		//HAL_UART_Abort(&huart3);

	}else
	{
		for(uint8_t i=0;i<9;i++)
 8001a44:	2300      	movs	r3, #0
 8001a46:	737b      	strb	r3, [r7, #13]
 8001a48:	e00c      	b.n	8001a64 <HAL_UART_RxCpltCallback+0xe0>
		{
			packageCut[1][i]=package[1][i+4];
 8001a4a:	7b7b      	ldrb	r3, [r7, #13]
 8001a4c:	1d1a      	adds	r2, r3, #4
 8001a4e:	7b7b      	ldrb	r3, [r7, #13]
 8001a50:	4958      	ldr	r1, [pc, #352]	; (8001bb4 <HAL_UART_RxCpltCallback+0x230>)
 8001a52:	440a      	add	r2, r1
 8001a54:	7b91      	ldrb	r1, [r2, #14]
 8001a56:	4a5a      	ldr	r2, [pc, #360]	; (8001bc0 <HAL_UART_RxCpltCallback+0x23c>)
 8001a58:	4413      	add	r3, r2
 8001a5a:	460a      	mov	r2, r1
 8001a5c:	725a      	strb	r2, [r3, #9]
		for(uint8_t i=0;i<9;i++)
 8001a5e:	7b7b      	ldrb	r3, [r7, #13]
 8001a60:	3301      	adds	r3, #1
 8001a62:	737b      	strb	r3, [r7, #13]
 8001a64:	7b7b      	ldrb	r3, [r7, #13]
 8001a66:	2b08      	cmp	r3, #8
 8001a68:	d9ef      	bls.n	8001a4a <HAL_UART_RxCpltCallback+0xc6>
		}
		UsartCount++;
 8001a6a:	4b54      	ldr	r3, [pc, #336]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	4b52      	ldr	r3, [pc, #328]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 8001a74:	701a      	strb	r2, [r3, #0]

	}

}
if(UsartCount==3 && readFlag==0 && readFlag2==0 && readFlag3==0)  // Получено 1 измерение с каждого датчика
 8001a76:	4b51      	ldr	r3, [pc, #324]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	f040 8094 	bne.w	8001ba8 <HAL_UART_RxCpltCallback+0x224>
 8001a80:	4b4d      	ldr	r3, [pc, #308]	; (8001bb8 <HAL_UART_RxCpltCallback+0x234>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	f040 808f 	bne.w	8001ba8 <HAL_UART_RxCpltCallback+0x224>
 8001a8a:	4b4f      	ldr	r3, [pc, #316]	; (8001bc8 <HAL_UART_RxCpltCallback+0x244>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f040 808a 	bne.w	8001ba8 <HAL_UART_RxCpltCallback+0x224>
 8001a94:	4b4e      	ldr	r3, [pc, #312]	; (8001bd0 <HAL_UART_RxCpltCallback+0x24c>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f040 8085 	bne.w	8001ba8 <HAL_UART_RxCpltCallback+0x224>
{
	UsartCount=0;
 8001a9e:	4b47      	ldr	r3, [pc, #284]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	701a      	strb	r2, [r3, #0]





	reciveTime = HAL_GetTick();
 8001aa4:	f001 fcb8 	bl	8003418 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	4b4a      	ldr	r3, [pc, #296]	; (8001bd4 <HAL_UART_RxCpltCallback+0x250>)
 8001aac:	601a      	str	r2, [r3, #0]
	uint32_TO_charmass(reciveTime, Buff_Mid, CountOfAccel*36, 8);
 8001aae:	4b49      	ldr	r3, [pc, #292]	; (8001bd4 <HAL_UART_RxCpltCallback+0x250>)
 8001ab0:	6818      	ldr	r0, [r3, #0]
 8001ab2:	4b49      	ldr	r3, [pc, #292]	; (8001bd8 <HAL_UART_RxCpltCallback+0x254>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	461a      	mov	r2, r3
 8001aba:	00d2      	lsls	r2, r2, #3
 8001abc:	4413      	add	r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	2308      	movs	r3, #8
 8001ac4:	4945      	ldr	r1, [pc, #276]	; (8001bdc <HAL_UART_RxCpltCallback+0x258>)
 8001ac6:	f7ff fb8b 	bl	80011e0 <uint32_TO_charmass>
	for(uint8_t i=0;i<9;i++)
 8001aca:	2300      	movs	r3, #0
 8001acc:	733b      	strb	r3, [r7, #12]
 8001ace:	e012      	b.n	8001af6 <HAL_UART_RxCpltCallback+0x172>
	{
		Buff_Mid[i+9+36*CountOfAccel]=packageCut[0][i];
 8001ad0:	7b3a      	ldrb	r2, [r7, #12]
 8001ad2:	7b3b      	ldrb	r3, [r7, #12]
 8001ad4:	f103 0109 	add.w	r1, r3, #9
 8001ad8:	4b3f      	ldr	r3, [pc, #252]	; (8001bd8 <HAL_UART_RxCpltCallback+0x254>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	4618      	mov	r0, r3
 8001ade:	4603      	mov	r3, r0
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	4403      	add	r3, r0
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	4935      	ldr	r1, [pc, #212]	; (8001bc0 <HAL_UART_RxCpltCallback+0x23c>)
 8001aea:	5c89      	ldrb	r1, [r1, r2]
 8001aec:	4a3b      	ldr	r2, [pc, #236]	; (8001bdc <HAL_UART_RxCpltCallback+0x258>)
 8001aee:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001af0:	7b3b      	ldrb	r3, [r7, #12]
 8001af2:	3301      	adds	r3, #1
 8001af4:	733b      	strb	r3, [r7, #12]
 8001af6:	7b3b      	ldrb	r3, [r7, #12]
 8001af8:	2b08      	cmp	r3, #8
 8001afa:	d9e9      	bls.n	8001ad0 <HAL_UART_RxCpltCallback+0x14c>

	}
	for(uint8_t i=0;i<9;i++)
 8001afc:	2300      	movs	r3, #0
 8001afe:	72fb      	strb	r3, [r7, #11]
 8001b00:	e013      	b.n	8001b2a <HAL_UART_RxCpltCallback+0x1a6>
	{
		Buff_Mid[i+18+36*CountOfAccel]=packageCut[1][i];
 8001b02:	7afa      	ldrb	r2, [r7, #11]
 8001b04:	7afb      	ldrb	r3, [r7, #11]
 8001b06:	f103 0112 	add.w	r1, r3, #18
 8001b0a:	4b33      	ldr	r3, [pc, #204]	; (8001bd8 <HAL_UART_RxCpltCallback+0x254>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	4603      	mov	r3, r0
 8001b12:	00db      	lsls	r3, r3, #3
 8001b14:	4403      	add	r3, r0
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	440b      	add	r3, r1
 8001b1a:	4929      	ldr	r1, [pc, #164]	; (8001bc0 <HAL_UART_RxCpltCallback+0x23c>)
 8001b1c:	440a      	add	r2, r1
 8001b1e:	7a51      	ldrb	r1, [r2, #9]
 8001b20:	4a2e      	ldr	r2, [pc, #184]	; (8001bdc <HAL_UART_RxCpltCallback+0x258>)
 8001b22:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001b24:	7afb      	ldrb	r3, [r7, #11]
 8001b26:	3301      	adds	r3, #1
 8001b28:	72fb      	strb	r3, [r7, #11]
 8001b2a:	7afb      	ldrb	r3, [r7, #11]
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d9e8      	bls.n	8001b02 <HAL_UART_RxCpltCallback+0x17e>

	}
	for(uint8_t i=0;i<9;i++)
 8001b30:	2300      	movs	r3, #0
 8001b32:	72bb      	strb	r3, [r7, #10]
 8001b34:	e013      	b.n	8001b5e <HAL_UART_RxCpltCallback+0x1da>
	{
		Buff_Mid[i+27+36*CountOfAccel]=packageCut[2][i];
 8001b36:	7aba      	ldrb	r2, [r7, #10]
 8001b38:	7abb      	ldrb	r3, [r7, #10]
 8001b3a:	f103 011b 	add.w	r1, r3, #27
 8001b3e:	4b26      	ldr	r3, [pc, #152]	; (8001bd8 <HAL_UART_RxCpltCallback+0x254>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	4603      	mov	r3, r0
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	4403      	add	r3, r0
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	491c      	ldr	r1, [pc, #112]	; (8001bc0 <HAL_UART_RxCpltCallback+0x23c>)
 8001b50:	440a      	add	r2, r1
 8001b52:	7c91      	ldrb	r1, [r2, #18]
 8001b54:	4a21      	ldr	r2, [pc, #132]	; (8001bdc <HAL_UART_RxCpltCallback+0x258>)
 8001b56:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001b58:	7abb      	ldrb	r3, [r7, #10]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	72bb      	strb	r3, [r7, #10]
 8001b5e:	7abb      	ldrb	r3, [r7, #10]
 8001b60:	2b08      	cmp	r3, #8
 8001b62:	d9e8      	bls.n	8001b36 <HAL_UART_RxCpltCallback+0x1b2>

	}


	CountOfAccel++;
 8001b64:	4b1c      	ldr	r3, [pc, #112]	; (8001bd8 <HAL_UART_RxCpltCallback+0x254>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <HAL_UART_RxCpltCallback+0x254>)
 8001b6e:	701a      	strb	r2, [r3, #0]


	if(CountOfAccel==7)  // Считано 7 измерений с каждого датчика
 8001b70:	4b19      	ldr	r3, [pc, #100]	; (8001bd8 <HAL_UART_RxCpltCallback+0x254>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b07      	cmp	r3, #7
 8001b76:	d105      	bne.n	8001b84 <HAL_UART_RxCpltCallback+0x200>
	{
		CountOfAccel=0;
 8001b78:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <HAL_UART_RxCpltCallback+0x254>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]
		metka=1;
 8001b7e:	4b18      	ldr	r3, [pc, #96]	; (8001be0 <HAL_UART_RxCpltCallback+0x25c>)
 8001b80:	2201      	movs	r2, #1
 8001b82:	701a      	strb	r2, [r3, #0]
	}


	if(package[0][0]!=0x68 && package[1][0]!=0x68  && package[2][0]!=0x68 )
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <HAL_UART_RxCpltCallback+0x230>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b68      	cmp	r3, #104	; 0x68
 8001b8a:	d00d      	beq.n	8001ba8 <HAL_UART_RxCpltCallback+0x224>
 8001b8c:	4b09      	ldr	r3, [pc, #36]	; (8001bb4 <HAL_UART_RxCpltCallback+0x230>)
 8001b8e:	7b9b      	ldrb	r3, [r3, #14]
 8001b90:	2b68      	cmp	r3, #104	; 0x68
 8001b92:	d009      	beq.n	8001ba8 <HAL_UART_RxCpltCallback+0x224>
 8001b94:	4b07      	ldr	r3, [pc, #28]	; (8001bb4 <HAL_UART_RxCpltCallback+0x230>)
 8001b96:	7f1b      	ldrb	r3, [r3, #28]
 8001b98:	2b68      	cmp	r3, #104	; 0x68
 8001b9a:	d005      	beq.n	8001ba8 <HAL_UART_RxCpltCallback+0x224>
		{
		CountOfAccel=0;
 8001b9c:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <HAL_UART_RxCpltCallback+0x254>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	701a      	strb	r2, [r3, #0]
		UsartCount=0;
 8001ba2:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <HAL_UART_RxCpltCallback+0x238>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
	}
	*/

}

}
 8001ba8:	bf00      	nop
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	200003c8 	.word	0x200003c8
 8001bb4:	200000a4 	.word	0x200000a4
 8001bb8:	20000bc0 	.word	0x20000bc0
 8001bbc:	200000f0 	.word	0x200000f0
 8001bc0:	200000d0 	.word	0x200000d0
 8001bc4:	20000918 	.word	0x20000918
 8001bc8:	20000b94 	.word	0x20000b94
 8001bcc:	20000810 	.word	0x20000810
 8001bd0:	20000140 	.word	0x20000140
 8001bd4:	20000bc8 	.word	0x20000bc8
 8001bd8:	200000f1 	.word	0x200000f1
 8001bdc:	20000638 	.word	0x20000638
 8001be0:	200000f2 	.word	0x200000f2

08001be4 <HAL_UART_TxCpltCallback>:




void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]


}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
	...

08001c08 <SDCARD_Select>:
/* vim: set ai et ts=4 sw=4: */

#include "sdcard.h"

static void SDCARD_Select() {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SDCARD_CS_GPIO_Port, SDCARD_CS_Pin, GPIO_PIN_RESET);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c12:	4802      	ldr	r0, [pc, #8]	; (8001c1c <SDCARD_Select+0x14>)
 8001c14:	f002 faf6 	bl	8004204 <HAL_GPIO_WritePin>
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40020000 	.word	0x40020000

08001c20 <SDCARD_Unselect>:

void SDCARD_Unselect() {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SDCARD_CS_GPIO_Port, SDCARD_CS_Pin, GPIO_PIN_SET);
 8001c24:	2201      	movs	r2, #1
 8001c26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c2a:	4802      	ldr	r0, [pc, #8]	; (8001c34 <SDCARD_Unselect+0x14>)
 8001c2c:	f002 faea 	bl	8004204 <HAL_GPIO_WritePin>
}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40020000 	.word	0x40020000

08001c38 <SDCARD_ReadR1>:
     ||`----- 5th bit (c): error in the sequence of erase commands
     |`------ 6th bit (b): misaligned addres used in command
     `------- 7th bit (a): command argument outside allowed range
             (8th bit is always zero)
*/
static uint8_t SDCARD_ReadR1() {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af02      	add	r7, sp, #8
    uint8_t r1;
    // make sure FF is transmitted during receive
    uint8_t tx = 0xFF;
 8001c3e:	23ff      	movs	r3, #255	; 0xff
 8001c40:	71bb      	strb	r3, [r7, #6]
    for(;;) {
        HAL_SPI_TransmitReceive(&SDCARD_SPI_PORT, &tx, &r1, sizeof(r1), HAL_MAX_DELAY);
 8001c42:	1dfa      	adds	r2, r7, #7
 8001c44:	1db9      	adds	r1, r7, #6
 8001c46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	4807      	ldr	r0, [pc, #28]	; (8001c6c <SDCARD_ReadR1+0x34>)
 8001c50:	f003 f9ee 	bl	8005030 <HAL_SPI_TransmitReceive>
        if((r1 & 0x80) == 0) // 8th bit alwyas zero, r1 recevied
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	b25b      	sxtb	r3, r3
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	da00      	bge.n	8001c5e <SDCARD_ReadR1+0x26>
        HAL_SPI_TransmitReceive(&SDCARD_SPI_PORT, &tx, &r1, sizeof(r1), HAL_MAX_DELAY);
 8001c5c:	e7f1      	b.n	8001c42 <SDCARD_ReadR1+0xa>
            break;
 8001c5e:	bf00      	nop
    }
    return r1;
 8001c60:	79fb      	ldrb	r3, [r7, #7]
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200007b0 	.word	0x200007b0

08001c70 <SDCARD_WaitDataToken>:
#define DATA_TOKEN_CMD17 0xFE
#define DATA_TOKEN_CMD18 0xFE
#define DATA_TOKEN_CMD24 0xFE
#define DATA_TOKEN_CMD25 0xFC

static int SDCARD_WaitDataToken(uint8_t token) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af02      	add	r7, sp, #8
 8001c76:	4603      	mov	r3, r0
 8001c78:	71fb      	strb	r3, [r7, #7]
    uint8_t fb;
    // make sure FF is transmitted during receive
    uint8_t tx = 0xFF;
 8001c7a:	23ff      	movs	r3, #255	; 0xff
 8001c7c:	73bb      	strb	r3, [r7, #14]
    for(;;) {
        HAL_SPI_TransmitReceive(&SDCARD_SPI_PORT, &tx, &fb, sizeof(fb), HAL_MAX_DELAY);
 8001c7e:	f107 020f 	add.w	r2, r7, #15
 8001c82:	f107 010e 	add.w	r1, r7, #14
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	4809      	ldr	r0, [pc, #36]	; (8001cb4 <SDCARD_WaitDataToken+0x44>)
 8001c90:	f003 f9ce 	bl	8005030 <HAL_SPI_TransmitReceive>
        if(fb == token)
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	79fa      	ldrb	r2, [r7, #7]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d005      	beq.n	8001ca8 <SDCARD_WaitDataToken+0x38>
            break;

        if(fb != 0xFF)
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
 8001c9e:	2bff      	cmp	r3, #255	; 0xff
 8001ca0:	d0ed      	beq.n	8001c7e <SDCARD_WaitDataToken+0xe>
            return -1;
 8001ca2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ca6:	e001      	b.n	8001cac <SDCARD_WaitDataToken+0x3c>
            break;
 8001ca8:	bf00      	nop
    }
    return 0;
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3710      	adds	r7, #16
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	200007b0 	.word	0x200007b0

08001cb8 <SDCARD_ReadBytes>:

static int SDCARD_ReadBytes(uint8_t* buff, size_t buff_size) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af02      	add	r7, sp, #8
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
    // make sure FF is transmitted during receive
    uint8_t tx = 0xFF;
 8001cc2:	23ff      	movs	r3, #255	; 0xff
 8001cc4:	73fb      	strb	r3, [r7, #15]
    while(buff_size > 0) {
 8001cc6:	e00f      	b.n	8001ce8 <SDCARD_ReadBytes+0x30>
        HAL_SPI_TransmitReceive(&SDCARD_SPI_PORT, &tx, buff, 1, HAL_MAX_DELAY);
 8001cc8:	f107 010f 	add.w	r1, r7, #15
 8001ccc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	4808      	ldr	r0, [pc, #32]	; (8001cf8 <SDCARD_ReadBytes+0x40>)
 8001cd8:	f003 f9aa 	bl	8005030 <HAL_SPI_TransmitReceive>
        buff++;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	607b      	str	r3, [r7, #4]
        buff_size--;
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1ec      	bne.n	8001cc8 <SDCARD_ReadBytes+0x10>
    }

    return 0;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3710      	adds	r7, #16
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	200007b0 	.word	0x200007b0

08001cfc <SDCARD_WaitNotBusy>:

static int SDCARD_WaitNotBusy() {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
    uint8_t busy;
    do {
        if(SDCARD_ReadBytes(&busy, sizeof(busy)) < 0) {
 8001d02:	1dfb      	adds	r3, r7, #7
 8001d04:	2101      	movs	r1, #1
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff ffd6 	bl	8001cb8 <SDCARD_ReadBytes>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	da02      	bge.n	8001d18 <SDCARD_WaitNotBusy+0x1c>
            return -1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d16:	e003      	b.n	8001d20 <SDCARD_WaitNotBusy+0x24>
        }
    } while(busy != 0xFF);
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	2bff      	cmp	r3, #255	; 0xff
 8001d1c:	d1f1      	bne.n	8001d02 <SDCARD_WaitNotBusy+0x6>

    return 0;
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <SDCARD_Init>:
 
int SDCARD_Init() {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0

    Set DI and CS high and apply 74 or more clock pulses to SCLK. Without this
    step under certain circumstances SD-card will not work. For instance, when
    multiple SPI devices are sharing the same bus (i.e. MISO, MOSI, CS).
    */
    SDCARD_Unselect();
 8001d2e:	f7ff ff77 	bl	8001c20 <SDCARD_Unselect>

    uint8_t high = 0xFF;
 8001d32:	23ff      	movs	r3, #255	; 0xff
 8001d34:	72bb      	strb	r3, [r7, #10]
    for(int i = 0; i < 10; i++) { // 80 clock pulses
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	e00a      	b.n	8001d52 <SDCARD_Init+0x2a>
        HAL_SPI_Transmit(&SDCARD_SPI_PORT, &high, sizeof(high), HAL_MAX_DELAY);
 8001d3c:	f107 010a 	add.w	r1, r7, #10
 8001d40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d44:	2201      	movs	r2, #1
 8001d46:	4868      	ldr	r0, [pc, #416]	; (8001ee8 <SDCARD_Init+0x1c0>)
 8001d48:	f003 f83e 	bl	8004dc8 <HAL_SPI_Transmit>
    for(int i = 0; i < 10; i++) { // 80 clock pulses
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2b09      	cmp	r3, #9
 8001d56:	ddf1      	ble.n	8001d3c <SDCARD_Init+0x14>
    }

    SDCARD_Select();
 8001d58:	f7ff ff56 	bl	8001c08 <SDCARD_Select>
    /*
    Step 2.
    
    Send CMD0 (GO_IDLE_STATE): Reset the SD card.
    */
    if(SDCARD_WaitNotBusy() < 0) { // keep this!
 8001d5c:	f7ff ffce 	bl	8001cfc <SDCARD_WaitNotBusy>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	da04      	bge.n	8001d70 <SDCARD_Init+0x48>
        SDCARD_Unselect();
 8001d66:	f7ff ff5b 	bl	8001c20 <SDCARD_Unselect>
        return -1;
 8001d6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d6e:	e0b6      	b.n	8001ede <SDCARD_Init+0x1b6>
    }

    {
        static const uint8_t cmd[] =
            { 0x40 | 0x00 /* CMD0 */, 0x00, 0x00, 0x00, 0x00 /* ARG = 0 */, (0x4A << 1) | 1 /* CRC7 + end bit */ };
        HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001d70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d74:	2206      	movs	r2, #6
 8001d76:	495d      	ldr	r1, [pc, #372]	; (8001eec <SDCARD_Init+0x1c4>)
 8001d78:	485b      	ldr	r0, [pc, #364]	; (8001ee8 <SDCARD_Init+0x1c0>)
 8001d7a:	f003 f825 	bl	8004dc8 <HAL_SPI_Transmit>
    }

    if(SDCARD_ReadR1() != 0x01) {
 8001d7e:	f7ff ff5b 	bl	8001c38 <SDCARD_ReadR1>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d004      	beq.n	8001d92 <SDCARD_Init+0x6a>
        SDCARD_Unselect();
 8001d88:	f7ff ff4a 	bl	8001c20 <SDCARD_Unselect>
        return -1;
 8001d8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d90:	e0a5      	b.n	8001ede <SDCARD_Init+0x1b6>
    MMC version 3. If accepted, R7 response (R1(0x01) + 32-bit return value)
    will be returned. The lower 12 bits in the return value 0x1AA means that
    the card is SDC version 2 and it can work at voltage range of 2.7 to 3.6
    volts. If not the case, the card should be rejected.
    */
    if(SDCARD_WaitNotBusy() < 0) { // keep this!
 8001d92:	f7ff ffb3 	bl	8001cfc <SDCARD_WaitNotBusy>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	da04      	bge.n	8001da6 <SDCARD_Init+0x7e>
        SDCARD_Unselect();
 8001d9c:	f7ff ff40 	bl	8001c20 <SDCARD_Unselect>
        return -1;
 8001da0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001da4:	e09b      	b.n	8001ede <SDCARD_Init+0x1b6>
    }

    {
        static const uint8_t cmd[] =
            { 0x40 | 0x08 /* CMD8 */, 0x00, 0x00, 0x01, 0xAA /* ARG */, (0x43 << 1) | 1 /* CRC7 + end bit */ };
        HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001da6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001daa:	2206      	movs	r2, #6
 8001dac:	4950      	ldr	r1, [pc, #320]	; (8001ef0 <SDCARD_Init+0x1c8>)
 8001dae:	484e      	ldr	r0, [pc, #312]	; (8001ee8 <SDCARD_Init+0x1c0>)
 8001db0:	f003 f80a 	bl	8004dc8 <HAL_SPI_Transmit>
    }

    if(SDCARD_ReadR1() != 0x01) {
 8001db4:	f7ff ff40 	bl	8001c38 <SDCARD_ReadR1>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d004      	beq.n	8001dc8 <SDCARD_Init+0xa0>
        SDCARD_Unselect();
 8001dbe:	f7ff ff2f 	bl	8001c20 <SDCARD_Unselect>
        return -2; // not an SDHC/SDXC card (i.e. SDSC, not supported)
 8001dc2:	f06f 0301 	mvn.w	r3, #1
 8001dc6:	e08a      	b.n	8001ede <SDCARD_Init+0x1b6>
    }

    {
        uint8_t resp[4];
        if(SDCARD_ReadBytes(resp, sizeof(resp)) < 0) {
 8001dc8:	1d3b      	adds	r3, r7, #4
 8001dca:	2104      	movs	r1, #4
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff73 	bl	8001cb8 <SDCARD_ReadBytes>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	da04      	bge.n	8001de2 <SDCARD_Init+0xba>
            SDCARD_Unselect();
 8001dd8:	f7ff ff22 	bl	8001c20 <SDCARD_Unselect>
            return -3;
 8001ddc:	f06f 0302 	mvn.w	r3, #2
 8001de0:	e07d      	b.n	8001ede <SDCARD_Init+0x1b6>
        }

        if(((resp[2] & 0x01) != 1) || (resp[3] != 0xAA)) {
 8001de2:	79bb      	ldrb	r3, [r7, #6]
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d002      	beq.n	8001df2 <SDCARD_Init+0xca>
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	2baa      	cmp	r3, #170	; 0xaa
 8001df0:	d004      	beq.n	8001dfc <SDCARD_Init+0xd4>
            SDCARD_Unselect();
 8001df2:	f7ff ff15 	bl	8001c20 <SDCARD_Unselect>
            return -4;
 8001df6:	f06f 0303 	mvn.w	r3, #3
 8001dfa:	e070      	b.n	8001ede <SDCARD_Init+0x1b6>
    Step 4.

    And then initiate initialization with ACMD41 with HCS flag (bit 30).
    */
    for(;;) {
        if(SDCARD_WaitNotBusy() < 0) { // keep this!
 8001dfc:	f7ff ff7e 	bl	8001cfc <SDCARD_WaitNotBusy>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	da04      	bge.n	8001e10 <SDCARD_Init+0xe8>
            SDCARD_Unselect();
 8001e06:	f7ff ff0b 	bl	8001c20 <SDCARD_Unselect>
            return -1;
 8001e0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e0e:	e066      	b.n	8001ede <SDCARD_Init+0x1b6>
        }

        {
            static const uint8_t cmd[] =
                { 0x40 | 0x37 /* CMD55 */, 0x00, 0x00, 0x00, 0x00 /* ARG */, (0x7F << 1) | 1 /* CRC7 + end bit */ };
            HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001e10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e14:	2206      	movs	r2, #6
 8001e16:	4937      	ldr	r1, [pc, #220]	; (8001ef4 <SDCARD_Init+0x1cc>)
 8001e18:	4833      	ldr	r0, [pc, #204]	; (8001ee8 <SDCARD_Init+0x1c0>)
 8001e1a:	f002 ffd5 	bl	8004dc8 <HAL_SPI_Transmit>
        }

        if(SDCARD_ReadR1() != 0x01) {
 8001e1e:	f7ff ff0b 	bl	8001c38 <SDCARD_ReadR1>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d004      	beq.n	8001e32 <SDCARD_Init+0x10a>
            SDCARD_Unselect();
 8001e28:	f7ff fefa 	bl	8001c20 <SDCARD_Unselect>
            return -5;
 8001e2c:	f06f 0304 	mvn.w	r3, #4
 8001e30:	e055      	b.n	8001ede <SDCARD_Init+0x1b6>
        }

        if(SDCARD_WaitNotBusy() < 0) { // keep this!
 8001e32:	f7ff ff63 	bl	8001cfc <SDCARD_WaitNotBusy>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	da04      	bge.n	8001e46 <SDCARD_Init+0x11e>
            SDCARD_Unselect();
 8001e3c:	f7ff fef0 	bl	8001c20 <SDCARD_Unselect>
            return -1;
 8001e40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e44:	e04b      	b.n	8001ede <SDCARD_Init+0x1b6>
        }

        {
            static const uint8_t cmd[] =
                { 0x40 | 0x29 /* ACMD41 */, 0x40, 0x00, 0x00, 0x00 /* ARG */, (0x7F << 1) | 1 /* CRC7 + end bit */ };
            HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001e46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e4a:	2206      	movs	r2, #6
 8001e4c:	492a      	ldr	r1, [pc, #168]	; (8001ef8 <SDCARD_Init+0x1d0>)
 8001e4e:	4826      	ldr	r0, [pc, #152]	; (8001ee8 <SDCARD_Init+0x1c0>)
 8001e50:	f002 ffba 	bl	8004dc8 <HAL_SPI_Transmit>
        }

        uint8_t r1 = SDCARD_ReadR1();
 8001e54:	f7ff fef0 	bl	8001c38 <SDCARD_ReadR1>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	72fb      	strb	r3, [r7, #11]
        if(r1 == 0x00) {
 8001e5c:	7afb      	ldrb	r3, [r7, #11]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d007      	beq.n	8001e72 <SDCARD_Init+0x14a>
            break;
        }

        if(r1 != 0x01) {
 8001e62:	7afb      	ldrb	r3, [r7, #11]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d0c9      	beq.n	8001dfc <SDCARD_Init+0xd4>
            SDCARD_Unselect();
 8001e68:	f7ff feda 	bl	8001c20 <SDCARD_Unselect>
            return -6;
 8001e6c:	f06f 0305 	mvn.w	r3, #5
 8001e70:	e035      	b.n	8001ede <SDCARD_Init+0x1b6>
            break;
 8001e72:	bf00      	nop

    After the initialization completed, read OCR register with CMD58 and check
    CCS flag (bit 30). When it is set, the card is a high-capacity card known
    as SDHC/SDXC.
    */
    if(SDCARD_WaitNotBusy() < 0) { // keep this!
 8001e74:	f7ff ff42 	bl	8001cfc <SDCARD_WaitNotBusy>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	da04      	bge.n	8001e88 <SDCARD_Init+0x160>
        SDCARD_Unselect();
 8001e7e:	f7ff fecf 	bl	8001c20 <SDCARD_Unselect>
        return -1;
 8001e82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e86:	e02a      	b.n	8001ede <SDCARD_Init+0x1b6>
    }

    {
        static const uint8_t cmd[] =
            { 0x40 | 0x3A /* CMD58 */, 0x00, 0x00, 0x00, 0x00 /* ARG */, (0x7F << 1) | 1 /* CRC7 + end bit */ };
        HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001e88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e8c:	2206      	movs	r2, #6
 8001e8e:	491b      	ldr	r1, [pc, #108]	; (8001efc <SDCARD_Init+0x1d4>)
 8001e90:	4815      	ldr	r0, [pc, #84]	; (8001ee8 <SDCARD_Init+0x1c0>)
 8001e92:	f002 ff99 	bl	8004dc8 <HAL_SPI_Transmit>
    }

    if(SDCARD_ReadR1() != 0x00) {
 8001e96:	f7ff fecf 	bl	8001c38 <SDCARD_ReadR1>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d004      	beq.n	8001eaa <SDCARD_Init+0x182>
        SDCARD_Unselect();
 8001ea0:	f7ff febe 	bl	8001c20 <SDCARD_Unselect>
        return -7;
 8001ea4:	f06f 0306 	mvn.w	r3, #6
 8001ea8:	e019      	b.n	8001ede <SDCARD_Init+0x1b6>
    }

    {
        uint8_t resp[4];
        if(SDCARD_ReadBytes(resp, sizeof(resp)) < 0) {
 8001eaa:	463b      	mov	r3, r7
 8001eac:	2104      	movs	r1, #4
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff ff02 	bl	8001cb8 <SDCARD_ReadBytes>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	da04      	bge.n	8001ec4 <SDCARD_Init+0x19c>
            SDCARD_Unselect();
 8001eba:	f7ff feb1 	bl	8001c20 <SDCARD_Unselect>
            return -8;
 8001ebe:	f06f 0307 	mvn.w	r3, #7
 8001ec2:	e00c      	b.n	8001ede <SDCARD_Init+0x1b6>
        }

        if((resp[0] & 0xC0) != 0xC0) {
 8001ec4:	783b      	ldrb	r3, [r7, #0]
 8001ec6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001eca:	2bc0      	cmp	r3, #192	; 0xc0
 8001ecc:	d004      	beq.n	8001ed8 <SDCARD_Init+0x1b0>
            SDCARD_Unselect();
 8001ece:	f7ff fea7 	bl	8001c20 <SDCARD_Unselect>
            return -9;
 8001ed2:	f06f 0308 	mvn.w	r3, #8
 8001ed6:	e002      	b.n	8001ede <SDCARD_Init+0x1b6>
        }
    }

    SDCARD_Unselect();
 8001ed8:	f7ff fea2 	bl	8001c20 <SDCARD_Unselect>
    return 0;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	200007b0 	.word	0x200007b0
 8001eec:	08007bbc 	.word	0x08007bbc
 8001ef0:	08007bc4 	.word	0x08007bc4
 8001ef4:	08007bcc 	.word	0x08007bcc
 8001ef8:	08007bd4 	.word	0x08007bd4
 8001efc:	08007bdc 	.word	0x08007bdc

08001f00 <SDCARD_GetBlocksNumber>:


int SDCARD_GetBlocksNumber(uint32_t* num) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
    uint8_t csd[16];
    uint8_t crc[2];

    SDCARD_Select();
 8001f08:	f7ff fe7e 	bl	8001c08 <SDCARD_Select>

    if(SDCARD_WaitNotBusy() < 0) { // keep this!
 8001f0c:	f7ff fef6 	bl	8001cfc <SDCARD_WaitNotBusy>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	da04      	bge.n	8001f20 <SDCARD_GetBlocksNumber+0x20>
        SDCARD_Unselect();
 8001f16:	f7ff fe83 	bl	8001c20 <SDCARD_Unselect>
        return -1;
 8001f1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f1e:	e057      	b.n	8001fd0 <SDCARD_GetBlocksNumber+0xd0>

    /* CMD9 (SEND_CSD) command */
    {
        static const uint8_t cmd[] =
            { 0x40 | 0x09 /* CMD9 */, 0x00, 0x00, 0x00, 0x00 /* ARG */, (0x7F << 1) | 1 /* CRC7 + end bit */ };
        HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001f20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f24:	2206      	movs	r2, #6
 8001f26:	492c      	ldr	r1, [pc, #176]	; (8001fd8 <SDCARD_GetBlocksNumber+0xd8>)
 8001f28:	482c      	ldr	r0, [pc, #176]	; (8001fdc <SDCARD_GetBlocksNumber+0xdc>)
 8001f2a:	f002 ff4d 	bl	8004dc8 <HAL_SPI_Transmit>
    }

    if(SDCARD_ReadR1() != 0x00) {
 8001f2e:	f7ff fe83 	bl	8001c38 <SDCARD_ReadR1>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d004      	beq.n	8001f42 <SDCARD_GetBlocksNumber+0x42>
        SDCARD_Unselect();
 8001f38:	f7ff fe72 	bl	8001c20 <SDCARD_Unselect>
        return -2;
 8001f3c:	f06f 0301 	mvn.w	r3, #1
 8001f40:	e046      	b.n	8001fd0 <SDCARD_GetBlocksNumber+0xd0>
    }

    if(SDCARD_WaitDataToken(DATA_TOKEN_CMD9) < 0) {
 8001f42:	20fe      	movs	r0, #254	; 0xfe
 8001f44:	f7ff fe94 	bl	8001c70 <SDCARD_WaitDataToken>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	da04      	bge.n	8001f58 <SDCARD_GetBlocksNumber+0x58>
        SDCARD_Unselect();
 8001f4e:	f7ff fe67 	bl	8001c20 <SDCARD_Unselect>
        return -3;
 8001f52:	f06f 0302 	mvn.w	r3, #2
 8001f56:	e03b      	b.n	8001fd0 <SDCARD_GetBlocksNumber+0xd0>
    }

    if(SDCARD_ReadBytes(csd, sizeof(csd)) < 0) {
 8001f58:	f107 030c 	add.w	r3, r7, #12
 8001f5c:	2110      	movs	r1, #16
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff feaa 	bl	8001cb8 <SDCARD_ReadBytes>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	da04      	bge.n	8001f74 <SDCARD_GetBlocksNumber+0x74>
        SDCARD_Unselect();
 8001f6a:	f7ff fe59 	bl	8001c20 <SDCARD_Unselect>
        return -4;
 8001f6e:	f06f 0303 	mvn.w	r3, #3
 8001f72:	e02d      	b.n	8001fd0 <SDCARD_GetBlocksNumber+0xd0>
    }

    if(SDCARD_ReadBytes(crc, sizeof(crc)) < 0) {
 8001f74:	f107 0308 	add.w	r3, r7, #8
 8001f78:	2102      	movs	r1, #2
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff fe9c 	bl	8001cb8 <SDCARD_ReadBytes>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	da04      	bge.n	8001f90 <SDCARD_GetBlocksNumber+0x90>
        SDCARD_Unselect();
 8001f86:	f7ff fe4b 	bl	8001c20 <SDCARD_Unselect>
        return -5;
 8001f8a:	f06f 0304 	mvn.w	r3, #4
 8001f8e:	e01f      	b.n	8001fd0 <SDCARD_GetBlocksNumber+0xd0>
    }

    SDCARD_Unselect();
 8001f90:	f7ff fe46 	bl	8001c20 <SDCARD_Unselect>

    // first byte is VVxxxxxxxx where VV is csd.version
    if((csd[0] & 0xC0) != 0x40) // csd.version != 1
 8001f94:	7b3b      	ldrb	r3, [r7, #12]
 8001f96:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001f9a:	2b40      	cmp	r3, #64	; 0x40
 8001f9c:	d002      	beq.n	8001fa4 <SDCARD_GetBlocksNumber+0xa4>
        return -6;
 8001f9e:	f06f 0305 	mvn.w	r3, #5
 8001fa2:	e015      	b.n	8001fd0 <SDCARD_GetBlocksNumber+0xd0>

    uint32_t tmp = csd[7] & 0x3F; // two bits are reserved
 8001fa4:	7cfb      	ldrb	r3, [r7, #19]
 8001fa6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001faa:	61fb      	str	r3, [r7, #28]
    tmp = (tmp << 8) | csd[8];
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	021b      	lsls	r3, r3, #8
 8001fb0:	7d3a      	ldrb	r2, [r7, #20]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61fb      	str	r3, [r7, #28]
    tmp = (tmp << 8) | csd[9];
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	021b      	lsls	r3, r3, #8
 8001fba:	7d7a      	ldrb	r2, [r7, #21]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	61fb      	str	r3, [r7, #28]
    // Full volume: (C_SIZE+1)*512KByte == (C_SIZE+1)<<19
    // Block size: 512Byte == 1<<9
    // Blocks number: CARD_SIZE/BLOCK_SIZE = (C_SIZE+1)*(1<<19) / (1<<9) = (C_SIZE+1)*(1<<10)
    tmp = (tmp + 1) << 10;
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	029b      	lsls	r3, r3, #10
 8001fc6:	61fb      	str	r3, [r7, #28]
    *num = tmp;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69fa      	ldr	r2, [r7, #28]
 8001fcc:	601a      	str	r2, [r3, #0]

    return 0;
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3720      	adds	r7, #32
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	08007be4 	.word	0x08007be4
 8001fdc:	200007b0 	.word	0x200007b0

08001fe0 <SDCARD_WriteSingleBlock>:
    SDCARD_Unselect();
    return 0;
}


int SDCARD_WriteSingleBlock(uint32_t blockNum, const uint8_t* buff) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
    SDCARD_Select();
 8001fea:	f7ff fe0d 	bl	8001c08 <SDCARD_Select>

    if(SDCARD_WaitNotBusy() < 0) { // keep this!
 8001fee:	f7ff fe85 	bl	8001cfc <SDCARD_WaitNotBusy>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	da04      	bge.n	8002002 <SDCARD_WriteSingleBlock+0x22>
        SDCARD_Unselect();
 8001ff8:	f7ff fe12 	bl	8001c20 <SDCARD_Unselect>
        return -1;
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002000:	e05e      	b.n	80020c0 <SDCARD_WriteSingleBlock+0xe0>
    }

    /* CMD24 (WRITE_BLOCK) command */
    uint8_t cmd[] = {
 8002002:	2358      	movs	r3, #88	; 0x58
 8002004:	743b      	strb	r3, [r7, #16]
        0x40 | 0x18 /* CMD24 */,
        (blockNum >> 24) & 0xFF, /* ARG */
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	0e1b      	lsrs	r3, r3, #24
    uint8_t cmd[] = {
 800200a:	b2db      	uxtb	r3, r3
 800200c:	747b      	strb	r3, [r7, #17]
        (blockNum >> 16) & 0xFF,
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	0c1b      	lsrs	r3, r3, #16
    uint8_t cmd[] = {
 8002012:	b2db      	uxtb	r3, r3
 8002014:	74bb      	strb	r3, [r7, #18]
        (blockNum >> 8) & 0xFF,
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	0a1b      	lsrs	r3, r3, #8
    uint8_t cmd[] = {
 800201a:	b2db      	uxtb	r3, r3
 800201c:	74fb      	strb	r3, [r7, #19]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	753b      	strb	r3, [r7, #20]
 8002024:	23ff      	movs	r3, #255	; 0xff
 8002026:	757b      	strb	r3, [r7, #21]
        blockNum & 0xFF,
        (0x7F << 1) | 1 /* CRC7 + end bit */
    };
    HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8002028:	f107 0110 	add.w	r1, r7, #16
 800202c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002030:	2206      	movs	r2, #6
 8002032:	4825      	ldr	r0, [pc, #148]	; (80020c8 <SDCARD_WriteSingleBlock+0xe8>)
 8002034:	f002 fec8 	bl	8004dc8 <HAL_SPI_Transmit>

    if(SDCARD_ReadR1() != 0x00) {
 8002038:	f7ff fdfe 	bl	8001c38 <SDCARD_ReadR1>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d004      	beq.n	800204c <SDCARD_WriteSingleBlock+0x6c>
        SDCARD_Unselect();
 8002042:	f7ff fded 	bl	8001c20 <SDCARD_Unselect>
        return -2;
 8002046:	f06f 0301 	mvn.w	r3, #1
 800204a:	e039      	b.n	80020c0 <SDCARD_WriteSingleBlock+0xe0>
    }

    uint8_t dataToken = DATA_TOKEN_CMD24;
 800204c:	23fe      	movs	r3, #254	; 0xfe
 800204e:	73fb      	strb	r3, [r7, #15]
    uint8_t crc[2] = { 0xFF, 0xFF };
 8002050:	4b1e      	ldr	r3, [pc, #120]	; (80020cc <SDCARD_WriteSingleBlock+0xec>)
 8002052:	881b      	ldrh	r3, [r3, #0]
 8002054:	81bb      	strh	r3, [r7, #12]
    HAL_SPI_Transmit(&SDCARD_SPI_PORT, &dataToken, sizeof(dataToken), HAL_MAX_DELAY);
 8002056:	f107 010f 	add.w	r1, r7, #15
 800205a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800205e:	2201      	movs	r2, #1
 8002060:	4819      	ldr	r0, [pc, #100]	; (80020c8 <SDCARD_WriteSingleBlock+0xe8>)
 8002062:	f002 feb1 	bl	8004dc8 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)buff, 512, HAL_MAX_DELAY);
 8002066:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800206a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800206e:	6839      	ldr	r1, [r7, #0]
 8002070:	4815      	ldr	r0, [pc, #84]	; (80020c8 <SDCARD_WriteSingleBlock+0xe8>)
 8002072:	f002 fea9 	bl	8004dc8 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&SDCARD_SPI_PORT, crc, sizeof(crc), HAL_MAX_DELAY);
 8002076:	f107 010c 	add.w	r1, r7, #12
 800207a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800207e:	2202      	movs	r2, #2
 8002080:	4811      	ldr	r0, [pc, #68]	; (80020c8 <SDCARD_WriteSingleBlock+0xe8>)
 8002082:	f002 fea1 	bl	8004dc8 <HAL_SPI_Transmit>
            010 - Data accepted
            101 - Data rejected due to CRC error
            110 - Data rejected due to write error
    */
    uint8_t dataResp;
    SDCARD_ReadBytes(&dataResp, sizeof(dataResp));
 8002086:	f107 030b 	add.w	r3, r7, #11
 800208a:	2101      	movs	r1, #1
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fe13 	bl	8001cb8 <SDCARD_ReadBytes>
    if((dataResp & 0x1F) != 0x05) { // data rejected
 8002092:	7afb      	ldrb	r3, [r7, #11]
 8002094:	f003 031f 	and.w	r3, r3, #31
 8002098:	2b05      	cmp	r3, #5
 800209a:	d004      	beq.n	80020a6 <SDCARD_WriteSingleBlock+0xc6>
        SDCARD_Unselect();
 800209c:	f7ff fdc0 	bl	8001c20 <SDCARD_Unselect>
        return -3;
 80020a0:	f06f 0302 	mvn.w	r3, #2
 80020a4:	e00c      	b.n	80020c0 <SDCARD_WriteSingleBlock+0xe0>
    }

    if(SDCARD_WaitNotBusy() < 0) {
 80020a6:	f7ff fe29 	bl	8001cfc <SDCARD_WaitNotBusy>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	da04      	bge.n	80020ba <SDCARD_WriteSingleBlock+0xda>
        SDCARD_Unselect();
 80020b0:	f7ff fdb6 	bl	8001c20 <SDCARD_Unselect>
        return -4;
 80020b4:	f06f 0303 	mvn.w	r3, #3
 80020b8:	e002      	b.n	80020c0 <SDCARD_WriteSingleBlock+0xe0>
    }

    SDCARD_Unselect();
 80020ba:	f7ff fdb1 	bl	8001c20 <SDCARD_Unselect>
    return 0;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	200007b0 	.word	0x200007b0
 80020cc:	08007ba0 	.word	0x08007ba0

080020d0 <SPICmd8bit>:
**Input:    WrPara
**Output:   none
**note:     use for burst mode
**********************************************************/
void SPICmd8bit(uint8_t WrPara)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	4603      	mov	r3, r0
 80020d8:	71fb      	strb	r3, [r7, #7]
	//NSS_L();
  HAL_SPI_Transmit(&hspi1,&WrPara,sizeof(WrPara),10);
 80020da:	1df9      	adds	r1, r7, #7
 80020dc:	230a      	movs	r3, #10
 80020de:	2201      	movs	r2, #1
 80020e0:	4803      	ldr	r0, [pc, #12]	; (80020f0 <SPICmd8bit+0x20>)
 80020e2:	f002 fe71 	bl	8004dc8 <HAL_SPI_Transmit>
}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000bcc 	.word	0x20000bcc

080020f4 <SPIWrite>:
**Function: SPI Write CMD
**Input:    uint8_t address & uint8_t data
**Output:   None
**********************************************************/
void SPIWrite(uint8_t adr, uint8_t WrPara)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	460a      	mov	r2, r1
 80020fe:	71fb      	strb	r3, [r7, #7]
 8002100:	4613      	mov	r3, r2
 8002102:	71bb      	strb	r3, [r7, #6]
	NSS_L();
 8002104:	2200      	movs	r2, #0
 8002106:	2140      	movs	r1, #64	; 0x40
 8002108:	480b      	ldr	r0, [pc, #44]	; (8002138 <SPIWrite+0x44>)
 800210a:	f002 f87b 	bl	8004204 <HAL_GPIO_WritePin>
	SPICmd8bit(adr|0x80);
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002114:	b2db      	uxtb	r3, r3
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff ffda 	bl	80020d0 <SPICmd8bit>
	SPICmd8bit(WrPara);
 800211c:	79bb      	ldrb	r3, [r7, #6]
 800211e:	4618      	mov	r0, r3
 8002120:	f7ff ffd6 	bl	80020d0 <SPICmd8bit>
	NSS_H();
 8002124:	2201      	movs	r2, #1
 8002126:	2140      	movs	r1, #64	; 0x40
 8002128:	4803      	ldr	r0, [pc, #12]	; (8002138 <SPIWrite+0x44>)
 800212a:	f002 f86b 	bl	8004204 <HAL_GPIO_WritePin>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	40020400 	.word	0x40020400

0800213c <BurstWrite>:
**          ptr-----data buffer point for write
**          length--how many bytes for write
**Output:   none
**********************************************************/
void BurstWrite(uint8_t adr, const uint8_t *ptr, uint8_t length)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	6039      	str	r1, [r7, #0]
 8002146:	71fb      	strb	r3, [r7, #7]
 8002148:	4613      	mov	r3, r2
 800214a:	71bb      	strb	r3, [r7, #6]
  uint8_t i;

  if(length<=1)
 800214c:	79bb      	ldrb	r3, [r7, #6]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d922      	bls.n	8002198 <BurstWrite+0x5c>
    return;
  else
  {
	  NSS_L();
 8002152:	2200      	movs	r2, #0
 8002154:	2140      	movs	r1, #64	; 0x40
 8002156:	4812      	ldr	r0, [pc, #72]	; (80021a0 <BurstWrite+0x64>)
 8002158:	f002 f854 	bl	8004204 <HAL_GPIO_WritePin>
    SPICmd8bit(adr|0x80);
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002162:	b2db      	uxtb	r3, r3
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ffb3 	bl	80020d0 <SPICmd8bit>
    for(i=0;i<length;i++)
 800216a:	2300      	movs	r3, #0
 800216c:	73fb      	strb	r3, [r7, #15]
 800216e:	e009      	b.n	8002184 <BurstWrite+0x48>
		SPICmd8bit(ptr[i]);
 8002170:	7bfb      	ldrb	r3, [r7, #15]
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	4413      	add	r3, r2
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff ffa9 	bl	80020d0 <SPICmd8bit>
    for(i=0;i<length;i++)
 800217e:	7bfb      	ldrb	r3, [r7, #15]
 8002180:	3301      	adds	r3, #1
 8002182:	73fb      	strb	r3, [r7, #15]
 8002184:	7bfa      	ldrb	r2, [r7, #15]
 8002186:	79bb      	ldrb	r3, [r7, #6]
 8002188:	429a      	cmp	r2, r3
 800218a:	d3f1      	bcc.n	8002170 <BurstWrite+0x34>
    NSS_H();
 800218c:	2201      	movs	r2, #1
 800218e:	2140      	movs	r1, #64	; 0x40
 8002190:	4803      	ldr	r0, [pc, #12]	; (80021a0 <BurstWrite+0x64>)
 8002192:	f002 f837 	bl	8004204 <HAL_GPIO_WritePin>
 8002196:	e000      	b.n	800219a <BurstWrite+0x5e>
    return;
 8002198:	bf00      	nop
  }
}
 800219a:	3710      	adds	r7, #16
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40020400 	.word	0x40020400

080021a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	607b      	str	r3, [r7, #4]
 80021ae:	4b10      	ldr	r3, [pc, #64]	; (80021f0 <HAL_MspInit+0x4c>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	4a0f      	ldr	r2, [pc, #60]	; (80021f0 <HAL_MspInit+0x4c>)
 80021b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ba:	4b0d      	ldr	r3, [pc, #52]	; (80021f0 <HAL_MspInit+0x4c>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021c2:	607b      	str	r3, [r7, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	603b      	str	r3, [r7, #0]
 80021ca:	4b09      	ldr	r3, [pc, #36]	; (80021f0 <HAL_MspInit+0x4c>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	4a08      	ldr	r2, [pc, #32]	; (80021f0 <HAL_MspInit+0x4c>)
 80021d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021d4:	6413      	str	r3, [r2, #64]	; 0x40
 80021d6:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <HAL_MspInit+0x4c>)
 80021d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021de:	603b      	str	r3, [r7, #0]
 80021e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80021e2:	2007      	movs	r0, #7
 80021e4:	f001 fa16 	bl	8003614 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40023800 	.word	0x40023800

080021f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08c      	sub	sp, #48	; 0x30
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 031c 	add.w	r3, r7, #28
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a4a      	ldr	r2, [pc, #296]	; (800233c <HAL_SPI_MspInit+0x148>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d12c      	bne.n	8002270 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	61bb      	str	r3, [r7, #24]
 800221a:	4b49      	ldr	r3, [pc, #292]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221e:	4a48      	ldr	r2, [pc, #288]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 8002220:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002224:	6453      	str	r3, [r2, #68]	; 0x44
 8002226:	4b46      	ldr	r3, [pc, #280]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800222e:	61bb      	str	r3, [r7, #24]
 8002230:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	4b42      	ldr	r3, [pc, #264]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	4a41      	ldr	r2, [pc, #260]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6313      	str	r3, [r2, #48]	; 0x30
 8002242:	4b3f      	ldr	r3, [pc, #252]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800224e:	23e0      	movs	r3, #224	; 0xe0
 8002250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225a:	2303      	movs	r3, #3
 800225c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800225e:	2305      	movs	r3, #5
 8002260:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002262:	f107 031c 	add.w	r3, r7, #28
 8002266:	4619      	mov	r1, r3
 8002268:	4836      	ldr	r0, [pc, #216]	; (8002344 <HAL_SPI_MspInit+0x150>)
 800226a:	f001 fe21 	bl	8003eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800226e:	e060      	b.n	8002332 <HAL_SPI_MspInit+0x13e>
  else if(hspi->Instance==SPI3)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a34      	ldr	r2, [pc, #208]	; (8002348 <HAL_SPI_MspInit+0x154>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d15b      	bne.n	8002332 <HAL_SPI_MspInit+0x13e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	4b30      	ldr	r3, [pc, #192]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	4a2f      	ldr	r2, [pc, #188]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 8002284:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002288:	6413      	str	r3, [r2, #64]	; 0x40
 800228a:	4b2d      	ldr	r3, [pc, #180]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	60fb      	str	r3, [r7, #12]
 800229a:	4b29      	ldr	r3, [pc, #164]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	4a28      	ldr	r2, [pc, #160]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 80022a0:	f043 0302 	orr.w	r3, r3, #2
 80022a4:	6313      	str	r3, [r2, #48]	; 0x30
 80022a6:	4b26      	ldr	r3, [pc, #152]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	4b22      	ldr	r3, [pc, #136]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	4a21      	ldr	r2, [pc, #132]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 80022bc:	f043 0304 	orr.w	r3, r3, #4
 80022c0:	6313      	str	r3, [r2, #48]	; 0x30
 80022c2:	4b1f      	ldr	r3, [pc, #124]	; (8002340 <HAL_SPI_MspInit+0x14c>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c6:	f003 0304 	and.w	r3, r3, #4
 80022ca:	60bb      	str	r3, [r7, #8]
 80022cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022ce:	2301      	movs	r3, #1
 80022d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d2:	2302      	movs	r3, #2
 80022d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022d6:	2301      	movs	r3, #1
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022da:	2303      	movs	r3, #3
 80022dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80022de:	2307      	movs	r3, #7
 80022e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e2:	f107 031c 	add.w	r3, r7, #28
 80022e6:	4619      	mov	r1, r3
 80022e8:	4818      	ldr	r0, [pc, #96]	; (800234c <HAL_SPI_MspInit+0x158>)
 80022ea:	f001 fde1 	bl	8003eb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f4:	2302      	movs	r3, #2
 80022f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f8:	2300      	movs	r3, #0
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022fc:	2303      	movs	r3, #3
 80022fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002300:	2306      	movs	r3, #6
 8002302:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002304:	f107 031c 	add.w	r3, r7, #28
 8002308:	4619      	mov	r1, r3
 800230a:	4811      	ldr	r0, [pc, #68]	; (8002350 <HAL_SPI_MspInit+0x15c>)
 800230c:	f001 fdd0 	bl	8003eb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002310:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002316:	2302      	movs	r3, #2
 8002318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800231a:	2301      	movs	r3, #1
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231e:	2303      	movs	r3, #3
 8002320:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002322:	2306      	movs	r3, #6
 8002324:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002326:	f107 031c 	add.w	r3, r7, #28
 800232a:	4619      	mov	r1, r3
 800232c:	4808      	ldr	r0, [pc, #32]	; (8002350 <HAL_SPI_MspInit+0x15c>)
 800232e:	f001 fdbf 	bl	8003eb0 <HAL_GPIO_Init>
}
 8002332:	bf00      	nop
 8002334:	3730      	adds	r7, #48	; 0x30
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40013000 	.word	0x40013000
 8002340:	40023800 	.word	0x40023800
 8002344:	40020000 	.word	0x40020000
 8002348:	40003c00 	.word	0x40003c00
 800234c:	40020400 	.word	0x40020400
 8002350:	40020800 	.word	0x40020800

08002354 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b092      	sub	sp, #72	; 0x48
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a87      	ldr	r2, [pc, #540]	; (8002590 <HAL_UART_MspInit+0x23c>)
 8002372:	4293      	cmp	r3, r2
 8002374:	f040 8083 	bne.w	800247e <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002378:	2300      	movs	r3, #0
 800237a:	633b      	str	r3, [r7, #48]	; 0x30
 800237c:	4b85      	ldr	r3, [pc, #532]	; (8002594 <HAL_UART_MspInit+0x240>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	4a84      	ldr	r2, [pc, #528]	; (8002594 <HAL_UART_MspInit+0x240>)
 8002382:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002386:	6413      	str	r3, [r2, #64]	; 0x40
 8002388:	4b82      	ldr	r3, [pc, #520]	; (8002594 <HAL_UART_MspInit+0x240>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002390:	633b      	str	r3, [r7, #48]	; 0x30
 8002392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002394:	2300      	movs	r3, #0
 8002396:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002398:	4b7e      	ldr	r3, [pc, #504]	; (8002594 <HAL_UART_MspInit+0x240>)
 800239a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239c:	4a7d      	ldr	r2, [pc, #500]	; (8002594 <HAL_UART_MspInit+0x240>)
 800239e:	f043 0304 	orr.w	r3, r3, #4
 80023a2:	6313      	str	r3, [r2, #48]	; 0x30
 80023a4:	4b7b      	ldr	r3, [pc, #492]	; (8002594 <HAL_UART_MspInit+0x240>)
 80023a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023b0:	2300      	movs	r3, #0
 80023b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80023b4:	4b77      	ldr	r3, [pc, #476]	; (8002594 <HAL_UART_MspInit+0x240>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b8:	4a76      	ldr	r2, [pc, #472]	; (8002594 <HAL_UART_MspInit+0x240>)
 80023ba:	f043 0308 	orr.w	r3, r3, #8
 80023be:	6313      	str	r3, [r2, #48]	; 0x30
 80023c0:	4b74      	ldr	r3, [pc, #464]	; (8002594 <HAL_UART_MspInit+0x240>)
 80023c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c4:	f003 0308 	and.w	r3, r3, #8
 80023c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80023ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80023cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023d0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d2:	2302      	movs	r3, #2
 80023d4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023d6:	2301      	movs	r3, #1
 80023d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023da:	2303      	movs	r3, #3
 80023dc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80023de:	2308      	movs	r3, #8
 80023e0:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80023e6:	4619      	mov	r1, r3
 80023e8:	486b      	ldr	r0, [pc, #428]	; (8002598 <HAL_UART_MspInit+0x244>)
 80023ea:	f001 fd61 	bl	8003eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023ee:	2304      	movs	r3, #4
 80023f0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f2:	2302      	movs	r3, #2
 80023f4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f6:	2301      	movs	r3, #1
 80023f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023fa:	2303      	movs	r3, #3
 80023fc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80023fe:	2308      	movs	r3, #8
 8002400:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002402:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002406:	4619      	mov	r1, r3
 8002408:	4864      	ldr	r0, [pc, #400]	; (800259c <HAL_UART_MspInit+0x248>)
 800240a:	f001 fd51 	bl	8003eb0 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800240e:	4b64      	ldr	r3, [pc, #400]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 8002410:	4a64      	ldr	r2, [pc, #400]	; (80025a4 <HAL_UART_MspInit+0x250>)
 8002412:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8002414:	4b62      	ldr	r3, [pc, #392]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 8002416:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800241a:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800241c:	4b60      	ldr	r3, [pc, #384]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 800241e:	2200      	movs	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002422:	4b5f      	ldr	r3, [pc, #380]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 8002424:	2200      	movs	r2, #0
 8002426:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002428:	4b5d      	ldr	r3, [pc, #372]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 800242a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800242e:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002430:	4b5b      	ldr	r3, [pc, #364]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 8002432:	2200      	movs	r2, #0
 8002434:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002436:	4b5a      	ldr	r3, [pc, #360]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 800243c:	4b58      	ldr	r3, [pc, #352]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 800243e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002442:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002444:	4b56      	ldr	r3, [pc, #344]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 8002446:	2200      	movs	r2, #0
 8002448:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800244a:	4b55      	ldr	r3, [pc, #340]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 800244c:	2200      	movs	r2, #0
 800244e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8002450:	4853      	ldr	r0, [pc, #332]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 8002452:	f001 f921 	bl	8003698 <HAL_DMA_Init>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 800245c:	f7ff fbcc 	bl	8001bf8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a4f      	ldr	r2, [pc, #316]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 8002464:	635a      	str	r2, [r3, #52]	; 0x34
 8002466:	4a4e      	ldr	r2, [pc, #312]	; (80025a0 <HAL_UART_MspInit+0x24c>)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800246c:	2200      	movs	r2, #0
 800246e:	2100      	movs	r1, #0
 8002470:	2035      	movs	r0, #53	; 0x35
 8002472:	f001 f8da 	bl	800362a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002476:	2035      	movs	r0, #53	; 0x35
 8002478:	f001 f8f3 	bl	8003662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800247c:	e18e      	b.n	800279c <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART1)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a49      	ldr	r2, [pc, #292]	; (80025a8 <HAL_UART_MspInit+0x254>)
 8002484:	4293      	cmp	r3, r2
 8002486:	f040 8099 	bne.w	80025bc <HAL_UART_MspInit+0x268>
    __HAL_RCC_USART1_CLK_ENABLE();
 800248a:	2300      	movs	r3, #0
 800248c:	627b      	str	r3, [r7, #36]	; 0x24
 800248e:	4b41      	ldr	r3, [pc, #260]	; (8002594 <HAL_UART_MspInit+0x240>)
 8002490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002492:	4a40      	ldr	r2, [pc, #256]	; (8002594 <HAL_UART_MspInit+0x240>)
 8002494:	f043 0310 	orr.w	r3, r3, #16
 8002498:	6453      	str	r3, [r2, #68]	; 0x44
 800249a:	4b3e      	ldr	r3, [pc, #248]	; (8002594 <HAL_UART_MspInit+0x240>)
 800249c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249e:	f003 0310 	and.w	r3, r3, #16
 80024a2:	627b      	str	r3, [r7, #36]	; 0x24
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	623b      	str	r3, [r7, #32]
 80024aa:	4b3a      	ldr	r3, [pc, #232]	; (8002594 <HAL_UART_MspInit+0x240>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	4a39      	ldr	r2, [pc, #228]	; (8002594 <HAL_UART_MspInit+0x240>)
 80024b0:	f043 0301 	orr.w	r3, r3, #1
 80024b4:	6313      	str	r3, [r2, #48]	; 0x30
 80024b6:	4b37      	ldr	r3, [pc, #220]	; (8002594 <HAL_UART_MspInit+0x240>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	623b      	str	r3, [r7, #32]
 80024c0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	61fb      	str	r3, [r7, #28]
 80024c6:	4b33      	ldr	r3, [pc, #204]	; (8002594 <HAL_UART_MspInit+0x240>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	4a32      	ldr	r2, [pc, #200]	; (8002594 <HAL_UART_MspInit+0x240>)
 80024cc:	f043 0302 	orr.w	r3, r3, #2
 80024d0:	6313      	str	r3, [r2, #48]	; 0x30
 80024d2:	4b30      	ldr	r3, [pc, #192]	; (8002594 <HAL_UART_MspInit+0x240>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	61fb      	str	r3, [r7, #28]
 80024dc:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024e2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e4:	2302      	movs	r3, #2
 80024e6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ec:	2303      	movs	r3, #3
 80024ee:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024f0:	2307      	movs	r3, #7
 80024f2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80024f8:	4619      	mov	r1, r3
 80024fa:	482c      	ldr	r0, [pc, #176]	; (80025ac <HAL_UART_MspInit+0x258>)
 80024fc:	f001 fcd8 	bl	8003eb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002500:	2380      	movs	r3, #128	; 0x80
 8002502:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002504:	2302      	movs	r3, #2
 8002506:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002508:	2300      	movs	r3, #0
 800250a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800250c:	2303      	movs	r3, #3
 800250e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002510:	2307      	movs	r3, #7
 8002512:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002514:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002518:	4619      	mov	r1, r3
 800251a:	4825      	ldr	r0, [pc, #148]	; (80025b0 <HAL_UART_MspInit+0x25c>)
 800251c:	f001 fcc8 	bl	8003eb0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002520:	4b24      	ldr	r3, [pc, #144]	; (80025b4 <HAL_UART_MspInit+0x260>)
 8002522:	4a25      	ldr	r2, [pc, #148]	; (80025b8 <HAL_UART_MspInit+0x264>)
 8002524:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002526:	4b23      	ldr	r3, [pc, #140]	; (80025b4 <HAL_UART_MspInit+0x260>)
 8002528:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800252c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800252e:	4b21      	ldr	r3, [pc, #132]	; (80025b4 <HAL_UART_MspInit+0x260>)
 8002530:	2200      	movs	r2, #0
 8002532:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002534:	4b1f      	ldr	r3, [pc, #124]	; (80025b4 <HAL_UART_MspInit+0x260>)
 8002536:	2200      	movs	r2, #0
 8002538:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800253a:	4b1e      	ldr	r3, [pc, #120]	; (80025b4 <HAL_UART_MspInit+0x260>)
 800253c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002540:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002542:	4b1c      	ldr	r3, [pc, #112]	; (80025b4 <HAL_UART_MspInit+0x260>)
 8002544:	2200      	movs	r2, #0
 8002546:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002548:	4b1a      	ldr	r3, [pc, #104]	; (80025b4 <HAL_UART_MspInit+0x260>)
 800254a:	2200      	movs	r2, #0
 800254c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800254e:	4b19      	ldr	r3, [pc, #100]	; (80025b4 <HAL_UART_MspInit+0x260>)
 8002550:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002554:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002556:	4b17      	ldr	r3, [pc, #92]	; (80025b4 <HAL_UART_MspInit+0x260>)
 8002558:	2200      	movs	r2, #0
 800255a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800255c:	4b15      	ldr	r3, [pc, #84]	; (80025b4 <HAL_UART_MspInit+0x260>)
 800255e:	2200      	movs	r2, #0
 8002560:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002562:	4814      	ldr	r0, [pc, #80]	; (80025b4 <HAL_UART_MspInit+0x260>)
 8002564:	f001 f898 	bl	8003698 <HAL_DMA_Init>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <HAL_UART_MspInit+0x21e>
      Error_Handler();
 800256e:	f7ff fb43 	bl	8001bf8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a0f      	ldr	r2, [pc, #60]	; (80025b4 <HAL_UART_MspInit+0x260>)
 8002576:	635a      	str	r2, [r3, #52]	; 0x34
 8002578:	4a0e      	ldr	r2, [pc, #56]	; (80025b4 <HAL_UART_MspInit+0x260>)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800257e:	2200      	movs	r2, #0
 8002580:	2100      	movs	r1, #0
 8002582:	2025      	movs	r0, #37	; 0x25
 8002584:	f001 f851 	bl	800362a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002588:	2025      	movs	r0, #37	; 0x25
 800258a:	f001 f86a 	bl	8003662 <HAL_NVIC_EnableIRQ>
}
 800258e:	e105      	b.n	800279c <HAL_UART_MspInit+0x448>
 8002590:	40005000 	.word	0x40005000
 8002594:	40023800 	.word	0x40023800
 8002598:	40020800 	.word	0x40020800
 800259c:	40020c00 	.word	0x40020c00
 80025a0:	20000c70 	.word	0x20000c70
 80025a4:	40026010 	.word	0x40026010
 80025a8:	40011000 	.word	0x40011000
 80025ac:	40020000 	.word	0x40020000
 80025b0:	40020400 	.word	0x40020400
 80025b4:	20000854 	.word	0x20000854
 80025b8:	40026440 	.word	0x40026440
  else if(huart->Instance==USART2)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a78      	ldr	r2, [pc, #480]	; (80027a4 <HAL_UART_MspInit+0x450>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d162      	bne.n	800268c <HAL_UART_MspInit+0x338>
    __HAL_RCC_USART2_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	61bb      	str	r3, [r7, #24]
 80025ca:	4b77      	ldr	r3, [pc, #476]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	4a76      	ldr	r2, [pc, #472]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80025d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025d4:	6413      	str	r3, [r2, #64]	; 0x40
 80025d6:	4b74      	ldr	r3, [pc, #464]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025de:	61bb      	str	r3, [r7, #24]
 80025e0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	4b70      	ldr	r3, [pc, #448]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	4a6f      	ldr	r2, [pc, #444]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80025ec:	f043 0301 	orr.w	r3, r3, #1
 80025f0:	6313      	str	r3, [r2, #48]	; 0x30
 80025f2:	4b6d      	ldr	r3, [pc, #436]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	617b      	str	r3, [r7, #20]
 80025fc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80025fe:	230c      	movs	r3, #12
 8002600:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002602:	2302      	movs	r3, #2
 8002604:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800260a:	2303      	movs	r3, #3
 800260c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800260e:	2307      	movs	r3, #7
 8002610:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002612:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002616:	4619      	mov	r1, r3
 8002618:	4864      	ldr	r0, [pc, #400]	; (80027ac <HAL_UART_MspInit+0x458>)
 800261a:	f001 fc49 	bl	8003eb0 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800261e:	4b64      	ldr	r3, [pc, #400]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 8002620:	4a64      	ldr	r2, [pc, #400]	; (80027b4 <HAL_UART_MspInit+0x460>)
 8002622:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002624:	4b62      	ldr	r3, [pc, #392]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 8002626:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800262a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800262c:	4b60      	ldr	r3, [pc, #384]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 800262e:	2240      	movs	r2, #64	; 0x40
 8002630:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002632:	4b5f      	ldr	r3, [pc, #380]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 8002634:	2200      	movs	r2, #0
 8002636:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002638:	4b5d      	ldr	r3, [pc, #372]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 800263a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800263e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002640:	4b5b      	ldr	r3, [pc, #364]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 8002642:	2200      	movs	r2, #0
 8002644:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002646:	4b5a      	ldr	r3, [pc, #360]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 8002648:	2200      	movs	r2, #0
 800264a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800264c:	4b58      	ldr	r3, [pc, #352]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 800264e:	2200      	movs	r2, #0
 8002650:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002652:	4b57      	ldr	r3, [pc, #348]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 8002654:	2200      	movs	r2, #0
 8002656:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002658:	4b55      	ldr	r3, [pc, #340]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 800265a:	2200      	movs	r2, #0
 800265c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800265e:	4854      	ldr	r0, [pc, #336]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 8002660:	f001 f81a 	bl	8003698 <HAL_DMA_Init>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_UART_MspInit+0x31a>
      Error_Handler();
 800266a:	f7ff fac5 	bl	8001bf8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a4f      	ldr	r2, [pc, #316]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 8002672:	631a      	str	r2, [r3, #48]	; 0x30
 8002674:	4a4e      	ldr	r2, [pc, #312]	; (80027b0 <HAL_UART_MspInit+0x45c>)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2100      	movs	r1, #0
 800267e:	2026      	movs	r0, #38	; 0x26
 8002680:	f000 ffd3 	bl	800362a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002684:	2026      	movs	r0, #38	; 0x26
 8002686:	f000 ffec 	bl	8003662 <HAL_NVIC_EnableIRQ>
}
 800268a:	e087      	b.n	800279c <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART3)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a49      	ldr	r2, [pc, #292]	; (80027b8 <HAL_UART_MspInit+0x464>)
 8002692:	4293      	cmp	r3, r2
 8002694:	f040 8082 	bne.w	800279c <HAL_UART_MspInit+0x448>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002698:	2300      	movs	r3, #0
 800269a:	613b      	str	r3, [r7, #16]
 800269c:	4b42      	ldr	r3, [pc, #264]	; (80027a8 <HAL_UART_MspInit+0x454>)
 800269e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a0:	4a41      	ldr	r2, [pc, #260]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80026a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026a6:	6413      	str	r3, [r2, #64]	; 0x40
 80026a8:	4b3f      	ldr	r3, [pc, #252]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80026aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026b0:	613b      	str	r3, [r7, #16]
 80026b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026b4:	2300      	movs	r3, #0
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	4b3b      	ldr	r3, [pc, #236]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80026ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026bc:	4a3a      	ldr	r2, [pc, #232]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80026be:	f043 0304 	orr.w	r3, r3, #4
 80026c2:	6313      	str	r3, [r2, #48]	; 0x30
 80026c4:	4b38      	ldr	r3, [pc, #224]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80026c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d0:	2300      	movs	r3, #0
 80026d2:	60bb      	str	r3, [r7, #8]
 80026d4:	4b34      	ldr	r3, [pc, #208]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80026d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d8:	4a33      	ldr	r2, [pc, #204]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80026da:	f043 0302 	orr.w	r3, r3, #2
 80026de:	6313      	str	r3, [r2, #48]	; 0x30
 80026e0:	4b31      	ldr	r3, [pc, #196]	; (80027a8 <HAL_UART_MspInit+0x454>)
 80026e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e4:	f003 0302 	and.w	r3, r3, #2
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80026ec:	2320      	movs	r3, #32
 80026ee:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f0:	2302      	movs	r3, #2
 80026f2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f4:	2300      	movs	r3, #0
 80026f6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026f8:	2303      	movs	r3, #3
 80026fa:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026fc:	2307      	movs	r3, #7
 80026fe:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002700:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002704:	4619      	mov	r1, r3
 8002706:	482d      	ldr	r0, [pc, #180]	; (80027bc <HAL_UART_MspInit+0x468>)
 8002708:	f001 fbd2 	bl	8003eb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800270c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002710:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002712:	2302      	movs	r3, #2
 8002714:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002716:	2300      	movs	r3, #0
 8002718:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800271a:	2303      	movs	r3, #3
 800271c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800271e:	2307      	movs	r3, #7
 8002720:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002722:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002726:	4619      	mov	r1, r3
 8002728:	4825      	ldr	r0, [pc, #148]	; (80027c0 <HAL_UART_MspInit+0x46c>)
 800272a:	f001 fbc1 	bl	8003eb0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800272e:	4b25      	ldr	r3, [pc, #148]	; (80027c4 <HAL_UART_MspInit+0x470>)
 8002730:	4a25      	ldr	r2, [pc, #148]	; (80027c8 <HAL_UART_MspInit+0x474>)
 8002732:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002734:	4b23      	ldr	r3, [pc, #140]	; (80027c4 <HAL_UART_MspInit+0x470>)
 8002736:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800273a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800273c:	4b21      	ldr	r3, [pc, #132]	; (80027c4 <HAL_UART_MspInit+0x470>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002742:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <HAL_UART_MspInit+0x470>)
 8002744:	2200      	movs	r2, #0
 8002746:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002748:	4b1e      	ldr	r3, [pc, #120]	; (80027c4 <HAL_UART_MspInit+0x470>)
 800274a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800274e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002750:	4b1c      	ldr	r3, [pc, #112]	; (80027c4 <HAL_UART_MspInit+0x470>)
 8002752:	2200      	movs	r2, #0
 8002754:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002756:	4b1b      	ldr	r3, [pc, #108]	; (80027c4 <HAL_UART_MspInit+0x470>)
 8002758:	2200      	movs	r2, #0
 800275a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800275c:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <HAL_UART_MspInit+0x470>)
 800275e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002762:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002764:	4b17      	ldr	r3, [pc, #92]	; (80027c4 <HAL_UART_MspInit+0x470>)
 8002766:	2200      	movs	r2, #0
 8002768:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800276a:	4b16      	ldr	r3, [pc, #88]	; (80027c4 <HAL_UART_MspInit+0x470>)
 800276c:	2200      	movs	r2, #0
 800276e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002770:	4814      	ldr	r0, [pc, #80]	; (80027c4 <HAL_UART_MspInit+0x470>)
 8002772:	f000 ff91 	bl	8003698 <HAL_DMA_Init>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <HAL_UART_MspInit+0x42c>
      Error_Handler();
 800277c:	f7ff fa3c 	bl	8001bf8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a10      	ldr	r2, [pc, #64]	; (80027c4 <HAL_UART_MspInit+0x470>)
 8002784:	635a      	str	r2, [r3, #52]	; 0x34
 8002786:	4a0f      	ldr	r2, [pc, #60]	; (80027c4 <HAL_UART_MspInit+0x470>)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800278c:	2200      	movs	r2, #0
 800278e:	2100      	movs	r1, #0
 8002790:	2027      	movs	r0, #39	; 0x27
 8002792:	f000 ff4a 	bl	800362a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002796:	2027      	movs	r0, #39	; 0x27
 8002798:	f000 ff63 	bl	8003662 <HAL_NVIC_EnableIRQ>
}
 800279c:	bf00      	nop
 800279e:	3748      	adds	r7, #72	; 0x48
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	40004400 	.word	0x40004400
 80027a8:	40023800 	.word	0x40023800
 80027ac:	40020000 	.word	0x40020000
 80027b0:	200008b4 	.word	0x200008b4
 80027b4:	400260a0 	.word	0x400260a0
 80027b8:	40004800 	.word	0x40004800
 80027bc:	40020800 	.word	0x40020800
 80027c0:	40020400 	.word	0x40020400
 80027c4:	20000360 	.word	0x20000360
 80027c8:	40026028 	.word	0x40026028

080027cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027da:	b480      	push	{r7}
 80027dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027de:	e7fe      	b.n	80027de <HardFault_Handler+0x4>

080027e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027e4:	e7fe      	b.n	80027e4 <MemManage_Handler+0x4>

080027e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027e6:	b480      	push	{r7}
 80027e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027ea:	e7fe      	b.n	80027ea <BusFault_Handler+0x4>

080027ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027f0:	e7fe      	b.n	80027f0 <UsageFault_Handler+0x4>

080027f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027f2:	b480      	push	{r7}
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800280e:	b480      	push	{r7}
 8002810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002812:	bf00      	nop
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002820:	f000 fde6 	bl	80033f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002824:	bf00      	nop
 8002826:	bd80      	pop	{r7, pc}

08002828 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 800282c:	4802      	ldr	r0, [pc, #8]	; (8002838 <DMA1_Stream0_IRQHandler+0x10>)
 800282e:	f001 f8cb 	bl	80039c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	20000c70 	.word	0x20000c70

0800283c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002840:	4802      	ldr	r0, [pc, #8]	; (800284c <DMA1_Stream1_IRQHandler+0x10>)
 8002842:	f001 f8c1 	bl	80039c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002846:	bf00      	nop
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000360 	.word	0x20000360

08002850 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002854:	4802      	ldr	r0, [pc, #8]	; (8002860 <DMA1_Stream6_IRQHandler+0x10>)
 8002856:	f001 f8b7 	bl	80039c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	200008b4 	.word	0x200008b4

08002864 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002868:	4802      	ldr	r0, [pc, #8]	; (8002874 <USART1_IRQHandler+0x10>)
 800286a:	f002 ff7f 	bl	800576c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000918 	.word	0x20000918

08002878 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800287c:	4802      	ldr	r0, [pc, #8]	; (8002888 <USART2_IRQHandler+0x10>)
 800287e:	f002 ff75 	bl	800576c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20000c30 	.word	0x20000c30

0800288c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002890:	4802      	ldr	r0, [pc, #8]	; (800289c <USART3_IRQHandler+0x10>)
 8002892:	f002 ff6b 	bl	800576c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	200003c8 	.word	0x200003c8

080028a0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80028a4:	4802      	ldr	r0, [pc, #8]	; (80028b0 <UART5_IRQHandler+0x10>)
 80028a6:	f002 ff61 	bl	800576c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20000810 	.word	0x20000810

080028b4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80028b8:	4802      	ldr	r0, [pc, #8]	; (80028c4 <DMA2_Stream2_IRQHandler+0x10>)
 80028ba:	f001 f885 	bl	80039c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20000854 	.word	0x20000854

080028c8 <_sbrk>:
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	4b11      	ldr	r3, [pc, #68]	; (8002918 <_sbrk+0x50>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d102      	bne.n	80028de <_sbrk+0x16>
 80028d8:	4b0f      	ldr	r3, [pc, #60]	; (8002918 <_sbrk+0x50>)
 80028da:	4a10      	ldr	r2, [pc, #64]	; (800291c <_sbrk+0x54>)
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <_sbrk+0x50>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	4b0c      	ldr	r3, [pc, #48]	; (8002918 <_sbrk+0x50>)
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4413      	add	r3, r2
 80028ec:	466a      	mov	r2, sp
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d907      	bls.n	8002902 <_sbrk+0x3a>
 80028f2:	f004 fcff 	bl	80072f4 <__errno>
 80028f6:	4602      	mov	r2, r0
 80028f8:	230c      	movs	r3, #12
 80028fa:	6013      	str	r3, [r2, #0]
 80028fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002900:	e006      	b.n	8002910 <_sbrk+0x48>
 8002902:	4b05      	ldr	r3, [pc, #20]	; (8002918 <_sbrk+0x50>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	4a03      	ldr	r2, [pc, #12]	; (8002918 <_sbrk+0x50>)
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	200000f4 	.word	0x200000f4
 800291c:	20001398 	.word	0x20001398

08002920 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002924:	4b08      	ldr	r3, [pc, #32]	; (8002948 <SystemInit+0x28>)
 8002926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800292a:	4a07      	ldr	r2, [pc, #28]	; (8002948 <SystemInit+0x28>)
 800292c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002930:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002934:	4b04      	ldr	r3, [pc, #16]	; (8002948 <SystemInit+0x28>)
 8002936:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800293a:	609a      	str	r2, [r3, #8]
#endif
}
 800293c:	bf00      	nop
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000ed00 	.word	0xe000ed00

0800294c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8002954:	f000 fd60 	bl	8003418 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	4b04      	ldr	r3, [pc, #16]	; (800296c <SPI_Timer_On+0x20>)
 800295c:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 800295e:	4a04      	ldr	r2, [pc, #16]	; (8002970 <SPI_Timer_On+0x24>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6013      	str	r3, [r2, #0]
}
 8002964:	bf00      	nop
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000f1c 	.word	0x20000f1c
 8002970:	20000f20 	.word	0x20000f20

08002974 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8002978:	f000 fd4e 	bl	8003418 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	4b06      	ldr	r3, [pc, #24]	; (8002998 <SPI_Timer_Status+0x24>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	1ad2      	subs	r2, r2, r3
 8002984:	4b05      	ldr	r3, [pc, #20]	; (800299c <SPI_Timer_Status+0x28>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	429a      	cmp	r2, r3
 800298a:	bf34      	ite	cc
 800298c:	2301      	movcc	r3, #1
 800298e:	2300      	movcs	r3, #0
 8002990:	b2db      	uxtb	r3, r3
}
 8002992:	4618      	mov	r0, r3
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000f1c 	.word	0x20000f1c
 800299c:	20000f20 	.word	0x20000f20

080029a0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af02      	add	r7, sp, #8
 80029a6:	4603      	mov	r3, r0
 80029a8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&hspi3, &dat, &rxDat, 1, 50);
 80029aa:	f107 020f 	add.w	r2, r7, #15
 80029ae:	1df9      	adds	r1, r7, #7
 80029b0:	2332      	movs	r3, #50	; 0x32
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	2301      	movs	r3, #1
 80029b6:	4804      	ldr	r0, [pc, #16]	; (80029c8 <xchg_spi+0x28>)
 80029b8:	f002 fb3a 	bl	8005030 <HAL_SPI_TransmitReceive>
    return rxDat;
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	200007b0 	.word	0x200007b0

080029cc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80029cc:	b590      	push	{r4, r7, lr}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80029d6:	2300      	movs	r3, #0
 80029d8:	60fb      	str	r3, [r7, #12]
 80029da:	e00a      	b.n	80029f2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	18d4      	adds	r4, r2, r3
 80029e2:	20ff      	movs	r0, #255	; 0xff
 80029e4:	f7ff ffdc 	bl	80029a0 <xchg_spi>
 80029e8:	4603      	mov	r3, r0
 80029ea:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	3301      	adds	r3, #1
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d3f0      	bcc.n	80029dc <rcvr_spi_multi+0x10>
	}
}
 80029fa:	bf00      	nop
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd90      	pop	{r4, r7, pc}

08002a02 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b084      	sub	sp, #16
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
 8002a0a:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	e009      	b.n	8002a26 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4413      	add	r3, r2
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff ffc0 	bl	80029a0 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3301      	adds	r3, #1
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d3f1      	bcc.n	8002a12 <xmit_spi_multi+0x10>
	}
}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b086      	sub	sp, #24
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8002a3e:	f000 fceb 	bl	8003418 <HAL_GetTick>
 8002a42:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8002a48:	20ff      	movs	r0, #255	; 0xff
 8002a4a:	f7ff ffa9 	bl	80029a0 <xchg_spi>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
 8002a54:	2bff      	cmp	r3, #255	; 0xff
 8002a56:	d007      	beq.n	8002a68 <wait_ready+0x32>
 8002a58:	f000 fcde 	bl	8003418 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d8ef      	bhi.n	8002a48 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
 8002a6a:	2bff      	cmp	r3, #255	; 0xff
 8002a6c:	bf0c      	ite	eq
 8002a6e:	2301      	moveq	r3, #1
 8002a70:	2300      	movne	r3, #0
 8002a72:	b2db      	uxtb	r3, r3
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8002a80:	2201      	movs	r2, #1
 8002a82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a86:	4804      	ldr	r0, [pc, #16]	; (8002a98 <despiselect+0x1c>)
 8002a88:	f001 fbbc 	bl	8004204 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002a8c:	20ff      	movs	r0, #255	; 0xff
 8002a8e:	f7ff ff87 	bl	80029a0 <xchg_spi>

}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40020000 	.word	0x40020000

08002a9c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002aa6:	480a      	ldr	r0, [pc, #40]	; (8002ad0 <spiselect+0x34>)
 8002aa8:	f001 fbac 	bl	8004204 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8002aac:	20ff      	movs	r0, #255	; 0xff
 8002aae:	f7ff ff77 	bl	80029a0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8002ab2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002ab6:	f7ff ffbe 	bl	8002a36 <wait_ready>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <spiselect+0x28>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e002      	b.n	8002aca <spiselect+0x2e>

	despiselect();
 8002ac4:	f7ff ffda 	bl	8002a7c <despiselect>
	return 0;	/* Timeout */
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	40020000 	.word	0x40020000

08002ad4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8002ade:	20c8      	movs	r0, #200	; 0xc8
 8002ae0:	f7ff ff34 	bl	800294c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8002ae4:	20ff      	movs	r0, #255	; 0xff
 8002ae6:	f7ff ff5b 	bl	80029a0 <xchg_spi>
 8002aea:	4603      	mov	r3, r0
 8002aec:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8002aee:	7bfb      	ldrb	r3, [r7, #15]
 8002af0:	2bff      	cmp	r3, #255	; 0xff
 8002af2:	d104      	bne.n	8002afe <rcvr_datablock+0x2a>
 8002af4:	f7ff ff3e 	bl	8002974 <SPI_Timer_Status>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1f2      	bne.n	8002ae4 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8002afe:	7bfb      	ldrb	r3, [r7, #15]
 8002b00:	2bfe      	cmp	r3, #254	; 0xfe
 8002b02:	d001      	beq.n	8002b08 <rcvr_datablock+0x34>
 8002b04:	2300      	movs	r3, #0
 8002b06:	e00a      	b.n	8002b1e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8002b08:	6839      	ldr	r1, [r7, #0]
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7ff ff5e 	bl	80029cc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8002b10:	20ff      	movs	r0, #255	; 0xff
 8002b12:	f7ff ff45 	bl	80029a0 <xchg_spi>
 8002b16:	20ff      	movs	r0, #255	; 0xff
 8002b18:	f7ff ff42 	bl	80029a0 <xchg_spi>

	return 1;						/* Function succeeded */
 8002b1c:	2301      	movs	r3, #1
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b084      	sub	sp, #16
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8002b32:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b36:	f7ff ff7e 	bl	8002a36 <wait_ready>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <xmit_datablock+0x1e>
 8002b40:	2300      	movs	r3, #0
 8002b42:	e01e      	b.n	8002b82 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8002b44:	78fb      	ldrb	r3, [r7, #3]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff ff2a 	bl	80029a0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8002b4c:	78fb      	ldrb	r3, [r7, #3]
 8002b4e:	2bfd      	cmp	r3, #253	; 0xfd
 8002b50:	d016      	beq.n	8002b80 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8002b52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7ff ff53 	bl	8002a02 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8002b5c:	20ff      	movs	r0, #255	; 0xff
 8002b5e:	f7ff ff1f 	bl	80029a0 <xchg_spi>
 8002b62:	20ff      	movs	r0, #255	; 0xff
 8002b64:	f7ff ff1c 	bl	80029a0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8002b68:	20ff      	movs	r0, #255	; 0xff
 8002b6a:	f7ff ff19 	bl	80029a0 <xchg_spi>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8002b72:	7bfb      	ldrb	r3, [r7, #15]
 8002b74:	f003 031f 	and.w	r3, r3, #31
 8002b78:	2b05      	cmp	r3, #5
 8002b7a:	d001      	beq.n	8002b80 <xmit_datablock+0x5a>
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	e000      	b.n	8002b82 <xmit_datablock+0x5c>
	}
	return 1;
 8002b80:	2301      	movs	r3, #1
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b084      	sub	sp, #16
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	4603      	mov	r3, r0
 8002b92:	6039      	str	r1, [r7, #0]
 8002b94:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8002b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	da0e      	bge.n	8002bbc <send_cmd+0x32>
		cmd &= 0x7F;
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ba4:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	2037      	movs	r0, #55	; 0x37
 8002baa:	f7ff ffee 	bl	8002b8a <send_cmd>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8002bb2:	7bbb      	ldrb	r3, [r7, #14]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d901      	bls.n	8002bbc <send_cmd+0x32>
 8002bb8:	7bbb      	ldrb	r3, [r7, #14]
 8002bba:	e051      	b.n	8002c60 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	2b0c      	cmp	r3, #12
 8002bc0:	d008      	beq.n	8002bd4 <send_cmd+0x4a>
		despiselect();
 8002bc2:	f7ff ff5b 	bl	8002a7c <despiselect>
		if (!spiselect()) return 0xFF;
 8002bc6:	f7ff ff69 	bl	8002a9c <spiselect>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <send_cmd+0x4a>
 8002bd0:	23ff      	movs	r3, #255	; 0xff
 8002bd2:	e045      	b.n	8002c60 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff fedf 	bl	80029a0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	0e1b      	lsrs	r3, r3, #24
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff fed9 	bl	80029a0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	0c1b      	lsrs	r3, r3, #16
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff fed3 	bl	80029a0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	0a1b      	lsrs	r3, r3, #8
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff fecd 	bl	80029a0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7ff fec8 	bl	80029a0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8002c10:	2301      	movs	r3, #1
 8002c12:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8002c14:	79fb      	ldrb	r3, [r7, #7]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <send_cmd+0x94>
 8002c1a:	2395      	movs	r3, #149	; 0x95
 8002c1c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8002c1e:	79fb      	ldrb	r3, [r7, #7]
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d101      	bne.n	8002c28 <send_cmd+0x9e>
 8002c24:	2387      	movs	r3, #135	; 0x87
 8002c26:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8002c28:	7bfb      	ldrb	r3, [r7, #15]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7ff feb8 	bl	80029a0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8002c30:	79fb      	ldrb	r3, [r7, #7]
 8002c32:	2b0c      	cmp	r3, #12
 8002c34:	d102      	bne.n	8002c3c <send_cmd+0xb2>
 8002c36:	20ff      	movs	r0, #255	; 0xff
 8002c38:	f7ff feb2 	bl	80029a0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8002c3c:	230a      	movs	r3, #10
 8002c3e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8002c40:	20ff      	movs	r0, #255	; 0xff
 8002c42:	f7ff fead 	bl	80029a0 <xchg_spi>
 8002c46:	4603      	mov	r3, r0
 8002c48:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8002c4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	da05      	bge.n	8002c5e <send_cmd+0xd4>
 8002c52:	7bfb      	ldrb	r3, [r7, #15]
 8002c54:	3b01      	subs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <send_cmd+0xb6>

	return res;							/* Return received response */
 8002c5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <USER_SPI_initialize+0x14>
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e0cb      	b.n	8002e14 <USER_SPI_initialize+0x1ac>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8002c7c:	4b67      	ldr	r3, [pc, #412]	; (8002e1c <USER_SPI_initialize+0x1b4>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <USER_SPI_initialize+0x2a>
 8002c8a:	4b64      	ldr	r3, [pc, #400]	; (8002e1c <USER_SPI_initialize+0x1b4>)
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	e0c0      	b.n	8002e14 <USER_SPI_initialize+0x1ac>

	FCLK_SLOW();
 8002c92:	4b63      	ldr	r3, [pc, #396]	; (8002e20 <USER_SPI_initialize+0x1b8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c9a:	621a      	str	r2, [r3, #32]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8002c9c:	230a      	movs	r3, #10
 8002c9e:	73fb      	strb	r3, [r7, #15]
 8002ca0:	e005      	b.n	8002cae <USER_SPI_initialize+0x46>
 8002ca2:	20ff      	movs	r0, #255	; 0xff
 8002ca4:	f7ff fe7c 	bl	80029a0 <xchg_spi>
 8002ca8:	7bfb      	ldrb	r3, [r7, #15]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	73fb      	strb	r3, [r7, #15]
 8002cae:	7bfb      	ldrb	r3, [r7, #15]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1f6      	bne.n	8002ca2 <USER_SPI_initialize+0x3a>

	ty = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8002cb8:	2100      	movs	r1, #0
 8002cba:	2000      	movs	r0, #0
 8002cbc:	f7ff ff65 	bl	8002b8a <send_cmd>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	f040 808b 	bne.w	8002dde <USER_SPI_initialize+0x176>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8002cc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ccc:	f7ff fe3e 	bl	800294c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8002cd0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002cd4:	2008      	movs	r0, #8
 8002cd6:	f7ff ff58 	bl	8002b8a <send_cmd>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d151      	bne.n	8002d84 <USER_SPI_initialize+0x11c>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	73fb      	strb	r3, [r7, #15]
 8002ce4:	e00d      	b.n	8002d02 <USER_SPI_initialize+0x9a>
 8002ce6:	7bfc      	ldrb	r4, [r7, #15]
 8002ce8:	20ff      	movs	r0, #255	; 0xff
 8002cea:	f7ff fe59 	bl	80029a0 <xchg_spi>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	f107 0310 	add.w	r3, r7, #16
 8002cf6:	4423      	add	r3, r4
 8002cf8:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002cfc:	7bfb      	ldrb	r3, [r7, #15]
 8002cfe:	3301      	adds	r3, #1
 8002d00:	73fb      	strb	r3, [r7, #15]
 8002d02:	7bfb      	ldrb	r3, [r7, #15]
 8002d04:	2b03      	cmp	r3, #3
 8002d06:	d9ee      	bls.n	8002ce6 <USER_SPI_initialize+0x7e>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8002d08:	7abb      	ldrb	r3, [r7, #10]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d167      	bne.n	8002dde <USER_SPI_initialize+0x176>
 8002d0e:	7afb      	ldrb	r3, [r7, #11]
 8002d10:	2baa      	cmp	r3, #170	; 0xaa
 8002d12:	d164      	bne.n	8002dde <USER_SPI_initialize+0x176>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8002d14:	bf00      	nop
 8002d16:	f7ff fe2d 	bl	8002974 <SPI_Timer_Status>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d007      	beq.n	8002d30 <USER_SPI_initialize+0xc8>
 8002d20:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002d24:	20a9      	movs	r0, #169	; 0xa9
 8002d26:	f7ff ff30 	bl	8002b8a <send_cmd>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1f2      	bne.n	8002d16 <USER_SPI_initialize+0xae>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8002d30:	f7ff fe20 	bl	8002974 <SPI_Timer_Status>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d051      	beq.n	8002dde <USER_SPI_initialize+0x176>
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	203a      	movs	r0, #58	; 0x3a
 8002d3e:	f7ff ff24 	bl	8002b8a <send_cmd>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d14a      	bne.n	8002dde <USER_SPI_initialize+0x176>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8002d48:	2300      	movs	r3, #0
 8002d4a:	73fb      	strb	r3, [r7, #15]
 8002d4c:	e00d      	b.n	8002d6a <USER_SPI_initialize+0x102>
 8002d4e:	7bfc      	ldrb	r4, [r7, #15]
 8002d50:	20ff      	movs	r0, #255	; 0xff
 8002d52:	f7ff fe25 	bl	80029a0 <xchg_spi>
 8002d56:	4603      	mov	r3, r0
 8002d58:	461a      	mov	r2, r3
 8002d5a:	f107 0310 	add.w	r3, r7, #16
 8002d5e:	4423      	add	r3, r4
 8002d60:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002d64:	7bfb      	ldrb	r3, [r7, #15]
 8002d66:	3301      	adds	r3, #1
 8002d68:	73fb      	strb	r3, [r7, #15]
 8002d6a:	7bfb      	ldrb	r3, [r7, #15]
 8002d6c:	2b03      	cmp	r3, #3
 8002d6e:	d9ee      	bls.n	8002d4e <USER_SPI_initialize+0xe6>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8002d70:	7a3b      	ldrb	r3, [r7, #8]
 8002d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <USER_SPI_initialize+0x116>
 8002d7a:	230c      	movs	r3, #12
 8002d7c:	e000      	b.n	8002d80 <USER_SPI_initialize+0x118>
 8002d7e:	2304      	movs	r3, #4
 8002d80:	737b      	strb	r3, [r7, #13]
 8002d82:	e02c      	b.n	8002dde <USER_SPI_initialize+0x176>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8002d84:	2100      	movs	r1, #0
 8002d86:	20a9      	movs	r0, #169	; 0xa9
 8002d88:	f7ff feff 	bl	8002b8a <send_cmd>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d804      	bhi.n	8002d9c <USER_SPI_initialize+0x134>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8002d92:	2302      	movs	r3, #2
 8002d94:	737b      	strb	r3, [r7, #13]
 8002d96:	23a9      	movs	r3, #169	; 0xa9
 8002d98:	73bb      	strb	r3, [r7, #14]
 8002d9a:	e003      	b.n	8002da4 <USER_SPI_initialize+0x13c>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	737b      	strb	r3, [r7, #13]
 8002da0:	2301      	movs	r3, #1
 8002da2:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8002da4:	bf00      	nop
 8002da6:	f7ff fde5 	bl	8002974 <SPI_Timer_Status>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d007      	beq.n	8002dc0 <USER_SPI_initialize+0x158>
 8002db0:	7bbb      	ldrb	r3, [r7, #14]
 8002db2:	2100      	movs	r1, #0
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff fee8 	bl	8002b8a <send_cmd>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1f2      	bne.n	8002da6 <USER_SPI_initialize+0x13e>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8002dc0:	f7ff fdd8 	bl	8002974 <SPI_Timer_Status>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d007      	beq.n	8002dda <USER_SPI_initialize+0x172>
 8002dca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002dce:	2010      	movs	r0, #16
 8002dd0:	f7ff fedb 	bl	8002b8a <send_cmd>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <USER_SPI_initialize+0x176>
				ty = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	737b      	strb	r3, [r7, #13]
		}
	} 
	CardType = ty;	/* Card type */
 8002dde:	4a11      	ldr	r2, [pc, #68]	; (8002e24 <USER_SPI_initialize+0x1bc>)
 8002de0:	7b7b      	ldrb	r3, [r7, #13]
 8002de2:	7013      	strb	r3, [r2, #0]
	despiselect();
 8002de4:	f7ff fe4a 	bl	8002a7c <despiselect>

	if (ty) {			/* OK */
 8002de8:	7b7b      	ldrb	r3, [r7, #13]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00c      	beq.n	8002e08 <USER_SPI_initialize+0x1a0>
		FCLK_FAST();			/* Set fast clock */
 8002dee:	4b0c      	ldr	r3, [pc, #48]	; (8002e20 <USER_SPI_initialize+0x1b8>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2210      	movs	r2, #16
 8002df4:	621a      	str	r2, [r3, #32]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8002df6:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <USER_SPI_initialize+0x1b4>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	f023 0301 	bic.w	r3, r3, #1
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <USER_SPI_initialize+0x1b4>)
 8002e04:	701a      	strb	r2, [r3, #0]
 8002e06:	e002      	b.n	8002e0e <USER_SPI_initialize+0x1a6>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8002e08:	4b04      	ldr	r3, [pc, #16]	; (8002e1c <USER_SPI_initialize+0x1b4>)
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8002e0e:	4b03      	ldr	r3, [pc, #12]	; (8002e1c <USER_SPI_initialize+0x1b4>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	b2db      	uxtb	r3, r3
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd90      	pop	{r4, r7, pc}
 8002e1c:	20000004 	.word	0x20000004
 8002e20:	200007b0 	.word	0x200007b0
 8002e24:	200000f8 	.word	0x200000f8

08002e28 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8002e32:	79fb      	ldrb	r3, [r7, #7]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <USER_SPI_status+0x14>
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e002      	b.n	8002e42 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8002e3c:	4b04      	ldr	r3, [pc, #16]	; (8002e50 <USER_SPI_status+0x28>)
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	b2db      	uxtb	r3, r3
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	20000004 	.word	0x20000004

08002e54 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60b9      	str	r1, [r7, #8]
 8002e5c:	607a      	str	r2, [r7, #4]
 8002e5e:	603b      	str	r3, [r7, #0]
 8002e60:	4603      	mov	r3, r0
 8002e62:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8002e64:	7bfb      	ldrb	r3, [r7, #15]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d102      	bne.n	8002e70 <USER_SPI_read+0x1c>
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <USER_SPI_read+0x20>
 8002e70:	2304      	movs	r3, #4
 8002e72:	e04d      	b.n	8002f10 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8002e74:	4b28      	ldr	r3, [pc, #160]	; (8002f18 <USER_SPI_read+0xc4>)
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <USER_SPI_read+0x32>
 8002e82:	2303      	movs	r3, #3
 8002e84:	e044      	b.n	8002f10 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8002e86:	4b25      	ldr	r3, [pc, #148]	; (8002f1c <USER_SPI_read+0xc8>)
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d102      	bne.n	8002e98 <USER_SPI_read+0x44>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	025b      	lsls	r3, r3, #9
 8002e96:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d111      	bne.n	8002ec2 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8002e9e:	6879      	ldr	r1, [r7, #4]
 8002ea0:	2011      	movs	r0, #17
 8002ea2:	f7ff fe72 	bl	8002b8a <send_cmd>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d129      	bne.n	8002f00 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8002eac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002eb0:	68b8      	ldr	r0, [r7, #8]
 8002eb2:	f7ff fe0f 	bl	8002ad4 <rcvr_datablock>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d021      	beq.n	8002f00 <USER_SPI_read+0xac>
			count = 0;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	603b      	str	r3, [r7, #0]
 8002ec0:	e01e      	b.n	8002f00 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8002ec2:	6879      	ldr	r1, [r7, #4]
 8002ec4:	2012      	movs	r0, #18
 8002ec6:	f7ff fe60 	bl	8002b8a <send_cmd>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d117      	bne.n	8002f00 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8002ed0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ed4:	68b8      	ldr	r0, [r7, #8]
 8002ed6:	f7ff fdfd 	bl	8002ad4 <rcvr_datablock>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d00a      	beq.n	8002ef6 <USER_SPI_read+0xa2>
				buff += 512;
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002ee6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	3b01      	subs	r3, #1
 8002eec:	603b      	str	r3, [r7, #0]
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1ed      	bne.n	8002ed0 <USER_SPI_read+0x7c>
 8002ef4:	e000      	b.n	8002ef8 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8002ef6:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8002ef8:	2100      	movs	r1, #0
 8002efa:	200c      	movs	r0, #12
 8002efc:	f7ff fe45 	bl	8002b8a <send_cmd>
		}
	}
	despiselect();
 8002f00:	f7ff fdbc 	bl	8002a7c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	bf14      	ite	ne
 8002f0a:	2301      	movne	r3, #1
 8002f0c:	2300      	moveq	r3, #0
 8002f0e:	b2db      	uxtb	r3, r3
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	20000004 	.word	0x20000004
 8002f1c:	200000f8 	.word	0x200000f8

08002f20 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60b9      	str	r1, [r7, #8]
 8002f28:	607a      	str	r2, [r7, #4]
 8002f2a:	603b      	str	r3, [r7, #0]
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8002f30:	7bfb      	ldrb	r3, [r7, #15]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d102      	bne.n	8002f3c <USER_SPI_write+0x1c>
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <USER_SPI_write+0x20>
 8002f3c:	2304      	movs	r3, #4
 8002f3e:	e063      	b.n	8003008 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8002f40:	4b33      	ldr	r3, [pc, #204]	; (8003010 <USER_SPI_write+0xf0>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <USER_SPI_write+0x32>
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e05a      	b.n	8003008 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8002f52:	4b2f      	ldr	r3, [pc, #188]	; (8003010 <USER_SPI_write+0xf0>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	f003 0304 	and.w	r3, r3, #4
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <USER_SPI_write+0x44>
 8002f60:	2302      	movs	r3, #2
 8002f62:	e051      	b.n	8003008 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8002f64:	4b2b      	ldr	r3, [pc, #172]	; (8003014 <USER_SPI_write+0xf4>)
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	f003 0308 	and.w	r3, r3, #8
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d102      	bne.n	8002f76 <USER_SPI_write+0x56>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	025b      	lsls	r3, r3, #9
 8002f74:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d110      	bne.n	8002f9e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	2018      	movs	r0, #24
 8002f80:	f7ff fe03 	bl	8002b8a <send_cmd>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d136      	bne.n	8002ff8 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8002f8a:	21fe      	movs	r1, #254	; 0xfe
 8002f8c:	68b8      	ldr	r0, [r7, #8]
 8002f8e:	f7ff fdca 	bl	8002b26 <xmit_datablock>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d02f      	beq.n	8002ff8 <USER_SPI_write+0xd8>
			count = 0;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	e02c      	b.n	8002ff8 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8002f9e:	4b1d      	ldr	r3, [pc, #116]	; (8003014 <USER_SPI_write+0xf4>)
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	f003 0306 	and.w	r3, r3, #6
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d003      	beq.n	8002fb2 <USER_SPI_write+0x92>
 8002faa:	6839      	ldr	r1, [r7, #0]
 8002fac:	2097      	movs	r0, #151	; 0x97
 8002fae:	f7ff fdec 	bl	8002b8a <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8002fb2:	6879      	ldr	r1, [r7, #4]
 8002fb4:	2019      	movs	r0, #25
 8002fb6:	f7ff fde8 	bl	8002b8a <send_cmd>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d11b      	bne.n	8002ff8 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8002fc0:	21fc      	movs	r1, #252	; 0xfc
 8002fc2:	68b8      	ldr	r0, [r7, #8]
 8002fc4:	f7ff fdaf 	bl	8002b26 <xmit_datablock>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <USER_SPI_write+0xc4>
				buff += 512;
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002fd4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	603b      	str	r3, [r7, #0]
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1ee      	bne.n	8002fc0 <USER_SPI_write+0xa0>
 8002fe2:	e000      	b.n	8002fe6 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8002fe4:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8002fe6:	21fd      	movs	r1, #253	; 0xfd
 8002fe8:	2000      	movs	r0, #0
 8002fea:	f7ff fd9c 	bl	8002b26 <xmit_datablock>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <USER_SPI_write+0xd8>
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8002ff8:	f7ff fd40 	bl	8002a7c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	bf14      	ite	ne
 8003002:	2301      	movne	r3, #1
 8003004:	2300      	moveq	r3, #0
 8003006:	b2db      	uxtb	r3, r3
}
 8003008:	4618      	mov	r0, r3
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	20000004 	.word	0x20000004
 8003014:	200000f8 	.word	0x200000f8

08003018 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b08c      	sub	sp, #48	; 0x30
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	603a      	str	r2, [r7, #0]
 8003022:	71fb      	strb	r3, [r7, #7]
 8003024:	460b      	mov	r3, r1
 8003026:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8003028:	79fb      	ldrb	r3, [r7, #7]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <USER_SPI_ioctl+0x1a>
 800302e:	2304      	movs	r3, #4
 8003030:	e15a      	b.n	80032e8 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003032:	4baf      	ldr	r3, [pc, #700]	; (80032f0 <USER_SPI_ioctl+0x2d8>)
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	b2db      	uxtb	r3, r3
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <USER_SPI_ioctl+0x2c>
 8003040:	2303      	movs	r3, #3
 8003042:	e151      	b.n	80032e8 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800304a:	79bb      	ldrb	r3, [r7, #6]
 800304c:	2b04      	cmp	r3, #4
 800304e:	f200 8136 	bhi.w	80032be <USER_SPI_ioctl+0x2a6>
 8003052:	a201      	add	r2, pc, #4	; (adr r2, 8003058 <USER_SPI_ioctl+0x40>)
 8003054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003058:	0800306d 	.word	0x0800306d
 800305c:	08003081 	.word	0x08003081
 8003060:	080032bf 	.word	0x080032bf
 8003064:	0800312d 	.word	0x0800312d
 8003068:	08003223 	.word	0x08003223
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800306c:	f7ff fd16 	bl	8002a9c <spiselect>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 8127 	beq.w	80032c6 <USER_SPI_ioctl+0x2ae>
 8003078:	2300      	movs	r3, #0
 800307a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800307e:	e122      	b.n	80032c6 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8003080:	2100      	movs	r1, #0
 8003082:	2009      	movs	r0, #9
 8003084:	f7ff fd81 	bl	8002b8a <send_cmd>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	f040 811d 	bne.w	80032ca <USER_SPI_ioctl+0x2b2>
 8003090:	f107 030c 	add.w	r3, r7, #12
 8003094:	2110      	movs	r1, #16
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff fd1c 	bl	8002ad4 <rcvr_datablock>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 8113 	beq.w	80032ca <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80030a4:	7b3b      	ldrb	r3, [r7, #12]
 80030a6:	099b      	lsrs	r3, r3, #6
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d111      	bne.n	80030d2 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80030ae:	7d7b      	ldrb	r3, [r7, #21]
 80030b0:	461a      	mov	r2, r3
 80030b2:	7d3b      	ldrb	r3, [r7, #20]
 80030b4:	021b      	lsls	r3, r3, #8
 80030b6:	4413      	add	r3, r2
 80030b8:	461a      	mov	r2, r3
 80030ba:	7cfb      	ldrb	r3, [r7, #19]
 80030bc:	041b      	lsls	r3, r3, #16
 80030be:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80030c2:	4413      	add	r3, r2
 80030c4:	3301      	adds	r3, #1
 80030c6:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	029a      	lsls	r2, r3, #10
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	e028      	b.n	8003124 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80030d2:	7c7b      	ldrb	r3, [r7, #17]
 80030d4:	f003 030f 	and.w	r3, r3, #15
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	7dbb      	ldrb	r3, [r7, #22]
 80030dc:	09db      	lsrs	r3, r3, #7
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	4413      	add	r3, r2
 80030e2:	b2da      	uxtb	r2, r3
 80030e4:	7d7b      	ldrb	r3, [r7, #21]
 80030e6:	005b      	lsls	r3, r3, #1
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	f003 0306 	and.w	r3, r3, #6
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	4413      	add	r3, r2
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	3302      	adds	r3, #2
 80030f6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80030fa:	7d3b      	ldrb	r3, [r7, #20]
 80030fc:	099b      	lsrs	r3, r3, #6
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	461a      	mov	r2, r3
 8003102:	7cfb      	ldrb	r3, [r7, #19]
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	441a      	add	r2, r3
 8003108:	7cbb      	ldrb	r3, [r7, #18]
 800310a:	029b      	lsls	r3, r3, #10
 800310c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003110:	4413      	add	r3, r2
 8003112:	3301      	adds	r3, #1
 8003114:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8003116:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800311a:	3b09      	subs	r3, #9
 800311c:	69fa      	ldr	r2, [r7, #28]
 800311e:	409a      	lsls	r2, r3
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800312a:	e0ce      	b.n	80032ca <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800312c:	4b71      	ldr	r3, [pc, #452]	; (80032f4 <USER_SPI_ioctl+0x2dc>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	2b00      	cmp	r3, #0
 8003136:	d031      	beq.n	800319c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8003138:	2100      	movs	r1, #0
 800313a:	208d      	movs	r0, #141	; 0x8d
 800313c:	f7ff fd25 	bl	8002b8a <send_cmd>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	f040 80c3 	bne.w	80032ce <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8003148:	20ff      	movs	r0, #255	; 0xff
 800314a:	f7ff fc29 	bl	80029a0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800314e:	f107 030c 	add.w	r3, r7, #12
 8003152:	2110      	movs	r1, #16
 8003154:	4618      	mov	r0, r3
 8003156:	f7ff fcbd 	bl	8002ad4 <rcvr_datablock>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 80b6 	beq.w	80032ce <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8003162:	2330      	movs	r3, #48	; 0x30
 8003164:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8003168:	e007      	b.n	800317a <USER_SPI_ioctl+0x162>
 800316a:	20ff      	movs	r0, #255	; 0xff
 800316c:	f7ff fc18 	bl	80029a0 <xchg_spi>
 8003170:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003174:	3b01      	subs	r3, #1
 8003176:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800317a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1f3      	bne.n	800316a <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8003182:	7dbb      	ldrb	r3, [r7, #22]
 8003184:	091b      	lsrs	r3, r3, #4
 8003186:	b2db      	uxtb	r3, r3
 8003188:	461a      	mov	r2, r3
 800318a:	2310      	movs	r3, #16
 800318c:	fa03 f202 	lsl.w	r2, r3, r2
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8003194:	2300      	movs	r3, #0
 8003196:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800319a:	e098      	b.n	80032ce <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800319c:	2100      	movs	r1, #0
 800319e:	2009      	movs	r0, #9
 80031a0:	f7ff fcf3 	bl	8002b8a <send_cmd>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f040 8091 	bne.w	80032ce <USER_SPI_ioctl+0x2b6>
 80031ac:	f107 030c 	add.w	r3, r7, #12
 80031b0:	2110      	movs	r1, #16
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff fc8e 	bl	8002ad4 <rcvr_datablock>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 8087 	beq.w	80032ce <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80031c0:	4b4c      	ldr	r3, [pc, #304]	; (80032f4 <USER_SPI_ioctl+0x2dc>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d012      	beq.n	80031f2 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80031cc:	7dbb      	ldrb	r3, [r7, #22]
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80031d4:	7dfa      	ldrb	r2, [r7, #23]
 80031d6:	09d2      	lsrs	r2, r2, #7
 80031d8:	b2d2      	uxtb	r2, r2
 80031da:	4413      	add	r3, r2
 80031dc:	1c5a      	adds	r2, r3, #1
 80031de:	7e7b      	ldrb	r3, [r7, #25]
 80031e0:	099b      	lsrs	r3, r3, #6
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	3b01      	subs	r3, #1
 80031e6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ea:	461a      	mov	r2, r3
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	e013      	b.n	800321a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80031f2:	7dbb      	ldrb	r3, [r7, #22]
 80031f4:	109b      	asrs	r3, r3, #2
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	f003 031f 	and.w	r3, r3, #31
 80031fc:	3301      	adds	r3, #1
 80031fe:	7dfa      	ldrb	r2, [r7, #23]
 8003200:	00d2      	lsls	r2, r2, #3
 8003202:	f002 0218 	and.w	r2, r2, #24
 8003206:	7df9      	ldrb	r1, [r7, #23]
 8003208:	0949      	lsrs	r1, r1, #5
 800320a:	b2c9      	uxtb	r1, r1
 800320c:	440a      	add	r2, r1
 800320e:	3201      	adds	r2, #1
 8003210:	fb02 f303 	mul.w	r3, r2, r3
 8003214:	461a      	mov	r2, r3
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800321a:	2300      	movs	r3, #0
 800321c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003220:	e055      	b.n	80032ce <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8003222:	4b34      	ldr	r3, [pc, #208]	; (80032f4 <USER_SPI_ioctl+0x2dc>)
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	f003 0306 	and.w	r3, r3, #6
 800322a:	2b00      	cmp	r3, #0
 800322c:	d051      	beq.n	80032d2 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800322e:	f107 020c 	add.w	r2, r7, #12
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	210b      	movs	r1, #11
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff feee 	bl	8003018 <USER_SPI_ioctl>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d149      	bne.n	80032d6 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8003242:	7b3b      	ldrb	r3, [r7, #12]
 8003244:	099b      	lsrs	r3, r3, #6
 8003246:	b2db      	uxtb	r3, r3
 8003248:	2b00      	cmp	r3, #0
 800324a:	d104      	bne.n	8003256 <USER_SPI_ioctl+0x23e>
 800324c:	7dbb      	ldrb	r3, [r7, #22]
 800324e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003252:	2b00      	cmp	r3, #0
 8003254:	d041      	beq.n	80032da <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	623b      	str	r3, [r7, #32]
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003260:	6a3b      	ldr	r3, [r7, #32]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8003266:	4b23      	ldr	r3, [pc, #140]	; (80032f4 <USER_SPI_ioctl+0x2dc>)
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	f003 0308 	and.w	r3, r3, #8
 800326e:	2b00      	cmp	r3, #0
 8003270:	d105      	bne.n	800327e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8003272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003274:	025b      	lsls	r3, r3, #9
 8003276:	62bb      	str	r3, [r7, #40]	; 0x28
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	025b      	lsls	r3, r3, #9
 800327c:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800327e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003280:	2020      	movs	r0, #32
 8003282:	f7ff fc82 	bl	8002b8a <send_cmd>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d128      	bne.n	80032de <USER_SPI_ioctl+0x2c6>
 800328c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800328e:	2021      	movs	r0, #33	; 0x21
 8003290:	f7ff fc7b 	bl	8002b8a <send_cmd>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d121      	bne.n	80032de <USER_SPI_ioctl+0x2c6>
 800329a:	2100      	movs	r1, #0
 800329c:	2026      	movs	r0, #38	; 0x26
 800329e:	f7ff fc74 	bl	8002b8a <send_cmd>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d11a      	bne.n	80032de <USER_SPI_ioctl+0x2c6>
 80032a8:	f247 5030 	movw	r0, #30000	; 0x7530
 80032ac:	f7ff fbc3 	bl	8002a36 <wait_ready>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d013      	beq.n	80032de <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80032b6:	2300      	movs	r3, #0
 80032b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80032bc:	e00f      	b.n	80032de <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80032be:	2304      	movs	r3, #4
 80032c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80032c4:	e00c      	b.n	80032e0 <USER_SPI_ioctl+0x2c8>
		break;
 80032c6:	bf00      	nop
 80032c8:	e00a      	b.n	80032e0 <USER_SPI_ioctl+0x2c8>
		break;
 80032ca:	bf00      	nop
 80032cc:	e008      	b.n	80032e0 <USER_SPI_ioctl+0x2c8>
		break;
 80032ce:	bf00      	nop
 80032d0:	e006      	b.n	80032e0 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80032d2:	bf00      	nop
 80032d4:	e004      	b.n	80032e0 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80032d6:	bf00      	nop
 80032d8:	e002      	b.n	80032e0 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80032da:	bf00      	nop
 80032dc:	e000      	b.n	80032e0 <USER_SPI_ioctl+0x2c8>
		break;
 80032de:	bf00      	nop
	}

	despiselect();
 80032e0:	f7ff fbcc 	bl	8002a7c <despiselect>

	return res;
 80032e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3730      	adds	r7, #48	; 0x30
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	20000004 	.word	0x20000004
 80032f4:	200000f8 	.word	0x200000f8

080032f8 <Reset_Handler>:
 80032f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003330 <LoopFillZerobss+0x14>
 80032fc:	2100      	movs	r1, #0
 80032fe:	e003      	b.n	8003308 <LoopCopyDataInit>

08003300 <CopyDataInit>:
 8003300:	4b0c      	ldr	r3, [pc, #48]	; (8003334 <LoopFillZerobss+0x18>)
 8003302:	585b      	ldr	r3, [r3, r1]
 8003304:	5043      	str	r3, [r0, r1]
 8003306:	3104      	adds	r1, #4

08003308 <LoopCopyDataInit>:
 8003308:	480b      	ldr	r0, [pc, #44]	; (8003338 <LoopFillZerobss+0x1c>)
 800330a:	4b0c      	ldr	r3, [pc, #48]	; (800333c <LoopFillZerobss+0x20>)
 800330c:	1842      	adds	r2, r0, r1
 800330e:	429a      	cmp	r2, r3
 8003310:	d3f6      	bcc.n	8003300 <CopyDataInit>
 8003312:	4a0b      	ldr	r2, [pc, #44]	; (8003340 <LoopFillZerobss+0x24>)
 8003314:	e002      	b.n	800331c <LoopFillZerobss>

08003316 <FillZerobss>:
 8003316:	2300      	movs	r3, #0
 8003318:	f842 3b04 	str.w	r3, [r2], #4

0800331c <LoopFillZerobss>:
 800331c:	4b09      	ldr	r3, [pc, #36]	; (8003344 <LoopFillZerobss+0x28>)
 800331e:	429a      	cmp	r2, r3
 8003320:	d3f9      	bcc.n	8003316 <FillZerobss>
 8003322:	f7ff fafd 	bl	8002920 <SystemInit>
 8003326:	f003 ffeb 	bl	8007300 <__libc_init_array>
 800332a:	f7fd ffeb 	bl	8001304 <main>
 800332e:	4770      	bx	lr
 8003330:	20020000 	.word	0x20020000
 8003334:	08007c50 	.word	0x08007c50
 8003338:	20000000 	.word	0x20000000
 800333c:	20000088 	.word	0x20000088
 8003340:	20000088 	.word	0x20000088
 8003344:	20001394 	.word	0x20001394

08003348 <ADC_IRQHandler>:
 8003348:	e7fe      	b.n	8003348 <ADC_IRQHandler>
	...

0800334c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003350:	4b0e      	ldr	r3, [pc, #56]	; (800338c <HAL_Init+0x40>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a0d      	ldr	r2, [pc, #52]	; (800338c <HAL_Init+0x40>)
 8003356:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800335a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800335c:	4b0b      	ldr	r3, [pc, #44]	; (800338c <HAL_Init+0x40>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a0a      	ldr	r2, [pc, #40]	; (800338c <HAL_Init+0x40>)
 8003362:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003366:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003368:	4b08      	ldr	r3, [pc, #32]	; (800338c <HAL_Init+0x40>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a07      	ldr	r2, [pc, #28]	; (800338c <HAL_Init+0x40>)
 800336e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003372:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003374:	2003      	movs	r0, #3
 8003376:	f000 f94d 	bl	8003614 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800337a:	2000      	movs	r0, #0
 800337c:	f000 f808 	bl	8003390 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003380:	f7fe ff10 	bl	80021a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40023c00 	.word	0x40023c00

08003390 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003398:	4b12      	ldr	r3, [pc, #72]	; (80033e4 <HAL_InitTick+0x54>)
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	4b12      	ldr	r3, [pc, #72]	; (80033e8 <HAL_InitTick+0x58>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	4619      	mov	r1, r3
 80033a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80033aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 f965 	bl	800367e <HAL_SYSTICK_Config>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e00e      	b.n	80033dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2b0f      	cmp	r3, #15
 80033c2:	d80a      	bhi.n	80033da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033c4:	2200      	movs	r2, #0
 80033c6:	6879      	ldr	r1, [r7, #4]
 80033c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033cc:	f000 f92d 	bl	800362a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033d0:	4a06      	ldr	r2, [pc, #24]	; (80033ec <HAL_InitTick+0x5c>)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
 80033d8:	e000      	b.n	80033dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3708      	adds	r7, #8
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	20000000 	.word	0x20000000
 80033e8:	2000000c 	.word	0x2000000c
 80033ec:	20000008 	.word	0x20000008

080033f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033f4:	4b06      	ldr	r3, [pc, #24]	; (8003410 <HAL_IncTick+0x20>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	461a      	mov	r2, r3
 80033fa:	4b06      	ldr	r3, [pc, #24]	; (8003414 <HAL_IncTick+0x24>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4413      	add	r3, r2
 8003400:	4a04      	ldr	r2, [pc, #16]	; (8003414 <HAL_IncTick+0x24>)
 8003402:	6013      	str	r3, [r2, #0]
}
 8003404:	bf00      	nop
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	2000000c 	.word	0x2000000c
 8003414:	20000f24 	.word	0x20000f24

08003418 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0
  return uwTick;
 800341c:	4b03      	ldr	r3, [pc, #12]	; (800342c <HAL_GetTick+0x14>)
 800341e:	681b      	ldr	r3, [r3, #0]
}
 8003420:	4618      	mov	r0, r3
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	20000f24 	.word	0x20000f24

08003430 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003438:	f7ff ffee 	bl	8003418 <HAL_GetTick>
 800343c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003448:	d005      	beq.n	8003456 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800344a:	4b09      	ldr	r3, [pc, #36]	; (8003470 <HAL_Delay+0x40>)
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	461a      	mov	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4413      	add	r3, r2
 8003454:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003456:	bf00      	nop
 8003458:	f7ff ffde 	bl	8003418 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	68fa      	ldr	r2, [r7, #12]
 8003464:	429a      	cmp	r2, r3
 8003466:	d8f7      	bhi.n	8003458 <HAL_Delay+0x28>
  {
  }
}
 8003468:	bf00      	nop
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	2000000c 	.word	0x2000000c

08003474 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003474:	b480      	push	{r7}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003484:	4b0c      	ldr	r3, [pc, #48]	; (80034b8 <__NVIC_SetPriorityGrouping+0x44>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800348a:	68ba      	ldr	r2, [r7, #8]
 800348c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003490:	4013      	ands	r3, r2
 8003492:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800349c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034a6:	4a04      	ldr	r2, [pc, #16]	; (80034b8 <__NVIC_SetPriorityGrouping+0x44>)
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	60d3      	str	r3, [r2, #12]
}
 80034ac:	bf00      	nop
 80034ae:	3714      	adds	r7, #20
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr
 80034b8:	e000ed00 	.word	0xe000ed00

080034bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034c0:	4b04      	ldr	r3, [pc, #16]	; (80034d4 <__NVIC_GetPriorityGrouping+0x18>)
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	0a1b      	lsrs	r3, r3, #8
 80034c6:	f003 0307 	and.w	r3, r3, #7
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr
 80034d4:	e000ed00 	.word	0xe000ed00

080034d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	4603      	mov	r3, r0
 80034e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	db0b      	blt.n	8003502 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ea:	79fb      	ldrb	r3, [r7, #7]
 80034ec:	f003 021f 	and.w	r2, r3, #31
 80034f0:	4907      	ldr	r1, [pc, #28]	; (8003510 <__NVIC_EnableIRQ+0x38>)
 80034f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f6:	095b      	lsrs	r3, r3, #5
 80034f8:	2001      	movs	r0, #1
 80034fa:	fa00 f202 	lsl.w	r2, r0, r2
 80034fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	e000e100 	.word	0xe000e100

08003514 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	4603      	mov	r3, r0
 800351c:	6039      	str	r1, [r7, #0]
 800351e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003524:	2b00      	cmp	r3, #0
 8003526:	db0a      	blt.n	800353e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	b2da      	uxtb	r2, r3
 800352c:	490c      	ldr	r1, [pc, #48]	; (8003560 <__NVIC_SetPriority+0x4c>)
 800352e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003532:	0112      	lsls	r2, r2, #4
 8003534:	b2d2      	uxtb	r2, r2
 8003536:	440b      	add	r3, r1
 8003538:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800353c:	e00a      	b.n	8003554 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	b2da      	uxtb	r2, r3
 8003542:	4908      	ldr	r1, [pc, #32]	; (8003564 <__NVIC_SetPriority+0x50>)
 8003544:	79fb      	ldrb	r3, [r7, #7]
 8003546:	f003 030f 	and.w	r3, r3, #15
 800354a:	3b04      	subs	r3, #4
 800354c:	0112      	lsls	r2, r2, #4
 800354e:	b2d2      	uxtb	r2, r2
 8003550:	440b      	add	r3, r1
 8003552:	761a      	strb	r2, [r3, #24]
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	e000e100 	.word	0xe000e100
 8003564:	e000ed00 	.word	0xe000ed00

08003568 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003568:	b480      	push	{r7}
 800356a:	b089      	sub	sp, #36	; 0x24
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	f1c3 0307 	rsb	r3, r3, #7
 8003582:	2b04      	cmp	r3, #4
 8003584:	bf28      	it	cs
 8003586:	2304      	movcs	r3, #4
 8003588:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	3304      	adds	r3, #4
 800358e:	2b06      	cmp	r3, #6
 8003590:	d902      	bls.n	8003598 <NVIC_EncodePriority+0x30>
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	3b03      	subs	r3, #3
 8003596:	e000      	b.n	800359a <NVIC_EncodePriority+0x32>
 8003598:	2300      	movs	r3, #0
 800359a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800359c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	43da      	mvns	r2, r3
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	401a      	ands	r2, r3
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	fa01 f303 	lsl.w	r3, r1, r3
 80035ba:	43d9      	mvns	r1, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c0:	4313      	orrs	r3, r2
         );
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3724      	adds	r7, #36	; 0x24
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
	...

080035d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	3b01      	subs	r3, #1
 80035dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035e0:	d301      	bcc.n	80035e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035e2:	2301      	movs	r3, #1
 80035e4:	e00f      	b.n	8003606 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035e6:	4a0a      	ldr	r2, [pc, #40]	; (8003610 <SysTick_Config+0x40>)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ee:	210f      	movs	r1, #15
 80035f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035f4:	f7ff ff8e 	bl	8003514 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035f8:	4b05      	ldr	r3, [pc, #20]	; (8003610 <SysTick_Config+0x40>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035fe:	4b04      	ldr	r3, [pc, #16]	; (8003610 <SysTick_Config+0x40>)
 8003600:	2207      	movs	r2, #7
 8003602:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	e000e010 	.word	0xe000e010

08003614 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f7ff ff29 	bl	8003474 <__NVIC_SetPriorityGrouping>
}
 8003622:	bf00      	nop
 8003624:	3708      	adds	r7, #8
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800362a:	b580      	push	{r7, lr}
 800362c:	b086      	sub	sp, #24
 800362e:	af00      	add	r7, sp, #0
 8003630:	4603      	mov	r3, r0
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	607a      	str	r2, [r7, #4]
 8003636:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003638:	2300      	movs	r3, #0
 800363a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800363c:	f7ff ff3e 	bl	80034bc <__NVIC_GetPriorityGrouping>
 8003640:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	68b9      	ldr	r1, [r7, #8]
 8003646:	6978      	ldr	r0, [r7, #20]
 8003648:	f7ff ff8e 	bl	8003568 <NVIC_EncodePriority>
 800364c:	4602      	mov	r2, r0
 800364e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003652:	4611      	mov	r1, r2
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff ff5d 	bl	8003514 <__NVIC_SetPriority>
}
 800365a:	bf00      	nop
 800365c:	3718      	adds	r7, #24
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b082      	sub	sp, #8
 8003666:	af00      	add	r7, sp, #0
 8003668:	4603      	mov	r3, r0
 800366a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800366c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff ff31 	bl	80034d8 <__NVIC_EnableIRQ>
}
 8003676:	bf00      	nop
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b082      	sub	sp, #8
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7ff ffa2 	bl	80035d0 <SysTick_Config>
 800368c:	4603      	mov	r3, r0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
	...

08003698 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80036a4:	f7ff feb8 	bl	8003418 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e099      	b.n	80037e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2202      	movs	r2, #2
 80036c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0201 	bic.w	r2, r2, #1
 80036d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d4:	e00f      	b.n	80036f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036d6:	f7ff fe9f 	bl	8003418 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b05      	cmp	r3, #5
 80036e2:	d908      	bls.n	80036f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2220      	movs	r2, #32
 80036e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2203      	movs	r2, #3
 80036ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e078      	b.n	80037e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b00      	cmp	r3, #0
 8003702:	d1e8      	bne.n	80036d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800370c:	697a      	ldr	r2, [r7, #20]
 800370e:	4b38      	ldr	r3, [pc, #224]	; (80037f0 <HAL_DMA_Init+0x158>)
 8003710:	4013      	ands	r3, r2
 8003712:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003722:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800372e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800373a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	4313      	orrs	r3, r2
 8003746:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	2b04      	cmp	r3, #4
 800374e:	d107      	bne.n	8003760 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003758:	4313      	orrs	r3, r2
 800375a:	697a      	ldr	r2, [r7, #20]
 800375c:	4313      	orrs	r3, r2
 800375e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	f023 0307 	bic.w	r3, r3, #7
 8003776:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	4313      	orrs	r3, r2
 8003780:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003786:	2b04      	cmp	r3, #4
 8003788:	d117      	bne.n	80037ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	4313      	orrs	r3, r2
 8003792:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00e      	beq.n	80037ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 fb0d 	bl	8003dbc <DMA_CheckFifoParam>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d008      	beq.n	80037ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2240      	movs	r2, #64	; 0x40
 80037ac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80037b6:	2301      	movs	r3, #1
 80037b8:	e016      	b.n	80037e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	697a      	ldr	r2, [r7, #20]
 80037c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 fac4 	bl	8003d50 <DMA_CalcBaseAndBitshift>
 80037c8:	4603      	mov	r3, r0
 80037ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d0:	223f      	movs	r2, #63	; 0x3f
 80037d2:	409a      	lsls	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3718      	adds	r7, #24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	f010803f 	.word	0xf010803f

080037f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]
 8003800:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003802:	2300      	movs	r3, #0
 8003804:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800380a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_DMA_Start_IT+0x26>
 8003816:	2302      	movs	r3, #2
 8003818:	e040      	b.n	800389c <HAL_DMA_Start_IT+0xa8>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b01      	cmp	r3, #1
 800382c:	d12f      	bne.n	800388e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2202      	movs	r2, #2
 8003832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	68b9      	ldr	r1, [r7, #8]
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 fa56 	bl	8003cf4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384c:	223f      	movs	r2, #63	; 0x3f
 800384e:	409a      	lsls	r2, r3
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 0216 	orr.w	r2, r2, #22
 8003862:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003868:	2b00      	cmp	r3, #0
 800386a:	d007      	beq.n	800387c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f042 0208 	orr.w	r2, r2, #8
 800387a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f042 0201 	orr.w	r2, r2, #1
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	e005      	b.n	800389a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003896:	2302      	movs	r3, #2
 8003898:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800389a:	7dfb      	ldrb	r3, [r7, #23]
}
 800389c:	4618      	mov	r0, r3
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80038b2:	f7ff fdb1 	bl	8003418 <HAL_GetTick>
 80038b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	2b02      	cmp	r3, #2
 80038c2:	d008      	beq.n	80038d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2280      	movs	r2, #128	; 0x80
 80038c8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e052      	b.n	800397c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0216 	bic.w	r2, r2, #22
 80038e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695a      	ldr	r2, [r3, #20]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d103      	bne.n	8003906 <HAL_DMA_Abort+0x62>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003902:	2b00      	cmp	r3, #0
 8003904:	d007      	beq.n	8003916 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0208 	bic.w	r2, r2, #8
 8003914:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0201 	bic.w	r2, r2, #1
 8003924:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003926:	e013      	b.n	8003950 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003928:	f7ff fd76 	bl	8003418 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b05      	cmp	r3, #5
 8003934:	d90c      	bls.n	8003950 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2220      	movs	r2, #32
 800393a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2203      	movs	r2, #3
 8003948:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e015      	b.n	800397c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1e4      	bne.n	8003928 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003962:	223f      	movs	r2, #63	; 0x3f
 8003964:	409a      	lsls	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d004      	beq.n	80039a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2280      	movs	r2, #128	; 0x80
 800399c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e00c      	b.n	80039bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2205      	movs	r2, #5
 80039a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0201 	bic.w	r2, r2, #1
 80039b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039d4:	4b92      	ldr	r3, [pc, #584]	; (8003c20 <HAL_DMA_IRQHandler+0x258>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a92      	ldr	r2, [pc, #584]	; (8003c24 <HAL_DMA_IRQHandler+0x25c>)
 80039da:	fba2 2303 	umull	r2, r3, r2, r3
 80039de:	0a9b      	lsrs	r3, r3, #10
 80039e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f2:	2208      	movs	r2, #8
 80039f4:	409a      	lsls	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	4013      	ands	r3, r2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d01a      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d013      	beq.n	8003a34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 0204 	bic.w	r2, r2, #4
 8003a1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a20:	2208      	movs	r2, #8
 8003a22:	409a      	lsls	r2, r3
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2c:	f043 0201 	orr.w	r2, r3, #1
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a38:	2201      	movs	r2, #1
 8003a3a:	409a      	lsls	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d012      	beq.n	8003a6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d00b      	beq.n	8003a6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a56:	2201      	movs	r2, #1
 8003a58:	409a      	lsls	r2, r3
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a62:	f043 0202 	orr.w	r2, r3, #2
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a6e:	2204      	movs	r2, #4
 8003a70:	409a      	lsls	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	4013      	ands	r3, r2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d012      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00b      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8c:	2204      	movs	r2, #4
 8003a8e:	409a      	lsls	r2, r3
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a98:	f043 0204 	orr.w	r2, r3, #4
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa4:	2210      	movs	r2, #16
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	4013      	ands	r3, r2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d043      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0308 	and.w	r3, r3, #8
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d03c      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac2:	2210      	movs	r2, #16
 8003ac4:	409a      	lsls	r2, r3
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d018      	beq.n	8003b0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d108      	bne.n	8003af8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d024      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	4798      	blx	r3
 8003af6:	e01f      	b.n	8003b38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d01b      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	4798      	blx	r3
 8003b08:	e016      	b.n	8003b38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d107      	bne.n	8003b28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f022 0208 	bic.w	r2, r2, #8
 8003b26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d003      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b3c:	2220      	movs	r2, #32
 8003b3e:	409a      	lsls	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	4013      	ands	r3, r2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f000 808e 	beq.w	8003c66 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0310 	and.w	r3, r3, #16
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 8086 	beq.w	8003c66 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5e:	2220      	movs	r2, #32
 8003b60:	409a      	lsls	r2, r3
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b05      	cmp	r3, #5
 8003b70:	d136      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0216 	bic.w	r2, r2, #22
 8003b80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	695a      	ldr	r2, [r3, #20]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d103      	bne.n	8003ba2 <HAL_DMA_IRQHandler+0x1da>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d007      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0208 	bic.w	r2, r2, #8
 8003bb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb6:	223f      	movs	r2, #63	; 0x3f
 8003bb8:	409a      	lsls	r2, r3
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d07d      	beq.n	8003cd2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	4798      	blx	r3
        }
        return;
 8003bde:	e078      	b.n	8003cd2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d01c      	beq.n	8003c28 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d108      	bne.n	8003c0e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d030      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	4798      	blx	r3
 8003c0c:	e02b      	b.n	8003c66 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d027      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	4798      	blx	r3
 8003c1e:	e022      	b.n	8003c66 <HAL_DMA_IRQHandler+0x29e>
 8003c20:	20000000 	.word	0x20000000
 8003c24:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10f      	bne.n	8003c56 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f022 0210 	bic.w	r2, r2, #16
 8003c44:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2201      	movs	r2, #1
 8003c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d003      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d032      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d022      	beq.n	8003cc0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2205      	movs	r2, #5
 8003c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 0201 	bic.w	r2, r2, #1
 8003c90:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	3301      	adds	r3, #1
 8003c96:	60bb      	str	r3, [r7, #8]
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d307      	bcc.n	8003cae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1f2      	bne.n	8003c92 <HAL_DMA_IRQHandler+0x2ca>
 8003cac:	e000      	b.n	8003cb0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003cae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	4798      	blx	r3
 8003cd0:	e000      	b.n	8003cd4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003cd2:	bf00      	nop
    }
  }
}
 8003cd4:	3718      	adds	r7, #24
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop

08003cdc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	607a      	str	r2, [r7, #4]
 8003d00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	2b40      	cmp	r3, #64	; 0x40
 8003d20:	d108      	bne.n	8003d34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d32:	e007      	b.n	8003d44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68ba      	ldr	r2, [r7, #8]
 8003d3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	60da      	str	r2, [r3, #12]
}
 8003d44:	bf00      	nop
 8003d46:	3714      	adds	r7, #20
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	3b10      	subs	r3, #16
 8003d60:	4a14      	ldr	r2, [pc, #80]	; (8003db4 <DMA_CalcBaseAndBitshift+0x64>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	091b      	lsrs	r3, r3, #4
 8003d68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d6a:	4a13      	ldr	r2, [pc, #76]	; (8003db8 <DMA_CalcBaseAndBitshift+0x68>)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	4413      	add	r3, r2
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2b03      	cmp	r3, #3
 8003d7c:	d909      	bls.n	8003d92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d86:	f023 0303 	bic.w	r3, r3, #3
 8003d8a:	1d1a      	adds	r2, r3, #4
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	659a      	str	r2, [r3, #88]	; 0x58
 8003d90:	e007      	b.n	8003da2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d9a:	f023 0303 	bic.w	r3, r3, #3
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3714      	adds	r7, #20
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	aaaaaaab 	.word	0xaaaaaaab
 8003db8:	08007c04 	.word	0x08007c04

08003dbc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dcc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d11f      	bne.n	8003e16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	2b03      	cmp	r3, #3
 8003dda:	d855      	bhi.n	8003e88 <DMA_CheckFifoParam+0xcc>
 8003ddc:	a201      	add	r2, pc, #4	; (adr r2, 8003de4 <DMA_CheckFifoParam+0x28>)
 8003dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de2:	bf00      	nop
 8003de4:	08003df5 	.word	0x08003df5
 8003de8:	08003e07 	.word	0x08003e07
 8003dec:	08003df5 	.word	0x08003df5
 8003df0:	08003e89 	.word	0x08003e89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d045      	beq.n	8003e8c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e04:	e042      	b.n	8003e8c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e0e:	d13f      	bne.n	8003e90 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e14:	e03c      	b.n	8003e90 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e1e:	d121      	bne.n	8003e64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	2b03      	cmp	r3, #3
 8003e24:	d836      	bhi.n	8003e94 <DMA_CheckFifoParam+0xd8>
 8003e26:	a201      	add	r2, pc, #4	; (adr r2, 8003e2c <DMA_CheckFifoParam+0x70>)
 8003e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2c:	08003e3d 	.word	0x08003e3d
 8003e30:	08003e43 	.word	0x08003e43
 8003e34:	08003e3d 	.word	0x08003e3d
 8003e38:	08003e55 	.word	0x08003e55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e40:	e02f      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d024      	beq.n	8003e98 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e52:	e021      	b.n	8003e98 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e58:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e5c:	d11e      	bne.n	8003e9c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e62:	e01b      	b.n	8003e9c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d902      	bls.n	8003e70 <DMA_CheckFifoParam+0xb4>
 8003e6a:	2b03      	cmp	r3, #3
 8003e6c:	d003      	beq.n	8003e76 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e6e:	e018      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	73fb      	strb	r3, [r7, #15]
      break;
 8003e74:	e015      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00e      	beq.n	8003ea0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	73fb      	strb	r3, [r7, #15]
      break;
 8003e86:	e00b      	b.n	8003ea0 <DMA_CheckFifoParam+0xe4>
      break;
 8003e88:	bf00      	nop
 8003e8a:	e00a      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8003e8c:	bf00      	nop
 8003e8e:	e008      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8003e90:	bf00      	nop
 8003e92:	e006      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8003e94:	bf00      	nop
 8003e96:	e004      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8003e98:	bf00      	nop
 8003e9a:	e002      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
      break;   
 8003e9c:	bf00      	nop
 8003e9e:	e000      	b.n	8003ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8003ea0:	bf00      	nop
    }
  } 
  
  return status; 
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3714      	adds	r7, #20
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b089      	sub	sp, #36	; 0x24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	61fb      	str	r3, [r7, #28]
 8003eca:	e165      	b.n	8004198 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ecc:	2201      	movs	r2, #1
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	4013      	ands	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	f040 8154 	bne.w	8004192 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d00b      	beq.n	8003f0a <HAL_GPIO_Init+0x5a>
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d007      	beq.n	8003f0a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003efe:	2b11      	cmp	r3, #17
 8003f00:	d003      	beq.n	8003f0a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	2b12      	cmp	r3, #18
 8003f08:	d130      	bne.n	8003f6c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	2203      	movs	r2, #3
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	43db      	mvns	r3, r3
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	68da      	ldr	r2, [r3, #12]
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2e:	69ba      	ldr	r2, [r7, #24]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f40:	2201      	movs	r2, #1
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	43db      	mvns	r3, r3
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	091b      	lsrs	r3, r3, #4
 8003f56:	f003 0201 	and.w	r2, r3, #1
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	2203      	movs	r2, #3
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4013      	ands	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	689a      	ldr	r2, [r3, #8]
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	69ba      	ldr	r2, [r7, #24]
 8003f9a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d003      	beq.n	8003fac <HAL_GPIO_Init+0xfc>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	2b12      	cmp	r3, #18
 8003faa:	d123      	bne.n	8003ff4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	08da      	lsrs	r2, r3, #3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	3208      	adds	r2, #8
 8003fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	220f      	movs	r2, #15
 8003fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc8:	43db      	mvns	r3, r3
 8003fca:	69ba      	ldr	r2, [r7, #24]
 8003fcc:	4013      	ands	r3, r2
 8003fce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	691a      	ldr	r2, [r3, #16]
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	08da      	lsrs	r2, r3, #3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	3208      	adds	r2, #8
 8003fee:	69b9      	ldr	r1, [r7, #24]
 8003ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	2203      	movs	r2, #3
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	43db      	mvns	r3, r3
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4013      	ands	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f003 0203 	and.w	r2, r3, #3
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	4313      	orrs	r3, r2
 8004020:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004030:	2b00      	cmp	r3, #0
 8004032:	f000 80ae 	beq.w	8004192 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004036:	2300      	movs	r3, #0
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	4b5c      	ldr	r3, [pc, #368]	; (80041ac <HAL_GPIO_Init+0x2fc>)
 800403c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800403e:	4a5b      	ldr	r2, [pc, #364]	; (80041ac <HAL_GPIO_Init+0x2fc>)
 8004040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004044:	6453      	str	r3, [r2, #68]	; 0x44
 8004046:	4b59      	ldr	r3, [pc, #356]	; (80041ac <HAL_GPIO_Init+0x2fc>)
 8004048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004052:	4a57      	ldr	r2, [pc, #348]	; (80041b0 <HAL_GPIO_Init+0x300>)
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	089b      	lsrs	r3, r3, #2
 8004058:	3302      	adds	r3, #2
 800405a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800405e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	220f      	movs	r2, #15
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	43db      	mvns	r3, r3
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	4013      	ands	r3, r2
 8004074:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a4e      	ldr	r2, [pc, #312]	; (80041b4 <HAL_GPIO_Init+0x304>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d025      	beq.n	80040ca <HAL_GPIO_Init+0x21a>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a4d      	ldr	r2, [pc, #308]	; (80041b8 <HAL_GPIO_Init+0x308>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d01f      	beq.n	80040c6 <HAL_GPIO_Init+0x216>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a4c      	ldr	r2, [pc, #304]	; (80041bc <HAL_GPIO_Init+0x30c>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d019      	beq.n	80040c2 <HAL_GPIO_Init+0x212>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a4b      	ldr	r2, [pc, #300]	; (80041c0 <HAL_GPIO_Init+0x310>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d013      	beq.n	80040be <HAL_GPIO_Init+0x20e>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a4a      	ldr	r2, [pc, #296]	; (80041c4 <HAL_GPIO_Init+0x314>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d00d      	beq.n	80040ba <HAL_GPIO_Init+0x20a>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a49      	ldr	r2, [pc, #292]	; (80041c8 <HAL_GPIO_Init+0x318>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d007      	beq.n	80040b6 <HAL_GPIO_Init+0x206>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a48      	ldr	r2, [pc, #288]	; (80041cc <HAL_GPIO_Init+0x31c>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d101      	bne.n	80040b2 <HAL_GPIO_Init+0x202>
 80040ae:	2306      	movs	r3, #6
 80040b0:	e00c      	b.n	80040cc <HAL_GPIO_Init+0x21c>
 80040b2:	2307      	movs	r3, #7
 80040b4:	e00a      	b.n	80040cc <HAL_GPIO_Init+0x21c>
 80040b6:	2305      	movs	r3, #5
 80040b8:	e008      	b.n	80040cc <HAL_GPIO_Init+0x21c>
 80040ba:	2304      	movs	r3, #4
 80040bc:	e006      	b.n	80040cc <HAL_GPIO_Init+0x21c>
 80040be:	2303      	movs	r3, #3
 80040c0:	e004      	b.n	80040cc <HAL_GPIO_Init+0x21c>
 80040c2:	2302      	movs	r3, #2
 80040c4:	e002      	b.n	80040cc <HAL_GPIO_Init+0x21c>
 80040c6:	2301      	movs	r3, #1
 80040c8:	e000      	b.n	80040cc <HAL_GPIO_Init+0x21c>
 80040ca:	2300      	movs	r3, #0
 80040cc:	69fa      	ldr	r2, [r7, #28]
 80040ce:	f002 0203 	and.w	r2, r2, #3
 80040d2:	0092      	lsls	r2, r2, #2
 80040d4:	4093      	lsls	r3, r2
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	4313      	orrs	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040dc:	4934      	ldr	r1, [pc, #208]	; (80041b0 <HAL_GPIO_Init+0x300>)
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	089b      	lsrs	r3, r3, #2
 80040e2:	3302      	adds	r3, #2
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040ea:	4b39      	ldr	r3, [pc, #228]	; (80041d0 <HAL_GPIO_Init+0x320>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	43db      	mvns	r3, r3
 80040f4:	69ba      	ldr	r2, [r7, #24]
 80040f6:	4013      	ands	r3, r2
 80040f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	4313      	orrs	r3, r2
 800410c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800410e:	4a30      	ldr	r2, [pc, #192]	; (80041d0 <HAL_GPIO_Init+0x320>)
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004114:	4b2e      	ldr	r3, [pc, #184]	; (80041d0 <HAL_GPIO_Init+0x320>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	43db      	mvns	r3, r3
 800411e:	69ba      	ldr	r2, [r7, #24]
 8004120:	4013      	ands	r3, r2
 8004122:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d003      	beq.n	8004138 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	4313      	orrs	r3, r2
 8004136:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004138:	4a25      	ldr	r2, [pc, #148]	; (80041d0 <HAL_GPIO_Init+0x320>)
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800413e:	4b24      	ldr	r3, [pc, #144]	; (80041d0 <HAL_GPIO_Init+0x320>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	43db      	mvns	r3, r3
 8004148:	69ba      	ldr	r2, [r7, #24]
 800414a:	4013      	ands	r3, r2
 800414c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	4313      	orrs	r3, r2
 8004160:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004162:	4a1b      	ldr	r2, [pc, #108]	; (80041d0 <HAL_GPIO_Init+0x320>)
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004168:	4b19      	ldr	r3, [pc, #100]	; (80041d0 <HAL_GPIO_Init+0x320>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	43db      	mvns	r3, r3
 8004172:	69ba      	ldr	r2, [r7, #24]
 8004174:	4013      	ands	r3, r2
 8004176:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d003      	beq.n	800418c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004184:	69ba      	ldr	r2, [r7, #24]
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	4313      	orrs	r3, r2
 800418a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800418c:	4a10      	ldr	r2, [pc, #64]	; (80041d0 <HAL_GPIO_Init+0x320>)
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	3301      	adds	r3, #1
 8004196:	61fb      	str	r3, [r7, #28]
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	2b0f      	cmp	r3, #15
 800419c:	f67f ae96 	bls.w	8003ecc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041a0:	bf00      	nop
 80041a2:	3724      	adds	r7, #36	; 0x24
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	40023800 	.word	0x40023800
 80041b0:	40013800 	.word	0x40013800
 80041b4:	40020000 	.word	0x40020000
 80041b8:	40020400 	.word	0x40020400
 80041bc:	40020800 	.word	0x40020800
 80041c0:	40020c00 	.word	0x40020c00
 80041c4:	40021000 	.word	0x40021000
 80041c8:	40021400 	.word	0x40021400
 80041cc:	40021800 	.word	0x40021800
 80041d0:	40013c00 	.word	0x40013c00

080041d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	460b      	mov	r3, r1
 80041de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	691a      	ldr	r2, [r3, #16]
 80041e4:	887b      	ldrh	r3, [r7, #2]
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d002      	beq.n	80041f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80041ec:	2301      	movs	r3, #1
 80041ee:	73fb      	strb	r3, [r7, #15]
 80041f0:	e001      	b.n	80041f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041f2:	2300      	movs	r3, #0
 80041f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	460b      	mov	r3, r1
 800420e:	807b      	strh	r3, [r7, #2]
 8004210:	4613      	mov	r3, r2
 8004212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004214:	787b      	ldrb	r3, [r7, #1]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800421a:	887a      	ldrh	r2, [r7, #2]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004220:	e003      	b.n	800422a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004222:	887b      	ldrh	r3, [r7, #2]
 8004224:	041a      	lsls	r2, r3, #16
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	619a      	str	r2, [r3, #24]
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
	...

08004238 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004242:	2300      	movs	r3, #0
 8004244:	603b      	str	r3, [r7, #0]
 8004246:	4b20      	ldr	r3, [pc, #128]	; (80042c8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424a:	4a1f      	ldr	r2, [pc, #124]	; (80042c8 <HAL_PWREx_EnableOverDrive+0x90>)
 800424c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004250:	6413      	str	r3, [r2, #64]	; 0x40
 8004252:	4b1d      	ldr	r3, [pc, #116]	; (80042c8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800425a:	603b      	str	r3, [r7, #0]
 800425c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800425e:	4b1b      	ldr	r3, [pc, #108]	; (80042cc <HAL_PWREx_EnableOverDrive+0x94>)
 8004260:	2201      	movs	r2, #1
 8004262:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004264:	f7ff f8d8 	bl	8003418 <HAL_GetTick>
 8004268:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800426a:	e009      	b.n	8004280 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800426c:	f7ff f8d4 	bl	8003418 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800427a:	d901      	bls.n	8004280 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e01f      	b.n	80042c0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004280:	4b13      	ldr	r3, [pc, #76]	; (80042d0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800428c:	d1ee      	bne.n	800426c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800428e:	4b11      	ldr	r3, [pc, #68]	; (80042d4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004290:	2201      	movs	r2, #1
 8004292:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004294:	f7ff f8c0 	bl	8003418 <HAL_GetTick>
 8004298:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800429a:	e009      	b.n	80042b0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800429c:	f7ff f8bc 	bl	8003418 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042aa:	d901      	bls.n	80042b0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e007      	b.n	80042c0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042b0:	4b07      	ldr	r3, [pc, #28]	; (80042d0 <HAL_PWREx_EnableOverDrive+0x98>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80042bc:	d1ee      	bne.n	800429c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3708      	adds	r7, #8
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40023800 	.word	0x40023800
 80042cc:	420e0040 	.word	0x420e0040
 80042d0:	40007000 	.word	0x40007000
 80042d4:	420e0044 	.word	0x420e0044

080042d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d101      	bne.n	80042ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e0cc      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042ec:	4b68      	ldr	r3, [pc, #416]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 030f 	and.w	r3, r3, #15
 80042f4:	683a      	ldr	r2, [r7, #0]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d90c      	bls.n	8004314 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fa:	4b65      	ldr	r3, [pc, #404]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004302:	4b63      	ldr	r3, [pc, #396]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 030f 	and.w	r3, r3, #15
 800430a:	683a      	ldr	r2, [r7, #0]
 800430c:	429a      	cmp	r2, r3
 800430e:	d001      	beq.n	8004314 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e0b8      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d020      	beq.n	8004362 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0304 	and.w	r3, r3, #4
 8004328:	2b00      	cmp	r3, #0
 800432a:	d005      	beq.n	8004338 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800432c:	4b59      	ldr	r3, [pc, #356]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	4a58      	ldr	r2, [pc, #352]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004336:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0308 	and.w	r3, r3, #8
 8004340:	2b00      	cmp	r3, #0
 8004342:	d005      	beq.n	8004350 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004344:	4b53      	ldr	r3, [pc, #332]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	4a52      	ldr	r2, [pc, #328]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800434e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004350:	4b50      	ldr	r3, [pc, #320]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	494d      	ldr	r1, [pc, #308]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800435e:	4313      	orrs	r3, r2
 8004360:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d044      	beq.n	80043f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d107      	bne.n	8004386 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004376:	4b47      	ldr	r3, [pc, #284]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d119      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e07f      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d003      	beq.n	8004396 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004392:	2b03      	cmp	r3, #3
 8004394:	d107      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004396:	4b3f      	ldr	r3, [pc, #252]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d109      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e06f      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043a6:	4b3b      	ldr	r3, [pc, #236]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e067      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043b6:	4b37      	ldr	r3, [pc, #220]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f023 0203 	bic.w	r2, r3, #3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	4934      	ldr	r1, [pc, #208]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043c8:	f7ff f826 	bl	8003418 <HAL_GetTick>
 80043cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ce:	e00a      	b.n	80043e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043d0:	f7ff f822 	bl	8003418 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	f241 3288 	movw	r2, #5000	; 0x1388
 80043de:	4293      	cmp	r3, r2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e04f      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043e6:	4b2b      	ldr	r3, [pc, #172]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 020c 	and.w	r2, r3, #12
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d1eb      	bne.n	80043d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043f8:	4b25      	ldr	r3, [pc, #148]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 030f 	and.w	r3, r3, #15
 8004400:	683a      	ldr	r2, [r7, #0]
 8004402:	429a      	cmp	r2, r3
 8004404:	d20c      	bcs.n	8004420 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004406:	4b22      	ldr	r3, [pc, #136]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	b2d2      	uxtb	r2, r2
 800440c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800440e:	4b20      	ldr	r3, [pc, #128]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	429a      	cmp	r2, r3
 800441a:	d001      	beq.n	8004420 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e032      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b00      	cmp	r3, #0
 800442a:	d008      	beq.n	800443e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800442c:	4b19      	ldr	r3, [pc, #100]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	4916      	ldr	r1, [pc, #88]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800443a:	4313      	orrs	r3, r2
 800443c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0308 	and.w	r3, r3, #8
 8004446:	2b00      	cmp	r3, #0
 8004448:	d009      	beq.n	800445e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800444a:	4b12      	ldr	r3, [pc, #72]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	490e      	ldr	r1, [pc, #56]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800445a:	4313      	orrs	r3, r2
 800445c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800445e:	f000 f855 	bl	800450c <HAL_RCC_GetSysClockFreq>
 8004462:	4601      	mov	r1, r0
 8004464:	4b0b      	ldr	r3, [pc, #44]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	091b      	lsrs	r3, r3, #4
 800446a:	f003 030f 	and.w	r3, r3, #15
 800446e:	4a0a      	ldr	r2, [pc, #40]	; (8004498 <HAL_RCC_ClockConfig+0x1c0>)
 8004470:	5cd3      	ldrb	r3, [r2, r3]
 8004472:	fa21 f303 	lsr.w	r3, r1, r3
 8004476:	4a09      	ldr	r2, [pc, #36]	; (800449c <HAL_RCC_ClockConfig+0x1c4>)
 8004478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800447a:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <HAL_RCC_ClockConfig+0x1c8>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4618      	mov	r0, r3
 8004480:	f7fe ff86 	bl	8003390 <HAL_InitTick>

  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	40023c00 	.word	0x40023c00
 8004494:	40023800 	.word	0x40023800
 8004498:	08007bec 	.word	0x08007bec
 800449c:	20000000 	.word	0x20000000
 80044a0:	20000008 	.word	0x20000008

080044a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044a8:	4b03      	ldr	r3, [pc, #12]	; (80044b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044aa:	681b      	ldr	r3, [r3, #0]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	20000000 	.word	0x20000000

080044bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044c0:	f7ff fff0 	bl	80044a4 <HAL_RCC_GetHCLKFreq>
 80044c4:	4601      	mov	r1, r0
 80044c6:	4b05      	ldr	r3, [pc, #20]	; (80044dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	0a9b      	lsrs	r3, r3, #10
 80044cc:	f003 0307 	and.w	r3, r3, #7
 80044d0:	4a03      	ldr	r2, [pc, #12]	; (80044e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044d2:	5cd3      	ldrb	r3, [r2, r3]
 80044d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80044d8:	4618      	mov	r0, r3
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	40023800 	.word	0x40023800
 80044e0:	08007bfc 	.word	0x08007bfc

080044e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80044e8:	f7ff ffdc 	bl	80044a4 <HAL_RCC_GetHCLKFreq>
 80044ec:	4601      	mov	r1, r0
 80044ee:	4b05      	ldr	r3, [pc, #20]	; (8004504 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	0b5b      	lsrs	r3, r3, #13
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	4a03      	ldr	r2, [pc, #12]	; (8004508 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044fa:	5cd3      	ldrb	r3, [r2, r3]
 80044fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004500:	4618      	mov	r0, r3
 8004502:	bd80      	pop	{r7, pc}
 8004504:	40023800 	.word	0x40023800
 8004508:	08007bfc 	.word	0x08007bfc

0800450c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800450c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800450e:	b087      	sub	sp, #28
 8004510:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004512:	2300      	movs	r3, #0
 8004514:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8004516:	2300      	movs	r3, #0
 8004518:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800451a:	2300      	movs	r3, #0
 800451c:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800451e:	2300      	movs	r3, #0
 8004520:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004522:	2300      	movs	r3, #0
 8004524:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004526:	4bc6      	ldr	r3, [pc, #792]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 030c 	and.w	r3, r3, #12
 800452e:	2b0c      	cmp	r3, #12
 8004530:	f200 817e 	bhi.w	8004830 <HAL_RCC_GetSysClockFreq+0x324>
 8004534:	a201      	add	r2, pc, #4	; (adr r2, 800453c <HAL_RCC_GetSysClockFreq+0x30>)
 8004536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800453a:	bf00      	nop
 800453c:	08004571 	.word	0x08004571
 8004540:	08004831 	.word	0x08004831
 8004544:	08004831 	.word	0x08004831
 8004548:	08004831 	.word	0x08004831
 800454c:	08004577 	.word	0x08004577
 8004550:	08004831 	.word	0x08004831
 8004554:	08004831 	.word	0x08004831
 8004558:	08004831 	.word	0x08004831
 800455c:	0800457d 	.word	0x0800457d
 8004560:	08004831 	.word	0x08004831
 8004564:	08004831 	.word	0x08004831
 8004568:	08004831 	.word	0x08004831
 800456c:	080046d9 	.word	0x080046d9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004570:	4bb4      	ldr	r3, [pc, #720]	; (8004844 <HAL_RCC_GetSysClockFreq+0x338>)
 8004572:	613b      	str	r3, [r7, #16]
       break;
 8004574:	e15f      	b.n	8004836 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004576:	4bb4      	ldr	r3, [pc, #720]	; (8004848 <HAL_RCC_GetSysClockFreq+0x33c>)
 8004578:	613b      	str	r3, [r7, #16]
      break;
 800457a:	e15c      	b.n	8004836 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800457c:	4bb0      	ldr	r3, [pc, #704]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004584:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004586:	4bae      	ldr	r3, [pc, #696]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d04a      	beq.n	8004628 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004592:	4bab      	ldr	r3, [pc, #684]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	099b      	lsrs	r3, r3, #6
 8004598:	f04f 0400 	mov.w	r4, #0
 800459c:	f240 11ff 	movw	r1, #511	; 0x1ff
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	ea03 0501 	and.w	r5, r3, r1
 80045a8:	ea04 0602 	and.w	r6, r4, r2
 80045ac:	4629      	mov	r1, r5
 80045ae:	4632      	mov	r2, r6
 80045b0:	f04f 0300 	mov.w	r3, #0
 80045b4:	f04f 0400 	mov.w	r4, #0
 80045b8:	0154      	lsls	r4, r2, #5
 80045ba:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80045be:	014b      	lsls	r3, r1, #5
 80045c0:	4619      	mov	r1, r3
 80045c2:	4622      	mov	r2, r4
 80045c4:	1b49      	subs	r1, r1, r5
 80045c6:	eb62 0206 	sbc.w	r2, r2, r6
 80045ca:	f04f 0300 	mov.w	r3, #0
 80045ce:	f04f 0400 	mov.w	r4, #0
 80045d2:	0194      	lsls	r4, r2, #6
 80045d4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80045d8:	018b      	lsls	r3, r1, #6
 80045da:	1a5b      	subs	r3, r3, r1
 80045dc:	eb64 0402 	sbc.w	r4, r4, r2
 80045e0:	f04f 0100 	mov.w	r1, #0
 80045e4:	f04f 0200 	mov.w	r2, #0
 80045e8:	00e2      	lsls	r2, r4, #3
 80045ea:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80045ee:	00d9      	lsls	r1, r3, #3
 80045f0:	460b      	mov	r3, r1
 80045f2:	4614      	mov	r4, r2
 80045f4:	195b      	adds	r3, r3, r5
 80045f6:	eb44 0406 	adc.w	r4, r4, r6
 80045fa:	f04f 0100 	mov.w	r1, #0
 80045fe:	f04f 0200 	mov.w	r2, #0
 8004602:	0262      	lsls	r2, r4, #9
 8004604:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004608:	0259      	lsls	r1, r3, #9
 800460a:	460b      	mov	r3, r1
 800460c:	4614      	mov	r4, r2
 800460e:	4618      	mov	r0, r3
 8004610:	4621      	mov	r1, r4
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f04f 0400 	mov.w	r4, #0
 8004618:	461a      	mov	r2, r3
 800461a:	4623      	mov	r3, r4
 800461c:	f7fb fe48 	bl	80002b0 <__aeabi_uldivmod>
 8004620:	4603      	mov	r3, r0
 8004622:	460c      	mov	r4, r1
 8004624:	617b      	str	r3, [r7, #20]
 8004626:	e049      	b.n	80046bc <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004628:	4b85      	ldr	r3, [pc, #532]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	099b      	lsrs	r3, r3, #6
 800462e:	f04f 0400 	mov.w	r4, #0
 8004632:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004636:	f04f 0200 	mov.w	r2, #0
 800463a:	ea03 0501 	and.w	r5, r3, r1
 800463e:	ea04 0602 	and.w	r6, r4, r2
 8004642:	4629      	mov	r1, r5
 8004644:	4632      	mov	r2, r6
 8004646:	f04f 0300 	mov.w	r3, #0
 800464a:	f04f 0400 	mov.w	r4, #0
 800464e:	0154      	lsls	r4, r2, #5
 8004650:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004654:	014b      	lsls	r3, r1, #5
 8004656:	4619      	mov	r1, r3
 8004658:	4622      	mov	r2, r4
 800465a:	1b49      	subs	r1, r1, r5
 800465c:	eb62 0206 	sbc.w	r2, r2, r6
 8004660:	f04f 0300 	mov.w	r3, #0
 8004664:	f04f 0400 	mov.w	r4, #0
 8004668:	0194      	lsls	r4, r2, #6
 800466a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800466e:	018b      	lsls	r3, r1, #6
 8004670:	1a5b      	subs	r3, r3, r1
 8004672:	eb64 0402 	sbc.w	r4, r4, r2
 8004676:	f04f 0100 	mov.w	r1, #0
 800467a:	f04f 0200 	mov.w	r2, #0
 800467e:	00e2      	lsls	r2, r4, #3
 8004680:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004684:	00d9      	lsls	r1, r3, #3
 8004686:	460b      	mov	r3, r1
 8004688:	4614      	mov	r4, r2
 800468a:	195b      	adds	r3, r3, r5
 800468c:	eb44 0406 	adc.w	r4, r4, r6
 8004690:	f04f 0100 	mov.w	r1, #0
 8004694:	f04f 0200 	mov.w	r2, #0
 8004698:	02a2      	lsls	r2, r4, #10
 800469a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800469e:	0299      	lsls	r1, r3, #10
 80046a0:	460b      	mov	r3, r1
 80046a2:	4614      	mov	r4, r2
 80046a4:	4618      	mov	r0, r3
 80046a6:	4621      	mov	r1, r4
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f04f 0400 	mov.w	r4, #0
 80046ae:	461a      	mov	r2, r3
 80046b0:	4623      	mov	r3, r4
 80046b2:	f7fb fdfd 	bl	80002b0 <__aeabi_uldivmod>
 80046b6:	4603      	mov	r3, r0
 80046b8:	460c      	mov	r4, r1
 80046ba:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046bc:	4b60      	ldr	r3, [pc, #384]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	0c1b      	lsrs	r3, r3, #16
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	3301      	adds	r3, #1
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80046cc:	697a      	ldr	r2, [r7, #20]
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	613b      	str	r3, [r7, #16]
      break;
 80046d6:	e0ae      	b.n	8004836 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046d8:	4b59      	ldr	r3, [pc, #356]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046e0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046e2:	4b57      	ldr	r3, [pc, #348]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d04a      	beq.n	8004784 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ee:	4b54      	ldr	r3, [pc, #336]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	099b      	lsrs	r3, r3, #6
 80046f4:	f04f 0400 	mov.w	r4, #0
 80046f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80046fc:	f04f 0200 	mov.w	r2, #0
 8004700:	ea03 0501 	and.w	r5, r3, r1
 8004704:	ea04 0602 	and.w	r6, r4, r2
 8004708:	4629      	mov	r1, r5
 800470a:	4632      	mov	r2, r6
 800470c:	f04f 0300 	mov.w	r3, #0
 8004710:	f04f 0400 	mov.w	r4, #0
 8004714:	0154      	lsls	r4, r2, #5
 8004716:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800471a:	014b      	lsls	r3, r1, #5
 800471c:	4619      	mov	r1, r3
 800471e:	4622      	mov	r2, r4
 8004720:	1b49      	subs	r1, r1, r5
 8004722:	eb62 0206 	sbc.w	r2, r2, r6
 8004726:	f04f 0300 	mov.w	r3, #0
 800472a:	f04f 0400 	mov.w	r4, #0
 800472e:	0194      	lsls	r4, r2, #6
 8004730:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004734:	018b      	lsls	r3, r1, #6
 8004736:	1a5b      	subs	r3, r3, r1
 8004738:	eb64 0402 	sbc.w	r4, r4, r2
 800473c:	f04f 0100 	mov.w	r1, #0
 8004740:	f04f 0200 	mov.w	r2, #0
 8004744:	00e2      	lsls	r2, r4, #3
 8004746:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800474a:	00d9      	lsls	r1, r3, #3
 800474c:	460b      	mov	r3, r1
 800474e:	4614      	mov	r4, r2
 8004750:	195b      	adds	r3, r3, r5
 8004752:	eb44 0406 	adc.w	r4, r4, r6
 8004756:	f04f 0100 	mov.w	r1, #0
 800475a:	f04f 0200 	mov.w	r2, #0
 800475e:	0262      	lsls	r2, r4, #9
 8004760:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004764:	0259      	lsls	r1, r3, #9
 8004766:	460b      	mov	r3, r1
 8004768:	4614      	mov	r4, r2
 800476a:	4618      	mov	r0, r3
 800476c:	4621      	mov	r1, r4
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f04f 0400 	mov.w	r4, #0
 8004774:	461a      	mov	r2, r3
 8004776:	4623      	mov	r3, r4
 8004778:	f7fb fd9a 	bl	80002b0 <__aeabi_uldivmod>
 800477c:	4603      	mov	r3, r0
 800477e:	460c      	mov	r4, r1
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	e049      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004784:	4b2e      	ldr	r3, [pc, #184]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	099b      	lsrs	r3, r3, #6
 800478a:	f04f 0400 	mov.w	r4, #0
 800478e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004792:	f04f 0200 	mov.w	r2, #0
 8004796:	ea03 0501 	and.w	r5, r3, r1
 800479a:	ea04 0602 	and.w	r6, r4, r2
 800479e:	4629      	mov	r1, r5
 80047a0:	4632      	mov	r2, r6
 80047a2:	f04f 0300 	mov.w	r3, #0
 80047a6:	f04f 0400 	mov.w	r4, #0
 80047aa:	0154      	lsls	r4, r2, #5
 80047ac:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80047b0:	014b      	lsls	r3, r1, #5
 80047b2:	4619      	mov	r1, r3
 80047b4:	4622      	mov	r2, r4
 80047b6:	1b49      	subs	r1, r1, r5
 80047b8:	eb62 0206 	sbc.w	r2, r2, r6
 80047bc:	f04f 0300 	mov.w	r3, #0
 80047c0:	f04f 0400 	mov.w	r4, #0
 80047c4:	0194      	lsls	r4, r2, #6
 80047c6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80047ca:	018b      	lsls	r3, r1, #6
 80047cc:	1a5b      	subs	r3, r3, r1
 80047ce:	eb64 0402 	sbc.w	r4, r4, r2
 80047d2:	f04f 0100 	mov.w	r1, #0
 80047d6:	f04f 0200 	mov.w	r2, #0
 80047da:	00e2      	lsls	r2, r4, #3
 80047dc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80047e0:	00d9      	lsls	r1, r3, #3
 80047e2:	460b      	mov	r3, r1
 80047e4:	4614      	mov	r4, r2
 80047e6:	195b      	adds	r3, r3, r5
 80047e8:	eb44 0406 	adc.w	r4, r4, r6
 80047ec:	f04f 0100 	mov.w	r1, #0
 80047f0:	f04f 0200 	mov.w	r2, #0
 80047f4:	02a2      	lsls	r2, r4, #10
 80047f6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80047fa:	0299      	lsls	r1, r3, #10
 80047fc:	460b      	mov	r3, r1
 80047fe:	4614      	mov	r4, r2
 8004800:	4618      	mov	r0, r3
 8004802:	4621      	mov	r1, r4
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f04f 0400 	mov.w	r4, #0
 800480a:	461a      	mov	r2, r3
 800480c:	4623      	mov	r3, r4
 800480e:	f7fb fd4f 	bl	80002b0 <__aeabi_uldivmod>
 8004812:	4603      	mov	r3, r0
 8004814:	460c      	mov	r4, r1
 8004816:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004818:	4b09      	ldr	r3, [pc, #36]	; (8004840 <HAL_RCC_GetSysClockFreq+0x334>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	0f1b      	lsrs	r3, r3, #28
 800481e:	f003 0307 	and.w	r3, r3, #7
 8004822:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8004824:	697a      	ldr	r2, [r7, #20]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	fbb2 f3f3 	udiv	r3, r2, r3
 800482c:	613b      	str	r3, [r7, #16]
      break;
 800482e:	e002      	b.n	8004836 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004830:	4b04      	ldr	r3, [pc, #16]	; (8004844 <HAL_RCC_GetSysClockFreq+0x338>)
 8004832:	613b      	str	r3, [r7, #16]
      break;
 8004834:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004836:	693b      	ldr	r3, [r7, #16]
}
 8004838:	4618      	mov	r0, r3
 800483a:	371c      	adds	r7, #28
 800483c:	46bd      	mov	sp, r7
 800483e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004840:	40023800 	.word	0x40023800
 8004844:	00f42400 	.word	0x00f42400
 8004848:	007a1200 	.word	0x007a1200

0800484c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b086      	sub	sp, #24
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0301 	and.w	r3, r3, #1
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 8083 	beq.w	800496c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004866:	4b95      	ldr	r3, [pc, #596]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f003 030c 	and.w	r3, r3, #12
 800486e:	2b04      	cmp	r3, #4
 8004870:	d019      	beq.n	80048a6 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004872:	4b92      	ldr	r3, [pc, #584]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800487a:	2b08      	cmp	r3, #8
 800487c:	d106      	bne.n	800488c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800487e:	4b8f      	ldr	r3, [pc, #572]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004886:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800488a:	d00c      	beq.n	80048a6 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800488c:	4b8b      	ldr	r3, [pc, #556]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004894:	2b0c      	cmp	r3, #12
 8004896:	d112      	bne.n	80048be <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004898:	4b88      	ldr	r3, [pc, #544]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048a4:	d10b      	bne.n	80048be <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048a6:	4b85      	ldr	r3, [pc, #532]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d05b      	beq.n	800496a <HAL_RCC_OscConfig+0x11e>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d157      	bne.n	800496a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e216      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048c6:	d106      	bne.n	80048d6 <HAL_RCC_OscConfig+0x8a>
 80048c8:	4b7c      	ldr	r3, [pc, #496]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a7b      	ldr	r2, [pc, #492]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80048ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048d2:	6013      	str	r3, [r2, #0]
 80048d4:	e01d      	b.n	8004912 <HAL_RCC_OscConfig+0xc6>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048de:	d10c      	bne.n	80048fa <HAL_RCC_OscConfig+0xae>
 80048e0:	4b76      	ldr	r3, [pc, #472]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a75      	ldr	r2, [pc, #468]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80048e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048ea:	6013      	str	r3, [r2, #0]
 80048ec:	4b73      	ldr	r3, [pc, #460]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a72      	ldr	r2, [pc, #456]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80048f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048f6:	6013      	str	r3, [r2, #0]
 80048f8:	e00b      	b.n	8004912 <HAL_RCC_OscConfig+0xc6>
 80048fa:	4b70      	ldr	r3, [pc, #448]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a6f      	ldr	r2, [pc, #444]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004900:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004904:	6013      	str	r3, [r2, #0]
 8004906:	4b6d      	ldr	r3, [pc, #436]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a6c      	ldr	r2, [pc, #432]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 800490c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004910:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d013      	beq.n	8004942 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491a:	f7fe fd7d 	bl	8003418 <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004920:	e008      	b.n	8004934 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004922:	f7fe fd79 	bl	8003418 <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	2b64      	cmp	r3, #100	; 0x64
 800492e:	d901      	bls.n	8004934 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e1db      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004934:	4b61      	ldr	r3, [pc, #388]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d0f0      	beq.n	8004922 <HAL_RCC_OscConfig+0xd6>
 8004940:	e014      	b.n	800496c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004942:	f7fe fd69 	bl	8003418 <HAL_GetTick>
 8004946:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004948:	e008      	b.n	800495c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800494a:	f7fe fd65 	bl	8003418 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	2b64      	cmp	r3, #100	; 0x64
 8004956:	d901      	bls.n	800495c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e1c7      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800495c:	4b57      	ldr	r3, [pc, #348]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d1f0      	bne.n	800494a <HAL_RCC_OscConfig+0xfe>
 8004968:	e000      	b.n	800496c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800496a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d06f      	beq.n	8004a58 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004978:	4b50      	ldr	r3, [pc, #320]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f003 030c 	and.w	r3, r3, #12
 8004980:	2b00      	cmp	r3, #0
 8004982:	d017      	beq.n	80049b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004984:	4b4d      	ldr	r3, [pc, #308]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800498c:	2b08      	cmp	r3, #8
 800498e:	d105      	bne.n	800499c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004990:	4b4a      	ldr	r3, [pc, #296]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00b      	beq.n	80049b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800499c:	4b47      	ldr	r3, [pc, #284]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80049a4:	2b0c      	cmp	r3, #12
 80049a6:	d11c      	bne.n	80049e2 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049a8:	4b44      	ldr	r3, [pc, #272]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d116      	bne.n	80049e2 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049b4:	4b41      	ldr	r3, [pc, #260]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0302 	and.w	r3, r3, #2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d005      	beq.n	80049cc <HAL_RCC_OscConfig+0x180>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d001      	beq.n	80049cc <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e18f      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049cc:	4b3b      	ldr	r3, [pc, #236]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	00db      	lsls	r3, r3, #3
 80049da:	4938      	ldr	r1, [pc, #224]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049e0:	e03a      	b.n	8004a58 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d020      	beq.n	8004a2c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049ea:	4b35      	ldr	r3, [pc, #212]	; (8004ac0 <HAL_RCC_OscConfig+0x274>)
 80049ec:	2201      	movs	r2, #1
 80049ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f0:	f7fe fd12 	bl	8003418 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049f8:	f7fe fd0e 	bl	8003418 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e170      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a0a:	4b2c      	ldr	r3, [pc, #176]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d0f0      	beq.n	80049f8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a16:	4b29      	ldr	r3, [pc, #164]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	4925      	ldr	r1, [pc, #148]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	600b      	str	r3, [r1, #0]
 8004a2a:	e015      	b.n	8004a58 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a2c:	4b24      	ldr	r3, [pc, #144]	; (8004ac0 <HAL_RCC_OscConfig+0x274>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a32:	f7fe fcf1 	bl	8003418 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a3a:	f7fe fced 	bl	8003418 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e14f      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a4c:	4b1b      	ldr	r3, [pc, #108]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1f0      	bne.n	8004a3a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0308 	and.w	r3, r3, #8
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d037      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d016      	beq.n	8004a9a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a6c:	4b15      	ldr	r3, [pc, #84]	; (8004ac4 <HAL_RCC_OscConfig+0x278>)
 8004a6e:	2201      	movs	r2, #1
 8004a70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a72:	f7fe fcd1 	bl	8003418 <HAL_GetTick>
 8004a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a78:	e008      	b.n	8004a8c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a7a:	f7fe fccd 	bl	8003418 <HAL_GetTick>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d901      	bls.n	8004a8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e12f      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a8c:	4b0b      	ldr	r3, [pc, #44]	; (8004abc <HAL_RCC_OscConfig+0x270>)
 8004a8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d0f0      	beq.n	8004a7a <HAL_RCC_OscConfig+0x22e>
 8004a98:	e01c      	b.n	8004ad4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a9a:	4b0a      	ldr	r3, [pc, #40]	; (8004ac4 <HAL_RCC_OscConfig+0x278>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aa0:	f7fe fcba 	bl	8003418 <HAL_GetTick>
 8004aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aa6:	e00f      	b.n	8004ac8 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004aa8:	f7fe fcb6 	bl	8003418 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d908      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e118      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
 8004aba:	bf00      	nop
 8004abc:	40023800 	.word	0x40023800
 8004ac0:	42470000 	.word	0x42470000
 8004ac4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ac8:	4b8a      	ldr	r3, [pc, #552]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1e9      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0304 	and.w	r3, r3, #4
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 8097 	beq.w	8004c10 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ae6:	4b83      	ldr	r3, [pc, #524]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10f      	bne.n	8004b12 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004af2:	2300      	movs	r3, #0
 8004af4:	60fb      	str	r3, [r7, #12]
 8004af6:	4b7f      	ldr	r3, [pc, #508]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	4a7e      	ldr	r2, [pc, #504]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b00:	6413      	str	r3, [r2, #64]	; 0x40
 8004b02:	4b7c      	ldr	r3, [pc, #496]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b12:	4b79      	ldr	r3, [pc, #484]	; (8004cf8 <HAL_RCC_OscConfig+0x4ac>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d118      	bne.n	8004b50 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b1e:	4b76      	ldr	r3, [pc, #472]	; (8004cf8 <HAL_RCC_OscConfig+0x4ac>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a75      	ldr	r2, [pc, #468]	; (8004cf8 <HAL_RCC_OscConfig+0x4ac>)
 8004b24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b2a:	f7fe fc75 	bl	8003418 <HAL_GetTick>
 8004b2e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b30:	e008      	b.n	8004b44 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b32:	f7fe fc71 	bl	8003418 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d901      	bls.n	8004b44 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e0d3      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b44:	4b6c      	ldr	r3, [pc, #432]	; (8004cf8 <HAL_RCC_OscConfig+0x4ac>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d0f0      	beq.n	8004b32 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d106      	bne.n	8004b66 <HAL_RCC_OscConfig+0x31a>
 8004b58:	4b66      	ldr	r3, [pc, #408]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5c:	4a65      	ldr	r2, [pc, #404]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b5e:	f043 0301 	orr.w	r3, r3, #1
 8004b62:	6713      	str	r3, [r2, #112]	; 0x70
 8004b64:	e01c      	b.n	8004ba0 <HAL_RCC_OscConfig+0x354>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	2b05      	cmp	r3, #5
 8004b6c:	d10c      	bne.n	8004b88 <HAL_RCC_OscConfig+0x33c>
 8004b6e:	4b61      	ldr	r3, [pc, #388]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b72:	4a60      	ldr	r2, [pc, #384]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b74:	f043 0304 	orr.w	r3, r3, #4
 8004b78:	6713      	str	r3, [r2, #112]	; 0x70
 8004b7a:	4b5e      	ldr	r3, [pc, #376]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b7e:	4a5d      	ldr	r2, [pc, #372]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b80:	f043 0301 	orr.w	r3, r3, #1
 8004b84:	6713      	str	r3, [r2, #112]	; 0x70
 8004b86:	e00b      	b.n	8004ba0 <HAL_RCC_OscConfig+0x354>
 8004b88:	4b5a      	ldr	r3, [pc, #360]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8c:	4a59      	ldr	r2, [pc, #356]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b8e:	f023 0301 	bic.w	r3, r3, #1
 8004b92:	6713      	str	r3, [r2, #112]	; 0x70
 8004b94:	4b57      	ldr	r3, [pc, #348]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b98:	4a56      	ldr	r2, [pc, #344]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004b9a:	f023 0304 	bic.w	r3, r3, #4
 8004b9e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d015      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba8:	f7fe fc36 	bl	8003418 <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bae:	e00a      	b.n	8004bc6 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bb0:	f7fe fc32 	bl	8003418 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e092      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bc6:	4b4b      	ldr	r3, [pc, #300]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0ee      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x364>
 8004bd2:	e014      	b.n	8004bfe <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd4:	f7fe fc20 	bl	8003418 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bda:	e00a      	b.n	8004bf2 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bdc:	f7fe fc1c 	bl	8003418 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e07c      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bf2:	4b40      	ldr	r3, [pc, #256]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1ee      	bne.n	8004bdc <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bfe:	7dfb      	ldrb	r3, [r7, #23]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d105      	bne.n	8004c10 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c04:	4b3b      	ldr	r3, [pc, #236]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c08:	4a3a      	ldr	r2, [pc, #232]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004c0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c0e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d068      	beq.n	8004cea <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c18:	4b36      	ldr	r3, [pc, #216]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	f003 030c 	and.w	r3, r3, #12
 8004c20:	2b08      	cmp	r3, #8
 8004c22:	d060      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d145      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c2c:	4b33      	ldr	r3, [pc, #204]	; (8004cfc <HAL_RCC_OscConfig+0x4b0>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c32:	f7fe fbf1 	bl	8003418 <HAL_GetTick>
 8004c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c38:	e008      	b.n	8004c4c <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c3a:	f7fe fbed 	bl	8003418 <HAL_GetTick>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d901      	bls.n	8004c4c <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e04f      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4c:	4b29      	ldr	r3, [pc, #164]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1f0      	bne.n	8004c3a <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	69da      	ldr	r2, [r3, #28]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	431a      	orrs	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c66:	019b      	lsls	r3, r3, #6
 8004c68:	431a      	orrs	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c6e:	085b      	lsrs	r3, r3, #1
 8004c70:	3b01      	subs	r3, #1
 8004c72:	041b      	lsls	r3, r3, #16
 8004c74:	431a      	orrs	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7a:	061b      	lsls	r3, r3, #24
 8004c7c:	431a      	orrs	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c82:	071b      	lsls	r3, r3, #28
 8004c84:	491b      	ldr	r1, [pc, #108]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c8a:	4b1c      	ldr	r3, [pc, #112]	; (8004cfc <HAL_RCC_OscConfig+0x4b0>)
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c90:	f7fe fbc2 	bl	8003418 <HAL_GetTick>
 8004c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c96:	e008      	b.n	8004caa <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c98:	f7fe fbbe 	bl	8003418 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e020      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004caa:	4b12      	ldr	r3, [pc, #72]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0f0      	beq.n	8004c98 <HAL_RCC_OscConfig+0x44c>
 8004cb6:	e018      	b.n	8004cea <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cb8:	4b10      	ldr	r3, [pc, #64]	; (8004cfc <HAL_RCC_OscConfig+0x4b0>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cbe:	f7fe fbab 	bl	8003418 <HAL_GetTick>
 8004cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cc4:	e008      	b.n	8004cd8 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cc6:	f7fe fba7 	bl	8003418 <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d901      	bls.n	8004cd8 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e009      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cd8:	4b06      	ldr	r3, [pc, #24]	; (8004cf4 <HAL_RCC_OscConfig+0x4a8>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1f0      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x47a>
 8004ce4:	e001      	b.n	8004cea <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e000      	b.n	8004cec <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3718      	adds	r7, #24
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	40023800 	.word	0x40023800
 8004cf8:	40007000 	.word	0x40007000
 8004cfc:	42470060 	.word	0x42470060

08004d00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e056      	b.n	8004dc0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d106      	bne.n	8004d32 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f7fd fa61 	bl	80021f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2202      	movs	r2, #2
 8004d36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d48:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685a      	ldr	r2, [r3, #4]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	431a      	orrs	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	431a      	orrs	r2, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	431a      	orrs	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	69db      	ldr	r3, [r3, #28]
 8004d74:	431a      	orrs	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	ea42 0103 	orr.w	r1, r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	0c1b      	lsrs	r3, r3, #16
 8004d90:	f003 0104 	and.w	r1, r3, #4
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	69da      	ldr	r2, [r3, #28]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3708      	adds	r7, #8
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b088      	sub	sp, #32
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	603b      	str	r3, [r7, #0]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d101      	bne.n	8004dea <HAL_SPI_Transmit+0x22>
 8004de6:	2302      	movs	r3, #2
 8004de8:	e11e      	b.n	8005028 <HAL_SPI_Transmit+0x260>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004df2:	f7fe fb11 	bl	8003418 <HAL_GetTick>
 8004df6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d002      	beq.n	8004e0e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004e08:	2302      	movs	r3, #2
 8004e0a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e0c:	e103      	b.n	8005016 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d002      	beq.n	8004e1a <HAL_SPI_Transmit+0x52>
 8004e14:	88fb      	ldrh	r3, [r7, #6]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d102      	bne.n	8004e20 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e1e:	e0fa      	b.n	8005016 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2203      	movs	r2, #3
 8004e24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	88fa      	ldrh	r2, [r7, #6]
 8004e38:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	88fa      	ldrh	r2, [r7, #6]
 8004e3e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2200      	movs	r2, #0
 8004e44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e66:	d107      	bne.n	8004e78 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e76:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e82:	2b40      	cmp	r3, #64	; 0x40
 8004e84:	d007      	beq.n	8004e96 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e9e:	d14b      	bne.n	8004f38 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d002      	beq.n	8004eae <HAL_SPI_Transmit+0xe6>
 8004ea8:	8afb      	ldrh	r3, [r7, #22]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d13e      	bne.n	8004f2c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb2:	881a      	ldrh	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ebe:	1c9a      	adds	r2, r3, #2
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ec8:	b29b      	uxth	r3, r3
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	b29a      	uxth	r2, r3
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004ed2:	e02b      	b.n	8004f2c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d112      	bne.n	8004f08 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee6:	881a      	ldrh	r2, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef2:	1c9a      	adds	r2, r3, #2
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	3b01      	subs	r3, #1
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	86da      	strh	r2, [r3, #54]	; 0x36
 8004f06:	e011      	b.n	8004f2c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f08:	f7fe fa86 	bl	8003418 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d803      	bhi.n	8004f20 <HAL_SPI_Transmit+0x158>
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f1e:	d102      	bne.n	8004f26 <HAL_SPI_Transmit+0x15e>
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d102      	bne.n	8004f2c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f2a:	e074      	b.n	8005016 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1ce      	bne.n	8004ed4 <HAL_SPI_Transmit+0x10c>
 8004f36:	e04c      	b.n	8004fd2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d002      	beq.n	8004f46 <HAL_SPI_Transmit+0x17e>
 8004f40:	8afb      	ldrh	r3, [r7, #22]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d140      	bne.n	8004fc8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	330c      	adds	r3, #12
 8004f50:	7812      	ldrb	r2, [r2, #0]
 8004f52:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f58:	1c5a      	adds	r2, r3, #1
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	3b01      	subs	r3, #1
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004f6c:	e02c      	b.n	8004fc8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d113      	bne.n	8004fa4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	330c      	adds	r3, #12
 8004f86:	7812      	ldrb	r2, [r2, #0]
 8004f88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f8e:	1c5a      	adds	r2, r3, #1
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	b29a      	uxth	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	86da      	strh	r2, [r3, #54]	; 0x36
 8004fa2:	e011      	b.n	8004fc8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fa4:	f7fe fa38 	bl	8003418 <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	683a      	ldr	r2, [r7, #0]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d803      	bhi.n	8004fbc <HAL_SPI_Transmit+0x1f4>
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fba:	d102      	bne.n	8004fc2 <HAL_SPI_Transmit+0x1fa>
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d102      	bne.n	8004fc8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004fc6:	e026      	b.n	8005016 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1cd      	bne.n	8004f6e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	6839      	ldr	r1, [r7, #0]
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 fa36 	bl	8005448 <SPI_EndRxTxTransaction>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d002      	beq.n	8004fe8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10a      	bne.n	8005006 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	613b      	str	r3, [r7, #16]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	613b      	str	r3, [r7, #16]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	613b      	str	r3, [r7, #16]
 8005004:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800500a:	2b00      	cmp	r3, #0
 800500c:	d002      	beq.n	8005014 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	77fb      	strb	r3, [r7, #31]
 8005012:	e000      	b.n	8005016 <HAL_SPI_Transmit+0x24e>
  }

error:
 8005014:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005026:	7ffb      	ldrb	r3, [r7, #31]
}
 8005028:	4618      	mov	r0, r3
 800502a:	3720      	adds	r7, #32
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b08c      	sub	sp, #48	; 0x30
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
 800503c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800503e:	2301      	movs	r3, #1
 8005040:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005042:	2300      	movs	r3, #0
 8005044:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800504e:	2b01      	cmp	r3, #1
 8005050:	d101      	bne.n	8005056 <HAL_SPI_TransmitReceive+0x26>
 8005052:	2302      	movs	r3, #2
 8005054:	e18a      	b.n	800536c <HAL_SPI_TransmitReceive+0x33c>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2201      	movs	r2, #1
 800505a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800505e:	f7fe f9db 	bl	8003418 <HAL_GetTick>
 8005062:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800506a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005074:	887b      	ldrh	r3, [r7, #2]
 8005076:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005078:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800507c:	2b01      	cmp	r3, #1
 800507e:	d00f      	beq.n	80050a0 <HAL_SPI_TransmitReceive+0x70>
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005086:	d107      	bne.n	8005098 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d103      	bne.n	8005098 <HAL_SPI_TransmitReceive+0x68>
 8005090:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005094:	2b04      	cmp	r3, #4
 8005096:	d003      	beq.n	80050a0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005098:	2302      	movs	r3, #2
 800509a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800509e:	e15b      	b.n	8005358 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d005      	beq.n	80050b2 <HAL_SPI_TransmitReceive+0x82>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <HAL_SPI_TransmitReceive+0x82>
 80050ac:	887b      	ldrh	r3, [r7, #2]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d103      	bne.n	80050ba <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80050b8:	e14e      	b.n	8005358 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b04      	cmp	r3, #4
 80050c4:	d003      	beq.n	80050ce <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2205      	movs	r2, #5
 80050ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	887a      	ldrh	r2, [r7, #2]
 80050de:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	887a      	ldrh	r2, [r7, #2]
 80050e4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	887a      	ldrh	r2, [r7, #2]
 80050f0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	887a      	ldrh	r2, [r7, #2]
 80050f6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800510e:	2b40      	cmp	r3, #64	; 0x40
 8005110:	d007      	beq.n	8005122 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005120:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800512a:	d178      	bne.n	800521e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d002      	beq.n	800513a <HAL_SPI_TransmitReceive+0x10a>
 8005134:	8b7b      	ldrh	r3, [r7, #26]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d166      	bne.n	8005208 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513e:	881a      	ldrh	r2, [r3, #0]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514a:	1c9a      	adds	r2, r3, #2
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005154:	b29b      	uxth	r3, r3
 8005156:	3b01      	subs	r3, #1
 8005158:	b29a      	uxth	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800515e:	e053      	b.n	8005208 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b02      	cmp	r3, #2
 800516c:	d11b      	bne.n	80051a6 <HAL_SPI_TransmitReceive+0x176>
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005172:	b29b      	uxth	r3, r3
 8005174:	2b00      	cmp	r3, #0
 8005176:	d016      	beq.n	80051a6 <HAL_SPI_TransmitReceive+0x176>
 8005178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800517a:	2b01      	cmp	r3, #1
 800517c:	d113      	bne.n	80051a6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005182:	881a      	ldrh	r2, [r3, #0]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800518e:	1c9a      	adds	r2, r3, #2
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005198:	b29b      	uxth	r3, r3
 800519a:	3b01      	subs	r3, #1
 800519c:	b29a      	uxth	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f003 0301 	and.w	r3, r3, #1
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d119      	bne.n	80051e8 <HAL_SPI_TransmitReceive+0x1b8>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d014      	beq.n	80051e8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68da      	ldr	r2, [r3, #12]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c8:	b292      	uxth	r2, r2
 80051ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d0:	1c9a      	adds	r2, r3, #2
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051da:	b29b      	uxth	r3, r3
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29a      	uxth	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051e4:	2301      	movs	r3, #1
 80051e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051e8:	f7fe f916 	bl	8003418 <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d807      	bhi.n	8005208 <HAL_SPI_TransmitReceive+0x1d8>
 80051f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051fe:	d003      	beq.n	8005208 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005206:	e0a7      	b.n	8005358 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800520c:	b29b      	uxth	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1a6      	bne.n	8005160 <HAL_SPI_TransmitReceive+0x130>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005216:	b29b      	uxth	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	d1a1      	bne.n	8005160 <HAL_SPI_TransmitReceive+0x130>
 800521c:	e07c      	b.n	8005318 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d002      	beq.n	800522c <HAL_SPI_TransmitReceive+0x1fc>
 8005226:	8b7b      	ldrh	r3, [r7, #26]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d16b      	bne.n	8005304 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	330c      	adds	r3, #12
 8005236:	7812      	ldrb	r2, [r2, #0]
 8005238:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523e:	1c5a      	adds	r2, r3, #1
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005248:	b29b      	uxth	r3, r3
 800524a:	3b01      	subs	r3, #1
 800524c:	b29a      	uxth	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005252:	e057      	b.n	8005304 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b02      	cmp	r3, #2
 8005260:	d11c      	bne.n	800529c <HAL_SPI_TransmitReceive+0x26c>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005266:	b29b      	uxth	r3, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	d017      	beq.n	800529c <HAL_SPI_TransmitReceive+0x26c>
 800526c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800526e:	2b01      	cmp	r3, #1
 8005270:	d114      	bne.n	800529c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	330c      	adds	r3, #12
 800527c:	7812      	ldrb	r2, [r2, #0]
 800527e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005284:	1c5a      	adds	r2, r3, #1
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800528e:	b29b      	uxth	r3, r3
 8005290:	3b01      	subs	r3, #1
 8005292:	b29a      	uxth	r2, r3
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005298:	2300      	movs	r3, #0
 800529a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 0301 	and.w	r3, r3, #1
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d119      	bne.n	80052de <HAL_SPI_TransmitReceive+0x2ae>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d014      	beq.n	80052de <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68da      	ldr	r2, [r3, #12]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052be:	b2d2      	uxtb	r2, r2
 80052c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c6:	1c5a      	adds	r2, r3, #1
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052da:	2301      	movs	r3, #1
 80052dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052de:	f7fe f89b 	bl	8003418 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d803      	bhi.n	80052f6 <HAL_SPI_TransmitReceive+0x2c6>
 80052ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80052f4:	d102      	bne.n	80052fc <HAL_SPI_TransmitReceive+0x2cc>
 80052f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d103      	bne.n	8005304 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005302:	e029      	b.n	8005358 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005308:	b29b      	uxth	r3, r3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1a2      	bne.n	8005254 <HAL_SPI_TransmitReceive+0x224>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005312:	b29b      	uxth	r3, r3
 8005314:	2b00      	cmp	r3, #0
 8005316:	d19d      	bne.n	8005254 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800531a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 f893 	bl	8005448 <SPI_EndRxTxTransaction>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d006      	beq.n	8005336 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2220      	movs	r2, #32
 8005332:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005334:	e010      	b.n	8005358 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10b      	bne.n	8005356 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800533e:	2300      	movs	r3, #0
 8005340:	617b      	str	r3, [r7, #20]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	617b      	str	r3, [r7, #20]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	617b      	str	r3, [r7, #20]
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	e000      	b.n	8005358 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005356:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005368:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800536c:	4618      	mov	r0, r3
 800536e:	3730      	adds	r7, #48	; 0x30
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	603b      	str	r3, [r7, #0]
 8005380:	4613      	mov	r3, r2
 8005382:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005384:	e04c      	b.n	8005420 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800538c:	d048      	beq.n	8005420 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800538e:	f7fe f843 	bl	8003418 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	429a      	cmp	r2, r3
 800539c:	d902      	bls.n	80053a4 <SPI_WaitFlagStateUntilTimeout+0x30>
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d13d      	bne.n	8005420 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685a      	ldr	r2, [r3, #4]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053b2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053bc:	d111      	bne.n	80053e2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053c6:	d004      	beq.n	80053d2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053d0:	d107      	bne.n	80053e2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053e0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053ea:	d10f      	bne.n	800540c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053fa:	601a      	str	r2, [r3, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800540a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e00f      	b.n	8005440 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689a      	ldr	r2, [r3, #8]
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	4013      	ands	r3, r2
 800542a:	68ba      	ldr	r2, [r7, #8]
 800542c:	429a      	cmp	r2, r3
 800542e:	bf0c      	ite	eq
 8005430:	2301      	moveq	r3, #1
 8005432:	2300      	movne	r3, #0
 8005434:	b2db      	uxtb	r3, r3
 8005436:	461a      	mov	r2, r3
 8005438:	79fb      	ldrb	r3, [r7, #7]
 800543a:	429a      	cmp	r2, r3
 800543c:	d1a3      	bne.n	8005386 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800543e:	2300      	movs	r3, #0
}
 8005440:	4618      	mov	r0, r3
 8005442:	3710      	adds	r7, #16
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b088      	sub	sp, #32
 800544c:	af02      	add	r7, sp, #8
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005454:	4b1b      	ldr	r3, [pc, #108]	; (80054c4 <SPI_EndRxTxTransaction+0x7c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a1b      	ldr	r2, [pc, #108]	; (80054c8 <SPI_EndRxTxTransaction+0x80>)
 800545a:	fba2 2303 	umull	r2, r3, r2, r3
 800545e:	0d5b      	lsrs	r3, r3, #21
 8005460:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005464:	fb02 f303 	mul.w	r3, r2, r3
 8005468:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005472:	d112      	bne.n	800549a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	9300      	str	r3, [sp, #0]
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	2200      	movs	r2, #0
 800547c:	2180      	movs	r1, #128	; 0x80
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f7ff ff78 	bl	8005374 <SPI_WaitFlagStateUntilTimeout>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d016      	beq.n	80054b8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800548e:	f043 0220 	orr.w	r2, r3, #32
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e00f      	b.n	80054ba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00a      	beq.n	80054b6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	3b01      	subs	r3, #1
 80054a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b0:	2b80      	cmp	r3, #128	; 0x80
 80054b2:	d0f2      	beq.n	800549a <SPI_EndRxTxTransaction+0x52>
 80054b4:	e000      	b.n	80054b8 <SPI_EndRxTxTransaction+0x70>
        break;
 80054b6:	bf00      	nop
  }

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3718      	adds	r7, #24
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	20000000 	.word	0x20000000
 80054c8:	165e9f81 	.word	0x165e9f81

080054cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d101      	bne.n	80054de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e03f      	b.n	800555e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d106      	bne.n	80054f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7fc ff2e 	bl	8002354 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2224      	movs	r2, #36	; 0x24
 80054fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68da      	ldr	r2, [r3, #12]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800550e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 fc03 	bl	8005d1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	691a      	ldr	r2, [r3, #16]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005524:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	695a      	ldr	r2, [r3, #20]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005534:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68da      	ldr	r2, [r3, #12]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005544:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2220      	movs	r2, #32
 8005550:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2220      	movs	r2, #32
 8005558:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3708      	adds	r7, #8
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
	...

08005568 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b086      	sub	sp, #24
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	4613      	mov	r3, r2
 8005574:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b20      	cmp	r3, #32
 8005580:	d166      	bne.n	8005650 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d002      	beq.n	800558e <HAL_UART_Receive_DMA+0x26>
 8005588:	88fb      	ldrh	r3, [r7, #6]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e05f      	b.n	8005652 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005598:	2b01      	cmp	r3, #1
 800559a:	d101      	bne.n	80055a0 <HAL_UART_Receive_DMA+0x38>
 800559c:	2302      	movs	r3, #2
 800559e:	e058      	b.n	8005652 <HAL_UART_Receive_DMA+0xea>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80055a8:	68ba      	ldr	r2, [r7, #8]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	88fa      	ldrh	r2, [r7, #6]
 80055b2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2200      	movs	r2, #0
 80055b8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2222      	movs	r2, #34	; 0x22
 80055be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055c6:	4a25      	ldr	r2, [pc, #148]	; (800565c <HAL_UART_Receive_DMA+0xf4>)
 80055c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ce:	4a24      	ldr	r2, [pc, #144]	; (8005660 <HAL_UART_Receive_DMA+0xf8>)
 80055d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055d6:	4a23      	ldr	r2, [pc, #140]	; (8005664 <HAL_UART_Receive_DMA+0xfc>)
 80055d8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055de:	2200      	movs	r2, #0
 80055e0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80055e2:	f107 0308 	add.w	r3, r7, #8
 80055e6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	3304      	adds	r3, #4
 80055f2:	4619      	mov	r1, r3
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	88fb      	ldrh	r3, [r7, #6]
 80055fa:	f7fe f8fb 	bl	80037f4 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80055fe:	2300      	movs	r3, #0
 8005600:	613b      	str	r3, [r7, #16]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	613b      	str	r3, [r7, #16]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	613b      	str	r3, [r7, #16]
 8005612:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68da      	ldr	r2, [r3, #12]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800562a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	695a      	ldr	r2, [r3, #20]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f042 0201 	orr.w	r2, r2, #1
 800563a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	695a      	ldr	r2, [r3, #20]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800564a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800564c:	2300      	movs	r3, #0
 800564e:	e000      	b.n	8005652 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005650:	2302      	movs	r3, #2
  }
}
 8005652:	4618      	mov	r0, r3
 8005654:	3718      	adds	r7, #24
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	08005995 	.word	0x08005995
 8005660:	080059fd 	.word	0x080059fd
 8005664:	08005a19 	.word	0x08005a19

08005668 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800567e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695a      	ldr	r2, [r3, #20]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0201 	bic.w	r2, r2, #1
 800568e:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800569a:	2b80      	cmp	r3, #128	; 0x80
 800569c:	d124      	bne.n	80056e8 <HAL_UART_Abort+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	695a      	ldr	r2, [r3, #20]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056ac:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d018      	beq.n	80056e8 <HAL_UART_Abort+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ba:	2200      	movs	r2, #0
 80056bc:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fe f8ee 	bl	80038a4 <HAL_DMA_Abort>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00c      	beq.n	80056e8 <HAL_UART_Abort+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fe fb02 	bl	8003cdc <HAL_DMA_GetError>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b20      	cmp	r3, #32
 80056dc:	d104      	bne.n	80056e8 <HAL_UART_Abort+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2210      	movs	r2, #16
 80056e2:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e03d      	b.n	8005764 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f2:	2b40      	cmp	r3, #64	; 0x40
 80056f4:	d124      	bne.n	8005740 <HAL_UART_Abort+0xd8>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	695a      	ldr	r2, [r3, #20]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005704:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800570a:	2b00      	cmp	r3, #0
 800570c:	d018      	beq.n	8005740 <HAL_UART_Abort+0xd8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005712:	2200      	movs	r2, #0
 8005714:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800571a:	4618      	mov	r0, r3
 800571c:	f7fe f8c2 	bl	80038a4 <HAL_DMA_Abort>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00c      	beq.n	8005740 <HAL_UART_Abort+0xd8>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800572a:	4618      	mov	r0, r3
 800572c:	f7fe fad6 	bl	8003cdc <HAL_DMA_GetError>
 8005730:	4603      	mov	r3, r0
 8005732:	2b20      	cmp	r3, #32
 8005734:	d104      	bne.n	8005740 <HAL_UART_Abort+0xd8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2210      	movs	r2, #16
 800573a:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 800573c:	2303      	movs	r3, #3
 800573e:	e011      	b.n	8005764 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2220      	movs	r2, #32
 8005756:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2220      	movs	r2, #32
 800575e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005762:	2300      	movs	r3, #0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3708      	adds	r7, #8
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b088      	sub	sp, #32
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800578c:	2300      	movs	r3, #0
 800578e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005790:	2300      	movs	r3, #0
 8005792:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	f003 030f 	and.w	r3, r3, #15
 800579a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10d      	bne.n	80057be <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	f003 0320 	and.w	r3, r3, #32
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d008      	beq.n	80057be <HAL_UART_IRQHandler+0x52>
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	f003 0320 	and.w	r3, r3, #32
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 fa2e 	bl	8005c18 <UART_Receive_IT>
      return;
 80057bc:	e0d1      	b.n	8005962 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 80b0 	beq.w	8005926 <HAL_UART_IRQHandler+0x1ba>
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d105      	bne.n	80057dc <HAL_UART_IRQHandler+0x70>
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f000 80a5 	beq.w	8005926 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00a      	beq.n	80057fc <HAL_UART_IRQHandler+0x90>
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d005      	beq.n	80057fc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f4:	f043 0201 	orr.w	r2, r3, #1
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00a      	beq.n	800581c <HAL_UART_IRQHandler+0xb0>
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	d005      	beq.n	800581c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005814:	f043 0202 	orr.w	r2, r3, #2
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	f003 0302 	and.w	r3, r3, #2
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00a      	beq.n	800583c <HAL_UART_IRQHandler+0xd0>
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	f003 0301 	and.w	r3, r3, #1
 800582c:	2b00      	cmp	r3, #0
 800582e:	d005      	beq.n	800583c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005834:	f043 0204 	orr.w	r2, r3, #4
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	f003 0308 	and.w	r3, r3, #8
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00f      	beq.n	8005866 <HAL_UART_IRQHandler+0xfa>
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	f003 0320 	and.w	r3, r3, #32
 800584c:	2b00      	cmp	r3, #0
 800584e:	d104      	bne.n	800585a <HAL_UART_IRQHandler+0xee>
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	f003 0301 	and.w	r3, r3, #1
 8005856:	2b00      	cmp	r3, #0
 8005858:	d005      	beq.n	8005866 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800585e:	f043 0208 	orr.w	r2, r3, #8
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800586a:	2b00      	cmp	r3, #0
 800586c:	d078      	beq.n	8005960 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	f003 0320 	and.w	r3, r3, #32
 8005874:	2b00      	cmp	r3, #0
 8005876:	d007      	beq.n	8005888 <HAL_UART_IRQHandler+0x11c>
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	f003 0320 	and.w	r3, r3, #32
 800587e:	2b00      	cmp	r3, #0
 8005880:	d002      	beq.n	8005888 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 f9c8 	bl	8005c18 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005892:	2b40      	cmp	r3, #64	; 0x40
 8005894:	bf0c      	ite	eq
 8005896:	2301      	moveq	r3, #1
 8005898:	2300      	movne	r3, #0
 800589a:	b2db      	uxtb	r3, r3
 800589c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058a2:	f003 0308 	and.w	r3, r3, #8
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d102      	bne.n	80058b0 <HAL_UART_IRQHandler+0x144>
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d031      	beq.n	8005914 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 f911 	bl	8005ad8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c0:	2b40      	cmp	r3, #64	; 0x40
 80058c2:	d123      	bne.n	800590c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	695a      	ldr	r2, [r3, #20]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058d2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d013      	beq.n	8005904 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e0:	4a21      	ldr	r2, [pc, #132]	; (8005968 <HAL_UART_IRQHandler+0x1fc>)
 80058e2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7fe f84b 	bl	8003984 <HAL_DMA_Abort_IT>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d016      	beq.n	8005922 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80058fe:	4610      	mov	r0, r2
 8005900:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005902:	e00e      	b.n	8005922 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f83b 	bl	8005980 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800590a:	e00a      	b.n	8005922 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f000 f837 	bl	8005980 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005912:	e006      	b.n	8005922 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 f833 	bl	8005980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005920:	e01e      	b.n	8005960 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005922:	bf00      	nop
    return;
 8005924:	e01c      	b.n	8005960 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800592c:	2b00      	cmp	r3, #0
 800592e:	d008      	beq.n	8005942 <HAL_UART_IRQHandler+0x1d6>
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005936:	2b00      	cmp	r3, #0
 8005938:	d003      	beq.n	8005942 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f8fe 	bl	8005b3c <UART_Transmit_IT>
    return;
 8005940:	e00f      	b.n	8005962 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00a      	beq.n	8005962 <HAL_UART_IRQHandler+0x1f6>
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005952:	2b00      	cmp	r3, #0
 8005954:	d005      	beq.n	8005962 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 f946 	bl	8005be8 <UART_EndTransmit_IT>
    return;
 800595c:	bf00      	nop
 800595e:	e000      	b.n	8005962 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005960:	bf00      	nop
  }
}
 8005962:	3720      	adds	r7, #32
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}
 8005968:	08005b15 	.word	0x08005b15

0800596c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d11e      	bne.n	80059ee <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68da      	ldr	r2, [r3, #12]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059c4:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	695a      	ldr	r2, [r3, #20]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0201 	bic.w	r2, r2, #1
 80059d4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	695a      	ldr	r2, [r3, #20]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059e4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2220      	movs	r2, #32
 80059ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	f7fb ffc8 	bl	8001984 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059f4:	bf00      	nop
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a08:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f7ff ffae 	bl	800596c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a10:	bf00      	nop
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a28:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a34:	2b80      	cmp	r3, #128	; 0x80
 8005a36:	bf0c      	ite	eq
 8005a38:	2301      	moveq	r3, #1
 8005a3a:	2300      	movne	r3, #0
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b21      	cmp	r3, #33	; 0x21
 8005a4a:	d108      	bne.n	8005a5e <UART_DMAError+0x46>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d005      	beq.n	8005a5e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	2200      	movs	r2, #0
 8005a56:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005a58:	68b8      	ldr	r0, [r7, #8]
 8005a5a:	f000 f827 	bl	8005aac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	695b      	ldr	r3, [r3, #20]
 8005a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a68:	2b40      	cmp	r3, #64	; 0x40
 8005a6a:	bf0c      	ite	eq
 8005a6c:	2301      	moveq	r3, #1
 8005a6e:	2300      	movne	r3, #0
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	2b22      	cmp	r3, #34	; 0x22
 8005a7e:	d108      	bne.n	8005a92 <UART_DMAError+0x7a>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d005      	beq.n	8005a92 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005a8c:	68b8      	ldr	r0, [r7, #8]
 8005a8e:	f000 f823 	bl	8005ad8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a96:	f043 0210 	orr.w	r2, r3, #16
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a9e:	68b8      	ldr	r0, [r7, #8]
 8005aa0:	f7ff ff6e 	bl	8005980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aa4:	bf00      	nop
 8005aa6:	3710      	adds	r7, #16
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}

08005aac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68da      	ldr	r2, [r3, #12]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005ac2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2220      	movs	r2, #32
 8005ac8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005aee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	695a      	ldr	r2, [r3, #20]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0201 	bic.w	r2, r2, #1
 8005afe:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2220      	movs	r2, #32
 8005b04:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005b08:	bf00      	nop
 8005b0a:	370c      	adds	r7, #12
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f7ff ff26 	bl	8005980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b34:	bf00      	nop
 8005b36:	3710      	adds	r7, #16
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	2b21      	cmp	r3, #33	; 0x21
 8005b4e:	d144      	bne.n	8005bda <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b58:	d11a      	bne.n	8005b90 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	881b      	ldrh	r3, [r3, #0]
 8005b64:	461a      	mov	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b6e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d105      	bne.n	8005b84 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a1b      	ldr	r3, [r3, #32]
 8005b7c:	1c9a      	adds	r2, r3, #2
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	621a      	str	r2, [r3, #32]
 8005b82:	e00e      	b.n	8005ba2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
 8005b88:	1c5a      	adds	r2, r3, #1
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	621a      	str	r2, [r3, #32]
 8005b8e:	e008      	b.n	8005ba2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a1b      	ldr	r3, [r3, #32]
 8005b94:	1c59      	adds	r1, r3, #1
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	6211      	str	r1, [r2, #32]
 8005b9a:	781a      	ldrb	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	4619      	mov	r1, r3
 8005bb0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10f      	bne.n	8005bd6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68da      	ldr	r2, [r3, #12]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bc4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68da      	ldr	r2, [r3, #12]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bd4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	e000      	b.n	8005bdc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005bda:	2302      	movs	r3, #2
  }
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b082      	sub	sp, #8
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bfe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2220      	movs	r2, #32
 8005c04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f7fb ffeb 	bl	8001be4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3708      	adds	r7, #8
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b22      	cmp	r3, #34	; 0x22
 8005c2a:	d171      	bne.n	8005d10 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c34:	d123      	bne.n	8005c7e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c3a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10e      	bne.n	8005c62 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c5a:	1c9a      	adds	r2, r3, #2
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	629a      	str	r2, [r3, #40]	; 0x28
 8005c60:	e029      	b.n	8005cb6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	b29a      	uxth	r2, r3
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	629a      	str	r2, [r3, #40]	; 0x28
 8005c7c:	e01b      	b.n	8005cb6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10a      	bne.n	8005c9c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	6858      	ldr	r0, [r3, #4]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c90:	1c59      	adds	r1, r3, #1
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	6291      	str	r1, [r2, #40]	; 0x28
 8005c96:	b2c2      	uxtb	r2, r0
 8005c98:	701a      	strb	r2, [r3, #0]
 8005c9a:	e00c      	b.n	8005cb6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	b2da      	uxtb	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca8:	1c58      	adds	r0, r3, #1
 8005caa:	6879      	ldr	r1, [r7, #4]
 8005cac:	6288      	str	r0, [r1, #40]	; 0x28
 8005cae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d120      	bne.n	8005d0c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68da      	ldr	r2, [r3, #12]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0220 	bic.w	r2, r2, #32
 8005cd8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68da      	ldr	r2, [r3, #12]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ce8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	695a      	ldr	r2, [r3, #20]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0201 	bic.w	r2, r2, #1
 8005cf8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2220      	movs	r2, #32
 8005cfe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f7fb fe3e 	bl	8001984 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	e002      	b.n	8005d12 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	e000      	b.n	8005d12 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005d10:	2302      	movs	r3, #2
  }
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3710      	adds	r7, #16
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
	...

08005d1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d20:	b085      	sub	sp, #20
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	68da      	ldr	r2, [r3, #12]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689a      	ldr	r2, [r3, #8]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	431a      	orrs	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	431a      	orrs	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	69db      	ldr	r3, [r3, #28]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005d5e:	f023 030c 	bic.w	r3, r3, #12
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6812      	ldr	r2, [r2, #0]
 8005d66:	68f9      	ldr	r1, [r7, #12]
 8005d68:	430b      	orrs	r3, r1
 8005d6a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	699a      	ldr	r2, [r3, #24]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	430a      	orrs	r2, r1
 8005d80:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	69db      	ldr	r3, [r3, #28]
 8005d86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d8a:	f040 818b 	bne.w	80060a4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4ac1      	ldr	r2, [pc, #772]	; (8006098 <UART_SetConfig+0x37c>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d005      	beq.n	8005da4 <UART_SetConfig+0x88>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4abf      	ldr	r2, [pc, #764]	; (800609c <UART_SetConfig+0x380>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	f040 80bd 	bne.w	8005f1e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005da4:	f7fe fb9e 	bl	80044e4 <HAL_RCC_GetPCLK2Freq>
 8005da8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	461d      	mov	r5, r3
 8005dae:	f04f 0600 	mov.w	r6, #0
 8005db2:	46a8      	mov	r8, r5
 8005db4:	46b1      	mov	r9, r6
 8005db6:	eb18 0308 	adds.w	r3, r8, r8
 8005dba:	eb49 0409 	adc.w	r4, r9, r9
 8005dbe:	4698      	mov	r8, r3
 8005dc0:	46a1      	mov	r9, r4
 8005dc2:	eb18 0805 	adds.w	r8, r8, r5
 8005dc6:	eb49 0906 	adc.w	r9, r9, r6
 8005dca:	f04f 0100 	mov.w	r1, #0
 8005dce:	f04f 0200 	mov.w	r2, #0
 8005dd2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005dd6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005dda:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005dde:	4688      	mov	r8, r1
 8005de0:	4691      	mov	r9, r2
 8005de2:	eb18 0005 	adds.w	r0, r8, r5
 8005de6:	eb49 0106 	adc.w	r1, r9, r6
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	461d      	mov	r5, r3
 8005df0:	f04f 0600 	mov.w	r6, #0
 8005df4:	196b      	adds	r3, r5, r5
 8005df6:	eb46 0406 	adc.w	r4, r6, r6
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	4623      	mov	r3, r4
 8005dfe:	f7fa fa57 	bl	80002b0 <__aeabi_uldivmod>
 8005e02:	4603      	mov	r3, r0
 8005e04:	460c      	mov	r4, r1
 8005e06:	461a      	mov	r2, r3
 8005e08:	4ba5      	ldr	r3, [pc, #660]	; (80060a0 <UART_SetConfig+0x384>)
 8005e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8005e0e:	095b      	lsrs	r3, r3, #5
 8005e10:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	461d      	mov	r5, r3
 8005e18:	f04f 0600 	mov.w	r6, #0
 8005e1c:	46a9      	mov	r9, r5
 8005e1e:	46b2      	mov	sl, r6
 8005e20:	eb19 0309 	adds.w	r3, r9, r9
 8005e24:	eb4a 040a 	adc.w	r4, sl, sl
 8005e28:	4699      	mov	r9, r3
 8005e2a:	46a2      	mov	sl, r4
 8005e2c:	eb19 0905 	adds.w	r9, r9, r5
 8005e30:	eb4a 0a06 	adc.w	sl, sl, r6
 8005e34:	f04f 0100 	mov.w	r1, #0
 8005e38:	f04f 0200 	mov.w	r2, #0
 8005e3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e40:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e44:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e48:	4689      	mov	r9, r1
 8005e4a:	4692      	mov	sl, r2
 8005e4c:	eb19 0005 	adds.w	r0, r9, r5
 8005e50:	eb4a 0106 	adc.w	r1, sl, r6
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	461d      	mov	r5, r3
 8005e5a:	f04f 0600 	mov.w	r6, #0
 8005e5e:	196b      	adds	r3, r5, r5
 8005e60:	eb46 0406 	adc.w	r4, r6, r6
 8005e64:	461a      	mov	r2, r3
 8005e66:	4623      	mov	r3, r4
 8005e68:	f7fa fa22 	bl	80002b0 <__aeabi_uldivmod>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	460c      	mov	r4, r1
 8005e70:	461a      	mov	r2, r3
 8005e72:	4b8b      	ldr	r3, [pc, #556]	; (80060a0 <UART_SetConfig+0x384>)
 8005e74:	fba3 1302 	umull	r1, r3, r3, r2
 8005e78:	095b      	lsrs	r3, r3, #5
 8005e7a:	2164      	movs	r1, #100	; 0x64
 8005e7c:	fb01 f303 	mul.w	r3, r1, r3
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	00db      	lsls	r3, r3, #3
 8005e84:	3332      	adds	r3, #50	; 0x32
 8005e86:	4a86      	ldr	r2, [pc, #536]	; (80060a0 <UART_SetConfig+0x384>)
 8005e88:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8c:	095b      	lsrs	r3, r3, #5
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e94:	4498      	add	r8, r3
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	461d      	mov	r5, r3
 8005e9a:	f04f 0600 	mov.w	r6, #0
 8005e9e:	46a9      	mov	r9, r5
 8005ea0:	46b2      	mov	sl, r6
 8005ea2:	eb19 0309 	adds.w	r3, r9, r9
 8005ea6:	eb4a 040a 	adc.w	r4, sl, sl
 8005eaa:	4699      	mov	r9, r3
 8005eac:	46a2      	mov	sl, r4
 8005eae:	eb19 0905 	adds.w	r9, r9, r5
 8005eb2:	eb4a 0a06 	adc.w	sl, sl, r6
 8005eb6:	f04f 0100 	mov.w	r1, #0
 8005eba:	f04f 0200 	mov.w	r2, #0
 8005ebe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ec2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005ec6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005eca:	4689      	mov	r9, r1
 8005ecc:	4692      	mov	sl, r2
 8005ece:	eb19 0005 	adds.w	r0, r9, r5
 8005ed2:	eb4a 0106 	adc.w	r1, sl, r6
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	461d      	mov	r5, r3
 8005edc:	f04f 0600 	mov.w	r6, #0
 8005ee0:	196b      	adds	r3, r5, r5
 8005ee2:	eb46 0406 	adc.w	r4, r6, r6
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	4623      	mov	r3, r4
 8005eea:	f7fa f9e1 	bl	80002b0 <__aeabi_uldivmod>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	460c      	mov	r4, r1
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	4b6a      	ldr	r3, [pc, #424]	; (80060a0 <UART_SetConfig+0x384>)
 8005ef6:	fba3 1302 	umull	r1, r3, r3, r2
 8005efa:	095b      	lsrs	r3, r3, #5
 8005efc:	2164      	movs	r1, #100	; 0x64
 8005efe:	fb01 f303 	mul.w	r3, r1, r3
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	00db      	lsls	r3, r3, #3
 8005f06:	3332      	adds	r3, #50	; 0x32
 8005f08:	4a65      	ldr	r2, [pc, #404]	; (80060a0 <UART_SetConfig+0x384>)
 8005f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0e:	095b      	lsrs	r3, r3, #5
 8005f10:	f003 0207 	and.w	r2, r3, #7
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4442      	add	r2, r8
 8005f1a:	609a      	str	r2, [r3, #8]
 8005f1c:	e26f      	b.n	80063fe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f1e:	f7fe facd 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 8005f22:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	461d      	mov	r5, r3
 8005f28:	f04f 0600 	mov.w	r6, #0
 8005f2c:	46a8      	mov	r8, r5
 8005f2e:	46b1      	mov	r9, r6
 8005f30:	eb18 0308 	adds.w	r3, r8, r8
 8005f34:	eb49 0409 	adc.w	r4, r9, r9
 8005f38:	4698      	mov	r8, r3
 8005f3a:	46a1      	mov	r9, r4
 8005f3c:	eb18 0805 	adds.w	r8, r8, r5
 8005f40:	eb49 0906 	adc.w	r9, r9, r6
 8005f44:	f04f 0100 	mov.w	r1, #0
 8005f48:	f04f 0200 	mov.w	r2, #0
 8005f4c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005f50:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005f54:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005f58:	4688      	mov	r8, r1
 8005f5a:	4691      	mov	r9, r2
 8005f5c:	eb18 0005 	adds.w	r0, r8, r5
 8005f60:	eb49 0106 	adc.w	r1, r9, r6
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	461d      	mov	r5, r3
 8005f6a:	f04f 0600 	mov.w	r6, #0
 8005f6e:	196b      	adds	r3, r5, r5
 8005f70:	eb46 0406 	adc.w	r4, r6, r6
 8005f74:	461a      	mov	r2, r3
 8005f76:	4623      	mov	r3, r4
 8005f78:	f7fa f99a 	bl	80002b0 <__aeabi_uldivmod>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	460c      	mov	r4, r1
 8005f80:	461a      	mov	r2, r3
 8005f82:	4b47      	ldr	r3, [pc, #284]	; (80060a0 <UART_SetConfig+0x384>)
 8005f84:	fba3 2302 	umull	r2, r3, r3, r2
 8005f88:	095b      	lsrs	r3, r3, #5
 8005f8a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	461d      	mov	r5, r3
 8005f92:	f04f 0600 	mov.w	r6, #0
 8005f96:	46a9      	mov	r9, r5
 8005f98:	46b2      	mov	sl, r6
 8005f9a:	eb19 0309 	adds.w	r3, r9, r9
 8005f9e:	eb4a 040a 	adc.w	r4, sl, sl
 8005fa2:	4699      	mov	r9, r3
 8005fa4:	46a2      	mov	sl, r4
 8005fa6:	eb19 0905 	adds.w	r9, r9, r5
 8005faa:	eb4a 0a06 	adc.w	sl, sl, r6
 8005fae:	f04f 0100 	mov.w	r1, #0
 8005fb2:	f04f 0200 	mov.w	r2, #0
 8005fb6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005fbe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005fc2:	4689      	mov	r9, r1
 8005fc4:	4692      	mov	sl, r2
 8005fc6:	eb19 0005 	adds.w	r0, r9, r5
 8005fca:	eb4a 0106 	adc.w	r1, sl, r6
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	461d      	mov	r5, r3
 8005fd4:	f04f 0600 	mov.w	r6, #0
 8005fd8:	196b      	adds	r3, r5, r5
 8005fda:	eb46 0406 	adc.w	r4, r6, r6
 8005fde:	461a      	mov	r2, r3
 8005fe0:	4623      	mov	r3, r4
 8005fe2:	f7fa f965 	bl	80002b0 <__aeabi_uldivmod>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	460c      	mov	r4, r1
 8005fea:	461a      	mov	r2, r3
 8005fec:	4b2c      	ldr	r3, [pc, #176]	; (80060a0 <UART_SetConfig+0x384>)
 8005fee:	fba3 1302 	umull	r1, r3, r3, r2
 8005ff2:	095b      	lsrs	r3, r3, #5
 8005ff4:	2164      	movs	r1, #100	; 0x64
 8005ff6:	fb01 f303 	mul.w	r3, r1, r3
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	00db      	lsls	r3, r3, #3
 8005ffe:	3332      	adds	r3, #50	; 0x32
 8006000:	4a27      	ldr	r2, [pc, #156]	; (80060a0 <UART_SetConfig+0x384>)
 8006002:	fba2 2303 	umull	r2, r3, r2, r3
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	005b      	lsls	r3, r3, #1
 800600a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800600e:	4498      	add	r8, r3
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	461d      	mov	r5, r3
 8006014:	f04f 0600 	mov.w	r6, #0
 8006018:	46a9      	mov	r9, r5
 800601a:	46b2      	mov	sl, r6
 800601c:	eb19 0309 	adds.w	r3, r9, r9
 8006020:	eb4a 040a 	adc.w	r4, sl, sl
 8006024:	4699      	mov	r9, r3
 8006026:	46a2      	mov	sl, r4
 8006028:	eb19 0905 	adds.w	r9, r9, r5
 800602c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006030:	f04f 0100 	mov.w	r1, #0
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800603c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006040:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006044:	4689      	mov	r9, r1
 8006046:	4692      	mov	sl, r2
 8006048:	eb19 0005 	adds.w	r0, r9, r5
 800604c:	eb4a 0106 	adc.w	r1, sl, r6
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	461d      	mov	r5, r3
 8006056:	f04f 0600 	mov.w	r6, #0
 800605a:	196b      	adds	r3, r5, r5
 800605c:	eb46 0406 	adc.w	r4, r6, r6
 8006060:	461a      	mov	r2, r3
 8006062:	4623      	mov	r3, r4
 8006064:	f7fa f924 	bl	80002b0 <__aeabi_uldivmod>
 8006068:	4603      	mov	r3, r0
 800606a:	460c      	mov	r4, r1
 800606c:	461a      	mov	r2, r3
 800606e:	4b0c      	ldr	r3, [pc, #48]	; (80060a0 <UART_SetConfig+0x384>)
 8006070:	fba3 1302 	umull	r1, r3, r3, r2
 8006074:	095b      	lsrs	r3, r3, #5
 8006076:	2164      	movs	r1, #100	; 0x64
 8006078:	fb01 f303 	mul.w	r3, r1, r3
 800607c:	1ad3      	subs	r3, r2, r3
 800607e:	00db      	lsls	r3, r3, #3
 8006080:	3332      	adds	r3, #50	; 0x32
 8006082:	4a07      	ldr	r2, [pc, #28]	; (80060a0 <UART_SetConfig+0x384>)
 8006084:	fba2 2303 	umull	r2, r3, r2, r3
 8006088:	095b      	lsrs	r3, r3, #5
 800608a:	f003 0207 	and.w	r2, r3, #7
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4442      	add	r2, r8
 8006094:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006096:	e1b2      	b.n	80063fe <UART_SetConfig+0x6e2>
 8006098:	40011000 	.word	0x40011000
 800609c:	40011400 	.word	0x40011400
 80060a0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4ad7      	ldr	r2, [pc, #860]	; (8006408 <UART_SetConfig+0x6ec>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d005      	beq.n	80060ba <UART_SetConfig+0x39e>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4ad6      	ldr	r2, [pc, #856]	; (800640c <UART_SetConfig+0x6f0>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	f040 80d1 	bne.w	800625c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80060ba:	f7fe fa13 	bl	80044e4 <HAL_RCC_GetPCLK2Freq>
 80060be:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	469a      	mov	sl, r3
 80060c4:	f04f 0b00 	mov.w	fp, #0
 80060c8:	46d0      	mov	r8, sl
 80060ca:	46d9      	mov	r9, fp
 80060cc:	eb18 0308 	adds.w	r3, r8, r8
 80060d0:	eb49 0409 	adc.w	r4, r9, r9
 80060d4:	4698      	mov	r8, r3
 80060d6:	46a1      	mov	r9, r4
 80060d8:	eb18 080a 	adds.w	r8, r8, sl
 80060dc:	eb49 090b 	adc.w	r9, r9, fp
 80060e0:	f04f 0100 	mov.w	r1, #0
 80060e4:	f04f 0200 	mov.w	r2, #0
 80060e8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80060ec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80060f0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80060f4:	4688      	mov	r8, r1
 80060f6:	4691      	mov	r9, r2
 80060f8:	eb1a 0508 	adds.w	r5, sl, r8
 80060fc:	eb4b 0609 	adc.w	r6, fp, r9
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	4619      	mov	r1, r3
 8006106:	f04f 0200 	mov.w	r2, #0
 800610a:	f04f 0300 	mov.w	r3, #0
 800610e:	f04f 0400 	mov.w	r4, #0
 8006112:	0094      	lsls	r4, r2, #2
 8006114:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006118:	008b      	lsls	r3, r1, #2
 800611a:	461a      	mov	r2, r3
 800611c:	4623      	mov	r3, r4
 800611e:	4628      	mov	r0, r5
 8006120:	4631      	mov	r1, r6
 8006122:	f7fa f8c5 	bl	80002b0 <__aeabi_uldivmod>
 8006126:	4603      	mov	r3, r0
 8006128:	460c      	mov	r4, r1
 800612a:	461a      	mov	r2, r3
 800612c:	4bb8      	ldr	r3, [pc, #736]	; (8006410 <UART_SetConfig+0x6f4>)
 800612e:	fba3 2302 	umull	r2, r3, r3, r2
 8006132:	095b      	lsrs	r3, r3, #5
 8006134:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	469b      	mov	fp, r3
 800613c:	f04f 0c00 	mov.w	ip, #0
 8006140:	46d9      	mov	r9, fp
 8006142:	46e2      	mov	sl, ip
 8006144:	eb19 0309 	adds.w	r3, r9, r9
 8006148:	eb4a 040a 	adc.w	r4, sl, sl
 800614c:	4699      	mov	r9, r3
 800614e:	46a2      	mov	sl, r4
 8006150:	eb19 090b 	adds.w	r9, r9, fp
 8006154:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006158:	f04f 0100 	mov.w	r1, #0
 800615c:	f04f 0200 	mov.w	r2, #0
 8006160:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006164:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006168:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800616c:	4689      	mov	r9, r1
 800616e:	4692      	mov	sl, r2
 8006170:	eb1b 0509 	adds.w	r5, fp, r9
 8006174:	eb4c 060a 	adc.w	r6, ip, sl
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	4619      	mov	r1, r3
 800617e:	f04f 0200 	mov.w	r2, #0
 8006182:	f04f 0300 	mov.w	r3, #0
 8006186:	f04f 0400 	mov.w	r4, #0
 800618a:	0094      	lsls	r4, r2, #2
 800618c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006190:	008b      	lsls	r3, r1, #2
 8006192:	461a      	mov	r2, r3
 8006194:	4623      	mov	r3, r4
 8006196:	4628      	mov	r0, r5
 8006198:	4631      	mov	r1, r6
 800619a:	f7fa f889 	bl	80002b0 <__aeabi_uldivmod>
 800619e:	4603      	mov	r3, r0
 80061a0:	460c      	mov	r4, r1
 80061a2:	461a      	mov	r2, r3
 80061a4:	4b9a      	ldr	r3, [pc, #616]	; (8006410 <UART_SetConfig+0x6f4>)
 80061a6:	fba3 1302 	umull	r1, r3, r3, r2
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	2164      	movs	r1, #100	; 0x64
 80061ae:	fb01 f303 	mul.w	r3, r1, r3
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	011b      	lsls	r3, r3, #4
 80061b6:	3332      	adds	r3, #50	; 0x32
 80061b8:	4a95      	ldr	r2, [pc, #596]	; (8006410 <UART_SetConfig+0x6f4>)
 80061ba:	fba2 2303 	umull	r2, r3, r2, r3
 80061be:	095b      	lsrs	r3, r3, #5
 80061c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061c4:	4498      	add	r8, r3
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	469b      	mov	fp, r3
 80061ca:	f04f 0c00 	mov.w	ip, #0
 80061ce:	46d9      	mov	r9, fp
 80061d0:	46e2      	mov	sl, ip
 80061d2:	eb19 0309 	adds.w	r3, r9, r9
 80061d6:	eb4a 040a 	adc.w	r4, sl, sl
 80061da:	4699      	mov	r9, r3
 80061dc:	46a2      	mov	sl, r4
 80061de:	eb19 090b 	adds.w	r9, r9, fp
 80061e2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80061e6:	f04f 0100 	mov.w	r1, #0
 80061ea:	f04f 0200 	mov.w	r2, #0
 80061ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80061f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80061fa:	4689      	mov	r9, r1
 80061fc:	4692      	mov	sl, r2
 80061fe:	eb1b 0509 	adds.w	r5, fp, r9
 8006202:	eb4c 060a 	adc.w	r6, ip, sl
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	4619      	mov	r1, r3
 800620c:	f04f 0200 	mov.w	r2, #0
 8006210:	f04f 0300 	mov.w	r3, #0
 8006214:	f04f 0400 	mov.w	r4, #0
 8006218:	0094      	lsls	r4, r2, #2
 800621a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800621e:	008b      	lsls	r3, r1, #2
 8006220:	461a      	mov	r2, r3
 8006222:	4623      	mov	r3, r4
 8006224:	4628      	mov	r0, r5
 8006226:	4631      	mov	r1, r6
 8006228:	f7fa f842 	bl	80002b0 <__aeabi_uldivmod>
 800622c:	4603      	mov	r3, r0
 800622e:	460c      	mov	r4, r1
 8006230:	461a      	mov	r2, r3
 8006232:	4b77      	ldr	r3, [pc, #476]	; (8006410 <UART_SetConfig+0x6f4>)
 8006234:	fba3 1302 	umull	r1, r3, r3, r2
 8006238:	095b      	lsrs	r3, r3, #5
 800623a:	2164      	movs	r1, #100	; 0x64
 800623c:	fb01 f303 	mul.w	r3, r1, r3
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	011b      	lsls	r3, r3, #4
 8006244:	3332      	adds	r3, #50	; 0x32
 8006246:	4a72      	ldr	r2, [pc, #456]	; (8006410 <UART_SetConfig+0x6f4>)
 8006248:	fba2 2303 	umull	r2, r3, r2, r3
 800624c:	095b      	lsrs	r3, r3, #5
 800624e:	f003 020f 	and.w	r2, r3, #15
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4442      	add	r2, r8
 8006258:	609a      	str	r2, [r3, #8]
 800625a:	e0d0      	b.n	80063fe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800625c:	f7fe f92e 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 8006260:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	469a      	mov	sl, r3
 8006266:	f04f 0b00 	mov.w	fp, #0
 800626a:	46d0      	mov	r8, sl
 800626c:	46d9      	mov	r9, fp
 800626e:	eb18 0308 	adds.w	r3, r8, r8
 8006272:	eb49 0409 	adc.w	r4, r9, r9
 8006276:	4698      	mov	r8, r3
 8006278:	46a1      	mov	r9, r4
 800627a:	eb18 080a 	adds.w	r8, r8, sl
 800627e:	eb49 090b 	adc.w	r9, r9, fp
 8006282:	f04f 0100 	mov.w	r1, #0
 8006286:	f04f 0200 	mov.w	r2, #0
 800628a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800628e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006292:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006296:	4688      	mov	r8, r1
 8006298:	4691      	mov	r9, r2
 800629a:	eb1a 0508 	adds.w	r5, sl, r8
 800629e:	eb4b 0609 	adc.w	r6, fp, r9
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	4619      	mov	r1, r3
 80062a8:	f04f 0200 	mov.w	r2, #0
 80062ac:	f04f 0300 	mov.w	r3, #0
 80062b0:	f04f 0400 	mov.w	r4, #0
 80062b4:	0094      	lsls	r4, r2, #2
 80062b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80062ba:	008b      	lsls	r3, r1, #2
 80062bc:	461a      	mov	r2, r3
 80062be:	4623      	mov	r3, r4
 80062c0:	4628      	mov	r0, r5
 80062c2:	4631      	mov	r1, r6
 80062c4:	f7f9 fff4 	bl	80002b0 <__aeabi_uldivmod>
 80062c8:	4603      	mov	r3, r0
 80062ca:	460c      	mov	r4, r1
 80062cc:	461a      	mov	r2, r3
 80062ce:	4b50      	ldr	r3, [pc, #320]	; (8006410 <UART_SetConfig+0x6f4>)
 80062d0:	fba3 2302 	umull	r2, r3, r3, r2
 80062d4:	095b      	lsrs	r3, r3, #5
 80062d6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	469b      	mov	fp, r3
 80062de:	f04f 0c00 	mov.w	ip, #0
 80062e2:	46d9      	mov	r9, fp
 80062e4:	46e2      	mov	sl, ip
 80062e6:	eb19 0309 	adds.w	r3, r9, r9
 80062ea:	eb4a 040a 	adc.w	r4, sl, sl
 80062ee:	4699      	mov	r9, r3
 80062f0:	46a2      	mov	sl, r4
 80062f2:	eb19 090b 	adds.w	r9, r9, fp
 80062f6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80062fa:	f04f 0100 	mov.w	r1, #0
 80062fe:	f04f 0200 	mov.w	r2, #0
 8006302:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006306:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800630a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800630e:	4689      	mov	r9, r1
 8006310:	4692      	mov	sl, r2
 8006312:	eb1b 0509 	adds.w	r5, fp, r9
 8006316:	eb4c 060a 	adc.w	r6, ip, sl
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	4619      	mov	r1, r3
 8006320:	f04f 0200 	mov.w	r2, #0
 8006324:	f04f 0300 	mov.w	r3, #0
 8006328:	f04f 0400 	mov.w	r4, #0
 800632c:	0094      	lsls	r4, r2, #2
 800632e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006332:	008b      	lsls	r3, r1, #2
 8006334:	461a      	mov	r2, r3
 8006336:	4623      	mov	r3, r4
 8006338:	4628      	mov	r0, r5
 800633a:	4631      	mov	r1, r6
 800633c:	f7f9 ffb8 	bl	80002b0 <__aeabi_uldivmod>
 8006340:	4603      	mov	r3, r0
 8006342:	460c      	mov	r4, r1
 8006344:	461a      	mov	r2, r3
 8006346:	4b32      	ldr	r3, [pc, #200]	; (8006410 <UART_SetConfig+0x6f4>)
 8006348:	fba3 1302 	umull	r1, r3, r3, r2
 800634c:	095b      	lsrs	r3, r3, #5
 800634e:	2164      	movs	r1, #100	; 0x64
 8006350:	fb01 f303 	mul.w	r3, r1, r3
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	011b      	lsls	r3, r3, #4
 8006358:	3332      	adds	r3, #50	; 0x32
 800635a:	4a2d      	ldr	r2, [pc, #180]	; (8006410 <UART_SetConfig+0x6f4>)
 800635c:	fba2 2303 	umull	r2, r3, r2, r3
 8006360:	095b      	lsrs	r3, r3, #5
 8006362:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006366:	4498      	add	r8, r3
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	469b      	mov	fp, r3
 800636c:	f04f 0c00 	mov.w	ip, #0
 8006370:	46d9      	mov	r9, fp
 8006372:	46e2      	mov	sl, ip
 8006374:	eb19 0309 	adds.w	r3, r9, r9
 8006378:	eb4a 040a 	adc.w	r4, sl, sl
 800637c:	4699      	mov	r9, r3
 800637e:	46a2      	mov	sl, r4
 8006380:	eb19 090b 	adds.w	r9, r9, fp
 8006384:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006388:	f04f 0100 	mov.w	r1, #0
 800638c:	f04f 0200 	mov.w	r2, #0
 8006390:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006394:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006398:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800639c:	4689      	mov	r9, r1
 800639e:	4692      	mov	sl, r2
 80063a0:	eb1b 0509 	adds.w	r5, fp, r9
 80063a4:	eb4c 060a 	adc.w	r6, ip, sl
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	4619      	mov	r1, r3
 80063ae:	f04f 0200 	mov.w	r2, #0
 80063b2:	f04f 0300 	mov.w	r3, #0
 80063b6:	f04f 0400 	mov.w	r4, #0
 80063ba:	0094      	lsls	r4, r2, #2
 80063bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80063c0:	008b      	lsls	r3, r1, #2
 80063c2:	461a      	mov	r2, r3
 80063c4:	4623      	mov	r3, r4
 80063c6:	4628      	mov	r0, r5
 80063c8:	4631      	mov	r1, r6
 80063ca:	f7f9 ff71 	bl	80002b0 <__aeabi_uldivmod>
 80063ce:	4603      	mov	r3, r0
 80063d0:	460c      	mov	r4, r1
 80063d2:	461a      	mov	r2, r3
 80063d4:	4b0e      	ldr	r3, [pc, #56]	; (8006410 <UART_SetConfig+0x6f4>)
 80063d6:	fba3 1302 	umull	r1, r3, r3, r2
 80063da:	095b      	lsrs	r3, r3, #5
 80063dc:	2164      	movs	r1, #100	; 0x64
 80063de:	fb01 f303 	mul.w	r3, r1, r3
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	011b      	lsls	r3, r3, #4
 80063e6:	3332      	adds	r3, #50	; 0x32
 80063e8:	4a09      	ldr	r2, [pc, #36]	; (8006410 <UART_SetConfig+0x6f4>)
 80063ea:	fba2 2303 	umull	r2, r3, r2, r3
 80063ee:	095b      	lsrs	r3, r3, #5
 80063f0:	f003 020f 	and.w	r2, r3, #15
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4442      	add	r2, r8
 80063fa:	609a      	str	r2, [r3, #8]
}
 80063fc:	e7ff      	b.n	80063fe <UART_SetConfig+0x6e2>
 80063fe:	bf00      	nop
 8006400:	3714      	adds	r7, #20
 8006402:	46bd      	mov	sp, r7
 8006404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006408:	40011000 	.word	0x40011000
 800640c:	40011400 	.word	0x40011400
 8006410:	51eb851f 	.word	0x51eb851f

08006414 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8006414:	b580      	push	{r7, lr}
 8006416:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006418:	4904      	ldr	r1, [pc, #16]	; (800642c <MX_FATFS_Init+0x18>)
 800641a:	4805      	ldr	r0, [pc, #20]	; (8006430 <MX_FATFS_Init+0x1c>)
 800641c:	f000 ff5a 	bl	80072d4 <FATFS_LinkDriver>
 8006420:	4603      	mov	r3, r0
 8006422:	461a      	mov	r2, r3
 8006424:	4b03      	ldr	r3, [pc, #12]	; (8006434 <MX_FATFS_Init+0x20>)
 8006426:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8006428:	bf00      	nop
 800642a:	bd80      	pop	{r7, pc}
 800642c:	20000f28 	.word	0x20000f28
 8006430:	20000010 	.word	0x20000010
 8006434:	20000f2c 	.word	0x20000f2c

08006438 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006438:	b480      	push	{r7}
 800643a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800643c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800643e:	4618      	mov	r0, r3
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	4603      	mov	r3, r0
 8006450:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8006452:	79fb      	ldrb	r3, [r7, #7]
 8006454:	4618      	mov	r0, r3
 8006456:	f7fc fc07 	bl	8002c68 <USER_SPI_initialize>
 800645a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800645c:	4618      	mov	r0, r3
 800645e:	3708      	adds	r7, #8
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}

08006464 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	4603      	mov	r3, r0
 800646c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 800646e:	79fb      	ldrb	r3, [r7, #7]
 8006470:	4618      	mov	r0, r3
 8006472:	f7fc fcd9 	bl	8002e28 <USER_SPI_status>
 8006476:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006478:	4618      	mov	r0, r3
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	60b9      	str	r1, [r7, #8]
 8006488:	607a      	str	r2, [r7, #4]
 800648a:	603b      	str	r3, [r7, #0]
 800648c:	4603      	mov	r3, r0
 800648e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 8006490:	7bf8      	ldrb	r0, [r7, #15]
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	68b9      	ldr	r1, [r7, #8]
 8006498:	f7fc fcdc 	bl	8002e54 <USER_SPI_read>
 800649c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3710      	adds	r7, #16
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}

080064a6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 80064a6:	b580      	push	{r7, lr}
 80064a8:	b084      	sub	sp, #16
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
 80064b0:	603b      	str	r3, [r7, #0]
 80064b2:	4603      	mov	r3, r0
 80064b4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 80064b6:	7bf8      	ldrb	r0, [r7, #15]
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	68b9      	ldr	r1, [r7, #8]
 80064be:	f7fc fd2f 	bl	8002f20 <USER_SPI_write>
 80064c2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	4603      	mov	r3, r0
 80064d4:	603a      	str	r2, [r7, #0]
 80064d6:	71fb      	strb	r3, [r7, #7]
 80064d8:	460b      	mov	r3, r1
 80064da:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 80064dc:	79b9      	ldrb	r1, [r7, #6]
 80064de:	79fb      	ldrb	r3, [r7, #7]
 80064e0:	683a      	ldr	r2, [r7, #0]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7fc fd98 	bl	8003018 <USER_SPI_ioctl>
 80064e8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
	...

080064f4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	4603      	mov	r3, r0
 80064fc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80064fe:	79fb      	ldrb	r3, [r7, #7]
 8006500:	4a08      	ldr	r2, [pc, #32]	; (8006524 <disk_status+0x30>)
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	4413      	add	r3, r2
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	79fa      	ldrb	r2, [r7, #7]
 800650c:	4905      	ldr	r1, [pc, #20]	; (8006524 <disk_status+0x30>)
 800650e:	440a      	add	r2, r1
 8006510:	7a12      	ldrb	r2, [r2, #8]
 8006512:	4610      	mov	r0, r2
 8006514:	4798      	blx	r3
 8006516:	4603      	mov	r3, r0
 8006518:	73fb      	strb	r3, [r7, #15]
  return stat;
 800651a:	7bfb      	ldrb	r3, [r7, #15]
}
 800651c:	4618      	mov	r0, r3
 800651e:	3710      	adds	r7, #16
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}
 8006524:	20000124 	.word	0x20000124

08006528 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	4603      	mov	r3, r0
 8006530:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006532:	2300      	movs	r3, #0
 8006534:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006536:	79fb      	ldrb	r3, [r7, #7]
 8006538:	4a0d      	ldr	r2, [pc, #52]	; (8006570 <disk_initialize+0x48>)
 800653a:	5cd3      	ldrb	r3, [r2, r3]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d111      	bne.n	8006564 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006540:	79fb      	ldrb	r3, [r7, #7]
 8006542:	4a0b      	ldr	r2, [pc, #44]	; (8006570 <disk_initialize+0x48>)
 8006544:	2101      	movs	r1, #1
 8006546:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006548:	79fb      	ldrb	r3, [r7, #7]
 800654a:	4a09      	ldr	r2, [pc, #36]	; (8006570 <disk_initialize+0x48>)
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	4413      	add	r3, r2
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	79fa      	ldrb	r2, [r7, #7]
 8006556:	4906      	ldr	r1, [pc, #24]	; (8006570 <disk_initialize+0x48>)
 8006558:	440a      	add	r2, r1
 800655a:	7a12      	ldrb	r2, [r2, #8]
 800655c:	4610      	mov	r0, r2
 800655e:	4798      	blx	r3
 8006560:	4603      	mov	r3, r0
 8006562:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006564:	7bfb      	ldrb	r3, [r7, #15]
}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	20000124 	.word	0x20000124

08006574 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006574:	b590      	push	{r4, r7, lr}
 8006576:	b087      	sub	sp, #28
 8006578:	af00      	add	r7, sp, #0
 800657a:	60b9      	str	r1, [r7, #8]
 800657c:	607a      	str	r2, [r7, #4]
 800657e:	603b      	str	r3, [r7, #0]
 8006580:	4603      	mov	r3, r0
 8006582:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006584:	7bfb      	ldrb	r3, [r7, #15]
 8006586:	4a0a      	ldr	r2, [pc, #40]	; (80065b0 <disk_read+0x3c>)
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	4413      	add	r3, r2
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	689c      	ldr	r4, [r3, #8]
 8006590:	7bfb      	ldrb	r3, [r7, #15]
 8006592:	4a07      	ldr	r2, [pc, #28]	; (80065b0 <disk_read+0x3c>)
 8006594:	4413      	add	r3, r2
 8006596:	7a18      	ldrb	r0, [r3, #8]
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	68b9      	ldr	r1, [r7, #8]
 800659e:	47a0      	blx	r4
 80065a0:	4603      	mov	r3, r0
 80065a2:	75fb      	strb	r3, [r7, #23]
  return res;
 80065a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	371c      	adds	r7, #28
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd90      	pop	{r4, r7, pc}
 80065ae:	bf00      	nop
 80065b0:	20000124 	.word	0x20000124

080065b4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80065b4:	b590      	push	{r4, r7, lr}
 80065b6:	b087      	sub	sp, #28
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	60b9      	str	r1, [r7, #8]
 80065bc:	607a      	str	r2, [r7, #4]
 80065be:	603b      	str	r3, [r7, #0]
 80065c0:	4603      	mov	r3, r0
 80065c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80065c4:	7bfb      	ldrb	r3, [r7, #15]
 80065c6:	4a0a      	ldr	r2, [pc, #40]	; (80065f0 <disk_write+0x3c>)
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	4413      	add	r3, r2
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	68dc      	ldr	r4, [r3, #12]
 80065d0:	7bfb      	ldrb	r3, [r7, #15]
 80065d2:	4a07      	ldr	r2, [pc, #28]	; (80065f0 <disk_write+0x3c>)
 80065d4:	4413      	add	r3, r2
 80065d6:	7a18      	ldrb	r0, [r3, #8]
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	68b9      	ldr	r1, [r7, #8]
 80065de:	47a0      	blx	r4
 80065e0:	4603      	mov	r3, r0
 80065e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80065e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	371c      	adds	r7, #28
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd90      	pop	{r4, r7, pc}
 80065ee:	bf00      	nop
 80065f0:	20000124 	.word	0x20000124

080065f4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	4603      	mov	r3, r0
 80065fc:	603a      	str	r2, [r7, #0]
 80065fe:	71fb      	strb	r3, [r7, #7]
 8006600:	460b      	mov	r3, r1
 8006602:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006604:	79fb      	ldrb	r3, [r7, #7]
 8006606:	4a09      	ldr	r2, [pc, #36]	; (800662c <disk_ioctl+0x38>)
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	4413      	add	r3, r2
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	79fa      	ldrb	r2, [r7, #7]
 8006612:	4906      	ldr	r1, [pc, #24]	; (800662c <disk_ioctl+0x38>)
 8006614:	440a      	add	r2, r1
 8006616:	7a10      	ldrb	r0, [r2, #8]
 8006618:	79b9      	ldrb	r1, [r7, #6]
 800661a:	683a      	ldr	r2, [r7, #0]
 800661c:	4798      	blx	r3
 800661e:	4603      	mov	r3, r0
 8006620:	73fb      	strb	r3, [r7, #15]
  return res;
 8006622:	7bfb      	ldrb	r3, [r7, #15]
}
 8006624:	4618      	mov	r0, r3
 8006626:	3710      	adds	r7, #16
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}
 800662c:	20000124 	.word	0x20000124

08006630 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	3301      	adds	r3, #1
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006640:	89fb      	ldrh	r3, [r7, #14]
 8006642:	021b      	lsls	r3, r3, #8
 8006644:	b21a      	sxth	r2, r3
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	b21b      	sxth	r3, r3
 800664c:	4313      	orrs	r3, r2
 800664e:	b21b      	sxth	r3, r3
 8006650:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006652:	89fb      	ldrh	r3, [r7, #14]
}
 8006654:	4618      	mov	r0, r3
 8006656:	3714      	adds	r7, #20
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	3303      	adds	r3, #3
 800666c:	781b      	ldrb	r3, [r3, #0]
 800666e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	021b      	lsls	r3, r3, #8
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	3202      	adds	r2, #2
 8006678:	7812      	ldrb	r2, [r2, #0]
 800667a:	4313      	orrs	r3, r2
 800667c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	021b      	lsls	r3, r3, #8
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	3201      	adds	r2, #1
 8006686:	7812      	ldrb	r2, [r2, #0]
 8006688:	4313      	orrs	r3, r2
 800668a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	021b      	lsls	r3, r3, #8
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	7812      	ldrb	r2, [r2, #0]
 8006694:	4313      	orrs	r3, r2
 8006696:	60fb      	str	r3, [r7, #12]
	return rv;
 8006698:	68fb      	ldr	r3, [r7, #12]
}
 800669a:	4618      	mov	r0, r3
 800669c:	3714      	adds	r7, #20
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr

080066a6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80066a6:	b480      	push	{r7}
 80066a8:	b083      	sub	sp, #12
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
 80066ae:	460b      	mov	r3, r1
 80066b0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	1c5a      	adds	r2, r3, #1
 80066b6:	607a      	str	r2, [r7, #4]
 80066b8:	887a      	ldrh	r2, [r7, #2]
 80066ba:	b2d2      	uxtb	r2, r2
 80066bc:	701a      	strb	r2, [r3, #0]
 80066be:	887b      	ldrh	r3, [r7, #2]
 80066c0:	0a1b      	lsrs	r3, r3, #8
 80066c2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	1c5a      	adds	r2, r3, #1
 80066c8:	607a      	str	r2, [r7, #4]
 80066ca:	887a      	ldrh	r2, [r7, #2]
 80066cc:	b2d2      	uxtb	r2, r2
 80066ce:	701a      	strb	r2, [r3, #0]
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	1c5a      	adds	r2, r3, #1
 80066ea:	607a      	str	r2, [r7, #4]
 80066ec:	683a      	ldr	r2, [r7, #0]
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	701a      	strb	r2, [r3, #0]
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	0a1b      	lsrs	r3, r3, #8
 80066f6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	1c5a      	adds	r2, r3, #1
 80066fc:	607a      	str	r2, [r7, #4]
 80066fe:	683a      	ldr	r2, [r7, #0]
 8006700:	b2d2      	uxtb	r2, r2
 8006702:	701a      	strb	r2, [r3, #0]
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	0a1b      	lsrs	r3, r3, #8
 8006708:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	1c5a      	adds	r2, r3, #1
 800670e:	607a      	str	r2, [r7, #4]
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	b2d2      	uxtb	r2, r2
 8006714:	701a      	strb	r2, [r3, #0]
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	0a1b      	lsrs	r3, r3, #8
 800671a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	1c5a      	adds	r2, r3, #1
 8006720:	607a      	str	r2, [r7, #4]
 8006722:	683a      	ldr	r2, [r7, #0]
 8006724:	b2d2      	uxtb	r2, r2
 8006726:	701a      	strb	r2, [r3, #0]
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006734:	b480      	push	{r7}
 8006736:	b087      	sub	sp, #28
 8006738:	af00      	add	r7, sp, #0
 800673a:	60f8      	str	r0, [r7, #12]
 800673c:	60b9      	str	r1, [r7, #8]
 800673e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	1c5a      	adds	r2, r3, #1
 8006748:	617a      	str	r2, [r7, #20]
 800674a:	68ba      	ldr	r2, [r7, #8]
 800674c:	b2d2      	uxtb	r2, r2
 800674e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	3b01      	subs	r3, #1
 8006754:	607b      	str	r3, [r7, #4]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1f3      	bne.n	8006744 <mem_set+0x10>
}
 800675c:	bf00      	nop
 800675e:	371c      	adds	r7, #28
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	3b01      	subs	r3, #1
 8006774:	607b      	str	r3, [r7, #4]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2b01      	cmp	r3, #1
 800677a:	d825      	bhi.n	80067c8 <dec_lock+0x60>
		n = Files[i].ctr;
 800677c:	4a17      	ldr	r2, [pc, #92]	; (80067dc <dec_lock+0x74>)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	011b      	lsls	r3, r3, #4
 8006782:	4413      	add	r3, r2
 8006784:	330c      	adds	r3, #12
 8006786:	881b      	ldrh	r3, [r3, #0]
 8006788:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800678a:	89fb      	ldrh	r3, [r7, #14]
 800678c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006790:	d101      	bne.n	8006796 <dec_lock+0x2e>
 8006792:	2300      	movs	r3, #0
 8006794:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006796:	89fb      	ldrh	r3, [r7, #14]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d002      	beq.n	80067a2 <dec_lock+0x3a>
 800679c:	89fb      	ldrh	r3, [r7, #14]
 800679e:	3b01      	subs	r3, #1
 80067a0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80067a2:	4a0e      	ldr	r2, [pc, #56]	; (80067dc <dec_lock+0x74>)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	011b      	lsls	r3, r3, #4
 80067a8:	4413      	add	r3, r2
 80067aa:	330c      	adds	r3, #12
 80067ac:	89fa      	ldrh	r2, [r7, #14]
 80067ae:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80067b0:	89fb      	ldrh	r3, [r7, #14]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d105      	bne.n	80067c2 <dec_lock+0x5a>
 80067b6:	4a09      	ldr	r2, [pc, #36]	; (80067dc <dec_lock+0x74>)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	011b      	lsls	r3, r3, #4
 80067bc:	4413      	add	r3, r2
 80067be:	2200      	movs	r2, #0
 80067c0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80067c2:	2300      	movs	r3, #0
 80067c4:	737b      	strb	r3, [r7, #13]
 80067c6:	e001      	b.n	80067cc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80067c8:	2302      	movs	r3, #2
 80067ca:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80067cc:	7b7b      	ldrb	r3, [r7, #13]
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3714      	adds	r7, #20
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	20000104 	.word	0x20000104

080067e0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b085      	sub	sp, #20
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80067e8:	2300      	movs	r3, #0
 80067ea:	60fb      	str	r3, [r7, #12]
 80067ec:	e010      	b.n	8006810 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80067ee:	4a0d      	ldr	r2, [pc, #52]	; (8006824 <clear_lock+0x44>)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	011b      	lsls	r3, r3, #4
 80067f4:	4413      	add	r3, r2
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d105      	bne.n	800680a <clear_lock+0x2a>
 80067fe:	4a09      	ldr	r2, [pc, #36]	; (8006824 <clear_lock+0x44>)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	011b      	lsls	r3, r3, #4
 8006804:	4413      	add	r3, r2
 8006806:	2200      	movs	r2, #0
 8006808:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	3301      	adds	r3, #1
 800680e:	60fb      	str	r3, [r7, #12]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2b01      	cmp	r3, #1
 8006814:	d9eb      	bls.n	80067ee <clear_lock+0xe>
	}
}
 8006816:	bf00      	nop
 8006818:	3714      	adds	r7, #20
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	20000104 	.word	0x20000104

08006828 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b086      	sub	sp, #24
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006830:	2300      	movs	r3, #0
 8006832:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	78db      	ldrb	r3, [r3, #3]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d034      	beq.n	80068a6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006840:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	7858      	ldrb	r0, [r3, #1]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800684c:	2301      	movs	r3, #1
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	f7ff feb0 	bl	80065b4 <disk_write>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d002      	beq.n	8006860 <sync_window+0x38>
			res = FR_DISK_ERR;
 800685a:	2301      	movs	r3, #1
 800685c:	73fb      	strb	r3, [r7, #15]
 800685e:	e022      	b.n	80068a6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	1ad2      	subs	r2, r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	429a      	cmp	r2, r3
 8006874:	d217      	bcs.n	80068a6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	789b      	ldrb	r3, [r3, #2]
 800687a:	613b      	str	r3, [r7, #16]
 800687c:	e010      	b.n	80068a0 <sync_window+0x78>
					wsect += fs->fsize;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	697a      	ldr	r2, [r7, #20]
 8006884:	4413      	add	r3, r2
 8006886:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	7858      	ldrb	r0, [r3, #1]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006892:	2301      	movs	r3, #1
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	f7ff fe8d 	bl	80065b4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	3b01      	subs	r3, #1
 800689e:	613b      	str	r3, [r7, #16]
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d8eb      	bhi.n	800687e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80068a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3718      	adds	r7, #24
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80068ba:	2300      	movs	r3, #0
 80068bc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068c2:	683a      	ldr	r2, [r7, #0]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d01b      	beq.n	8006900 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f7ff ffad 	bl	8006828 <sync_window>
 80068ce:	4603      	mov	r3, r0
 80068d0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80068d2:	7bfb      	ldrb	r3, [r7, #15]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d113      	bne.n	8006900 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	7858      	ldrb	r0, [r3, #1]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80068e2:	2301      	movs	r3, #1
 80068e4:	683a      	ldr	r2, [r7, #0]
 80068e6:	f7ff fe45 	bl	8006574 <disk_read>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d004      	beq.n	80068fa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80068f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068f4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	683a      	ldr	r2, [r7, #0]
 80068fe:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8006900:	7bfb      	ldrb	r3, [r7, #15]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
	...

0800690c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f7ff ff87 	bl	8006828 <sync_window>
 800691a:	4603      	mov	r3, r0
 800691c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800691e:	7bfb      	ldrb	r3, [r7, #15]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d158      	bne.n	80069d6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	2b03      	cmp	r3, #3
 800692a:	d148      	bne.n	80069be <sync_fs+0xb2>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	791b      	ldrb	r3, [r3, #4]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d144      	bne.n	80069be <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	3330      	adds	r3, #48	; 0x30
 8006938:	f44f 7200 	mov.w	r2, #512	; 0x200
 800693c:	2100      	movs	r1, #0
 800693e:	4618      	mov	r0, r3
 8006940:	f7ff fef8 	bl	8006734 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	3330      	adds	r3, #48	; 0x30
 8006948:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800694c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8006950:	4618      	mov	r0, r3
 8006952:	f7ff fea8 	bl	80066a6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	3330      	adds	r3, #48	; 0x30
 800695a:	4921      	ldr	r1, [pc, #132]	; (80069e0 <sync_fs+0xd4>)
 800695c:	4618      	mov	r0, r3
 800695e:	f7ff febd 	bl	80066dc <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	3330      	adds	r3, #48	; 0x30
 8006966:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800696a:	491e      	ldr	r1, [pc, #120]	; (80069e4 <sync_fs+0xd8>)
 800696c:	4618      	mov	r0, r3
 800696e:	f7ff feb5 	bl	80066dc <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	3330      	adds	r3, #48	; 0x30
 8006976:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	4619      	mov	r1, r3
 8006980:	4610      	mov	r0, r2
 8006982:	f7ff feab 	bl	80066dc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	3330      	adds	r3, #48	; 0x30
 800698a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	68db      	ldr	r3, [r3, #12]
 8006992:	4619      	mov	r1, r3
 8006994:	4610      	mov	r0, r2
 8006996:	f7ff fea1 	bl	80066dc <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	69db      	ldr	r3, [r3, #28]
 800699e:	1c5a      	adds	r2, r3, #1
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	7858      	ldrb	r0, [r3, #1]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069b2:	2301      	movs	r3, #1
 80069b4:	f7ff fdfe 	bl	80065b4 <disk_write>
			fs->fsi_flag = 0;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	785b      	ldrb	r3, [r3, #1]
 80069c2:	2200      	movs	r2, #0
 80069c4:	2100      	movs	r1, #0
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7ff fe14 	bl	80065f4 <disk_ioctl>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d001      	beq.n	80069d6 <sync_fs+0xca>
 80069d2:	2301      	movs	r3, #1
 80069d4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80069d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	41615252 	.word	0x41615252
 80069e4:	61417272 	.word	0x61417272

080069e8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	331a      	adds	r3, #26
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	b292      	uxth	r2, r2
 80069fc:	4611      	mov	r1, r2
 80069fe:	4618      	mov	r0, r3
 8006a00:	f7ff fe51 	bl	80066a6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b03      	cmp	r3, #3
 8006a0a:	d109      	bne.n	8006a20 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	f103 0214 	add.w	r2, r3, #20
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	0c1b      	lsrs	r3, r3, #16
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	4619      	mov	r1, r3
 8006a1a:	4610      	mov	r0, r2
 8006a1c:	f7ff fe43 	bl	80066a6 <st_word>
	}
}
 8006a20:	bf00      	nop
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b087      	sub	sp, #28
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006a30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a34:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d031      	beq.n	8006aa2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	617b      	str	r3, [r7, #20]
 8006a44:	e002      	b.n	8006a4c <get_ldnumber+0x24>
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	3301      	adds	r3, #1
 8006a4a:	617b      	str	r3, [r7, #20]
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	2b20      	cmp	r3, #32
 8006a52:	d903      	bls.n	8006a5c <get_ldnumber+0x34>
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	2b3a      	cmp	r3, #58	; 0x3a
 8006a5a:	d1f4      	bne.n	8006a46 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	2b3a      	cmp	r3, #58	; 0x3a
 8006a62:	d11c      	bne.n	8006a9e <get_ldnumber+0x76>
			tp = *path;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	1c5a      	adds	r2, r3, #1
 8006a6e:	60fa      	str	r2, [r7, #12]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	3b30      	subs	r3, #48	; 0x30
 8006a74:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2b09      	cmp	r3, #9
 8006a7a:	d80e      	bhi.n	8006a9a <get_ldnumber+0x72>
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d10a      	bne.n	8006a9a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d107      	bne.n	8006a9a <get_ldnumber+0x72>
					vol = (int)i;
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	3301      	adds	r3, #1
 8006a92:	617b      	str	r3, [r7, #20]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	e002      	b.n	8006aa4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006aa2:	693b      	ldr	r3, [r7, #16]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	371c      	adds	r7, #28
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	70da      	strb	r2, [r3, #3]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ac6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006ac8:	6839      	ldr	r1, [r7, #0]
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f7ff fef0 	bl	80068b0 <move_window>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d001      	beq.n	8006ada <check_fs+0x2a>
 8006ad6:	2304      	movs	r3, #4
 8006ad8:	e038      	b.n	8006b4c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	3330      	adds	r3, #48	; 0x30
 8006ade:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7ff fda4 	bl	8006630 <ld_word>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	461a      	mov	r2, r3
 8006aec:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d001      	beq.n	8006af8 <check_fs+0x48>
 8006af4:	2303      	movs	r3, #3
 8006af6:	e029      	b.n	8006b4c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006afe:	2be9      	cmp	r3, #233	; 0xe9
 8006b00:	d009      	beq.n	8006b16 <check_fs+0x66>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006b08:	2beb      	cmp	r3, #235	; 0xeb
 8006b0a:	d11e      	bne.n	8006b4a <check_fs+0x9a>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006b12:	2b90      	cmp	r3, #144	; 0x90
 8006b14:	d119      	bne.n	8006b4a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	3330      	adds	r3, #48	; 0x30
 8006b1a:	3336      	adds	r3, #54	; 0x36
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f7ff fd9f 	bl	8006660 <ld_dword>
 8006b22:	4603      	mov	r3, r0
 8006b24:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006b28:	4a0a      	ldr	r2, [pc, #40]	; (8006b54 <check_fs+0xa4>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d101      	bne.n	8006b32 <check_fs+0x82>
 8006b2e:	2300      	movs	r3, #0
 8006b30:	e00c      	b.n	8006b4c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	3330      	adds	r3, #48	; 0x30
 8006b36:	3352      	adds	r3, #82	; 0x52
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f7ff fd91 	bl	8006660 <ld_dword>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	4b05      	ldr	r3, [pc, #20]	; (8006b58 <check_fs+0xa8>)
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d101      	bne.n	8006b4a <check_fs+0x9a>
 8006b46:	2300      	movs	r3, #0
 8006b48:	e000      	b.n	8006b4c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006b4a:	2302      	movs	r3, #2
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3708      	adds	r7, #8
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	00544146 	.word	0x00544146
 8006b58:	33544146 	.word	0x33544146

08006b5c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b096      	sub	sp, #88	; 0x58
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	4613      	mov	r3, r2
 8006b68:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006b70:	68f8      	ldr	r0, [r7, #12]
 8006b72:	f7ff ff59 	bl	8006a28 <get_ldnumber>
 8006b76:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006b78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	da01      	bge.n	8006b82 <find_volume+0x26>
 8006b7e:	230b      	movs	r3, #11
 8006b80:	e22e      	b.n	8006fe0 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006b82:	4aa8      	ldr	r2, [pc, #672]	; (8006e24 <find_volume+0x2c8>)
 8006b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b8a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d101      	bne.n	8006b96 <find_volume+0x3a>
 8006b92:	230c      	movs	r3, #12
 8006b94:	e224      	b.n	8006fe0 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b9a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006b9c:	79fb      	ldrb	r3, [r7, #7]
 8006b9e:	f023 0301 	bic.w	r3, r3, #1
 8006ba2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba6:	781b      	ldrb	r3, [r3, #0]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d01a      	beq.n	8006be2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bae:	785b      	ldrb	r3, [r3, #1]
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f7ff fc9f 	bl	80064f4 <disk_status>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006bbc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006bc0:	f003 0301 	and.w	r3, r3, #1
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d10c      	bne.n	8006be2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006bc8:	79fb      	ldrb	r3, [r7, #7]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d007      	beq.n	8006bde <find_volume+0x82>
 8006bce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006bd2:	f003 0304 	and.w	r3, r3, #4
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006bda:	230a      	movs	r3, #10
 8006bdc:	e200      	b.n	8006fe0 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8006bde:	2300      	movs	r3, #0
 8006be0:	e1fe      	b.n	8006fe0 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006be4:	2200      	movs	r2, #0
 8006be6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006be8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bea:	b2da      	uxtb	r2, r3
 8006bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bee:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf2:	785b      	ldrb	r3, [r3, #1]
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7ff fc97 	bl	8006528 <disk_initialize>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006c00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c04:	f003 0301 	and.w	r3, r3, #1
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d001      	beq.n	8006c10 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	e1e7      	b.n	8006fe0 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006c10:	79fb      	ldrb	r3, [r7, #7]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d007      	beq.n	8006c26 <find_volume+0xca>
 8006c16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c1a:	f003 0304 	and.w	r3, r3, #4
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d001      	beq.n	8006c26 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006c22:	230a      	movs	r3, #10
 8006c24:	e1dc      	b.n	8006fe0 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006c26:	2300      	movs	r3, #0
 8006c28:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006c2a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006c2c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006c2e:	f7ff ff3f 	bl	8006ab0 <check_fs>
 8006c32:	4603      	mov	r3, r0
 8006c34:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006c38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d14b      	bne.n	8006cd8 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006c40:	2300      	movs	r3, #0
 8006c42:	643b      	str	r3, [r7, #64]	; 0x40
 8006c44:	e01f      	b.n	8006c86 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c48:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006c4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c4e:	011b      	lsls	r3, r3, #4
 8006c50:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006c54:	4413      	add	r3, r2
 8006c56:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5a:	3304      	adds	r3, #4
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d006      	beq.n	8006c70 <find_volume+0x114>
 8006c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c64:	3308      	adds	r3, #8
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7ff fcfa 	bl	8006660 <ld_dword>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	e000      	b.n	8006c72 <find_volume+0x116>
 8006c70:	2200      	movs	r2, #0
 8006c72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8006c7a:	440b      	add	r3, r1
 8006c7c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006c80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c82:	3301      	adds	r3, #1
 8006c84:	643b      	str	r3, [r7, #64]	; 0x40
 8006c86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c88:	2b03      	cmp	r3, #3
 8006c8a:	d9dc      	bls.n	8006c46 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8006c90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d002      	beq.n	8006c9c <find_volume+0x140>
 8006c96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006c9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8006ca4:	4413      	add	r3, r2
 8006ca6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006caa:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006cac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d005      	beq.n	8006cbe <find_volume+0x162>
 8006cb2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006cb4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006cb6:	f7ff fefb 	bl	8006ab0 <check_fs>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	e000      	b.n	8006cc0 <find_volume+0x164>
 8006cbe:	2303      	movs	r3, #3
 8006cc0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006cc4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d905      	bls.n	8006cd8 <find_volume+0x17c>
 8006ccc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cce:	3301      	adds	r3, #1
 8006cd0:	643b      	str	r3, [r7, #64]	; 0x40
 8006cd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cd4:	2b03      	cmp	r3, #3
 8006cd6:	d9e1      	bls.n	8006c9c <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006cd8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006cdc:	2b04      	cmp	r3, #4
 8006cde:	d101      	bne.n	8006ce4 <find_volume+0x188>
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e17d      	b.n	8006fe0 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006ce4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d901      	bls.n	8006cf0 <find_volume+0x194>
 8006cec:	230d      	movs	r3, #13
 8006cee:	e177      	b.n	8006fe0 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf2:	3330      	adds	r3, #48	; 0x30
 8006cf4:	330b      	adds	r3, #11
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7ff fc9a 	bl	8006630 <ld_word>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d02:	d001      	beq.n	8006d08 <find_volume+0x1ac>
 8006d04:	230d      	movs	r3, #13
 8006d06:	e16b      	b.n	8006fe0 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d0a:	3330      	adds	r3, #48	; 0x30
 8006d0c:	3316      	adds	r3, #22
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7ff fc8e 	bl	8006630 <ld_word>
 8006d14:	4603      	mov	r3, r0
 8006d16:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006d18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d106      	bne.n	8006d2c <find_volume+0x1d0>
 8006d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d20:	3330      	adds	r3, #48	; 0x30
 8006d22:	3324      	adds	r3, #36	; 0x24
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7ff fc9b 	bl	8006660 <ld_dword>
 8006d2a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8006d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d30:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d34:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8006d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d3a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d3e:	789b      	ldrb	r3, [r3, #2]
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	d005      	beq.n	8006d50 <find_volume+0x1f4>
 8006d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d46:	789b      	ldrb	r3, [r3, #2]
 8006d48:	2b02      	cmp	r3, #2
 8006d4a:	d001      	beq.n	8006d50 <find_volume+0x1f4>
 8006d4c:	230d      	movs	r3, #13
 8006d4e:	e147      	b.n	8006fe0 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d52:	789b      	ldrb	r3, [r3, #2]
 8006d54:	461a      	mov	r2, r3
 8006d56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d58:	fb02 f303 	mul.w	r3, r2, r3
 8006d5c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d64:	b29a      	uxth	r2, r3
 8006d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d68:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d6c:	895b      	ldrh	r3, [r3, #10]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d008      	beq.n	8006d84 <find_volume+0x228>
 8006d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d74:	895b      	ldrh	r3, [r3, #10]
 8006d76:	461a      	mov	r2, r3
 8006d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d7a:	895b      	ldrh	r3, [r3, #10]
 8006d7c:	3b01      	subs	r3, #1
 8006d7e:	4013      	ands	r3, r2
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d001      	beq.n	8006d88 <find_volume+0x22c>
 8006d84:	230d      	movs	r3, #13
 8006d86:	e12b      	b.n	8006fe0 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8a:	3330      	adds	r3, #48	; 0x30
 8006d8c:	3311      	adds	r3, #17
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7ff fc4e 	bl	8006630 <ld_word>
 8006d94:	4603      	mov	r3, r0
 8006d96:	461a      	mov	r2, r3
 8006d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d9a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d9e:	891b      	ldrh	r3, [r3, #8]
 8006da0:	f003 030f 	and.w	r3, r3, #15
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <find_volume+0x252>
 8006daa:	230d      	movs	r3, #13
 8006dac:	e118      	b.n	8006fe0 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006db0:	3330      	adds	r3, #48	; 0x30
 8006db2:	3313      	adds	r3, #19
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7ff fc3b 	bl	8006630 <ld_word>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006dbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d106      	bne.n	8006dd2 <find_volume+0x276>
 8006dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc6:	3330      	adds	r3, #48	; 0x30
 8006dc8:	3320      	adds	r3, #32
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f7ff fc48 	bl	8006660 <ld_dword>
 8006dd0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd4:	3330      	adds	r3, #48	; 0x30
 8006dd6:	330e      	adds	r3, #14
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7ff fc29 	bl	8006630 <ld_word>
 8006dde:	4603      	mov	r3, r0
 8006de0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006de2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d101      	bne.n	8006dec <find_volume+0x290>
 8006de8:	230d      	movs	r3, #13
 8006dea:	e0f9      	b.n	8006fe0 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006dec:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006dee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006df0:	4413      	add	r3, r2
 8006df2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006df4:	8912      	ldrh	r2, [r2, #8]
 8006df6:	0912      	lsrs	r2, r2, #4
 8006df8:	b292      	uxth	r2, r2
 8006dfa:	4413      	add	r3, r2
 8006dfc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006dfe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d201      	bcs.n	8006e0a <find_volume+0x2ae>
 8006e06:	230d      	movs	r3, #13
 8006e08:	e0ea      	b.n	8006fe0 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006e0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e0e:	1ad3      	subs	r3, r2, r3
 8006e10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e12:	8952      	ldrh	r2, [r2, #10]
 8006e14:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e18:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d103      	bne.n	8006e28 <find_volume+0x2cc>
 8006e20:	230d      	movs	r3, #13
 8006e22:	e0dd      	b.n	8006fe0 <find_volume+0x484>
 8006e24:	200000fc 	.word	0x200000fc
		fmt = FS_FAT32;
 8006e28:	2303      	movs	r3, #3
 8006e2a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e30:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d802      	bhi.n	8006e3e <find_volume+0x2e2>
 8006e38:	2302      	movs	r3, #2
 8006e3a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e40:	f640 72f5 	movw	r2, #4085	; 0xff5
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d802      	bhi.n	8006e4e <find_volume+0x2f2>
 8006e48:	2301      	movs	r3, #1
 8006e4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e50:	1c9a      	adds	r2, r3, #2
 8006e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e54:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8006e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e58:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006e5a:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006e5c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006e5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e60:	441a      	add	r2, r3
 8006e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e64:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8006e66:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e6a:	441a      	add	r2, r3
 8006e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e6e:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8006e70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e74:	2b03      	cmp	r3, #3
 8006e76:	d11e      	bne.n	8006eb6 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e7a:	3330      	adds	r3, #48	; 0x30
 8006e7c:	332a      	adds	r3, #42	; 0x2a
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7ff fbd6 	bl	8006630 <ld_word>
 8006e84:	4603      	mov	r3, r0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d001      	beq.n	8006e8e <find_volume+0x332>
 8006e8a:	230d      	movs	r3, #13
 8006e8c:	e0a8      	b.n	8006fe0 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e90:	891b      	ldrh	r3, [r3, #8]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d001      	beq.n	8006e9a <find_volume+0x33e>
 8006e96:	230d      	movs	r3, #13
 8006e98:	e0a2      	b.n	8006fe0 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e9c:	3330      	adds	r3, #48	; 0x30
 8006e9e:	332c      	adds	r3, #44	; 0x2c
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7ff fbdd 	bl	8006660 <ld_dword>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eaa:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eae:	695b      	ldr	r3, [r3, #20]
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	647b      	str	r3, [r7, #68]	; 0x44
 8006eb4:	e01f      	b.n	8006ef6 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb8:	891b      	ldrh	r3, [r3, #8]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d101      	bne.n	8006ec2 <find_volume+0x366>
 8006ebe:	230d      	movs	r3, #13
 8006ec0:	e08e      	b.n	8006fe0 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec4:	6a1a      	ldr	r2, [r3, #32]
 8006ec6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ec8:	441a      	add	r2, r3
 8006eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ecc:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006ece:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	d103      	bne.n	8006ede <find_volume+0x382>
 8006ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed8:	695b      	ldr	r3, [r3, #20]
 8006eda:	005b      	lsls	r3, r3, #1
 8006edc:	e00a      	b.n	8006ef4 <find_volume+0x398>
 8006ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee0:	695a      	ldr	r2, [r3, #20]
 8006ee2:	4613      	mov	r3, r2
 8006ee4:	005b      	lsls	r3, r3, #1
 8006ee6:	4413      	add	r3, r2
 8006ee8:	085a      	lsrs	r2, r3, #1
 8006eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	f003 0301 	and.w	r3, r3, #1
 8006ef2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006ef4:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef8:	699a      	ldr	r2, [r3, #24]
 8006efa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006efc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006f00:	0a5b      	lsrs	r3, r3, #9
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d201      	bcs.n	8006f0a <find_volume+0x3ae>
 8006f06:	230d      	movs	r3, #13
 8006f08:	e06a      	b.n	8006fe0 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f10:	611a      	str	r2, [r3, #16]
 8006f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f14:	691a      	ldr	r2, [r3, #16]
 8006f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f18:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8006f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f1c:	2280      	movs	r2, #128	; 0x80
 8006f1e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006f20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006f24:	2b03      	cmp	r3, #3
 8006f26:	d149      	bne.n	8006fbc <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2a:	3330      	adds	r3, #48	; 0x30
 8006f2c:	3330      	adds	r3, #48	; 0x30
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7ff fb7e 	bl	8006630 <ld_word>
 8006f34:	4603      	mov	r3, r0
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d140      	bne.n	8006fbc <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006f3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	4619      	mov	r1, r3
 8006f40:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006f42:	f7ff fcb5 	bl	80068b0 <move_window>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d137      	bne.n	8006fbc <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8006f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f4e:	2200      	movs	r2, #0
 8006f50:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f54:	3330      	adds	r3, #48	; 0x30
 8006f56:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f7ff fb68 	bl	8006630 <ld_word>
 8006f60:	4603      	mov	r3, r0
 8006f62:	461a      	mov	r2, r3
 8006f64:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d127      	bne.n	8006fbc <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f6e:	3330      	adds	r3, #48	; 0x30
 8006f70:	4618      	mov	r0, r3
 8006f72:	f7ff fb75 	bl	8006660 <ld_dword>
 8006f76:	4602      	mov	r2, r0
 8006f78:	4b1b      	ldr	r3, [pc, #108]	; (8006fe8 <find_volume+0x48c>)
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	d11e      	bne.n	8006fbc <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f80:	3330      	adds	r3, #48	; 0x30
 8006f82:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7ff fb6a 	bl	8006660 <ld_dword>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	4b17      	ldr	r3, [pc, #92]	; (8006fec <find_volume+0x490>)
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d113      	bne.n	8006fbc <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f96:	3330      	adds	r3, #48	; 0x30
 8006f98:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f7ff fb5f 	bl	8006660 <ld_dword>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fa6:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006faa:	3330      	adds	r3, #48	; 0x30
 8006fac:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7ff fb55 	bl	8006660 <ld_dword>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fba:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fbe:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8006fc2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006fc4:	4b0a      	ldr	r3, [pc, #40]	; (8006ff0 <find_volume+0x494>)
 8006fc6:	881b      	ldrh	r3, [r3, #0]
 8006fc8:	3301      	adds	r3, #1
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	4b08      	ldr	r3, [pc, #32]	; (8006ff0 <find_volume+0x494>)
 8006fce:	801a      	strh	r2, [r3, #0]
 8006fd0:	4b07      	ldr	r3, [pc, #28]	; (8006ff0 <find_volume+0x494>)
 8006fd2:	881a      	ldrh	r2, [r3, #0]
 8006fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8006fd8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006fda:	f7ff fc01 	bl	80067e0 <clear_lock>
#endif
	return FR_OK;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3758      	adds	r7, #88	; 0x58
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	41615252 	.word	0x41615252
 8006fec:	61417272 	.word	0x61417272
 8006ff0:	20000100 	.word	0x20000100

08006ff4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8006ffe:	2309      	movs	r3, #9
 8007000:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d01c      	beq.n	8007042 <validate+0x4e>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d018      	beq.n	8007042 <validate+0x4e>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d013      	beq.n	8007042 <validate+0x4e>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	889a      	ldrh	r2, [r3, #4]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	88db      	ldrh	r3, [r3, #6]
 8007024:	429a      	cmp	r2, r3
 8007026:	d10c      	bne.n	8007042 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	785b      	ldrb	r3, [r3, #1]
 800702e:	4618      	mov	r0, r3
 8007030:	f7ff fa60 	bl	80064f4 <disk_status>
 8007034:	4603      	mov	r3, r0
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b00      	cmp	r3, #0
 800703c:	d101      	bne.n	8007042 <validate+0x4e>
			res = FR_OK;
 800703e:	2300      	movs	r3, #0
 8007040:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007042:	7bfb      	ldrb	r3, [r7, #15]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d102      	bne.n	800704e <validate+0x5a>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	e000      	b.n	8007050 <validate+0x5c>
 800704e:	2300      	movs	r3, #0
 8007050:	683a      	ldr	r2, [r7, #0]
 8007052:	6013      	str	r3, [r2, #0]
	return res;
 8007054:	7bfb      	ldrb	r3, [r7, #15]
}
 8007056:	4618      	mov	r0, r3
 8007058:	3710      	adds	r7, #16
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
	...

08007060 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b088      	sub	sp, #32
 8007064:	af00      	add	r7, sp, #0
 8007066:	60f8      	str	r0, [r7, #12]
 8007068:	60b9      	str	r1, [r7, #8]
 800706a:	4613      	mov	r3, r2
 800706c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007072:	f107 0310 	add.w	r3, r7, #16
 8007076:	4618      	mov	r0, r3
 8007078:	f7ff fcd6 	bl	8006a28 <get_ldnumber>
 800707c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	2b00      	cmp	r3, #0
 8007082:	da01      	bge.n	8007088 <f_mount+0x28>
 8007084:	230b      	movs	r3, #11
 8007086:	e02b      	b.n	80070e0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007088:	4a17      	ldr	r2, [pc, #92]	; (80070e8 <f_mount+0x88>)
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007090:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d005      	beq.n	80070a4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007098:	69b8      	ldr	r0, [r7, #24]
 800709a:	f7ff fba1 	bl	80067e0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	2200      	movs	r2, #0
 80070a2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	490d      	ldr	r1, [pc, #52]	; (80070e8 <f_mount+0x88>)
 80070b4:	69fb      	ldr	r3, [r7, #28]
 80070b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <f_mount+0x66>
 80070c0:	79fb      	ldrb	r3, [r7, #7]
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d001      	beq.n	80070ca <f_mount+0x6a>
 80070c6:	2300      	movs	r3, #0
 80070c8:	e00a      	b.n	80070e0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80070ca:	f107 010c 	add.w	r1, r7, #12
 80070ce:	f107 0308 	add.w	r3, r7, #8
 80070d2:	2200      	movs	r2, #0
 80070d4:	4618      	mov	r0, r3
 80070d6:	f7ff fd41 	bl	8006b5c <find_volume>
 80070da:	4603      	mov	r3, r0
 80070dc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80070de:	7dfb      	ldrb	r3, [r7, #23]
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3720      	adds	r7, #32
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	200000fc 	.word	0x200000fc

080070ec <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b086      	sub	sp, #24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f107 0208 	add.w	r2, r7, #8
 80070fa:	4611      	mov	r1, r2
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7ff ff79 	bl	8006ff4 <validate>
 8007102:	4603      	mov	r3, r0
 8007104:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007106:	7dfb      	ldrb	r3, [r7, #23]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d168      	bne.n	80071de <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	7d1b      	ldrb	r3, [r3, #20]
 8007110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007114:	2b00      	cmp	r3, #0
 8007116:	d062      	beq.n	80071de <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	7d1b      	ldrb	r3, [r3, #20]
 800711c:	b25b      	sxtb	r3, r3
 800711e:	2b00      	cmp	r3, #0
 8007120:	da15      	bge.n	800714e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	7858      	ldrb	r0, [r3, #1]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6a1a      	ldr	r2, [r3, #32]
 8007130:	2301      	movs	r3, #1
 8007132:	f7ff fa3f 	bl	80065b4 <disk_write>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d001      	beq.n	8007140 <f_sync+0x54>
 800713c:	2301      	movs	r3, #1
 800713e:	e04f      	b.n	80071e0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	7d1b      	ldrb	r3, [r3, #20]
 8007144:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007148:	b2da      	uxtb	r2, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800714e:	f7ff f973 	bl	8006438 <get_fattime>
 8007152:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007154:	68ba      	ldr	r2, [r7, #8]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715a:	4619      	mov	r1, r3
 800715c:	4610      	mov	r0, r2
 800715e:	f7ff fba7 	bl	80068b0 <move_window>
 8007162:	4603      	mov	r3, r0
 8007164:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007166:	7dfb      	ldrb	r3, [r7, #23]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d138      	bne.n	80071de <f_sync+0xf2>
					dir = fp->dir_ptr;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007170:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	330b      	adds	r3, #11
 8007176:	781a      	ldrb	r2, [r3, #0]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	330b      	adds	r3, #11
 800717c:	f042 0220 	orr.w	r2, r2, #32
 8007180:	b2d2      	uxtb	r2, r2
 8007182:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6818      	ldr	r0, [r3, #0]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	461a      	mov	r2, r3
 800718e:	68f9      	ldr	r1, [r7, #12]
 8007190:	f7ff fc2a 	bl	80069e8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	f103 021c 	add.w	r2, r3, #28
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	4619      	mov	r1, r3
 80071a0:	4610      	mov	r0, r2
 80071a2:	f7ff fa9b 	bl	80066dc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	3316      	adds	r3, #22
 80071aa:	6939      	ldr	r1, [r7, #16]
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7ff fa95 	bl	80066dc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	3312      	adds	r3, #18
 80071b6:	2100      	movs	r1, #0
 80071b8:	4618      	mov	r0, r3
 80071ba:	f7ff fa74 	bl	80066a6 <st_word>
					fs->wflag = 1;
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	2201      	movs	r2, #1
 80071c2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7ff fba0 	bl	800690c <sync_fs>
 80071cc:	4603      	mov	r3, r0
 80071ce:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	7d1b      	ldrb	r3, [r3, #20]
 80071d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071d8:	b2da      	uxtb	r2, r3
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80071de:	7dfb      	ldrb	r3, [r7, #23]
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3718      	adds	r7, #24
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f7ff ff7b 	bl	80070ec <f_sync>
 80071f6:	4603      	mov	r3, r0
 80071f8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80071fa:	7bfb      	ldrb	r3, [r7, #15]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d118      	bne.n	8007232 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f107 0208 	add.w	r2, r7, #8
 8007206:	4611      	mov	r1, r2
 8007208:	4618      	mov	r0, r3
 800720a:	f7ff fef3 	bl	8006ff4 <validate>
 800720e:	4603      	mov	r3, r0
 8007210:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007212:	7bfb      	ldrb	r3, [r7, #15]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d10c      	bne.n	8007232 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	691b      	ldr	r3, [r3, #16]
 800721c:	4618      	mov	r0, r3
 800721e:	f7ff faa3 	bl	8006768 <dec_lock>
 8007222:	4603      	mov	r3, r0
 8007224:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007226:	7bfb      	ldrb	r3, [r7, #15]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d102      	bne.n	8007232 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007232:	7bfb      	ldrb	r3, [r7, #15]
}
 8007234:	4618      	mov	r0, r3
 8007236:	3710      	adds	r7, #16
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800723c:	b480      	push	{r7}
 800723e:	b087      	sub	sp, #28
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	4613      	mov	r3, r2
 8007248:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800724a:	2301      	movs	r3, #1
 800724c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800724e:	2300      	movs	r3, #0
 8007250:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007252:	4b1f      	ldr	r3, [pc, #124]	; (80072d0 <FATFS_LinkDriverEx+0x94>)
 8007254:	7a5b      	ldrb	r3, [r3, #9]
 8007256:	b2db      	uxtb	r3, r3
 8007258:	2b00      	cmp	r3, #0
 800725a:	d131      	bne.n	80072c0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800725c:	4b1c      	ldr	r3, [pc, #112]	; (80072d0 <FATFS_LinkDriverEx+0x94>)
 800725e:	7a5b      	ldrb	r3, [r3, #9]
 8007260:	b2db      	uxtb	r3, r3
 8007262:	461a      	mov	r2, r3
 8007264:	4b1a      	ldr	r3, [pc, #104]	; (80072d0 <FATFS_LinkDriverEx+0x94>)
 8007266:	2100      	movs	r1, #0
 8007268:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800726a:	4b19      	ldr	r3, [pc, #100]	; (80072d0 <FATFS_LinkDriverEx+0x94>)
 800726c:	7a5b      	ldrb	r3, [r3, #9]
 800726e:	b2db      	uxtb	r3, r3
 8007270:	4a17      	ldr	r2, [pc, #92]	; (80072d0 <FATFS_LinkDriverEx+0x94>)
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	4413      	add	r3, r2
 8007276:	68fa      	ldr	r2, [r7, #12]
 8007278:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800727a:	4b15      	ldr	r3, [pc, #84]	; (80072d0 <FATFS_LinkDriverEx+0x94>)
 800727c:	7a5b      	ldrb	r3, [r3, #9]
 800727e:	b2db      	uxtb	r3, r3
 8007280:	461a      	mov	r2, r3
 8007282:	4b13      	ldr	r3, [pc, #76]	; (80072d0 <FATFS_LinkDriverEx+0x94>)
 8007284:	4413      	add	r3, r2
 8007286:	79fa      	ldrb	r2, [r7, #7]
 8007288:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800728a:	4b11      	ldr	r3, [pc, #68]	; (80072d0 <FATFS_LinkDriverEx+0x94>)
 800728c:	7a5b      	ldrb	r3, [r3, #9]
 800728e:	b2db      	uxtb	r3, r3
 8007290:	1c5a      	adds	r2, r3, #1
 8007292:	b2d1      	uxtb	r1, r2
 8007294:	4a0e      	ldr	r2, [pc, #56]	; (80072d0 <FATFS_LinkDriverEx+0x94>)
 8007296:	7251      	strb	r1, [r2, #9]
 8007298:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800729a:	7dbb      	ldrb	r3, [r7, #22]
 800729c:	3330      	adds	r3, #48	; 0x30
 800729e:	b2da      	uxtb	r2, r3
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	3301      	adds	r3, #1
 80072a8:	223a      	movs	r2, #58	; 0x3a
 80072aa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	3302      	adds	r3, #2
 80072b0:	222f      	movs	r2, #47	; 0x2f
 80072b2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	3303      	adds	r3, #3
 80072b8:	2200      	movs	r2, #0
 80072ba:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80072bc:	2300      	movs	r3, #0
 80072be:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80072c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	371c      	adds	r7, #28
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	20000124 	.word	0x20000124

080072d4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b082      	sub	sp, #8
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80072de:	2200      	movs	r2, #0
 80072e0:	6839      	ldr	r1, [r7, #0]
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f7ff ffaa 	bl	800723c <FATFS_LinkDriverEx>
 80072e8:	4603      	mov	r3, r0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3708      	adds	r7, #8
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}
	...

080072f4 <__errno>:
 80072f4:	4b01      	ldr	r3, [pc, #4]	; (80072fc <__errno+0x8>)
 80072f6:	6818      	ldr	r0, [r3, #0]
 80072f8:	4770      	bx	lr
 80072fa:	bf00      	nop
 80072fc:	20000024 	.word	0x20000024

08007300 <__libc_init_array>:
 8007300:	b570      	push	{r4, r5, r6, lr}
 8007302:	4e0d      	ldr	r6, [pc, #52]	; (8007338 <__libc_init_array+0x38>)
 8007304:	4c0d      	ldr	r4, [pc, #52]	; (800733c <__libc_init_array+0x3c>)
 8007306:	1ba4      	subs	r4, r4, r6
 8007308:	10a4      	asrs	r4, r4, #2
 800730a:	2500      	movs	r5, #0
 800730c:	42a5      	cmp	r5, r4
 800730e:	d109      	bne.n	8007324 <__libc_init_array+0x24>
 8007310:	4e0b      	ldr	r6, [pc, #44]	; (8007340 <__libc_init_array+0x40>)
 8007312:	4c0c      	ldr	r4, [pc, #48]	; (8007344 <__libc_init_array+0x44>)
 8007314:	f000 fc26 	bl	8007b64 <_init>
 8007318:	1ba4      	subs	r4, r4, r6
 800731a:	10a4      	asrs	r4, r4, #2
 800731c:	2500      	movs	r5, #0
 800731e:	42a5      	cmp	r5, r4
 8007320:	d105      	bne.n	800732e <__libc_init_array+0x2e>
 8007322:	bd70      	pop	{r4, r5, r6, pc}
 8007324:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007328:	4798      	blx	r3
 800732a:	3501      	adds	r5, #1
 800732c:	e7ee      	b.n	800730c <__libc_init_array+0xc>
 800732e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007332:	4798      	blx	r3
 8007334:	3501      	adds	r5, #1
 8007336:	e7f2      	b.n	800731e <__libc_init_array+0x1e>
 8007338:	08007c48 	.word	0x08007c48
 800733c:	08007c48 	.word	0x08007c48
 8007340:	08007c48 	.word	0x08007c48
 8007344:	08007c4c 	.word	0x08007c4c

08007348 <memset>:
 8007348:	4402      	add	r2, r0
 800734a:	4603      	mov	r3, r0
 800734c:	4293      	cmp	r3, r2
 800734e:	d100      	bne.n	8007352 <memset+0xa>
 8007350:	4770      	bx	lr
 8007352:	f803 1b01 	strb.w	r1, [r3], #1
 8007356:	e7f9      	b.n	800734c <memset+0x4>

08007358 <siprintf>:
 8007358:	b40e      	push	{r1, r2, r3}
 800735a:	b500      	push	{lr}
 800735c:	b09c      	sub	sp, #112	; 0x70
 800735e:	ab1d      	add	r3, sp, #116	; 0x74
 8007360:	9002      	str	r0, [sp, #8]
 8007362:	9006      	str	r0, [sp, #24]
 8007364:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007368:	4809      	ldr	r0, [pc, #36]	; (8007390 <siprintf+0x38>)
 800736a:	9107      	str	r1, [sp, #28]
 800736c:	9104      	str	r1, [sp, #16]
 800736e:	4909      	ldr	r1, [pc, #36]	; (8007394 <siprintf+0x3c>)
 8007370:	f853 2b04 	ldr.w	r2, [r3], #4
 8007374:	9105      	str	r1, [sp, #20]
 8007376:	6800      	ldr	r0, [r0, #0]
 8007378:	9301      	str	r3, [sp, #4]
 800737a:	a902      	add	r1, sp, #8
 800737c:	f000 f866 	bl	800744c <_svfiprintf_r>
 8007380:	9b02      	ldr	r3, [sp, #8]
 8007382:	2200      	movs	r2, #0
 8007384:	701a      	strb	r2, [r3, #0]
 8007386:	b01c      	add	sp, #112	; 0x70
 8007388:	f85d eb04 	ldr.w	lr, [sp], #4
 800738c:	b003      	add	sp, #12
 800738e:	4770      	bx	lr
 8007390:	20000024 	.word	0x20000024
 8007394:	ffff0208 	.word	0xffff0208

08007398 <__ssputs_r>:
 8007398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800739c:	688e      	ldr	r6, [r1, #8]
 800739e:	429e      	cmp	r6, r3
 80073a0:	4682      	mov	sl, r0
 80073a2:	460c      	mov	r4, r1
 80073a4:	4690      	mov	r8, r2
 80073a6:	4699      	mov	r9, r3
 80073a8:	d837      	bhi.n	800741a <__ssputs_r+0x82>
 80073aa:	898a      	ldrh	r2, [r1, #12]
 80073ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80073b0:	d031      	beq.n	8007416 <__ssputs_r+0x7e>
 80073b2:	6825      	ldr	r5, [r4, #0]
 80073b4:	6909      	ldr	r1, [r1, #16]
 80073b6:	1a6f      	subs	r7, r5, r1
 80073b8:	6965      	ldr	r5, [r4, #20]
 80073ba:	2302      	movs	r3, #2
 80073bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073c0:	fb95 f5f3 	sdiv	r5, r5, r3
 80073c4:	f109 0301 	add.w	r3, r9, #1
 80073c8:	443b      	add	r3, r7
 80073ca:	429d      	cmp	r5, r3
 80073cc:	bf38      	it	cc
 80073ce:	461d      	movcc	r5, r3
 80073d0:	0553      	lsls	r3, r2, #21
 80073d2:	d530      	bpl.n	8007436 <__ssputs_r+0x9e>
 80073d4:	4629      	mov	r1, r5
 80073d6:	f000 fb2b 	bl	8007a30 <_malloc_r>
 80073da:	4606      	mov	r6, r0
 80073dc:	b950      	cbnz	r0, 80073f4 <__ssputs_r+0x5c>
 80073de:	230c      	movs	r3, #12
 80073e0:	f8ca 3000 	str.w	r3, [sl]
 80073e4:	89a3      	ldrh	r3, [r4, #12]
 80073e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073ea:	81a3      	strh	r3, [r4, #12]
 80073ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073f4:	463a      	mov	r2, r7
 80073f6:	6921      	ldr	r1, [r4, #16]
 80073f8:	f000 faa8 	bl	800794c <memcpy>
 80073fc:	89a3      	ldrh	r3, [r4, #12]
 80073fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007402:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007406:	81a3      	strh	r3, [r4, #12]
 8007408:	6126      	str	r6, [r4, #16]
 800740a:	6165      	str	r5, [r4, #20]
 800740c:	443e      	add	r6, r7
 800740e:	1bed      	subs	r5, r5, r7
 8007410:	6026      	str	r6, [r4, #0]
 8007412:	60a5      	str	r5, [r4, #8]
 8007414:	464e      	mov	r6, r9
 8007416:	454e      	cmp	r6, r9
 8007418:	d900      	bls.n	800741c <__ssputs_r+0x84>
 800741a:	464e      	mov	r6, r9
 800741c:	4632      	mov	r2, r6
 800741e:	4641      	mov	r1, r8
 8007420:	6820      	ldr	r0, [r4, #0]
 8007422:	f000 fa9e 	bl	8007962 <memmove>
 8007426:	68a3      	ldr	r3, [r4, #8]
 8007428:	1b9b      	subs	r3, r3, r6
 800742a:	60a3      	str	r3, [r4, #8]
 800742c:	6823      	ldr	r3, [r4, #0]
 800742e:	441e      	add	r6, r3
 8007430:	6026      	str	r6, [r4, #0]
 8007432:	2000      	movs	r0, #0
 8007434:	e7dc      	b.n	80073f0 <__ssputs_r+0x58>
 8007436:	462a      	mov	r2, r5
 8007438:	f000 fb54 	bl	8007ae4 <_realloc_r>
 800743c:	4606      	mov	r6, r0
 800743e:	2800      	cmp	r0, #0
 8007440:	d1e2      	bne.n	8007408 <__ssputs_r+0x70>
 8007442:	6921      	ldr	r1, [r4, #16]
 8007444:	4650      	mov	r0, sl
 8007446:	f000 faa5 	bl	8007994 <_free_r>
 800744a:	e7c8      	b.n	80073de <__ssputs_r+0x46>

0800744c <_svfiprintf_r>:
 800744c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007450:	461d      	mov	r5, r3
 8007452:	898b      	ldrh	r3, [r1, #12]
 8007454:	061f      	lsls	r7, r3, #24
 8007456:	b09d      	sub	sp, #116	; 0x74
 8007458:	4680      	mov	r8, r0
 800745a:	460c      	mov	r4, r1
 800745c:	4616      	mov	r6, r2
 800745e:	d50f      	bpl.n	8007480 <_svfiprintf_r+0x34>
 8007460:	690b      	ldr	r3, [r1, #16]
 8007462:	b96b      	cbnz	r3, 8007480 <_svfiprintf_r+0x34>
 8007464:	2140      	movs	r1, #64	; 0x40
 8007466:	f000 fae3 	bl	8007a30 <_malloc_r>
 800746a:	6020      	str	r0, [r4, #0]
 800746c:	6120      	str	r0, [r4, #16]
 800746e:	b928      	cbnz	r0, 800747c <_svfiprintf_r+0x30>
 8007470:	230c      	movs	r3, #12
 8007472:	f8c8 3000 	str.w	r3, [r8]
 8007476:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800747a:	e0c8      	b.n	800760e <_svfiprintf_r+0x1c2>
 800747c:	2340      	movs	r3, #64	; 0x40
 800747e:	6163      	str	r3, [r4, #20]
 8007480:	2300      	movs	r3, #0
 8007482:	9309      	str	r3, [sp, #36]	; 0x24
 8007484:	2320      	movs	r3, #32
 8007486:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800748a:	2330      	movs	r3, #48	; 0x30
 800748c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007490:	9503      	str	r5, [sp, #12]
 8007492:	f04f 0b01 	mov.w	fp, #1
 8007496:	4637      	mov	r7, r6
 8007498:	463d      	mov	r5, r7
 800749a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800749e:	b10b      	cbz	r3, 80074a4 <_svfiprintf_r+0x58>
 80074a0:	2b25      	cmp	r3, #37	; 0x25
 80074a2:	d13e      	bne.n	8007522 <_svfiprintf_r+0xd6>
 80074a4:	ebb7 0a06 	subs.w	sl, r7, r6
 80074a8:	d00b      	beq.n	80074c2 <_svfiprintf_r+0x76>
 80074aa:	4653      	mov	r3, sl
 80074ac:	4632      	mov	r2, r6
 80074ae:	4621      	mov	r1, r4
 80074b0:	4640      	mov	r0, r8
 80074b2:	f7ff ff71 	bl	8007398 <__ssputs_r>
 80074b6:	3001      	adds	r0, #1
 80074b8:	f000 80a4 	beq.w	8007604 <_svfiprintf_r+0x1b8>
 80074bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074be:	4453      	add	r3, sl
 80074c0:	9309      	str	r3, [sp, #36]	; 0x24
 80074c2:	783b      	ldrb	r3, [r7, #0]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 809d 	beq.w	8007604 <_svfiprintf_r+0x1b8>
 80074ca:	2300      	movs	r3, #0
 80074cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80074d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074d4:	9304      	str	r3, [sp, #16]
 80074d6:	9307      	str	r3, [sp, #28]
 80074d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074dc:	931a      	str	r3, [sp, #104]	; 0x68
 80074de:	462f      	mov	r7, r5
 80074e0:	2205      	movs	r2, #5
 80074e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80074e6:	4850      	ldr	r0, [pc, #320]	; (8007628 <_svfiprintf_r+0x1dc>)
 80074e8:	f7f8 fe92 	bl	8000210 <memchr>
 80074ec:	9b04      	ldr	r3, [sp, #16]
 80074ee:	b9d0      	cbnz	r0, 8007526 <_svfiprintf_r+0xda>
 80074f0:	06d9      	lsls	r1, r3, #27
 80074f2:	bf44      	itt	mi
 80074f4:	2220      	movmi	r2, #32
 80074f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80074fa:	071a      	lsls	r2, r3, #28
 80074fc:	bf44      	itt	mi
 80074fe:	222b      	movmi	r2, #43	; 0x2b
 8007500:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007504:	782a      	ldrb	r2, [r5, #0]
 8007506:	2a2a      	cmp	r2, #42	; 0x2a
 8007508:	d015      	beq.n	8007536 <_svfiprintf_r+0xea>
 800750a:	9a07      	ldr	r2, [sp, #28]
 800750c:	462f      	mov	r7, r5
 800750e:	2000      	movs	r0, #0
 8007510:	250a      	movs	r5, #10
 8007512:	4639      	mov	r1, r7
 8007514:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007518:	3b30      	subs	r3, #48	; 0x30
 800751a:	2b09      	cmp	r3, #9
 800751c:	d94d      	bls.n	80075ba <_svfiprintf_r+0x16e>
 800751e:	b1b8      	cbz	r0, 8007550 <_svfiprintf_r+0x104>
 8007520:	e00f      	b.n	8007542 <_svfiprintf_r+0xf6>
 8007522:	462f      	mov	r7, r5
 8007524:	e7b8      	b.n	8007498 <_svfiprintf_r+0x4c>
 8007526:	4a40      	ldr	r2, [pc, #256]	; (8007628 <_svfiprintf_r+0x1dc>)
 8007528:	1a80      	subs	r0, r0, r2
 800752a:	fa0b f000 	lsl.w	r0, fp, r0
 800752e:	4318      	orrs	r0, r3
 8007530:	9004      	str	r0, [sp, #16]
 8007532:	463d      	mov	r5, r7
 8007534:	e7d3      	b.n	80074de <_svfiprintf_r+0x92>
 8007536:	9a03      	ldr	r2, [sp, #12]
 8007538:	1d11      	adds	r1, r2, #4
 800753a:	6812      	ldr	r2, [r2, #0]
 800753c:	9103      	str	r1, [sp, #12]
 800753e:	2a00      	cmp	r2, #0
 8007540:	db01      	blt.n	8007546 <_svfiprintf_r+0xfa>
 8007542:	9207      	str	r2, [sp, #28]
 8007544:	e004      	b.n	8007550 <_svfiprintf_r+0x104>
 8007546:	4252      	negs	r2, r2
 8007548:	f043 0302 	orr.w	r3, r3, #2
 800754c:	9207      	str	r2, [sp, #28]
 800754e:	9304      	str	r3, [sp, #16]
 8007550:	783b      	ldrb	r3, [r7, #0]
 8007552:	2b2e      	cmp	r3, #46	; 0x2e
 8007554:	d10c      	bne.n	8007570 <_svfiprintf_r+0x124>
 8007556:	787b      	ldrb	r3, [r7, #1]
 8007558:	2b2a      	cmp	r3, #42	; 0x2a
 800755a:	d133      	bne.n	80075c4 <_svfiprintf_r+0x178>
 800755c:	9b03      	ldr	r3, [sp, #12]
 800755e:	1d1a      	adds	r2, r3, #4
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	9203      	str	r2, [sp, #12]
 8007564:	2b00      	cmp	r3, #0
 8007566:	bfb8      	it	lt
 8007568:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800756c:	3702      	adds	r7, #2
 800756e:	9305      	str	r3, [sp, #20]
 8007570:	4d2e      	ldr	r5, [pc, #184]	; (800762c <_svfiprintf_r+0x1e0>)
 8007572:	7839      	ldrb	r1, [r7, #0]
 8007574:	2203      	movs	r2, #3
 8007576:	4628      	mov	r0, r5
 8007578:	f7f8 fe4a 	bl	8000210 <memchr>
 800757c:	b138      	cbz	r0, 800758e <_svfiprintf_r+0x142>
 800757e:	2340      	movs	r3, #64	; 0x40
 8007580:	1b40      	subs	r0, r0, r5
 8007582:	fa03 f000 	lsl.w	r0, r3, r0
 8007586:	9b04      	ldr	r3, [sp, #16]
 8007588:	4303      	orrs	r3, r0
 800758a:	3701      	adds	r7, #1
 800758c:	9304      	str	r3, [sp, #16]
 800758e:	7839      	ldrb	r1, [r7, #0]
 8007590:	4827      	ldr	r0, [pc, #156]	; (8007630 <_svfiprintf_r+0x1e4>)
 8007592:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007596:	2206      	movs	r2, #6
 8007598:	1c7e      	adds	r6, r7, #1
 800759a:	f7f8 fe39 	bl	8000210 <memchr>
 800759e:	2800      	cmp	r0, #0
 80075a0:	d038      	beq.n	8007614 <_svfiprintf_r+0x1c8>
 80075a2:	4b24      	ldr	r3, [pc, #144]	; (8007634 <_svfiprintf_r+0x1e8>)
 80075a4:	bb13      	cbnz	r3, 80075ec <_svfiprintf_r+0x1a0>
 80075a6:	9b03      	ldr	r3, [sp, #12]
 80075a8:	3307      	adds	r3, #7
 80075aa:	f023 0307 	bic.w	r3, r3, #7
 80075ae:	3308      	adds	r3, #8
 80075b0:	9303      	str	r3, [sp, #12]
 80075b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075b4:	444b      	add	r3, r9
 80075b6:	9309      	str	r3, [sp, #36]	; 0x24
 80075b8:	e76d      	b.n	8007496 <_svfiprintf_r+0x4a>
 80075ba:	fb05 3202 	mla	r2, r5, r2, r3
 80075be:	2001      	movs	r0, #1
 80075c0:	460f      	mov	r7, r1
 80075c2:	e7a6      	b.n	8007512 <_svfiprintf_r+0xc6>
 80075c4:	2300      	movs	r3, #0
 80075c6:	3701      	adds	r7, #1
 80075c8:	9305      	str	r3, [sp, #20]
 80075ca:	4619      	mov	r1, r3
 80075cc:	250a      	movs	r5, #10
 80075ce:	4638      	mov	r0, r7
 80075d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075d4:	3a30      	subs	r2, #48	; 0x30
 80075d6:	2a09      	cmp	r2, #9
 80075d8:	d903      	bls.n	80075e2 <_svfiprintf_r+0x196>
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d0c8      	beq.n	8007570 <_svfiprintf_r+0x124>
 80075de:	9105      	str	r1, [sp, #20]
 80075e0:	e7c6      	b.n	8007570 <_svfiprintf_r+0x124>
 80075e2:	fb05 2101 	mla	r1, r5, r1, r2
 80075e6:	2301      	movs	r3, #1
 80075e8:	4607      	mov	r7, r0
 80075ea:	e7f0      	b.n	80075ce <_svfiprintf_r+0x182>
 80075ec:	ab03      	add	r3, sp, #12
 80075ee:	9300      	str	r3, [sp, #0]
 80075f0:	4622      	mov	r2, r4
 80075f2:	4b11      	ldr	r3, [pc, #68]	; (8007638 <_svfiprintf_r+0x1ec>)
 80075f4:	a904      	add	r1, sp, #16
 80075f6:	4640      	mov	r0, r8
 80075f8:	f3af 8000 	nop.w
 80075fc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007600:	4681      	mov	r9, r0
 8007602:	d1d6      	bne.n	80075b2 <_svfiprintf_r+0x166>
 8007604:	89a3      	ldrh	r3, [r4, #12]
 8007606:	065b      	lsls	r3, r3, #25
 8007608:	f53f af35 	bmi.w	8007476 <_svfiprintf_r+0x2a>
 800760c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800760e:	b01d      	add	sp, #116	; 0x74
 8007610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007614:	ab03      	add	r3, sp, #12
 8007616:	9300      	str	r3, [sp, #0]
 8007618:	4622      	mov	r2, r4
 800761a:	4b07      	ldr	r3, [pc, #28]	; (8007638 <_svfiprintf_r+0x1ec>)
 800761c:	a904      	add	r1, sp, #16
 800761e:	4640      	mov	r0, r8
 8007620:	f000 f882 	bl	8007728 <_printf_i>
 8007624:	e7ea      	b.n	80075fc <_svfiprintf_r+0x1b0>
 8007626:	bf00      	nop
 8007628:	08007c0c 	.word	0x08007c0c
 800762c:	08007c12 	.word	0x08007c12
 8007630:	08007c16 	.word	0x08007c16
 8007634:	00000000 	.word	0x00000000
 8007638:	08007399 	.word	0x08007399

0800763c <_printf_common>:
 800763c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007640:	4691      	mov	r9, r2
 8007642:	461f      	mov	r7, r3
 8007644:	688a      	ldr	r2, [r1, #8]
 8007646:	690b      	ldr	r3, [r1, #16]
 8007648:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800764c:	4293      	cmp	r3, r2
 800764e:	bfb8      	it	lt
 8007650:	4613      	movlt	r3, r2
 8007652:	f8c9 3000 	str.w	r3, [r9]
 8007656:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800765a:	4606      	mov	r6, r0
 800765c:	460c      	mov	r4, r1
 800765e:	b112      	cbz	r2, 8007666 <_printf_common+0x2a>
 8007660:	3301      	adds	r3, #1
 8007662:	f8c9 3000 	str.w	r3, [r9]
 8007666:	6823      	ldr	r3, [r4, #0]
 8007668:	0699      	lsls	r1, r3, #26
 800766a:	bf42      	ittt	mi
 800766c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007670:	3302      	addmi	r3, #2
 8007672:	f8c9 3000 	strmi.w	r3, [r9]
 8007676:	6825      	ldr	r5, [r4, #0]
 8007678:	f015 0506 	ands.w	r5, r5, #6
 800767c:	d107      	bne.n	800768e <_printf_common+0x52>
 800767e:	f104 0a19 	add.w	sl, r4, #25
 8007682:	68e3      	ldr	r3, [r4, #12]
 8007684:	f8d9 2000 	ldr.w	r2, [r9]
 8007688:	1a9b      	subs	r3, r3, r2
 800768a:	42ab      	cmp	r3, r5
 800768c:	dc28      	bgt.n	80076e0 <_printf_common+0xa4>
 800768e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007692:	6822      	ldr	r2, [r4, #0]
 8007694:	3300      	adds	r3, #0
 8007696:	bf18      	it	ne
 8007698:	2301      	movne	r3, #1
 800769a:	0692      	lsls	r2, r2, #26
 800769c:	d42d      	bmi.n	80076fa <_printf_common+0xbe>
 800769e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076a2:	4639      	mov	r1, r7
 80076a4:	4630      	mov	r0, r6
 80076a6:	47c0      	blx	r8
 80076a8:	3001      	adds	r0, #1
 80076aa:	d020      	beq.n	80076ee <_printf_common+0xb2>
 80076ac:	6823      	ldr	r3, [r4, #0]
 80076ae:	68e5      	ldr	r5, [r4, #12]
 80076b0:	f8d9 2000 	ldr.w	r2, [r9]
 80076b4:	f003 0306 	and.w	r3, r3, #6
 80076b8:	2b04      	cmp	r3, #4
 80076ba:	bf08      	it	eq
 80076bc:	1aad      	subeq	r5, r5, r2
 80076be:	68a3      	ldr	r3, [r4, #8]
 80076c0:	6922      	ldr	r2, [r4, #16]
 80076c2:	bf0c      	ite	eq
 80076c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076c8:	2500      	movne	r5, #0
 80076ca:	4293      	cmp	r3, r2
 80076cc:	bfc4      	itt	gt
 80076ce:	1a9b      	subgt	r3, r3, r2
 80076d0:	18ed      	addgt	r5, r5, r3
 80076d2:	f04f 0900 	mov.w	r9, #0
 80076d6:	341a      	adds	r4, #26
 80076d8:	454d      	cmp	r5, r9
 80076da:	d11a      	bne.n	8007712 <_printf_common+0xd6>
 80076dc:	2000      	movs	r0, #0
 80076de:	e008      	b.n	80076f2 <_printf_common+0xb6>
 80076e0:	2301      	movs	r3, #1
 80076e2:	4652      	mov	r2, sl
 80076e4:	4639      	mov	r1, r7
 80076e6:	4630      	mov	r0, r6
 80076e8:	47c0      	blx	r8
 80076ea:	3001      	adds	r0, #1
 80076ec:	d103      	bne.n	80076f6 <_printf_common+0xba>
 80076ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076f6:	3501      	adds	r5, #1
 80076f8:	e7c3      	b.n	8007682 <_printf_common+0x46>
 80076fa:	18e1      	adds	r1, r4, r3
 80076fc:	1c5a      	adds	r2, r3, #1
 80076fe:	2030      	movs	r0, #48	; 0x30
 8007700:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007704:	4422      	add	r2, r4
 8007706:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800770a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800770e:	3302      	adds	r3, #2
 8007710:	e7c5      	b.n	800769e <_printf_common+0x62>
 8007712:	2301      	movs	r3, #1
 8007714:	4622      	mov	r2, r4
 8007716:	4639      	mov	r1, r7
 8007718:	4630      	mov	r0, r6
 800771a:	47c0      	blx	r8
 800771c:	3001      	adds	r0, #1
 800771e:	d0e6      	beq.n	80076ee <_printf_common+0xb2>
 8007720:	f109 0901 	add.w	r9, r9, #1
 8007724:	e7d8      	b.n	80076d8 <_printf_common+0x9c>
	...

08007728 <_printf_i>:
 8007728:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800772c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007730:	460c      	mov	r4, r1
 8007732:	7e09      	ldrb	r1, [r1, #24]
 8007734:	b085      	sub	sp, #20
 8007736:	296e      	cmp	r1, #110	; 0x6e
 8007738:	4617      	mov	r7, r2
 800773a:	4606      	mov	r6, r0
 800773c:	4698      	mov	r8, r3
 800773e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007740:	f000 80b3 	beq.w	80078aa <_printf_i+0x182>
 8007744:	d822      	bhi.n	800778c <_printf_i+0x64>
 8007746:	2963      	cmp	r1, #99	; 0x63
 8007748:	d036      	beq.n	80077b8 <_printf_i+0x90>
 800774a:	d80a      	bhi.n	8007762 <_printf_i+0x3a>
 800774c:	2900      	cmp	r1, #0
 800774e:	f000 80b9 	beq.w	80078c4 <_printf_i+0x19c>
 8007752:	2958      	cmp	r1, #88	; 0x58
 8007754:	f000 8083 	beq.w	800785e <_printf_i+0x136>
 8007758:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800775c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007760:	e032      	b.n	80077c8 <_printf_i+0xa0>
 8007762:	2964      	cmp	r1, #100	; 0x64
 8007764:	d001      	beq.n	800776a <_printf_i+0x42>
 8007766:	2969      	cmp	r1, #105	; 0x69
 8007768:	d1f6      	bne.n	8007758 <_printf_i+0x30>
 800776a:	6820      	ldr	r0, [r4, #0]
 800776c:	6813      	ldr	r3, [r2, #0]
 800776e:	0605      	lsls	r5, r0, #24
 8007770:	f103 0104 	add.w	r1, r3, #4
 8007774:	d52a      	bpl.n	80077cc <_printf_i+0xa4>
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6011      	str	r1, [r2, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	da03      	bge.n	8007786 <_printf_i+0x5e>
 800777e:	222d      	movs	r2, #45	; 0x2d
 8007780:	425b      	negs	r3, r3
 8007782:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007786:	486f      	ldr	r0, [pc, #444]	; (8007944 <_printf_i+0x21c>)
 8007788:	220a      	movs	r2, #10
 800778a:	e039      	b.n	8007800 <_printf_i+0xd8>
 800778c:	2973      	cmp	r1, #115	; 0x73
 800778e:	f000 809d 	beq.w	80078cc <_printf_i+0x1a4>
 8007792:	d808      	bhi.n	80077a6 <_printf_i+0x7e>
 8007794:	296f      	cmp	r1, #111	; 0x6f
 8007796:	d020      	beq.n	80077da <_printf_i+0xb2>
 8007798:	2970      	cmp	r1, #112	; 0x70
 800779a:	d1dd      	bne.n	8007758 <_printf_i+0x30>
 800779c:	6823      	ldr	r3, [r4, #0]
 800779e:	f043 0320 	orr.w	r3, r3, #32
 80077a2:	6023      	str	r3, [r4, #0]
 80077a4:	e003      	b.n	80077ae <_printf_i+0x86>
 80077a6:	2975      	cmp	r1, #117	; 0x75
 80077a8:	d017      	beq.n	80077da <_printf_i+0xb2>
 80077aa:	2978      	cmp	r1, #120	; 0x78
 80077ac:	d1d4      	bne.n	8007758 <_printf_i+0x30>
 80077ae:	2378      	movs	r3, #120	; 0x78
 80077b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80077b4:	4864      	ldr	r0, [pc, #400]	; (8007948 <_printf_i+0x220>)
 80077b6:	e055      	b.n	8007864 <_printf_i+0x13c>
 80077b8:	6813      	ldr	r3, [r2, #0]
 80077ba:	1d19      	adds	r1, r3, #4
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	6011      	str	r1, [r2, #0]
 80077c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077c8:	2301      	movs	r3, #1
 80077ca:	e08c      	b.n	80078e6 <_printf_i+0x1be>
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	6011      	str	r1, [r2, #0]
 80077d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80077d4:	bf18      	it	ne
 80077d6:	b21b      	sxthne	r3, r3
 80077d8:	e7cf      	b.n	800777a <_printf_i+0x52>
 80077da:	6813      	ldr	r3, [r2, #0]
 80077dc:	6825      	ldr	r5, [r4, #0]
 80077de:	1d18      	adds	r0, r3, #4
 80077e0:	6010      	str	r0, [r2, #0]
 80077e2:	0628      	lsls	r0, r5, #24
 80077e4:	d501      	bpl.n	80077ea <_printf_i+0xc2>
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	e002      	b.n	80077f0 <_printf_i+0xc8>
 80077ea:	0668      	lsls	r0, r5, #25
 80077ec:	d5fb      	bpl.n	80077e6 <_printf_i+0xbe>
 80077ee:	881b      	ldrh	r3, [r3, #0]
 80077f0:	4854      	ldr	r0, [pc, #336]	; (8007944 <_printf_i+0x21c>)
 80077f2:	296f      	cmp	r1, #111	; 0x6f
 80077f4:	bf14      	ite	ne
 80077f6:	220a      	movne	r2, #10
 80077f8:	2208      	moveq	r2, #8
 80077fa:	2100      	movs	r1, #0
 80077fc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007800:	6865      	ldr	r5, [r4, #4]
 8007802:	60a5      	str	r5, [r4, #8]
 8007804:	2d00      	cmp	r5, #0
 8007806:	f2c0 8095 	blt.w	8007934 <_printf_i+0x20c>
 800780a:	6821      	ldr	r1, [r4, #0]
 800780c:	f021 0104 	bic.w	r1, r1, #4
 8007810:	6021      	str	r1, [r4, #0]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d13d      	bne.n	8007892 <_printf_i+0x16a>
 8007816:	2d00      	cmp	r5, #0
 8007818:	f040 808e 	bne.w	8007938 <_printf_i+0x210>
 800781c:	4665      	mov	r5, ip
 800781e:	2a08      	cmp	r2, #8
 8007820:	d10b      	bne.n	800783a <_printf_i+0x112>
 8007822:	6823      	ldr	r3, [r4, #0]
 8007824:	07db      	lsls	r3, r3, #31
 8007826:	d508      	bpl.n	800783a <_printf_i+0x112>
 8007828:	6923      	ldr	r3, [r4, #16]
 800782a:	6862      	ldr	r2, [r4, #4]
 800782c:	429a      	cmp	r2, r3
 800782e:	bfde      	ittt	le
 8007830:	2330      	movle	r3, #48	; 0x30
 8007832:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007836:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800783a:	ebac 0305 	sub.w	r3, ip, r5
 800783e:	6123      	str	r3, [r4, #16]
 8007840:	f8cd 8000 	str.w	r8, [sp]
 8007844:	463b      	mov	r3, r7
 8007846:	aa03      	add	r2, sp, #12
 8007848:	4621      	mov	r1, r4
 800784a:	4630      	mov	r0, r6
 800784c:	f7ff fef6 	bl	800763c <_printf_common>
 8007850:	3001      	adds	r0, #1
 8007852:	d14d      	bne.n	80078f0 <_printf_i+0x1c8>
 8007854:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007858:	b005      	add	sp, #20
 800785a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800785e:	4839      	ldr	r0, [pc, #228]	; (8007944 <_printf_i+0x21c>)
 8007860:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007864:	6813      	ldr	r3, [r2, #0]
 8007866:	6821      	ldr	r1, [r4, #0]
 8007868:	1d1d      	adds	r5, r3, #4
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	6015      	str	r5, [r2, #0]
 800786e:	060a      	lsls	r2, r1, #24
 8007870:	d50b      	bpl.n	800788a <_printf_i+0x162>
 8007872:	07ca      	lsls	r2, r1, #31
 8007874:	bf44      	itt	mi
 8007876:	f041 0120 	orrmi.w	r1, r1, #32
 800787a:	6021      	strmi	r1, [r4, #0]
 800787c:	b91b      	cbnz	r3, 8007886 <_printf_i+0x15e>
 800787e:	6822      	ldr	r2, [r4, #0]
 8007880:	f022 0220 	bic.w	r2, r2, #32
 8007884:	6022      	str	r2, [r4, #0]
 8007886:	2210      	movs	r2, #16
 8007888:	e7b7      	b.n	80077fa <_printf_i+0xd2>
 800788a:	064d      	lsls	r5, r1, #25
 800788c:	bf48      	it	mi
 800788e:	b29b      	uxthmi	r3, r3
 8007890:	e7ef      	b.n	8007872 <_printf_i+0x14a>
 8007892:	4665      	mov	r5, ip
 8007894:	fbb3 f1f2 	udiv	r1, r3, r2
 8007898:	fb02 3311 	mls	r3, r2, r1, r3
 800789c:	5cc3      	ldrb	r3, [r0, r3]
 800789e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80078a2:	460b      	mov	r3, r1
 80078a4:	2900      	cmp	r1, #0
 80078a6:	d1f5      	bne.n	8007894 <_printf_i+0x16c>
 80078a8:	e7b9      	b.n	800781e <_printf_i+0xf6>
 80078aa:	6813      	ldr	r3, [r2, #0]
 80078ac:	6825      	ldr	r5, [r4, #0]
 80078ae:	6961      	ldr	r1, [r4, #20]
 80078b0:	1d18      	adds	r0, r3, #4
 80078b2:	6010      	str	r0, [r2, #0]
 80078b4:	0628      	lsls	r0, r5, #24
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	d501      	bpl.n	80078be <_printf_i+0x196>
 80078ba:	6019      	str	r1, [r3, #0]
 80078bc:	e002      	b.n	80078c4 <_printf_i+0x19c>
 80078be:	066a      	lsls	r2, r5, #25
 80078c0:	d5fb      	bpl.n	80078ba <_printf_i+0x192>
 80078c2:	8019      	strh	r1, [r3, #0]
 80078c4:	2300      	movs	r3, #0
 80078c6:	6123      	str	r3, [r4, #16]
 80078c8:	4665      	mov	r5, ip
 80078ca:	e7b9      	b.n	8007840 <_printf_i+0x118>
 80078cc:	6813      	ldr	r3, [r2, #0]
 80078ce:	1d19      	adds	r1, r3, #4
 80078d0:	6011      	str	r1, [r2, #0]
 80078d2:	681d      	ldr	r5, [r3, #0]
 80078d4:	6862      	ldr	r2, [r4, #4]
 80078d6:	2100      	movs	r1, #0
 80078d8:	4628      	mov	r0, r5
 80078da:	f7f8 fc99 	bl	8000210 <memchr>
 80078de:	b108      	cbz	r0, 80078e4 <_printf_i+0x1bc>
 80078e0:	1b40      	subs	r0, r0, r5
 80078e2:	6060      	str	r0, [r4, #4]
 80078e4:	6863      	ldr	r3, [r4, #4]
 80078e6:	6123      	str	r3, [r4, #16]
 80078e8:	2300      	movs	r3, #0
 80078ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078ee:	e7a7      	b.n	8007840 <_printf_i+0x118>
 80078f0:	6923      	ldr	r3, [r4, #16]
 80078f2:	462a      	mov	r2, r5
 80078f4:	4639      	mov	r1, r7
 80078f6:	4630      	mov	r0, r6
 80078f8:	47c0      	blx	r8
 80078fa:	3001      	adds	r0, #1
 80078fc:	d0aa      	beq.n	8007854 <_printf_i+0x12c>
 80078fe:	6823      	ldr	r3, [r4, #0]
 8007900:	079b      	lsls	r3, r3, #30
 8007902:	d413      	bmi.n	800792c <_printf_i+0x204>
 8007904:	68e0      	ldr	r0, [r4, #12]
 8007906:	9b03      	ldr	r3, [sp, #12]
 8007908:	4298      	cmp	r0, r3
 800790a:	bfb8      	it	lt
 800790c:	4618      	movlt	r0, r3
 800790e:	e7a3      	b.n	8007858 <_printf_i+0x130>
 8007910:	2301      	movs	r3, #1
 8007912:	464a      	mov	r2, r9
 8007914:	4639      	mov	r1, r7
 8007916:	4630      	mov	r0, r6
 8007918:	47c0      	blx	r8
 800791a:	3001      	adds	r0, #1
 800791c:	d09a      	beq.n	8007854 <_printf_i+0x12c>
 800791e:	3501      	adds	r5, #1
 8007920:	68e3      	ldr	r3, [r4, #12]
 8007922:	9a03      	ldr	r2, [sp, #12]
 8007924:	1a9b      	subs	r3, r3, r2
 8007926:	42ab      	cmp	r3, r5
 8007928:	dcf2      	bgt.n	8007910 <_printf_i+0x1e8>
 800792a:	e7eb      	b.n	8007904 <_printf_i+0x1dc>
 800792c:	2500      	movs	r5, #0
 800792e:	f104 0919 	add.w	r9, r4, #25
 8007932:	e7f5      	b.n	8007920 <_printf_i+0x1f8>
 8007934:	2b00      	cmp	r3, #0
 8007936:	d1ac      	bne.n	8007892 <_printf_i+0x16a>
 8007938:	7803      	ldrb	r3, [r0, #0]
 800793a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800793e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007942:	e76c      	b.n	800781e <_printf_i+0xf6>
 8007944:	08007c1d 	.word	0x08007c1d
 8007948:	08007c2e 	.word	0x08007c2e

0800794c <memcpy>:
 800794c:	b510      	push	{r4, lr}
 800794e:	1e43      	subs	r3, r0, #1
 8007950:	440a      	add	r2, r1
 8007952:	4291      	cmp	r1, r2
 8007954:	d100      	bne.n	8007958 <memcpy+0xc>
 8007956:	bd10      	pop	{r4, pc}
 8007958:	f811 4b01 	ldrb.w	r4, [r1], #1
 800795c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007960:	e7f7      	b.n	8007952 <memcpy+0x6>

08007962 <memmove>:
 8007962:	4288      	cmp	r0, r1
 8007964:	b510      	push	{r4, lr}
 8007966:	eb01 0302 	add.w	r3, r1, r2
 800796a:	d807      	bhi.n	800797c <memmove+0x1a>
 800796c:	1e42      	subs	r2, r0, #1
 800796e:	4299      	cmp	r1, r3
 8007970:	d00a      	beq.n	8007988 <memmove+0x26>
 8007972:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007976:	f802 4f01 	strb.w	r4, [r2, #1]!
 800797a:	e7f8      	b.n	800796e <memmove+0xc>
 800797c:	4283      	cmp	r3, r0
 800797e:	d9f5      	bls.n	800796c <memmove+0xa>
 8007980:	1881      	adds	r1, r0, r2
 8007982:	1ad2      	subs	r2, r2, r3
 8007984:	42d3      	cmn	r3, r2
 8007986:	d100      	bne.n	800798a <memmove+0x28>
 8007988:	bd10      	pop	{r4, pc}
 800798a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800798e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007992:	e7f7      	b.n	8007984 <memmove+0x22>

08007994 <_free_r>:
 8007994:	b538      	push	{r3, r4, r5, lr}
 8007996:	4605      	mov	r5, r0
 8007998:	2900      	cmp	r1, #0
 800799a:	d045      	beq.n	8007a28 <_free_r+0x94>
 800799c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079a0:	1f0c      	subs	r4, r1, #4
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	bfb8      	it	lt
 80079a6:	18e4      	addlt	r4, r4, r3
 80079a8:	f000 f8d2 	bl	8007b50 <__malloc_lock>
 80079ac:	4a1f      	ldr	r2, [pc, #124]	; (8007a2c <_free_r+0x98>)
 80079ae:	6813      	ldr	r3, [r2, #0]
 80079b0:	4610      	mov	r0, r2
 80079b2:	b933      	cbnz	r3, 80079c2 <_free_r+0x2e>
 80079b4:	6063      	str	r3, [r4, #4]
 80079b6:	6014      	str	r4, [r2, #0]
 80079b8:	4628      	mov	r0, r5
 80079ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079be:	f000 b8c8 	b.w	8007b52 <__malloc_unlock>
 80079c2:	42a3      	cmp	r3, r4
 80079c4:	d90c      	bls.n	80079e0 <_free_r+0x4c>
 80079c6:	6821      	ldr	r1, [r4, #0]
 80079c8:	1862      	adds	r2, r4, r1
 80079ca:	4293      	cmp	r3, r2
 80079cc:	bf04      	itt	eq
 80079ce:	681a      	ldreq	r2, [r3, #0]
 80079d0:	685b      	ldreq	r3, [r3, #4]
 80079d2:	6063      	str	r3, [r4, #4]
 80079d4:	bf04      	itt	eq
 80079d6:	1852      	addeq	r2, r2, r1
 80079d8:	6022      	streq	r2, [r4, #0]
 80079da:	6004      	str	r4, [r0, #0]
 80079dc:	e7ec      	b.n	80079b8 <_free_r+0x24>
 80079de:	4613      	mov	r3, r2
 80079e0:	685a      	ldr	r2, [r3, #4]
 80079e2:	b10a      	cbz	r2, 80079e8 <_free_r+0x54>
 80079e4:	42a2      	cmp	r2, r4
 80079e6:	d9fa      	bls.n	80079de <_free_r+0x4a>
 80079e8:	6819      	ldr	r1, [r3, #0]
 80079ea:	1858      	adds	r0, r3, r1
 80079ec:	42a0      	cmp	r0, r4
 80079ee:	d10b      	bne.n	8007a08 <_free_r+0x74>
 80079f0:	6820      	ldr	r0, [r4, #0]
 80079f2:	4401      	add	r1, r0
 80079f4:	1858      	adds	r0, r3, r1
 80079f6:	4282      	cmp	r2, r0
 80079f8:	6019      	str	r1, [r3, #0]
 80079fa:	d1dd      	bne.n	80079b8 <_free_r+0x24>
 80079fc:	6810      	ldr	r0, [r2, #0]
 80079fe:	6852      	ldr	r2, [r2, #4]
 8007a00:	605a      	str	r2, [r3, #4]
 8007a02:	4401      	add	r1, r0
 8007a04:	6019      	str	r1, [r3, #0]
 8007a06:	e7d7      	b.n	80079b8 <_free_r+0x24>
 8007a08:	d902      	bls.n	8007a10 <_free_r+0x7c>
 8007a0a:	230c      	movs	r3, #12
 8007a0c:	602b      	str	r3, [r5, #0]
 8007a0e:	e7d3      	b.n	80079b8 <_free_r+0x24>
 8007a10:	6820      	ldr	r0, [r4, #0]
 8007a12:	1821      	adds	r1, r4, r0
 8007a14:	428a      	cmp	r2, r1
 8007a16:	bf04      	itt	eq
 8007a18:	6811      	ldreq	r1, [r2, #0]
 8007a1a:	6852      	ldreq	r2, [r2, #4]
 8007a1c:	6062      	str	r2, [r4, #4]
 8007a1e:	bf04      	itt	eq
 8007a20:	1809      	addeq	r1, r1, r0
 8007a22:	6021      	streq	r1, [r4, #0]
 8007a24:	605c      	str	r4, [r3, #4]
 8007a26:	e7c7      	b.n	80079b8 <_free_r+0x24>
 8007a28:	bd38      	pop	{r3, r4, r5, pc}
 8007a2a:	bf00      	nop
 8007a2c:	20000130 	.word	0x20000130

08007a30 <_malloc_r>:
 8007a30:	b570      	push	{r4, r5, r6, lr}
 8007a32:	1ccd      	adds	r5, r1, #3
 8007a34:	f025 0503 	bic.w	r5, r5, #3
 8007a38:	3508      	adds	r5, #8
 8007a3a:	2d0c      	cmp	r5, #12
 8007a3c:	bf38      	it	cc
 8007a3e:	250c      	movcc	r5, #12
 8007a40:	2d00      	cmp	r5, #0
 8007a42:	4606      	mov	r6, r0
 8007a44:	db01      	blt.n	8007a4a <_malloc_r+0x1a>
 8007a46:	42a9      	cmp	r1, r5
 8007a48:	d903      	bls.n	8007a52 <_malloc_r+0x22>
 8007a4a:	230c      	movs	r3, #12
 8007a4c:	6033      	str	r3, [r6, #0]
 8007a4e:	2000      	movs	r0, #0
 8007a50:	bd70      	pop	{r4, r5, r6, pc}
 8007a52:	f000 f87d 	bl	8007b50 <__malloc_lock>
 8007a56:	4a21      	ldr	r2, [pc, #132]	; (8007adc <_malloc_r+0xac>)
 8007a58:	6814      	ldr	r4, [r2, #0]
 8007a5a:	4621      	mov	r1, r4
 8007a5c:	b991      	cbnz	r1, 8007a84 <_malloc_r+0x54>
 8007a5e:	4c20      	ldr	r4, [pc, #128]	; (8007ae0 <_malloc_r+0xb0>)
 8007a60:	6823      	ldr	r3, [r4, #0]
 8007a62:	b91b      	cbnz	r3, 8007a6c <_malloc_r+0x3c>
 8007a64:	4630      	mov	r0, r6
 8007a66:	f000 f863 	bl	8007b30 <_sbrk_r>
 8007a6a:	6020      	str	r0, [r4, #0]
 8007a6c:	4629      	mov	r1, r5
 8007a6e:	4630      	mov	r0, r6
 8007a70:	f000 f85e 	bl	8007b30 <_sbrk_r>
 8007a74:	1c43      	adds	r3, r0, #1
 8007a76:	d124      	bne.n	8007ac2 <_malloc_r+0x92>
 8007a78:	230c      	movs	r3, #12
 8007a7a:	6033      	str	r3, [r6, #0]
 8007a7c:	4630      	mov	r0, r6
 8007a7e:	f000 f868 	bl	8007b52 <__malloc_unlock>
 8007a82:	e7e4      	b.n	8007a4e <_malloc_r+0x1e>
 8007a84:	680b      	ldr	r3, [r1, #0]
 8007a86:	1b5b      	subs	r3, r3, r5
 8007a88:	d418      	bmi.n	8007abc <_malloc_r+0x8c>
 8007a8a:	2b0b      	cmp	r3, #11
 8007a8c:	d90f      	bls.n	8007aae <_malloc_r+0x7e>
 8007a8e:	600b      	str	r3, [r1, #0]
 8007a90:	50cd      	str	r5, [r1, r3]
 8007a92:	18cc      	adds	r4, r1, r3
 8007a94:	4630      	mov	r0, r6
 8007a96:	f000 f85c 	bl	8007b52 <__malloc_unlock>
 8007a9a:	f104 000b 	add.w	r0, r4, #11
 8007a9e:	1d23      	adds	r3, r4, #4
 8007aa0:	f020 0007 	bic.w	r0, r0, #7
 8007aa4:	1ac3      	subs	r3, r0, r3
 8007aa6:	d0d3      	beq.n	8007a50 <_malloc_r+0x20>
 8007aa8:	425a      	negs	r2, r3
 8007aaa:	50e2      	str	r2, [r4, r3]
 8007aac:	e7d0      	b.n	8007a50 <_malloc_r+0x20>
 8007aae:	428c      	cmp	r4, r1
 8007ab0:	684b      	ldr	r3, [r1, #4]
 8007ab2:	bf16      	itet	ne
 8007ab4:	6063      	strne	r3, [r4, #4]
 8007ab6:	6013      	streq	r3, [r2, #0]
 8007ab8:	460c      	movne	r4, r1
 8007aba:	e7eb      	b.n	8007a94 <_malloc_r+0x64>
 8007abc:	460c      	mov	r4, r1
 8007abe:	6849      	ldr	r1, [r1, #4]
 8007ac0:	e7cc      	b.n	8007a5c <_malloc_r+0x2c>
 8007ac2:	1cc4      	adds	r4, r0, #3
 8007ac4:	f024 0403 	bic.w	r4, r4, #3
 8007ac8:	42a0      	cmp	r0, r4
 8007aca:	d005      	beq.n	8007ad8 <_malloc_r+0xa8>
 8007acc:	1a21      	subs	r1, r4, r0
 8007ace:	4630      	mov	r0, r6
 8007ad0:	f000 f82e 	bl	8007b30 <_sbrk_r>
 8007ad4:	3001      	adds	r0, #1
 8007ad6:	d0cf      	beq.n	8007a78 <_malloc_r+0x48>
 8007ad8:	6025      	str	r5, [r4, #0]
 8007ada:	e7db      	b.n	8007a94 <_malloc_r+0x64>
 8007adc:	20000130 	.word	0x20000130
 8007ae0:	20000134 	.word	0x20000134

08007ae4 <_realloc_r>:
 8007ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae6:	4607      	mov	r7, r0
 8007ae8:	4614      	mov	r4, r2
 8007aea:	460e      	mov	r6, r1
 8007aec:	b921      	cbnz	r1, 8007af8 <_realloc_r+0x14>
 8007aee:	4611      	mov	r1, r2
 8007af0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007af4:	f7ff bf9c 	b.w	8007a30 <_malloc_r>
 8007af8:	b922      	cbnz	r2, 8007b04 <_realloc_r+0x20>
 8007afa:	f7ff ff4b 	bl	8007994 <_free_r>
 8007afe:	4625      	mov	r5, r4
 8007b00:	4628      	mov	r0, r5
 8007b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b04:	f000 f826 	bl	8007b54 <_malloc_usable_size_r>
 8007b08:	42a0      	cmp	r0, r4
 8007b0a:	d20f      	bcs.n	8007b2c <_realloc_r+0x48>
 8007b0c:	4621      	mov	r1, r4
 8007b0e:	4638      	mov	r0, r7
 8007b10:	f7ff ff8e 	bl	8007a30 <_malloc_r>
 8007b14:	4605      	mov	r5, r0
 8007b16:	2800      	cmp	r0, #0
 8007b18:	d0f2      	beq.n	8007b00 <_realloc_r+0x1c>
 8007b1a:	4631      	mov	r1, r6
 8007b1c:	4622      	mov	r2, r4
 8007b1e:	f7ff ff15 	bl	800794c <memcpy>
 8007b22:	4631      	mov	r1, r6
 8007b24:	4638      	mov	r0, r7
 8007b26:	f7ff ff35 	bl	8007994 <_free_r>
 8007b2a:	e7e9      	b.n	8007b00 <_realloc_r+0x1c>
 8007b2c:	4635      	mov	r5, r6
 8007b2e:	e7e7      	b.n	8007b00 <_realloc_r+0x1c>

08007b30 <_sbrk_r>:
 8007b30:	b538      	push	{r3, r4, r5, lr}
 8007b32:	4c06      	ldr	r4, [pc, #24]	; (8007b4c <_sbrk_r+0x1c>)
 8007b34:	2300      	movs	r3, #0
 8007b36:	4605      	mov	r5, r0
 8007b38:	4608      	mov	r0, r1
 8007b3a:	6023      	str	r3, [r4, #0]
 8007b3c:	f7fa fec4 	bl	80028c8 <_sbrk>
 8007b40:	1c43      	adds	r3, r0, #1
 8007b42:	d102      	bne.n	8007b4a <_sbrk_r+0x1a>
 8007b44:	6823      	ldr	r3, [r4, #0]
 8007b46:	b103      	cbz	r3, 8007b4a <_sbrk_r+0x1a>
 8007b48:	602b      	str	r3, [r5, #0]
 8007b4a:	bd38      	pop	{r3, r4, r5, pc}
 8007b4c:	20001390 	.word	0x20001390

08007b50 <__malloc_lock>:
 8007b50:	4770      	bx	lr

08007b52 <__malloc_unlock>:
 8007b52:	4770      	bx	lr

08007b54 <_malloc_usable_size_r>:
 8007b54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b58:	1f18      	subs	r0, r3, #4
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	bfbc      	itt	lt
 8007b5e:	580b      	ldrlt	r3, [r1, r0]
 8007b60:	18c0      	addlt	r0, r0, r3
 8007b62:	4770      	bx	lr

08007b64 <_init>:
 8007b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b66:	bf00      	nop
 8007b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b6a:	bc08      	pop	{r3}
 8007b6c:	469e      	mov	lr, r3
 8007b6e:	4770      	bx	lr

08007b70 <_fini>:
 8007b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b72:	bf00      	nop
 8007b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b76:	bc08      	pop	{r3}
 8007b78:	469e      	mov	lr, r3
 8007b7a:	4770      	bx	lr
