Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 14 13:35:36 2024
| Host         : Alperen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file instantiation_control_sets_placed.rpt
| Design       : instantiation
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            7 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+--------------------+------------------+----------------+--------------+
|  n_0_388_BUFG  |                                           | c2/AR[0]           |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG |                                           |                    |                7 |             24 |         3.43 |
|  CLK_IBUF_BUFG | c1/CNT                                    | c1/CNT[27]_i_1_n_1 |                8 |             28 |         3.50 |
|  CLK_IBUF_BUFG | c2/CNT                                    | c2/CNT[27]_i_1_n_1 |                8 |             28 |         3.50 |
|  n_0_388_BUFG  | processor/mips/dp/pcreg/memwrite_led_OBUF |                    |                8 |             32 |         4.00 |
|  n_0_388_BUFG  | processor/mips/dp/pcreg/we3               |                    |               11 |             88 |         8.00 |
+----------------+-------------------------------------------+--------------------+------------------+----------------+--------------+


