IP Generator (Version 2020.3-SP4 build 69652)
Check out license ...
Start generating at 2021-03-29 19:14
Instance: System_Clock_PLL (E:\Demo_Project\DDR_HDMI_Loop_Demo\ipcore\System_Clock_PLL\System_Clock_PLL.idf)
Model: Logos PLL (1.5)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'System_Clock_PLL.v' ...
Found top module 'System_Clock_PLL' in file 'System_Clock_PLL.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'System_Clock_PLL_tb.v' ...
Create template file 'System_Clock_PLL_tmpl.v' ...
Create template file 'System_Clock_PLL_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
