0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_async_read/ram_single_port_async_read.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_async_read/ram_single_port_async_read.srcs/sim_1/new/ram_sp_async_read_tb.v,1755398272,verilog,,,,ram_sp_async_read_tb,,,,,,,,
C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_async_read/ram_single_port_async_read.srcs/sources_1/new/ram_sp_async_read.v,1755397716,verilog,,C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_async_read/ram_single_port_async_read.srcs/sim_1/new/ram_sp_async_read_tb.v,,ram_sp_async_read,,,,,,,,
