$date
	Fri Jan 06 16:43:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fullsubtractor_test $end
$var wire 1 ! Diff $end
$var wire 1 " Borr $end
$var reg 1 # InBorr $end
$var reg 1 $ input1 $end
$var reg 1 % input2 $end
$scope module ha $end
$var wire 1 " Borr $end
$var wire 1 ! Diff $end
$var wire 1 # InBorr $end
$var wire 1 & Ninput1 $end
$var wire 1 ' Nv1 $end
$var wire 1 $ input1 $end
$var wire 1 % input2 $end
$var wire 1 ( v1 $end
$var wire 1 ) v2 $end
$var wire 1 * v3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
1'
1&
0%
0$
0#
0"
0!
$end
#1
1"
1*
1!
1#
#2
0'
0*
1(
1)
0#
1%
#3
0!
1#
#4
0"
1!
0)
0&
0#
0%
1$
#5
0!
1#
#6
1'
0(
0#
1%
#7
1"
1*
1!
1#
#8
0"
0*
0!
1&
0#
0%
0$
#9
1"
1*
1!
1#
#10
0'
0*
1(
1)
0#
1%
#11
0!
1#
#12
0"
1!
0)
0&
0#
0%
1$
#13
0!
1#
#14
1'
0(
0#
1%
#15
1"
1*
1!
1#
#16
0"
0*
0!
1&
0#
0%
0$
#17
1"
1*
1!
1#
#18
0'
0*
1(
1)
0#
1%
#19
0!
1#
#20
0"
1!
0)
0&
0#
0%
1$
