add r0, r0, r0, lsl #5 
and r0, r0, r1 
rsb r2, r0, #1 
mvn r0, r2 
add r3, r0, r1 
lsl r2, r3, #1 
mvn r3, r2 
