$date
	Fri Dec  5 17:18:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_4_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 2 & sel [1:0] $end
$scope module m1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 2 ' sel [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
0%
0$
0#
1"
1!
$end
#10
1#
0"
b1 &
b1 '
#20
1$
0#
b10 &
b10 '
#30
1%
0$
b11 &
b11 '
#40
