

================================================================
== Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_21_2'
================================================================
* Date:           Wed Nov  6 17:37:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_edge_detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.174 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_2  |       15|       15|         6|          5|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.09>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_phi = alloca i32 1"   --->   Operation 9 'alloca' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [convolution.cpp:14]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w"   --->   Operation 13 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_6"   --->   Operation 14 'read' 'w_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_4"   --->   Operation 15 'read' 'w_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_3"   --->   Operation 16 'read' 'w_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_5"   --->   Operation 17 'read' 'w_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_1"   --->   Operation 18 'read' 'w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_2"   --->   Operation 19 'read' 'w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_8"   --->   Operation 20 'read' 'w_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_7"   --->   Operation 21 'read' 'w_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i"   --->   Operation 22 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 23 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln31_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln31_2"   --->   Operation 24 'read' 'add_ln31_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 1, i3 %j" [convolution.cpp:14]   --->   Operation 25 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_25_3"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [convolution.cpp:21]   --->   Operation 27 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%icmp_ln21 = icmp_eq  i3 %j_1, i3 4" [convolution.cpp:21]   --->   Operation 28 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %VITIS_LOOP_25_3.split, void %for.inc30.exitStub" [convolution.cpp:21]   --->   Operation 29 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i3 %j_1" [convolution.cpp:21]   --->   Operation 30 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %j_1" [convolution.cpp:31]   --->   Operation 31 'zext' 'zext_ln31' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.71ns)   --->   "%empty_7 = add i3 %tmp, i3 7"   --->   Operation 32 'add' 'empty_7' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i3 %empty_7" [convolution.cpp:31]   --->   Operation 33 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_7, i2 0" [convolution.cpp:31]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.82ns)   --->   "%add_ln31_4 = add i5 %tmp_1, i5 %zext_ln31_2" [convolution.cpp:31]   --->   Operation 35 'add' 'add_ln31_4' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.82ns)   --->   "%add_ln31_5 = add i5 %add_ln31_4, i5 %zext_ln31" [convolution.cpp:31]   --->   Operation 36 'add' 'add_ln31_5' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i5 %add_ln31_5" [convolution.cpp:31]   --->   Operation 37 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln31_3" [convolution.cpp:31]   --->   Operation 38 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.62ns)   --->   "%add_ln31 = add i2 %trunc_ln21, i2 3" [convolution.cpp:31]   --->   Operation 39 'add' 'add_ln31' <Predicate = (!icmp_ln21)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i2 %add_ln31" [convolution.cpp:31]   --->   Operation 40 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.82ns)   --->   "%add_ln31_6 = add i5 %add_ln31_4, i5 %zext_ln31_4" [convolution.cpp:31]   --->   Operation 41 'add' 'add_ln31_6' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i5 %add_ln31_6" [convolution.cpp:31]   --->   Operation 42 'zext' 'zext_ln31_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln31_5" [convolution.cpp:31]   --->   Operation 43 'getelementptr' 'x_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.73ns)   --->   "%a = load i5 %x_addr" [convolution.cpp:31]   --->   Operation 44 'load' 'a' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 45 [2/2] (0.73ns)   --->   "%a_1 = load i5 %x_addr_1" [convolution.cpp:31]   --->   Operation 45 'load' 'a_1' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_phi_load = load i5 %p_phi"   --->   Operation 113 'load' 'p_phi_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %p_phi_out, i5 %p_phi_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.77>
ST_2 : Operation 46 [1/1] (0.82ns)   --->   "%add_ln31_7 = add i5 %add_ln31_2_read, i5 %zext_ln31_4" [convolution.cpp:31]   --->   Operation 46 'add' 'add_ln31_7' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i5 %add_ln31_7" [convolution.cpp:31]   --->   Operation 47 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr i32 %x, i64 0, i64 %zext_ln31_6" [convolution.cpp:31]   --->   Operation 48 'getelementptr' 'x_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.73ns)   --->   "%a = load i5 %x_addr" [convolution.cpp:31]   --->   Operation 49 'load' 'a' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 50 [1/2] (0.73ns)   --->   "%a_1 = load i5 %x_addr_1" [convolution.cpp:31]   --->   Operation 50 'load' 'a_1' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 51 [1/1] (0.71ns)   --->   "%add_ln31_1 = add i3 %j_1, i3 1" [convolution.cpp:31]   --->   Operation 51 'add' 'add_ln31_1' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i3 %add_ln31_1" [convolution.cpp:31]   --->   Operation 52 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.82ns)   --->   "%add_ln31_8 = add i5 %add_ln31_4, i5 %zext_ln31_7" [convolution.cpp:31]   --->   Operation 53 'add' 'add_ln31_8' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i5 %add_ln31_8" [convolution.cpp:31]   --->   Operation 54 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i32 %x, i64 0, i64 %zext_ln31_8" [convolution.cpp:31]   --->   Operation 55 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (0.73ns)   --->   "%a_2 = load i5 %x_addr_2" [convolution.cpp:31]   --->   Operation 56 'load' 'a_2' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 57 [2/2] (0.73ns)   --->   "%a_3 = load i5 %x_addr_3" [convolution.cpp:31]   --->   Operation 57 'load' 'a_3' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 58 [1/1] (3.90ns)   --->   "%mul_ln33_3 = mul i32 %a_1, i32 %w_1_read" [convolution.cpp:33]   --->   Operation 58 'mul' 'mul_ln33_3' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (3.90ns)   --->   "%mul_ln33_8 = mul i32 %a, i32 %w_read" [convolution.cpp:33]   --->   Operation 59 'mul' 'mul_ln33_8' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln33 = add i32 %mul_ln33_3, i32 %mul_ln33_8" [convolution.cpp:33]   --->   Operation 60 'add' 'add_ln33' <Predicate = (!icmp_ln21)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 %add_ln31_1, i3 %j" [convolution.cpp:14]   --->   Operation 61 'store' 'store_ln14' <Predicate = (!icmp_ln21)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 62 [1/1] (0.82ns)   --->   "%add_ln31_3 = add i5 %add_ln31_2_read, i5 %zext_ln31" [convolution.cpp:31]   --->   Operation 62 'add' 'add_ln31_3' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.82ns)   --->   "%add_ln31_9 = add i5 %add_ln31_2_read, i5 %zext_ln31_7" [convolution.cpp:31]   --->   Operation 63 'add' 'add_ln31_9' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (0.73ns)   --->   "%a_2 = load i5 %x_addr_2" [convolution.cpp:31]   --->   Operation 64 'load' 'a_2' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 65 [1/2] (0.73ns)   --->   "%a_3 = load i5 %x_addr_3" [convolution.cpp:31]   --->   Operation 65 'load' 'a_3' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 66 [1/1] (0.82ns)   --->   "%empty_8 = add i5 %i_read, i5 1"   --->   Operation 66 'add' 'empty_8' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_10)   --->   "%shl_ln31 = shl i5 %empty_8, i5 2" [convolution.cpp:31]   --->   Operation 67 'shl' 'shl_ln31' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln31_10 = add i5 %shl_ln31, i5 %empty_8" [convolution.cpp:31]   --->   Operation 68 'add' 'add_ln31_10' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.82ns)   --->   "%add_ln31_11 = add i5 %add_ln31_10, i5 %zext_ln31_4" [convolution.cpp:31]   --->   Operation 69 'add' 'add_ln31_11' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i5 %add_ln31_11" [convolution.cpp:31]   --->   Operation 70 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr i32 %x, i64 0, i64 %zext_ln31_10" [convolution.cpp:31]   --->   Operation 71 'getelementptr' 'x_addr_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.82ns)   --->   "%add_ln31_12 = add i5 %add_ln31_10, i5 %zext_ln31" [convolution.cpp:31]   --->   Operation 72 'add' 'add_ln31_12' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i5 %add_ln31_12" [convolution.cpp:31]   --->   Operation 73 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr i32 %x, i64 0, i64 %zext_ln31_11" [convolution.cpp:31]   --->   Operation 74 'getelementptr' 'x_addr_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.82ns)   --->   "%add_ln31_13 = add i5 %add_ln31_10, i5 %zext_ln31_7" [convolution.cpp:31]   --->   Operation 75 'add' 'add_ln31_13' <Predicate = (!icmp_ln21)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [2/2] (0.73ns)   --->   "%a_6 = load i5 %x_addr_6" [convolution.cpp:31]   --->   Operation 76 'load' 'a_6' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 77 [2/2] (0.73ns)   --->   "%a_7 = load i5 %x_addr_7" [convolution.cpp:31]   --->   Operation 77 'load' 'a_7' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 78 [1/1] (3.90ns)   --->   "%mul_ln33_2 = mul i32 %a_2, i32 %w_2_read" [convolution.cpp:33]   --->   Operation 78 'mul' 'mul_ln33_2' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (3.90ns)   --->   "%mul_ln33_5 = mul i32 %a_3, i32 %w_3_read" [convolution.cpp:33]   --->   Operation 79 'mul' 'mul_ln33_5' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.14ns)   --->   "%add_ln33_1 = add i32 %mul_ln33_2, i32 %mul_ln33_5" [convolution.cpp:33]   --->   Operation 80 'add' 'add_ln33_1' <Predicate = (!icmp_ln21)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln0 = store i5 %empty_8, i5 %p_phi"   --->   Operation 81 'store' 'store_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.63>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i5 %add_ln31_3" [convolution.cpp:31]   --->   Operation 82 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr i32 %x, i64 0, i64 %zext_ln31_1" [convolution.cpp:31]   --->   Operation 83 'getelementptr' 'x_addr_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (0.73ns)   --->   "%a_4 = load i5 %x_addr_4" [convolution.cpp:31]   --->   Operation 84 'load' 'a_4' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i5 %add_ln31_13" [convolution.cpp:31]   --->   Operation 85 'zext' 'zext_ln31_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%x_addr_8 = getelementptr i32 %x, i64 0, i64 %zext_ln31_12" [convolution.cpp:31]   --->   Operation 86 'getelementptr' 'x_addr_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (0.73ns)   --->   "%a_6 = load i5 %x_addr_6" [convolution.cpp:31]   --->   Operation 87 'load' 'a_6' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 88 [1/2] (0.73ns)   --->   "%a_7 = load i5 %x_addr_7" [convolution.cpp:31]   --->   Operation 88 'load' 'a_7' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 89 [2/2] (0.73ns)   --->   "%a_8 = load i5 %x_addr_8" [convolution.cpp:31]   --->   Operation 89 'load' 'a_8' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 90 [1/1] (3.90ns)   --->   "%mul_ln33 = mul i32 %a_7, i32 %w_7_read" [convolution.cpp:33]   --->   Operation 90 'mul' 'mul_ln33' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (3.90ns)   --->   "%mul_ln33_7 = mul i32 %a_6, i32 %w_6_read" [convolution.cpp:33]   --->   Operation 91 'mul' 'mul_ln33_7' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.53>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i5 %add_ln31_9" [convolution.cpp:31]   --->   Operation 92 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr i32 %x, i64 0, i64 %zext_ln31_9" [convolution.cpp:31]   --->   Operation 93 'getelementptr' 'x_addr_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (0.73ns)   --->   "%a_4 = load i5 %x_addr_4" [convolution.cpp:31]   --->   Operation 94 'load' 'a_4' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 95 [2/2] (0.73ns)   --->   "%a_5 = load i5 %x_addr_5" [convolution.cpp:31]   --->   Operation 95 'load' 'a_5' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 96 [1/2] (0.73ns)   --->   "%a_8 = load i5 %x_addr_8" [convolution.cpp:31]   --->   Operation 96 'load' 'a_8' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 97 [1/1] (3.90ns)   --->   "%mul_ln33_1 = mul i32 %a_8, i32 %w_8_read" [convolution.cpp:33]   --->   Operation 97 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (3.90ns)   --->   "%mul_ln33_6 = mul i32 %a_4, i32 %w_4_read" [convolution.cpp:33]   --->   Operation 98 'mul' 'mul_ln33_6' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_4 = add i32 %mul_ln33, i32 %mul_ln33_1" [convolution.cpp:33]   --->   Operation 99 'add' 'add_ln33_4' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln33_5 = add i32 %add_ln33_4, i32 %mul_ln33_7" [convolution.cpp:33]   --->   Operation 100 'add' 'add_ln33_5' <Predicate = (!icmp_ln21)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.17>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln31_1" [convolution.cpp:36]   --->   Operation 101 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [convolution.cpp:14]   --->   Operation 102 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [convolution.cpp:14]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [convolution.cpp:21]   --->   Operation 104 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/2] (0.73ns)   --->   "%a_5 = load i5 %x_addr_5" [convolution.cpp:31]   --->   Operation 105 'load' 'a_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 106 [1/1] (3.90ns)   --->   "%mul_ln33_4 = mul i32 %a_5, i32 %w_5_read" [convolution.cpp:33]   --->   Operation 106 'mul' 'mul_ln33_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i32 %add_ln33_1, i32 %add_ln33" [convolution.cpp:33]   --->   Operation 107 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i32 %mul_ln33_6, i32 %mul_ln33_4" [convolution.cpp:33]   --->   Operation 108 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln33_6 = add i32 %add_ln33_5, i32 %add_ln33_3" [convolution.cpp:33]   --->   Operation 109 'add' 'add_ln33_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 110 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln33_6, i32 %add_ln33_2" [convolution.cpp:33]   --->   Operation 110 'add' 'sum' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (0.73ns)   --->   "%store_ln36 = store i32 %sum, i5 %output_r_addr" [convolution.cpp:36]   --->   Operation 111 'store' 'store_ln36' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_25_3" [convolution.cpp:21]   --->   Operation 112 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.094ns
The critical path consists of the following:
	wire read operation ('tmp') on port 'empty' [30]  (0.000 ns)
	'add' operation 3 bit ('empty_7') [48]  (0.715 ns)
	'add' operation 5 bit ('add_ln31_4', convolution.cpp:31) [51]  (0.825 ns)
	'add' operation 5 bit ('add_ln31_6', convolution.cpp:31) [57]  (0.825 ns)
	'getelementptr' operation 5 bit ('x_addr', convolution.cpp:31) [59]  (0.000 ns)
	'load' operation 32 bit ('a', convolution.cpp:31) on array 'x' [63]  (0.730 ns)

 <State 2>: 5.772ns
The critical path consists of the following:
	'load' operation 32 bit ('a', convolution.cpp:31) on array 'x' [63]  (0.730 ns)
	'mul' operation 32 bit ('mul_ln33_8', convolution.cpp:33) [100]  (3.900 ns)
	'add' operation 32 bit ('add_ln33', convolution.cpp:33) [101]  (1.142 ns)

 <State 3>: 5.772ns
The critical path consists of the following:
	'load' operation 32 bit ('a', convolution.cpp:31) on array 'x' [73]  (0.730 ns)
	'mul' operation 32 bit ('mul_ln33_2', convolution.cpp:33) [94]  (3.900 ns)
	'add' operation 32 bit ('add_ln33_1', convolution.cpp:33) [102]  (1.142 ns)

 <State 4>: 4.630ns
The critical path consists of the following:
	'load' operation 32 bit ('a', convolution.cpp:31) on array 'x' [90]  (0.730 ns)
	'mul' operation 32 bit ('mul_ln33', convolution.cpp:33) [92]  (3.900 ns)

 <State 5>: 5.537ns
The critical path consists of the following:
	'load' operation 32 bit ('a', convolution.cpp:31) on array 'x' [91]  (0.730 ns)
	'mul' operation 32 bit ('mul_ln33_1', convolution.cpp:33) [93]  (3.900 ns)
	'add' operation 32 bit ('add_ln33_4', convolution.cpp:33) [105]  (0.000 ns)
	'add' operation 32 bit ('add_ln33_5', convolution.cpp:33) [106]  (0.907 ns)

 <State 6>: 7.174ns
The critical path consists of the following:
	'load' operation 32 bit ('a', convolution.cpp:31) on array 'x' [76]  (0.730 ns)
	'mul' operation 32 bit ('mul_ln33_4', convolution.cpp:33) [96]  (3.900 ns)
	'add' operation 32 bit ('add_ln33_3', convolution.cpp:33) [104]  (0.000 ns)
	'add' operation 32 bit ('add_ln33_6', convolution.cpp:33) [107]  (0.907 ns)
	'add' operation 32 bit ('sum', convolution.cpp:33) [108]  (0.907 ns)
	'store' operation 0 bit ('store_ln36', convolution.cpp:36) of variable 'sum', convolution.cpp:33 on array 'output_r' [109]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
