#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b97a1788a0 .scope module, "flopenr" "flopenr" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_000001b97a181ec0 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o000001b97a188bd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b97a179830_0 .net "clk", 0 0, o000001b97a188bd8;  0 drivers
o000001b97a188c08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001b97a1798d0_0 .net "d", 7 0, o000001b97a188c08;  0 drivers
o000001b97a188c38 .functor BUFZ 1, C4<z>; HiZ drive
v000001b97a179fb0_0 .net "en", 0 0, o000001b97a188c38;  0 drivers
v000001b97a179470_0 .var "q", 7 0;
o000001b97a188c98 .functor BUFZ 1, C4<z>; HiZ drive
v000001b97a1791f0_0 .net "reset", 0 0, o000001b97a188c98;  0 drivers
E_000001b97a181e40 .event posedge, v000001b97a1791f0_0, v000001b97a179830_0;
S_000001b97a17dad0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v000001b97a1e6b50_0 .net "DataAdr", 31 0, v000001b97a1cc650_0;  1 drivers
v000001b97a1e5b10_0 .net "MemWrite", 0 0, v000001b97a1796f0_0;  1 drivers
v000001b97a1e6290_0 .net "WriteData", 31 0, L_000001b97a1e6ab0;  1 drivers
v000001b97a1e5890_0 .var "clk", 0 0;
v000001b97a1e6f10_0 .var/i "i", 31 0;
v000001b97a1e72d0_0 .var "reset", 0 0;
E_000001b97a182700 .event negedge, v000001b97a178cf0_0;
S_000001b97a115a40 .scope module, "uut" "top" 3 8, 4 1 0, S_000001b97a17dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001b97a1e4aa0_0 .net "DataAdr", 31 0, v000001b97a1cc650_0;  alias, 1 drivers
v000001b97a1e4b40_0 .net "Instr", 31 0, L_000001b97a154670;  1 drivers
v000001b97a1e3c40_0 .net "MemWrite", 0 0, v000001b97a1796f0_0;  alias, 1 drivers
v000001b97a1e4be0_0 .net "PC", 31 0, v000001b97a1cc0b0_0;  1 drivers
v000001b97a1e3ba0_0 .net "ReadData", 31 0, L_000001b97a153800;  1 drivers
v000001b97a1e6e70_0 .net "WriteData", 31 0, L_000001b97a1e6ab0;  alias, 1 drivers
v000001b97a1e65b0_0 .net "clk", 0 0, v000001b97a1e5890_0;  1 drivers
v000001b97a1e7410_0 .net "reset", 0 0, v000001b97a1e72d0_0;  1 drivers
S_000001b97a115bd0 .scope module, "dmem" "dmem" 4 17, 5 1 0, S_000001b97a115a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001b97a153800 .functor BUFZ 32, L_000001b97a1e5930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b97a17a2d0 .array "RAM", 0 63, 31 0;
v000001b97a179650_0 .net *"_ivl_0", 31 0, L_000001b97a1e5930;  1 drivers
v000001b97a17a910_0 .net *"_ivl_3", 29 0, L_000001b97a1e6830;  1 drivers
v000001b97a179330_0 .net "a", 31 0, v000001b97a1cc650_0;  alias, 1 drivers
v000001b97a178cf0_0 .net "clk", 0 0, v000001b97a1e5890_0;  alias, 1 drivers
v000001b97a179010_0 .net "rd", 31 0, L_000001b97a153800;  alias, 1 drivers
v000001b97a17a190_0 .net "wd", 31 0, L_000001b97a1e6ab0;  alias, 1 drivers
v000001b97a17a230_0 .net "we", 0 0, v000001b97a1796f0_0;  alias, 1 drivers
E_000001b97a1824c0 .event posedge, v000001b97a178cf0_0;
L_000001b97a1e5930 .array/port v000001b97a17a2d0, L_000001b97a1e6830;
L_000001b97a1e6830 .part v000001b97a1cc650_0, 2, 30;
S_000001b97a1470a0 .scope module, "imem" "imem" 4 13, 6 1 0, S_000001b97a115a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001b97a154670 .functor BUFZ 32, L_000001b97a1e7690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b97a17a050 .array "RAM", 0 63, 31 0;
v000001b97a1790b0_0 .net *"_ivl_0", 31 0, L_000001b97a1e7690;  1 drivers
v000001b97a17a370_0 .net *"_ivl_3", 29 0, L_000001b97a1e7730;  1 drivers
v000001b97a179150_0 .net "a", 31 0, v000001b97a1cc0b0_0;  alias, 1 drivers
v000001b97a178e30_0 .net "rd", 31 0, L_000001b97a154670;  alias, 1 drivers
L_000001b97a1e7690 .array/port v000001b97a17a050, L_000001b97a1e7730;
L_000001b97a1e7730 .part v000001b97a1cc0b0_0, 2, 30;
S_000001b97a147230 .scope module, "rvsingle" "riscvsingle" 4 8, 7 1 0, S_000001b97a115a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001b97a1e43c0_0 .net "ALUControl", 2 0, v000001b97a179290_0;  1 drivers
v000001b97a1e46e0_0 .net "ALUResult", 31 0, v000001b97a1cc650_0;  alias, 1 drivers
v000001b97a1e39c0_0 .net "ALUSrc", 0 0, v000001b97a1795b0_0;  1 drivers
v000001b97a1e4320_0 .net "ImmSrc", 1 0, v000001b97a17a4b0_0;  1 drivers
v000001b97a1e5180_0 .net "Instr", 31 0, L_000001b97a154670;  alias, 1 drivers
v000001b97a1e3a60_0 .net "Jump", 0 0, v000001b97a178ed0_0;  1 drivers
v000001b97a1e5220_0 .net "MemWrite", 0 0, v000001b97a1796f0_0;  alias, 1 drivers
v000001b97a1e4dc0_0 .net "PC", 31 0, v000001b97a1cc0b0_0;  alias, 1 drivers
v000001b97a1e4640_0 .net "PCSrc", 0 0, L_000001b97a154590;  1 drivers
v000001b97a1e48c0_0 .net "ReadData", 31 0, L_000001b97a153800;  alias, 1 drivers
v000001b97a1e54a0_0 .net "RegWrite", 0 0, v000001b97a17aaf0_0;  1 drivers
v000001b97a1e5540_0 .net "ResultSrc", 1 0, v000001b97a178f70_0;  1 drivers
v000001b97a1e4a00_0 .net "WriteData", 31 0, L_000001b97a1e6ab0;  alias, 1 drivers
v000001b97a1e5680_0 .net "Zero", 0 0, L_000001b97a1e5bb0;  1 drivers
v000001b97a1e55e0_0 .net "clk", 0 0, v000001b97a1e5890_0;  alias, 1 drivers
v000001b97a1e3b00_0 .net "reset", 0 0, v000001b97a1e72d0_0;  alias, 1 drivers
L_000001b97a1e6650 .part L_000001b97a154670, 0, 7;
L_000001b97a1e6d30 .part L_000001b97a154670, 12, 3;
L_000001b97a1e7190 .part L_000001b97a154670, 30, 1;
S_000001b97a140800 .scope module, "c" "controller" 7 13, 8 1 0, S_000001b97a147230;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_000001b97a1542f0 .functor AND 1, v000001b97a179790_0, L_000001b97a1e5bb0, C4<1>, C4<1>;
L_000001b97a154590 .functor OR 1, L_000001b97a1542f0, v000001b97a178ed0_0, C4<0>, C4<0>;
v000001b97a17a550_0 .net "ALUControl", 2 0, v000001b97a179290_0;  alias, 1 drivers
v000001b97a17a730_0 .net "ALUOp", 1 0, v000001b97a179970_0;  1 drivers
v000001b97a179b50_0 .net "ALUSrc", 0 0, v000001b97a1795b0_0;  alias, 1 drivers
v000001b97a17a7d0_0 .net "Branch", 0 0, v000001b97a179790_0;  1 drivers
v000001b97a179c90_0 .net "ImmSrc", 1 0, v000001b97a17a4b0_0;  alias, 1 drivers
v000001b97a179e70_0 .net "Jump", 0 0, v000001b97a178ed0_0;  alias, 1 drivers
v000001b97a179d30_0 .net "MemWrite", 0 0, v000001b97a1796f0_0;  alias, 1 drivers
v000001b97a17aa50_0 .net "PCSrc", 0 0, L_000001b97a154590;  alias, 1 drivers
v000001b97a17a870_0 .net "RegWrite", 0 0, v000001b97a17aaf0_0;  alias, 1 drivers
v000001b97a179dd0_0 .net "ResultSrc", 1 0, v000001b97a178f70_0;  alias, 1 drivers
v000001b97a17a9b0_0 .net "Zero", 0 0, L_000001b97a1e5bb0;  alias, 1 drivers
v000001b97a179f10_0 .net *"_ivl_2", 0 0, L_000001b97a1542f0;  1 drivers
v000001b97a17a0f0_0 .net "funct3", 2 0, L_000001b97a1e6d30;  1 drivers
v000001b97a171850_0 .net "funct7b5", 0 0, L_000001b97a1e7190;  1 drivers
v000001b97a1cacb0_0 .net "op", 6 0, L_000001b97a1e6650;  1 drivers
L_000001b97a1e5a70 .part L_000001b97a1e6650, 5, 1;
S_000001b97a140990 .scope module, "ad" "aludec" 8 21, 9 1 0, S_000001b97a140800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_000001b97a1540c0 .functor AND 1, L_000001b97a1e7190, L_000001b97a1e5a70, C4<1>, C4<1>;
v000001b97a179290_0 .var "ALUControl", 2 0;
v000001b97a178d90_0 .net "ALUOp", 1 0, v000001b97a179970_0;  alias, 1 drivers
v000001b97a179a10_0 .net "RtypeSub", 0 0, L_000001b97a1540c0;  1 drivers
v000001b97a179510_0 .net "funct3", 2 0, L_000001b97a1e6d30;  alias, 1 drivers
v000001b97a1793d0_0 .net "funct7b5", 0 0, L_000001b97a1e7190;  alias, 1 drivers
v000001b97a17a690_0 .net "opb5", 0 0, L_000001b97a1e5a70;  1 drivers
E_000001b97a1829c0 .event anyedge, v000001b97a178d90_0, v000001b97a179510_0, v000001b97a179a10_0;
S_000001b97a1402d0 .scope module, "md" "maindec" 8 16, 10 1 0, S_000001b97a140800;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001b97a179970_0 .var "ALUOp", 1 0;
v000001b97a1795b0_0 .var "ALUSrc", 0 0;
v000001b97a179790_0 .var "Branch", 0 0;
v000001b97a17a4b0_0 .var "ImmSrc", 1 0;
v000001b97a178ed0_0 .var "Jump", 0 0;
v000001b97a1796f0_0 .var "MemWrite", 0 0;
v000001b97a17aaf0_0 .var "RegWrite", 0 0;
v000001b97a178f70_0 .var "ResultSrc", 1 0;
v000001b97a179ab0_0 .net "op", 6 0, L_000001b97a1e6650;  alias, 1 drivers
E_000001b97a182040 .event anyedge, v000001b97a179ab0_0;
S_000001b97a140460 .scope module, "dp" "datapath" 7 20, 11 1 0, S_000001b97a147230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v000001b97a1e3ce0_0 .net "ALUControl", 2 0, v000001b97a179290_0;  alias, 1 drivers
v000001b97a1e4500_0 .net "ALUResult", 31 0, v000001b97a1cc650_0;  alias, 1 drivers
v000001b97a1e3d80_0 .net "ALUSrc", 0 0, v000001b97a1795b0_0;  alias, 1 drivers
v000001b97a1e4e60_0 .net "ImmExt", 31 0, v000001b97a1cb750_0;  1 drivers
v000001b97a1e3e20_0 .net "ImmSrc", 1 0, v000001b97a17a4b0_0;  alias, 1 drivers
v000001b97a1e5400_0 .net "Instr", 31 0, L_000001b97a154670;  alias, 1 drivers
v000001b97a1e45a0_0 .net "PC", 31 0, v000001b97a1cc0b0_0;  alias, 1 drivers
v000001b97a1e5720_0 .net "PCNext", 31 0, L_000001b97a1e5c50;  1 drivers
v000001b97a1e52c0_0 .net "PCPlus4", 31 0, L_000001b97a1e7370;  1 drivers
v000001b97a1e4c80_0 .net "PCSrc", 0 0, L_000001b97a154590;  alias, 1 drivers
v000001b97a1e4fa0_0 .net "PCTarget", 31 0, L_000001b97a1e7050;  1 drivers
v000001b97a1e4820_0 .net "ReadData", 31 0, L_000001b97a153800;  alias, 1 drivers
v000001b97a1e4d20_0 .net "RegWrite", 0 0, v000001b97a17aaf0_0;  alias, 1 drivers
v000001b97a1e5360_0 .net "Result", 31 0, v000001b97a1cbe30_0;  1 drivers
v000001b97a1e40a0_0 .net "ResultSrc", 1 0, v000001b97a178f70_0;  alias, 1 drivers
v000001b97a1e4140_0 .net "SrcA", 31 0, L_000001b97a1e7230;  1 drivers
v000001b97a1e5040_0 .net "SrcB", 31 0, L_000001b97a1e5ed0;  1 drivers
v000001b97a1e4780_0 .net "WriteData", 31 0, L_000001b97a1e6ab0;  alias, 1 drivers
v000001b97a1e41e0_0 .net "Zero", 0 0, L_000001b97a1e5bb0;  alias, 1 drivers
v000001b97a1e50e0_0 .net "clk", 0 0, v000001b97a1e5890_0;  alias, 1 drivers
v000001b97a1e4280_0 .net "reset", 0 0, v000001b97a1e72d0_0;  alias, 1 drivers
L_000001b97a1e68d0 .part L_000001b97a154670, 15, 5;
L_000001b97a1e5e30 .part L_000001b97a154670, 20, 5;
L_000001b97a1e75f0 .part L_000001b97a154670, 7, 5;
L_000001b97a1e6c90 .part L_000001b97a154670, 7, 25;
S_000001b97a120ec0 .scope module, "alu" "alu" 11 37, 12 1 0, S_000001b97a140460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_000001b97a1e7ae0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b97a1cc010_0 .net/2u *"_ivl_0", 31 0, L_000001b97a1e7ae0;  1 drivers
v000001b97a1cb110_0 .net "a", 31 0, L_000001b97a1e7230;  alias, 1 drivers
v000001b97a1cb2f0_0 .net "b", 31 0, L_000001b97a1e5ed0;  alias, 1 drivers
v000001b97a1cb890_0 .net "sel", 2 0, v000001b97a179290_0;  alias, 1 drivers
v000001b97a1cc650_0 .var "y", 31 0;
v000001b97a1cc6f0_0 .net "zero", 0 0, L_000001b97a1e5bb0;  alias, 1 drivers
E_000001b97a182340 .event anyedge, v000001b97a179290_0, v000001b97a1cb110_0, v000001b97a1cb2f0_0;
L_000001b97a1e5bb0 .cmp/eq 32, v000001b97a1cc650_0, L_000001b97a1e7ae0;
S_000001b97a121050 .scope module, "ext" "extend" 11 33, 13 1 0, S_000001b97a140460;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001b97a1cb750_0 .var "immext", 31 0;
v000001b97a1cba70_0 .net "immsrc", 1 0, v000001b97a17a4b0_0;  alias, 1 drivers
v000001b97a1cad50_0 .net "instr", 31 7, L_000001b97a1e6c90;  1 drivers
E_000001b97a182080 .event anyedge, v000001b97a17a4b0_0, v000001b97a1cad50_0;
S_000001b97a146090 .scope module, "pcadd4" "adder" 11 21, 14 1 0, S_000001b97a140460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001b97a1cc510_0 .net "a", 31 0, v000001b97a1cc0b0_0;  alias, 1 drivers
L_000001b97a1e7858 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b97a1cbc50_0 .net "b", 31 0, L_000001b97a1e7858;  1 drivers
v000001b97a1cc970_0 .net "y", 31 0, L_000001b97a1e7370;  alias, 1 drivers
L_000001b97a1e7370 .arith/sum 32, v000001b97a1cc0b0_0, L_000001b97a1e7858;
S_000001b97a146220 .scope module, "pcaddbranch" "adder" 11 22, 14 1 0, S_000001b97a140460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001b97a1cb390_0 .net "a", 31 0, v000001b97a1cc0b0_0;  alias, 1 drivers
v000001b97a1cae90_0 .net "b", 31 0, v000001b97a1cb750_0;  alias, 1 drivers
v000001b97a1cc290_0 .net "y", 31 0, L_000001b97a1e7050;  alias, 1 drivers
L_000001b97a1e7050 .arith/sum 32, v000001b97a1cc0b0_0, v000001b97a1cb750_0;
S_000001b97a13aef0 .scope module, "pcmux" "mux2" 11 23, 15 1 0, S_000001b97a140460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001b97a181e80 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001b97a1cb9d0_0 .net "d0", 31 0, L_000001b97a1e7370;  alias, 1 drivers
v000001b97a1cc830_0 .net "d1", 31 0, L_000001b97a1e7050;  alias, 1 drivers
v000001b97a1cb430_0 .net "s", 0 0, L_000001b97a154590;  alias, 1 drivers
v000001b97a1cca10_0 .net "y", 31 0, L_000001b97a1e5c50;  alias, 1 drivers
L_000001b97a1e5c50 .functor MUXZ 32, L_000001b97a1e7370, L_000001b97a1e7050, L_000001b97a154590, C4<>;
S_000001b97a13b080 .scope module, "pcreg" "flopr" 11 20, 16 1 0, S_000001b97a140460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001b97a1822c0 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v000001b97a1cc150_0 .net "clk", 0 0, v000001b97a1e5890_0;  alias, 1 drivers
v000001b97a1cb4d0_0 .net "d", 31 0, L_000001b97a1e5c50;  alias, 1 drivers
v000001b97a1cc0b0_0 .var "q", 31 0;
v000001b97a1cbed0_0 .net "reset", 0 0, v000001b97a1e72d0_0;  alias, 1 drivers
E_000001b97a182640 .event posedge, v000001b97a1cbed0_0, v000001b97a178cf0_0;
S_000001b97a13b6c0 .scope module, "resultmux" "mux3" 11 38, 17 1 0, S_000001b97a140460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001b97a182b40 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v000001b97a1cbb10_0 .net "d0", 31 0, v000001b97a1cc650_0;  alias, 1 drivers
v000001b97a1cc330_0 .net "d1", 31 0, L_000001b97a153800;  alias, 1 drivers
v000001b97a1cbbb0_0 .net "d2", 31 0, L_000001b97a1e7370;  alias, 1 drivers
v000001b97a1ccb50_0 .net "s", 1 0, v000001b97a178f70_0;  alias, 1 drivers
v000001b97a1cbe30_0 .var "y", 31 0;
E_000001b97a182380 .event anyedge, v000001b97a178f70_0, v000001b97a179330_0, v000001b97a179010_0, v000001b97a1cc970_0;
S_000001b97a1e3040 .scope module, "rf" "regfile" 11 26, 18 1 0, S_000001b97a140460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001b97a1cb070_0 .net *"_ivl_0", 31 0, L_000001b97a1e6fb0;  1 drivers
v000001b97a1cb1b0_0 .net *"_ivl_10", 6 0, L_000001b97a1e6970;  1 drivers
L_000001b97a1e7930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b97a1cbcf0_0 .net *"_ivl_13", 1 0, L_000001b97a1e7930;  1 drivers
L_000001b97a1e7978 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b97a1cb250_0 .net/2u *"_ivl_14", 31 0, L_000001b97a1e7978;  1 drivers
v000001b97a1cc3d0_0 .net *"_ivl_18", 31 0, L_000001b97a1e5cf0;  1 drivers
L_000001b97a1e79c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b97a1cb6b0_0 .net *"_ivl_21", 26 0, L_000001b97a1e79c0;  1 drivers
L_000001b97a1e7a08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b97a1cb7f0_0 .net/2u *"_ivl_22", 31 0, L_000001b97a1e7a08;  1 drivers
v000001b97a1cc1f0_0 .net *"_ivl_24", 0 0, L_000001b97a1e6bf0;  1 drivers
v000001b97a1cb570_0 .net *"_ivl_26", 31 0, L_000001b97a1e74b0;  1 drivers
v000001b97a1cc470_0 .net *"_ivl_28", 6 0, L_000001b97a1e7550;  1 drivers
L_000001b97a1e78a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b97a1caf30_0 .net *"_ivl_3", 26 0, L_000001b97a1e78a0;  1 drivers
L_000001b97a1e7a50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b97a1cadf0_0 .net *"_ivl_31", 1 0, L_000001b97a1e7a50;  1 drivers
L_000001b97a1e7a98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b97a1cb610_0 .net/2u *"_ivl_32", 31 0, L_000001b97a1e7a98;  1 drivers
L_000001b97a1e78e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b97a1cafd0_0 .net/2u *"_ivl_4", 31 0, L_000001b97a1e78e8;  1 drivers
v000001b97a1cbd90_0 .net *"_ivl_6", 0 0, L_000001b97a1e6dd0;  1 drivers
v000001b97a1cc5b0_0 .net *"_ivl_8", 31 0, L_000001b97a1e70f0;  1 drivers
v000001b97a1cc790_0 .net "a1", 4 0, L_000001b97a1e68d0;  1 drivers
v000001b97a1cb930_0 .net "a2", 4 0, L_000001b97a1e5e30;  1 drivers
v000001b97a1cbf70_0 .net "a3", 4 0, L_000001b97a1e75f0;  1 drivers
v000001b97a1cc8d0_0 .net "clk", 0 0, v000001b97a1e5890_0;  alias, 1 drivers
v000001b97a1ccab0_0 .net "rd1", 31 0, L_000001b97a1e7230;  alias, 1 drivers
v000001b97a1e4f00_0 .net "rd2", 31 0, L_000001b97a1e6ab0;  alias, 1 drivers
v000001b97a1e3880 .array "rf", 0 31, 31 0;
v000001b97a1e3ec0_0 .net "wd3", 31 0, v000001b97a1cbe30_0;  alias, 1 drivers
v000001b97a1e4460_0 .net "we3", 0 0, v000001b97a17aaf0_0;  alias, 1 drivers
L_000001b97a1e6fb0 .concat [ 5 27 0 0], L_000001b97a1e68d0, L_000001b97a1e78a0;
L_000001b97a1e6dd0 .cmp/ne 32, L_000001b97a1e6fb0, L_000001b97a1e78e8;
L_000001b97a1e70f0 .array/port v000001b97a1e3880, L_000001b97a1e6970;
L_000001b97a1e6970 .concat [ 5 2 0 0], L_000001b97a1e68d0, L_000001b97a1e7930;
L_000001b97a1e7230 .functor MUXZ 32, L_000001b97a1e7978, L_000001b97a1e70f0, L_000001b97a1e6dd0, C4<>;
L_000001b97a1e5cf0 .concat [ 5 27 0 0], L_000001b97a1e5e30, L_000001b97a1e79c0;
L_000001b97a1e6bf0 .cmp/ne 32, L_000001b97a1e5cf0, L_000001b97a1e7a08;
L_000001b97a1e74b0 .array/port v000001b97a1e3880, L_000001b97a1e7550;
L_000001b97a1e7550 .concat [ 5 2 0 0], L_000001b97a1e5e30, L_000001b97a1e7a50;
L_000001b97a1e6ab0 .functor MUXZ 32, L_000001b97a1e7a98, L_000001b97a1e74b0, L_000001b97a1e6bf0, C4<>;
S_000001b97a1e2870 .scope module, "srcbmux" "mux2" 11 36, 15 1 0, S_000001b97a140460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001b97a182a00 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001b97a1e3f60_0 .net "d0", 31 0, L_000001b97a1e6ab0;  alias, 1 drivers
v000001b97a1e3920_0 .net "d1", 31 0, v000001b97a1cb750_0;  alias, 1 drivers
v000001b97a1e4960_0 .net "s", 0 0, v000001b97a1795b0_0;  alias, 1 drivers
v000001b97a1e4000_0 .net "y", 31 0, L_000001b97a1e5ed0;  alias, 1 drivers
L_000001b97a1e5ed0 .functor MUXZ 32, L_000001b97a1e6ab0, v000001b97a1cb750_0, v000001b97a1795b0_0, C4<>;
    .scope S_000001b97a1788a0;
T_0 ;
    %file_line 2 9 "Event wait (@) statement.";
    %wait E_000001b97a181e40;
    %file_line 2 10 "If statement.";
    %load/vec4 v000001b97a1791f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %file_line 2 10 "Nonblocking assignment.";
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b97a179470_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %file_line 2 11 "If statement.";
    %load/vec4 v000001b97a179fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %file_line 2 11 "Nonblocking assignment.";
    %load/vec4 v000001b97a1798d0_0;
    %assign/vec4 v000001b97a179470_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b97a1402d0;
T_1 ;
    %file_line 10 10 "Event wait (@) statement.";
    %wait E_000001b97a182040;
    %file_line 10 11 "Case statement.";
    %load/vec4 v000001b97a179ab0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %file_line 10 18 "Blocking assignment.";
    %pushi/vec4 2047, 2047, 11;
    %split/vec4 1;
    %store/vec4 v000001b97a178ed0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a179970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a179790_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a178f70_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a1796f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b97a1795b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a17a4b0_0, 0, 2;
    %store/vec4 v000001b97a17aaf0_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %file_line 10 12 "Blocking assignment.";
    %pushi/vec4 1168, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b97a178ed0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a179970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a179790_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a178f70_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a1796f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b97a1795b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a17a4b0_0, 0, 2;
    %store/vec4 v000001b97a17aaf0_0, 0, 1;
    %jmp T_1.7;
T_1.1 ;
    %file_line 10 13 "Blocking assignment.";
    %pushi/vec4 448, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b97a178ed0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a179970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a179790_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a178f70_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a1796f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b97a1795b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a17a4b0_0, 0, 2;
    %store/vec4 v000001b97a17aaf0_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %file_line 10 14 "Blocking assignment.";
    %pushi/vec4 1796, 768, 11;
    %split/vec4 1;
    %store/vec4 v000001b97a178ed0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a179970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a179790_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a178f70_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a1796f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b97a1795b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a17a4b0_0, 0, 2;
    %store/vec4 v000001b97a17aaf0_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %file_line 10 15 "Blocking assignment.";
    %pushi/vec4 522, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b97a178ed0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a179970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a179790_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a178f70_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a1796f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b97a1795b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a17a4b0_0, 0, 2;
    %store/vec4 v000001b97a17aaf0_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %file_line 10 16 "Blocking assignment.";
    %pushi/vec4 1156, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b97a178ed0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a179970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a179790_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a178f70_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a1796f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b97a1795b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a17a4b0_0, 0, 2;
    %store/vec4 v000001b97a17aaf0_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %file_line 10 17 "Blocking assignment.";
    %pushi/vec4 1825, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b97a178ed0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a179970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a179790_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a178f70_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b97a1796f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b97a1795b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001b97a17a4b0_0, 0, 2;
    %store/vec4 v000001b97a17aaf0_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b97a140990;
T_2 ;
    %file_line 9 11 "Event wait (@) statement.";
    %wait E_000001b97a1829c0;
    %file_line 9 12 "Case statement.";
    %load/vec4 v000001b97a178d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %file_line 9 15 "Case statement.";
    %load/vec4 v000001b97a179510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %file_line 9 20 "Blocking assignment.";
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001b97a179290_0, 0, 3;
    %jmp T_2.9;
T_2.4 ;
    %file_line 9 16 "Blocking assignment.";
    %load/vec4 v000001b97a179a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v000001b97a179290_0, 0, 3;
    %jmp T_2.9;
T_2.5 ;
    %file_line 9 17 "Blocking assignment.";
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b97a179290_0, 0, 3;
    %jmp T_2.9;
T_2.6 ;
    %file_line 9 18 "Blocking assignment.";
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b97a179290_0, 0, 3;
    %jmp T_2.9;
T_2.7 ;
    %file_line 9 19 "Blocking assignment.";
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b97a179290_0, 0, 3;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %file_line 9 13 "Blocking assignment.";
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b97a179290_0, 0, 3;
    %jmp T_2.3;
T_2.1 ;
    %file_line 9 14 "Blocking assignment.";
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b97a179290_0, 0, 3;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b97a13b080;
T_3 ;
    %file_line 16 9 "Event wait (@) statement.";
    %wait E_000001b97a182640;
    %file_line 16 10 "If statement.";
    %load/vec4 v000001b97a1cbed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %file_line 16 10 "Nonblocking assignment.";
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b97a1cc0b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %file_line 16 11 "Nonblocking assignment.";
    %load/vec4 v000001b97a1cb4d0_0;
    %assign/vec4 v000001b97a1cc0b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b97a1e3040;
T_4 ;
    %file_line 18 10 "Event wait (@) statement.";
    %wait E_000001b97a1824c0;
    %file_line 18 11 "If statement.";
    %load/vec4 v000001b97a1e4460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %file_line 18 12 "Nonblocking assignment.";
    %load/vec4 v000001b97a1e3ec0_0;
    %load/vec4 v000001b97a1cbf70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b97a1e3880, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b97a121050;
T_5 ;
    %file_line 13 7 "Event wait (@) statement.";
    %wait E_000001b97a182080;
    %file_line 13 8 "Case statement.";
    %load/vec4 v000001b97a1cba70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %file_line 13 17 "Blocking assignment.";
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001b97a1cb750_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %file_line 13 10 "Blocking assignment.";
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b97a1cb750_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %file_line 13 12 "Blocking assignment.";
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b97a1cb750_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %file_line 13 14 "Blocking assignment.";
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001b97a1cb750_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %file_line 13 16 "Blocking assignment.";
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b97a1cad50_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001b97a1cb750_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b97a120ec0;
T_6 ;
    %file_line 12 8 "Event wait (@) statement.";
    %wait E_000001b97a182340;
    %file_line 12 9 "Case statement.";
    %load/vec4 v000001b97a1cb890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %file_line 12 15 "Blocking assignment.";
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b97a1cc650_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %file_line 12 10 "Blocking assignment.";
    %load/vec4 v000001b97a1cb110_0;
    %load/vec4 v000001b97a1cb2f0_0;
    %add;
    %store/vec4 v000001b97a1cc650_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %file_line 12 11 "Blocking assignment.";
    %load/vec4 v000001b97a1cb110_0;
    %load/vec4 v000001b97a1cb2f0_0;
    %sub;
    %store/vec4 v000001b97a1cc650_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %file_line 12 12 "Blocking assignment.";
    %load/vec4 v000001b97a1cb110_0;
    %load/vec4 v000001b97a1cb2f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v000001b97a1cc650_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %file_line 12 13 "Blocking assignment.";
    %load/vec4 v000001b97a1cb110_0;
    %load/vec4 v000001b97a1cb2f0_0;
    %or;
    %store/vec4 v000001b97a1cc650_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %file_line 12 14 "Blocking assignment.";
    %load/vec4 v000001b97a1cb110_0;
    %load/vec4 v000001b97a1cb2f0_0;
    %and;
    %store/vec4 v000001b97a1cc650_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b97a13b6c0;
T_7 ;
    %file_line 17 9 "Event wait (@) statement.";
    %wait E_000001b97a182380;
    %file_line 17 10 "Case statement.";
    %load/vec4 v000001b97a1ccb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %file_line 17 14 "Blocking assignment.";
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001b97a1cbe30_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %file_line 17 11 "Blocking assignment.";
    %load/vec4 v000001b97a1cbb10_0;
    %store/vec4 v000001b97a1cbe30_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %file_line 17 12 "Blocking assignment.";
    %load/vec4 v000001b97a1cc330_0;
    %store/vec4 v000001b97a1cbe30_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %file_line 17 13 "Blocking assignment.";
    %load/vec4 v000001b97a1cbbb0_0;
    %store/vec4 v000001b97a1cbe30_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b97a1470a0;
T_8 ;
    %file_line 6 8 "System task call.";
    %vpi_call 6 8 "$readmemh", "riscvtest.txt", v000001b97a17a050 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001b97a115bd0;
T_9 ;
    %file_line 5 10 "Event wait (@) statement.";
    %wait E_000001b97a1824c0;
    %file_line 5 11 "If statement.";
    %load/vec4 v000001b97a17a230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %file_line 5 12 "Nonblocking assignment.";
    %load/vec4 v000001b97a17a190_0;
    %load/vec4 v000001b97a179330_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b97a17a2d0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b97a17dad0;
T_10 ;
    %file_line 3 17 "Nonblocking assignment.";
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b97a1e72d0_0, 0;
    %file_line 3 18 "Delay statement.";
    %delay 22, 0;
    %file_line 3 19 "Nonblocking assignment.";
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b97a1e72d0_0, 0;
    %end;
    .thread T_10;
    .scope S_000001b97a17dad0;
T_11 ;
    %file_line 3 23 "Nonblocking assignment.";
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b97a1e5890_0, 0;
    %file_line 3 24 "Delay statement.";
    %delay 5, 0;
    %file_line 3 25 "Nonblocking assignment.";
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b97a1e5890_0, 0;
    %file_line 3 26 "Delay statement.";
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b97a17dad0;
T_12 ;
    %file_line 3 30 "Event wait (@) statement.";
    %wait E_000001b97a182700;
    %file_line 3 31 "System task call.";
    %vpi_call 3 31 "$display", "At time %t: DataAdr = %0d, WriteData = %0d, MemWrite = %0b", $time, v000001b97a1e6b50_0, v000001b97a1e6290_0, v000001b97a1e5b10_0 {0 0 0};
    %file_line 3 32 "If statement.";
    %load/vec4 v000001b97a1e5b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %file_line 3 33 "System task call.";
    %vpi_call 3 33 "$display", "Memory Write: Address = %0d, Data = %0d", v000001b97a1e6b50_0, v000001b97a1e6290_0 {0 0 0};
    %file_line 3 34 "If statement.";
    %load/vec4 v000001b97a1e6b50_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_12.4, 6;
    %load/vec4 v000001b97a1e6290_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %file_line 3 35 "System task call.";
    %vpi_call 3 35 "$display", "Simulation succeeded" {0 0 0};
    %file_line 3 36 "System task call.";
    %vpi_call 3 36 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %file_line 3 37 "If statement.";
    %load/vec4 v000001b97a1e6b50_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_12.5, 6;
    %file_line 3 38 "System task call.";
    %vpi_call 3 38 "$display", "Simulation failed at Address = %0d, Data = %0d", v000001b97a1e6b50_0, v000001b97a1e6290_0 {0 0 0};
    %file_line 3 39 "System task call.";
    %vpi_call 3 39 "$stop" {0 0 0};
T_12.5 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b97a17dad0;
T_13 ;
    %file_line 3 47 "Delay statement.";
    %delay 25, 0;
    %file_line 3 50 "Blocking assignment.";
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 51 "Blocking assignment.";
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 52 "Blocking assignment.";
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 53 "Blocking assignment.";
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 54 "Blocking assignment.";
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 55 "Blocking assignment.";
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 56 "Blocking assignment.";
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 57 "Blocking assignment.";
    %pushi/vec4 1000, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 58 "Blocking assignment.";
    %pushi/vec4 999, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 59 "Blocking assignment.";
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 60 "Blocking assignment.";
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 61 "Blocking assignment.";
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 62 "Blocking assignment.";
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 63 "Blocking assignment.";
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 64 "Blocking assignment.";
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 65 "Blocking assignment.";
    %pushi/vec4 200, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 66 "Blocking assignment.";
    %pushi/vec4 3300, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 67 "Blocking assignment.";
    %pushi/vec4 250, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 68 "Blocking assignment.";
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 69 "Blocking assignment.";
    %pushi/vec4 75, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 72 "Blocking assignment.";
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 73 "Blocking assignment.";
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 74 "Blocking assignment.";
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 75 "Blocking assignment.";
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 76 "Blocking assignment.";
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 77 "Blocking assignment.";
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 78 "Blocking assignment.";
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 79 "Blocking assignment.";
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 80 "Blocking assignment.";
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 81 "Blocking assignment.";
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 82 "Blocking assignment.";
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 83 "Blocking assignment.";
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 84 "Blocking assignment.";
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 85 "Blocking assignment.";
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 86 "Blocking assignment.";
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 87 "Blocking assignment.";
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 88 "Blocking assignment.";
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 89 "Blocking assignment.";
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 90 "Blocking assignment.";
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 91 "Blocking assignment.";
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 94 "Blocking assignment.";
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b97a1e6f10_0, 0, 32;
    %file_line 3 94 "While statement.";
T_13.0 ;
    %load/vec4 v000001b97a1e6f10_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_13.1, 5;
    %file_line 3 95 "Blocking assignment.";
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v000001b97a1e6f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001b97a17a2d0, 4, 0;
    %file_line 3 94 "Blocking assignment.";
    %load/vec4 v000001b97a1e6f10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b97a1e6f10_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %file_line 3 98 "System task call.";
    %vpi_call 3 98 "$dumpfile", "riscvtest.vcd" {0 0 0};
    %file_line 3 99 "System task call.";
    %vpi_call 3 99 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b97a17dad0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "testbench.v";
    "top.v";
    "dmem.v";
    "imem.v";
    "riscvsingle.v";
    "controller.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "extend.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "mux3.v";
    "regfile.v";
