Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr  4 19:08:31 2023
| Host         : LYC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file example_ibert_7series_gtx_0_timing_summary_routed.rpt -pb example_ibert_7series_gtx_0_timing_summary_routed.pb -rpx example_ibert_7series_gtx_0_timing_summary_routed.rpx -warn_on_violation
| Design       : example_ibert_7series_gtx_0
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.200        0.000                      0                42655        0.053        0.000                      0                42655        1.100        0.000                       0                 26364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
D_CLK        {0.000 2.500}        5.000           200.000         
  clkfbout   {0.000 2.500}        5.000           200.000         
  dclk_mmcm  {0.000 5.000}        10.000          100.000         
J_CLK        {0.000 15.000}       30.000          33.333          
Q0_RXCLK0    {0.000 12.800}       25.600          39.063          
Q0_RXCLK1    {0.000 12.800}       25.600          39.063          
Q0_RXCLK2    {0.000 12.800}       25.600          39.063          
Q0_RXCLK3    {0.000 12.800}       25.600          39.063          
Q0_TX0       {0.000 12.800}       25.600          39.063          
Q1_RXCLK0    {0.000 12.800}       25.600          39.063          
Q1_RXCLK1    {0.000 12.800}       25.600          39.063          
Q1_RXCLK2    {0.000 12.800}       25.600          39.063          
Q1_RXCLK3    {0.000 12.800}       25.600          39.063          
Q1_TX0       {0.000 12.800}       25.600          39.063          
REFCLK0_0    {0.000 4.000}        8.000           125.000         
REFCLK0_1    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
D_CLK                                                                                                                                                           1.100        0.000                       0                     2  
  clkfbout                                                                                                                                                      3.929        0.000                       0                     2  
  dclk_mmcm         1.200        0.000                      0                28606        0.059        0.000                      0                28606        4.232        0.000                       0                 17563  
J_CLK              26.203        0.000                      0                  567        0.053        0.000                      0                  567       14.232        0.000                       0                   288  
Q0_RXCLK0          22.422        0.000                      0                 1080        0.078        0.000                      0                 1080       12.158        0.000                       0                   731  
Q0_RXCLK1          22.247        0.000                      0                 1080        0.074        0.000                      0                 1080       12.158        0.000                       0                   731  
Q0_RXCLK2          22.028        0.000                      0                 1080        0.086        0.000                      0                 1080       12.158        0.000                       0                   731  
Q0_RXCLK3          22.265        0.000                      0                 1080        0.098        0.000                      0                 1080       12.158        0.000                       0                   731  
Q0_TX0             22.298        0.000                      0                 2268        0.108        0.000                      0                 2268       12.400        0.000                       0                  1322  
Q1_RXCLK0          22.504        0.000                      0                 1080        0.091        0.000                      0                 1080       12.158        0.000                       0                   731  
Q1_RXCLK1          22.306        0.000                      0                 1080        0.090        0.000                      0                 1080       12.158        0.000                       0                   731  
Q1_RXCLK2          22.411        0.000                      0                 1080        0.091        0.000                      0                 1080       12.158        0.000                       0                   731  
Q1_RXCLK3          22.706        0.000                      0                 1080        0.100        0.000                      0                 1080       12.158        0.000                       0                   731  
Q1_TX0             22.341        0.000                      0                 2268        0.086        0.000                      0                 2268       12.400        0.000                       0                  1322  
REFCLK0_0                                                                                                                                                       6.462        0.000                       0                     6  
REFCLK0_1                                                                                                                                                       6.462        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  J_CLK              J_CLK                   27.031        0.000                      0                  102        0.257        0.000                      0                  102  
**async_default**  Q0_RXCLK0          Q0_RXCLK0               24.729        0.000                      0                    8        0.313        0.000                      0                    8  
**async_default**  Q0_RXCLK1          Q0_RXCLK1               24.792        0.000                      0                    8        0.285        0.000                      0                    8  
**async_default**  Q0_RXCLK2          Q0_RXCLK2               24.602        0.000                      0                    8        0.377        0.000                      0                    8  
**async_default**  Q0_RXCLK3          Q0_RXCLK3               24.415        0.000                      0                    8        0.406        0.000                      0                    8  
**async_default**  Q1_RXCLK0          Q1_RXCLK0               24.197        0.000                      0                    8        0.592        0.000                      0                    8  
**async_default**  Q1_RXCLK1          Q1_RXCLK1               24.709        0.000                      0                    8        0.302        0.000                      0                    8  
**async_default**  Q1_RXCLK2          Q1_RXCLK2               24.713        0.000                      0                    8        0.322        0.000                      0                    8  
**async_default**  Q1_RXCLK3          Q1_RXCLK3               24.651        0.000                      0                    8        0.316        0.000                      0                    8  
**async_default**  dclk_mmcm          dclk_mmcm                6.806        0.000                      0                  140        0.139        0.000                      0                  140  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  D_CLK
  To Clock:  D_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLKP_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 0.223ns (2.589%)  route 8.389ns (97.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.585ns = ( 18.585 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         8.389    17.837    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X105Y141       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.279    18.585    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X105Y141       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_rep/C
                         clock pessimism              0.540    19.124    
                         clock uncertainty           -0.066    19.058    
    SLICE_X105Y141       FDRE (Setup_fdre_C_D)       -0.022    19.036    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                         -17.837    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 0.223ns (2.622%)  route 8.282ns (97.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.583ns = ( 18.583 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         8.282    17.730    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X105Y137       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.277    18.583    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X105Y137       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_rep/C
                         clock pessimism              0.540    19.122    
                         clock uncertainty           -0.066    19.056    
    SLICE_X105Y137       FDRE (Setup_fdre_C_D)       -0.022    19.034    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                         -17.730    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 0.223ns (2.698%)  route 8.044ns (97.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 18.587 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         8.044    17.491    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X116Y136       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.281    18.587    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X116Y136       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                         clock pessimism              0.540    19.126    
                         clock uncertainty           -0.066    19.060    
    SLICE_X116Y136       FDRE (Setup_fdre_C_D)       -0.002    19.058    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                         -17.491    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.223ns (2.697%)  route 8.045ns (97.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 18.643 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=145, routed)         8.045    17.492    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X139Y141       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.337    18.643    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X139Y141       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                         clock pessimism              0.540    19.182    
                         clock uncertainty           -0.066    19.116    
    SLICE_X139Y141       FDRE (Setup_fdre_C_D)       -0.022    19.094    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 0.266ns (3.349%)  route 7.678ns (96.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 18.645 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=145, routed)         7.287    16.735    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X136Y147       LUT3 (Prop_lut3_I0_O)        0.043    16.778 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=5, routed)           0.391    17.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251
    SLICE_X134Y146       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.339    18.645    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X134Y146       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[9]/C
                         clock pessimism              0.540    19.184    
                         clock uncertainty           -0.066    19.118    
    SLICE_X134Y146       FDSE (Setup_fdse_C_S)       -0.281    18.837    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[9]
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.266ns (3.355%)  route 7.663ns (96.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 18.645 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.346    16.793    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y149       LUT3 (Prop_lut3_I0_O)        0.043    16.836 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.317    17.153    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.339    18.645    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism              0.540    19.184    
                         clock uncertainty           -0.066    19.118    
    SLICE_X136Y149       FDRE (Setup_fdre_C_R)       -0.281    18.837    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                         -17.153    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.266ns (3.355%)  route 7.663ns (96.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 18.645 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.346    16.793    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y149       LUT3 (Prop_lut3_I0_O)        0.043    16.836 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.317    17.153    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.339    18.645    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/C
                         clock pessimism              0.540    19.184    
                         clock uncertainty           -0.066    19.118    
    SLICE_X136Y149       FDRE (Setup_fdre_C_R)       -0.281    18.837    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                         -17.153    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.266ns (3.355%)  route 7.663ns (96.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 18.645 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.346    16.793    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y149       LUT3 (Prop_lut3_I0_O)        0.043    16.836 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.317    17.153    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.339    18.645    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/C
                         clock pessimism              0.540    19.184    
                         clock uncertainty           -0.066    19.118    
    SLICE_X136Y149       FDRE (Setup_fdre_C_R)       -0.281    18.837    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                         -17.153    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.266ns (3.355%)  route 7.663ns (96.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 18.645 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.346    16.793    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y149       LUT3 (Prop_lut3_I0_O)        0.043    16.836 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.317    17.153    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.339    18.645    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism              0.540    19.184    
                         clock uncertainty           -0.066    19.118    
    SLICE_X136Y149       FDRE (Setup_fdre_C_R)       -0.281    18.837    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                         -17.153    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.266ns (3.355%)  route 7.663ns (96.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 18.645 - 10.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.379     9.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X81Y293        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y293        FDRE (Prop_fdre_C_Q)         0.223     9.447 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.346    16.793    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y149       LUT3 (Prop_lut3_I0_O)        0.043    16.836 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.317    17.153    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.339    18.645    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/C
                         clock pessimism              0.540    19.184    
                         clock uncertainty           -0.066    19.118    
    SLICE_X136Y149       FDRE (Setup_fdre_C_R)       -0.281    18.837    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                         -17.153    
  -------------------------------------------------------------------
                         slack                                  1.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.333ns (77.917%)  route 0.094ns (22.083%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.574     4.061    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y247       FDRE (Prop_fdre_C_Q)         0.100     4.161 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/Q
                         net (fo=1, routed)           0.094     4.254    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg_n_251_[9]
    SLICE_X125Y247       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.396 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1_n_251
    SLICE_X125Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.421 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.421    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1_n_251
    SLICE_X125Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.446 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.447    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1_n_251
    SLICE_X125Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.488 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.488    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/in6[21]
    SLICE_X125Y250       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.879     4.864    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y250       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[21]/C
                         clock pessimism             -0.507     4.358    
    SLICE_X125Y250       FDRE (Hold_fdre_C_D)         0.071     4.429    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.488    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30E/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.091ns (35.756%)  route 0.164ns (64.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.517     4.004    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/S_DCLK_O
    SLICE_X81Y223        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y223        FDRE (Prop_fdre_C_Q)         0.091     4.095 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[6]/Q
                         net (fo=2, routed)           0.164     4.258    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30E/I_EN_STAT_EQ1.U_STAT/DIN_I[6]
    SLICE_X76Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30E/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.714     4.699    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30E/I_EN_STAT_EQ1.U_STAT/S_DCLK_I
    SLICE_X76Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30E/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
                         clock pessimism             -0.507     4.193    
    SLICE_X76Y224        FDRE (Hold_fdre_C_D)         0.005     4.198    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30E/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.155ns (34.671%)  route 0.292ns (65.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.607     4.094    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X73Y299        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y299        FDCE (Prop_fdce_C_Q)         0.091     4.185 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=21, routed)          0.292     4.477    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1[3]
    SLICE_X70Y301        LUT2 (Prop_lut2_I0_O)        0.064     4.541 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.000     4.541    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]_0[2]
    SLICE_X70Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.932     4.917    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X70Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.527     4.391    
    SLICE_X70Y301        FDCE (Hold_fdce_C_D)         0.087     4.478    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.478    
                         arrival time                           4.541    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.091ns (32.514%)  route 0.189ns (67.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.744ns
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.545     4.032    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/S_DCLK_I
    SLICE_X112Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y200       FDRE (Prop_fdre_C_Q)         0.091     4.123 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[1]/Q
                         net (fo=1, routed)           0.189     4.312    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1[1]
    SLICE_X112Y199       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.759     4.744    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/S_DCLK_I
    SLICE_X112Y199       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[1]/C
                         clock pessimism             -0.499     4.246    
    SLICE_X112Y199       FDRE (Hold_fdre_C_D)         0.002     4.248    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.248    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.344ns (78.471%)  route 0.094ns (21.529%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.574     4.061    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y247       FDRE (Prop_fdre_C_Q)         0.100     4.161 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/Q
                         net (fo=1, routed)           0.094     4.254    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg_n_251_[9]
    SLICE_X125Y247       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.396 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1_n_251
    SLICE_X125Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.421 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.421    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1_n_251
    SLICE_X125Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.446 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.447    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1_n_251
    SLICE_X125Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.499 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.499    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/in6[23]
    SLICE_X125Y250       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.879     4.864    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y250       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[23]/C
                         clock pessimism             -0.507     4.358    
    SLICE_X125Y250       FDRE (Hold_fdre_C_D)         0.071     4.429    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.091ns (31.567%)  route 0.197ns (68.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.536     4.023    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/S_DCLK_O
    SLICE_X93Y200        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y200        FDRE (Prop_fdre_C_Q)         0.091     4.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[5]/Q
                         net (fo=1, routed)           0.197     4.311    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2[5]
    SLICE_X93Y199        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.749     4.734    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/S_DCLK_O
    SLICE_X93Y199        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[5]/C
                         clock pessimism             -0.499     4.236    
    SLICE_X93Y199        FDRE (Hold_fdre_C_D)         0.002     4.238    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.352ns (78.857%)  route 0.094ns (21.143%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.574     4.061    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y247       FDRE (Prop_fdre_C_Q)         0.100     4.161 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/Q
                         net (fo=1, routed)           0.094     4.254    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg_n_251_[9]
    SLICE_X125Y247       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.396 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1_n_251
    SLICE_X125Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.421 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.421    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1_n_251
    SLICE_X125Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.446 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.447    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1_n_251
    SLICE_X125Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.507 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.507    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/in6[22]
    SLICE_X125Y250       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.879     4.864    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y250       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[22]/C
                         clock pessimism             -0.507     4.358    
    SLICE_X125Y250       FDRE (Hold_fdre_C_D)         0.071     4.429    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.507    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.357ns (79.091%)  route 0.094ns (20.909%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.574     4.061    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y247       FDRE (Prop_fdre_C_Q)         0.100     4.161 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/Q
                         net (fo=1, routed)           0.094     4.254    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg_n_251_[9]
    SLICE_X125Y247       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.396 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1_n_251
    SLICE_X125Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.421 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.421    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1_n_251
    SLICE_X125Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.446 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.447    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1_n_251
    SLICE_X125Y250       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.512 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.512    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/in6[24]
    SLICE_X125Y250       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.879     4.864    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y250       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]/C
                         clock pessimism             -0.507     4.358    
    SLICE_X125Y250       FDRE (Hold_fdre_C_D)         0.071     4.429    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.358ns (79.137%)  route 0.094ns (20.863%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.574     4.061    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y247       FDRE (Prop_fdre_C_Q)         0.100     4.161 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[9]/Q
                         net (fo=1, routed)           0.094     4.254    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg_n_251_[9]
    SLICE_X125Y247       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     4.396 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[12]_i_1_n_251
    SLICE_X125Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.421 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.421    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[16]_i_1_n_251
    SLICE_X125Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.446 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.447    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[20]_i_1_n_251
    SLICE_X125Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.472 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.472    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[24]_i_1_n_251
    SLICE_X125Y251       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.513 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.513    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/in6[25]
    SLICE_X125Y251       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.879     4.864    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X125Y251       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[25]/C
                         clock pessimism             -0.507     4.358    
    SLICE_X125Y251       FDRE (Hold_fdre_C_D)         0.071     4.429    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/wait_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.513    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_305/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.665%)  route 0.188ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.523     4.010    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/S_DCLK_I
    SLICE_X80Y232        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_fdre_C_Q)         0.091     4.101 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[37]/Q
                         net (fo=1, routed)           0.188     4.288    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_305/I_EN_STAT_EQ1.U_STAT/DIN_I[5]
    SLICE_X77Y231        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_305/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.721     4.706    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_305/I_EN_STAT_EQ1.U_STAT/S_DCLK_I
    SLICE_X77Y231        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_305/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C
                         clock pessimism             -0.507     4.200    
    SLICE_X77Y231        FDRE (Hold_fdre_C_D)         0.002     4.202    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_305/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.202    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         10.000      4.286      GTXE2_COMMON_X0Y1   u_ibert_core/inst/QUAD[1].u_q/u_common/u_gtxe2_common/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         10.000      4.286      GTXE2_COMMON_X0Y0   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0     u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y305       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y305       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X78Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X78Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X78Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X78Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X78Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X78Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X78Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X78Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X82Y304       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       26.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.395ns (11.626%)  route 3.003ns (88.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.481    10.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.395ns (11.626%)  route 3.003ns (88.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.481    10.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.395ns (11.626%)  route 3.003ns (88.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.481    10.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.395ns (11.626%)  route 3.003ns (88.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.481    10.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.395ns (11.626%)  route 3.003ns (88.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.481    10.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.395ns (11.626%)  route 3.003ns (88.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.481    10.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.395ns (11.626%)  route 3.003ns (88.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.481    10.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X74Y300        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y300        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.395ns (11.626%)  route 3.003ns (88.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.481    10.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X74Y300        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y300        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             26.284ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.395ns (11.909%)  route 2.922ns (88.091%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.400    10.018    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X74Y301        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X74Y301        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y301        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 26.284    

Slack (MET) :             26.284ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.395ns (11.909%)  route 2.922ns (88.091%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.475     8.156    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.199 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.887     9.086    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X70Y302        LUT2 (Prop_lut2_I0_O)        0.043     9.129 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.447     9.575    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X69Y302        LUT6 (Prop_lut6_I2_O)        0.043     9.618 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.400    10.018    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X74Y301        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X74Y301        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X74Y301        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 26.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.639%)  route 0.110ns (52.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.352     3.661    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X73Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y300        FDCE (Prop_fdce_C_Q)         0.100     3.761 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.110     3.871    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.394     4.224    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.521     3.703    
    SLICE_X74Y300        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.818    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.818    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.352     3.661    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X71Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y300        FDCE (Prop_fdce_C_Q)         0.100     3.761 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.100     3.861    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X70Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.394     4.224    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X70Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.552     3.672    
    SLICE_X70Y300        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.804    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.287%)  route 0.107ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.352     3.661    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X73Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_fdce_C_Q)         0.100     3.761 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.107     3.868    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.394     4.224    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.521     3.703    
    SLICE_X74Y300        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.809    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.352     3.661    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X73Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y300        FDCE (Prop_fdce_C_Q)         0.100     3.761 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.101     3.862    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X70Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.394     4.224    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X70Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.549     3.675    
    SLICE_X70Y300        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.546%)  route 0.109ns (54.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.352     3.661    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X73Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y300        FDCE (Prop_fdce_C_Q)         0.091     3.752 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.109     3.860    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.394     4.224    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.521     3.703    
    SLICE_X74Y300        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     3.773    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X69Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y301        FDCE (Prop_fdce_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X69Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X69Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.563     3.660    
    SLICE_X69Y301        FDCE (Hold_fdce_C_D)         0.047     3.707    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CONTROL_IN_I[0]
    SLICE_X71Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y304        FDCE (Prop_fdce_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.055     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X71Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CONTROL_IN_I[0]
    SLICE_X71Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.563     3.660    
    SLICE_X71Y304        FDCE (Hold_fdce_C_D)         0.047     3.707    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X68Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y301        FDCE (Prop_fdce_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     3.817    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X68Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X68Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.563     3.660    
    SLICE_X68Y301        FDCE (Hold_fdce_C_D)         0.047     3.707    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X69Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y301        FDCE (Prop_fdce_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X69Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X69Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.563     3.660    
    SLICE_X69Y301        FDCE (Hold_fdce_C_D)         0.044     3.704    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X68Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y301        FDCE (Prop_fdce_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     3.816    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X68Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X68Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.563     3.660    
    SLICE_X68Y301        FDCE (Hold_fdce_C_D)         0.044     3.704    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         J_CLK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            1.851         30.000      28.149     BUFR_X0Y25     u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X78Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X78Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X78Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X78Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X78Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X78Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X78Y309  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X75Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[11]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X79Y303  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X70Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X70Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X70Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X70Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X70Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X70Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X70Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X70Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X74Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK0
  To Clock:  Q0_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack       22.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.422ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.388ns (12.462%)  route 2.725ns (87.538%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 26.767 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.990     2.604    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X119Y157       LUT4 (Prop_lut4_I0_O)        0.043     2.647 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.963     3.609    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X118Y164       LUT6 (Prop_lut6_I5_O)        0.043     3.652 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_2__0/O
                         net (fo=1, routed)           0.773     4.425    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_2__0_n_251
    SLICE_X120Y159       LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_1__0/O
                         net (fo=1, routed)           0.000     4.468    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_254
    SLICE_X120Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.570    26.767    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/C
                         clock pessimism              0.093    26.860    
                         clock uncertainty           -0.035    26.825    
    SLICE_X120Y159       FDRE (Setup_fdre_C_D)        0.066    26.891    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]
  -------------------------------------------------------------------
                         required time                         26.891    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                 22.422    

Slack (MET) :             22.535ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.388ns (13.074%)  route 2.580ns (86.926%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 26.766 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.990     2.604    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X119Y157       LUT4 (Prop_lut4_I0_O)        0.043     2.647 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.102     3.749    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X116Y163       LUT6 (Prop_lut6_I5_O)        0.043     3.792 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[27]_i_2__0/O
                         net (fo=1, routed)           0.488     4.280    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[27]_i_2__0_n_251
    SLICE_X121Y160       LUT6 (Prop_lut6_I0_O)        0.043     4.323 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[27]_i_1__0/O
                         net (fo=1, routed)           0.000     4.323    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_255
    SLICE_X121Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.569    26.766    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]/C
                         clock pessimism              0.093    26.859    
                         clock uncertainty           -0.035    26.824    
    SLICE_X121Y160       FDRE (Setup_fdre_C_D)        0.034    26.858    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]
  -------------------------------------------------------------------
                         required time                         26.858    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 22.535    

Slack (MET) :             22.584ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.483ns (16.364%)  route 2.469ns (83.636%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.984     2.598    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[1]
    SLICE_X118Y157       LUT4 (Prop_lut4_I0_O)        0.047     2.645 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.825     3.470    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X118Y162       LUT6 (Prop_lut6_I2_O)        0.134     3.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_2__0/O
                         net (fo=1, routed)           0.659     4.264    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_2__0_n_251
    SLICE_X120Y156       LUT6 (Prop_lut6_I0_O)        0.043     4.307 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.307    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_267
    SLICE_X120Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X120Y156       FDRE (Setup_fdre_C_D)        0.065    26.891    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]
  -------------------------------------------------------------------
                         required time                         26.891    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                 22.584    

Slack (MET) :             22.639ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.388ns (13.396%)  route 2.508ns (86.604%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 26.767 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.002     2.616    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X118Y157       LUT4 (Prop_lut4_I3_O)        0.043     2.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.890     3.549    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X116Y161       LUT6 (Prop_lut6_I0_O)        0.043     3.592 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0/O
                         net (fo=1, routed)           0.616     4.208    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0_n_251
    SLICE_X120Y159       LUT6 (Prop_lut6_I0_O)        0.043     4.251 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_1__0/O
                         net (fo=1, routed)           0.000     4.251    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_265
    SLICE_X120Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.570    26.767    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/C
                         clock pessimism              0.093    26.860    
                         clock uncertainty           -0.035    26.825    
    SLICE_X120Y159       FDRE (Setup_fdre_C_D)        0.066    26.891    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                         26.891    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                 22.639    

Slack (MET) :             22.648ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.388ns (13.585%)  route 2.468ns (86.415%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.002     2.616    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X118Y157       LUT4 (Prop_lut4_I3_O)        0.043     2.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.798     3.457    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X120Y161       LUT6 (Prop_lut6_I0_O)        0.043     3.500 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0/O
                         net (fo=1, routed)           0.668     4.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0_n_251
    SLICE_X121Y157       LUT6 (Prop_lut6_I0_O)        0.043     4.211 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.211    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_272
    SLICE_X121Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X121Y157       FDRE (Setup_fdre_C_D)        0.034    26.860    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                         26.860    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                 22.648    

Slack (MET) :             22.672ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.388ns (13.383%)  route 2.511ns (86.617%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.002     2.616    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X118Y157       LUT4 (Prop_lut4_I3_O)        0.043     2.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.768     3.426    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X118Y161       LUT6 (Prop_lut6_I0_O)        0.043     3.469 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[1]_i_2__0/O
                         net (fo=1, routed)           0.742     4.211    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[1]_i_2__0_n_251
    SLICE_X123Y156       LUT6 (Prop_lut6_I0_O)        0.043     4.254 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.254    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_281
    SLICE_X123Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]/C
                         clock pessimism              0.115    26.929    
                         clock uncertainty           -0.035    26.894    
    SLICE_X123Y156       FDRE (Setup_fdre_C_D)        0.033    26.927    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]
  -------------------------------------------------------------------
                         required time                         26.927    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                 22.672    

Slack (MET) :             22.681ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.483ns (16.721%)  route 2.406ns (83.279%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.984     2.598    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[1]
    SLICE_X118Y157       LUT4 (Prop_lut4_I0_O)        0.047     2.645 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.822     3.467    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X117Y162       LUT6 (Prop_lut6_I2_O)        0.134     3.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0/O
                         net (fo=1, routed)           0.600     4.201    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0_n_251
    SLICE_X123Y161       LUT6 (Prop_lut6_I0_O)        0.043     4.244 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_1__0/O
                         net (fo=1, routed)           0.000     4.244    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_266
    SLICE_X123Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/C
                         clock pessimism              0.115    26.926    
                         clock uncertainty           -0.035    26.891    
    SLICE_X123Y161       FDRE (Setup_fdre_C_D)        0.034    26.925    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                         26.925    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                 22.681    

Slack (MET) :             22.689ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.483ns (16.985%)  route 2.361ns (83.015%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 26.765 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.984     2.598    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[1]
    SLICE_X118Y157       LUT4 (Prop_lut4_I0_O)        0.047     2.645 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.827     3.472    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X117Y162       LUT6 (Prop_lut6_I2_O)        0.134     3.606 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_2__0/O
                         net (fo=1, routed)           0.550     4.156    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_2__0_n_251
    SLICE_X120Y161       LUT6 (Prop_lut6_I0_O)        0.043     4.199 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_1__0/O
                         net (fo=1, routed)           0.000     4.199    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_263
    SLICE_X120Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.568    26.765    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/C
                         clock pessimism              0.093    26.858    
                         clock uncertainty           -0.035    26.823    
    SLICE_X120Y161       FDRE (Setup_fdre_C_D)        0.065    26.888    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                         26.888    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                 22.689    

Slack (MET) :             22.732ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.388ns (14.003%)  route 2.383ns (85.997%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 26.766 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.990     2.604    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X119Y157       LUT4 (Prop_lut4_I0_O)        0.043     2.647 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.940     3.587    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X117Y161       LUT6 (Prop_lut6_I5_O)        0.043     3.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_2__0/O
                         net (fo=1, routed)           0.453     4.083    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_2__0_n_251
    SLICE_X121Y160       LUT6 (Prop_lut6_I0_O)        0.043     4.126 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.126    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_273
    SLICE_X121Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.569    26.766    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/C
                         clock pessimism              0.093    26.859    
                         clock uncertainty           -0.035    26.824    
    SLICE_X121Y160       FDRE (Setup_fdre_C_D)        0.034    26.858    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]
  -------------------------------------------------------------------
                         required time                         26.858    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                 22.732    

Slack (MET) :             22.746ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.388ns (14.067%)  route 2.370ns (85.933%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.259     1.614 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.002     2.616    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X118Y157       LUT4 (Prop_lut4_I3_O)        0.043     2.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.757     3.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X119Y161       LUT6 (Prop_lut6_I0_O)        0.043     3.458 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0/O
                         net (fo=1, routed)           0.612     4.070    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0_n_251
    SLICE_X121Y157       LUT6 (Prop_lut6_I0_O)        0.043     4.113 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_1__0/O
                         net (fo=1, routed)           0.000     4.113    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_252
    SLICE_X121Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X121Y157       FDRE (Setup_fdre_C_D)        0.034    26.860    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]
  -------------------------------------------------------------------
                         required time                         26.860    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                 22.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.692%)  route 0.110ns (52.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.337     0.505    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.100     0.605 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[21]/Q
                         net (fo=2, routed)           0.110     0.715    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[21]
    SLICE_X136Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.490     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3/CLK
                         clock pessimism             -0.172     0.538    
    SLICE_X136Y158       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.637    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.275%)  route 0.147ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.337     0.505    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y157       FDRE (Prop_fdre_C_Q)         0.091     0.596 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.147     0.743    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[7]
    SLICE_X136Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.490     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.172     0.538    
    SLICE_X136Y157       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.656    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.164%)  route 0.103ns (50.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.337     0.505    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X139Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y158       FDRE (Prop_fdre_C_Q)         0.100     0.605 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/Q
                         net (fo=2, routed)           0.103     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[16]
    SLICE_X136Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.490     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
                         clock pessimism             -0.191     0.519    
    SLICE_X136Y158       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.611    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.168%)  route 0.071ns (35.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X117Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y163       FDRE (Prop_fdre_C_Q)         0.100     0.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[8]/Q
                         net (fo=4, routed)           0.071     0.641    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in11_in
    SLICE_X116Y163       LUT5 (Prop_lut5_I4_O)        0.028     0.669 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[12]_i_1__4/O
                         net (fo=1, routed)           0.000     0.669    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[12]_i_1__4_n_251
    SLICE_X116Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.452     0.672    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X116Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[12]/C
                         clock pessimism             -0.191     0.481    
    SLICE_X116Y163       FDRE (Hold_fdre_C_D)         0.087     0.568    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.678%)  route 0.073ns (36.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X115Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y162       FDRE (Prop_fdre_C_Q)         0.100     0.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[6]/Q
                         net (fo=6, routed)           0.073     0.643    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_1_in3_in
    SLICE_X114Y162       LUT5 (Prop_lut5_I4_O)        0.028     0.671 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[15]_i_1__1/O
                         net (fo=1, routed)           0.000     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[15]_i_1__1_n_251
    SLICE_X114Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.453     0.673    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X114Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[15]/C
                         clock pessimism             -0.192     0.481    
    SLICE_X114Y162       FDRE (Hold_fdre_C_D)         0.087     0.568    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.164%)  route 0.103ns (50.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.337     0.505    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X139Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y158       FDRE (Prop_fdre_C_Q)         0.100     0.605 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/Q
                         net (fo=2, routed)           0.103     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[18]
    SLICE_X136Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.490     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
                         clock pessimism             -0.191     0.519    
    SLICE_X136Y158       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.605    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.164%)  route 0.103ns (50.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.337     0.505    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X139Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y157       FDRE (Prop_fdre_C_Q)         0.100     0.605 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[2]/Q
                         net (fo=2, routed)           0.103     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[2]
    SLICE_X136Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.490     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
                         clock pessimism             -0.191     0.519    
    SLICE_X136Y157       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.605    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.165%)  route 0.147ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.337     0.505    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X139Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y158       FDRE (Prop_fdre_C_Q)         0.091     0.596 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/Q
                         net (fo=2, routed)           0.147     0.743    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[23]
    SLICE_X136Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.490     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/CLK
                         clock pessimism             -0.191     0.519    
    SLICE_X136Y158       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.637    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.100     0.574 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.629    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.204     0.474    
    SLICE_X121Y155       FDRE (Hold_fdre_C_D)         0.047     0.521    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X123Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y153       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.656    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X123Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X123Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.204     0.501    
    SLICE_X123Y153       FDRE (Hold_fdre_C_D)         0.047     0.548    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK0
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y37        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/I
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X122Y153      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X124Y154      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_a_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X123Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X125Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_c_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X125Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_c_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X123Y154      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y158      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y158      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y158      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y157      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y158      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y158      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y158      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK1
  To Clock:  Q0_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack       22.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.247ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.388ns (11.615%)  route 2.953ns (88.385%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 26.806 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.564     2.165    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y173       LUT4 (Prop_lut4_I1_O)        0.043     2.208 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.519     3.727    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X129Y176       LUT6 (Prop_lut6_I0_O)        0.043     3.770 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0/O
                         net (fo=1, routed)           0.869     4.640    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0_n_251
    SLICE_X138Y173       LUT6 (Prop_lut6_I0_O)        0.043     4.683 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_1__0/O
                         net (fo=1, routed)           0.000     4.683    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_256
    SLICE_X138Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.609    26.806    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X138Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/C
                         clock pessimism              0.093    26.899    
                         clock uncertainty           -0.035    26.864    
    SLICE_X138Y173       FDRE (Setup_fdre_C_D)        0.066    26.930    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]
  -------------------------------------------------------------------
                         required time                         26.930    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                 22.247    

Slack (MET) :             22.492ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.388ns (12.675%)  route 2.673ns (87.325%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 26.804 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.564     2.165    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y173       LUT4 (Prop_lut4_I1_O)        0.043     2.208 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.408     3.616    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X129Y176       LUT6 (Prop_lut6_I0_O)        0.043     3.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_2__0/O
                         net (fo=1, routed)           0.701     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_2__0_n_251
    SLICE_X133Y174       LUT6 (Prop_lut6_I0_O)        0.043     4.403 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_279
    SLICE_X133Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.607    26.804    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X133Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/C
                         clock pessimism              0.093    26.897    
                         clock uncertainty           -0.035    26.862    
    SLICE_X133Y174       FDRE (Setup_fdre_C_D)        0.034    26.896    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]
  -------------------------------------------------------------------
                         required time                         26.896    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                 22.492    

Slack (MET) :             22.510ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.388ns (12.738%)  route 2.658ns (87.262%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 26.807 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.564     2.165    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y173       LUT4 (Prop_lut4_I1_O)        0.043     2.208 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.491     3.699    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X131Y177       LUT6 (Prop_lut6_I0_O)        0.043     3.742 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0/O
                         net (fo=1, routed)           0.603     4.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0_n_251
    SLICE_X137Y172       LUT6 (Prop_lut6_I0_O)        0.043     4.388 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_1__0/O
                         net (fo=1, routed)           0.000     4.388    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_266
    SLICE_X137Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610    26.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X137Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/C
                         clock pessimism              0.093    26.900    
                         clock uncertainty           -0.035    26.865    
    SLICE_X137Y172       FDRE (Setup_fdre_C_D)        0.033    26.898    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                         26.898    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 22.510    

Slack (MET) :             22.510ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.388ns (12.745%)  route 2.656ns (87.255%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 26.806 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.564     2.165    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y173       LUT4 (Prop_lut4_I1_O)        0.043     2.208 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.408     3.616    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X131Y176       LUT6 (Prop_lut6_I0_O)        0.043     3.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[21]_i_2__0/O
                         net (fo=1, routed)           0.685     4.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[21]_i_2__0_n_251
    SLICE_X133Y172       LUT6 (Prop_lut6_I0_O)        0.043     4.386 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[21]_i_1__0/O
                         net (fo=1, routed)           0.000     4.386    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_261
    SLICE_X133Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.609    26.806    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X133Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[21]/C
                         clock pessimism              0.093    26.899    
                         clock uncertainty           -0.035    26.864    
    SLICE_X133Y172       FDRE (Setup_fdre_C_D)        0.033    26.897    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[21]
  -------------------------------------------------------------------
                         required time                         26.897    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                 22.510    

Slack (MET) :             22.533ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.483ns (15.804%)  route 2.573ns (84.196%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 26.807 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.876     2.477    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[2]
    SLICE_X126Y175       LUT4 (Prop_lut4_I3_O)        0.047     2.524 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.215     3.739    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X135Y175       LUT6 (Prop_lut6_I2_O)        0.134     3.873 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0/O
                         net (fo=1, routed)           0.482     4.355    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0_n_251
    SLICE_X136Y172       LUT6 (Prop_lut6_I0_O)        0.043     4.398 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.398    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_282
    SLICE_X136Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610    26.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X136Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/C
                         clock pessimism              0.093    26.900    
                         clock uncertainty           -0.035    26.865    
    SLICE_X136Y172       FDRE (Setup_fdre_C_D)        0.066    26.931    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         26.931    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                 22.533    

Slack (MET) :             22.563ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.483ns (16.142%)  route 2.509ns (83.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 26.806 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.876     2.477    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[2]
    SLICE_X126Y175       LUT4 (Prop_lut4_I3_O)        0.047     2.524 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.140     3.664    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X134Y176       LUT6 (Prop_lut6_I2_O)        0.134     3.798 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[23]_i_2__0/O
                         net (fo=1, routed)           0.494     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[23]_i_2__0_n_251
    SLICE_X133Y172       LUT6 (Prop_lut6_I0_O)        0.043     4.334 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[23]_i_1__0/O
                         net (fo=1, routed)           0.000     4.334    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_259
    SLICE_X133Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.609    26.806    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X133Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]/C
                         clock pessimism              0.093    26.899    
                         clock uncertainty           -0.035    26.864    
    SLICE_X133Y172       FDRE (Setup_fdre_C_D)        0.034    26.898    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]
  -------------------------------------------------------------------
                         required time                         26.898    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 22.563    

Slack (MET) :             22.604ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.483ns (16.191%)  route 2.500ns (83.809%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 26.805 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.876     2.477    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[2]
    SLICE_X126Y175       LUT4 (Prop_lut4_I3_O)        0.047     2.524 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.149     3.673    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X134Y176       LUT6 (Prop_lut6_I2_O)        0.134     3.807 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0/O
                         net (fo=1, routed)           0.476     4.282    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0_n_251
    SLICE_X134Y173       LUT6 (Prop_lut6_I0_O)        0.043     4.325 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.325    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_275
    SLICE_X134Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.608    26.805    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X134Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/C
                         clock pessimism              0.093    26.898    
                         clock uncertainty           -0.035    26.863    
    SLICE_X134Y173       FDRE (Setup_fdre_C_D)        0.066    26.929    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]
  -------------------------------------------------------------------
                         required time                         26.929    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                 22.604    

Slack (MET) :             22.604ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.388ns (13.013%)  route 2.594ns (86.987%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 26.804 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.564     2.165    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y173       LUT4 (Prop_lut4_I1_O)        0.043     2.208 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.407     3.615    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X130Y176       LUT6 (Prop_lut6_I0_O)        0.043     3.658 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0/O
                         net (fo=1, routed)           0.623     4.281    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0_n_251
    SLICE_X134Y174       LUT6 (Prop_lut6_I0_O)        0.043     4.324 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_1__0/O
                         net (fo=1, routed)           0.000     4.324    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_265
    SLICE_X134Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.607    26.804    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X134Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/C
                         clock pessimism              0.093    26.897    
                         clock uncertainty           -0.035    26.862    
    SLICE_X134Y174       FDRE (Setup_fdre_C_D)        0.066    26.928    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                         26.928    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                 22.604    

Slack (MET) :             22.625ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.483ns (16.296%)  route 2.481ns (83.704%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 26.807 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.876     2.477    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[2]
    SLICE_X126Y175       LUT4 (Prop_lut4_I3_O)        0.047     2.524 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.008     3.531    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X135Y178       LUT6 (Prop_lut6_I2_O)        0.134     3.665 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0/O
                         net (fo=1, routed)           0.597     4.263    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0_n_251
    SLICE_X136Y172       LUT6 (Prop_lut6_I0_O)        0.043     4.306 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_1__0/O
                         net (fo=1, routed)           0.000     4.306    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_264
    SLICE_X136Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610    26.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X136Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/C
                         clock pessimism              0.093    26.900    
                         clock uncertainty           -0.035    26.865    
    SLICE_X136Y172       FDRE (Setup_fdre_C_D)        0.066    26.931    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                         26.931    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                 22.625    

Slack (MET) :             22.638ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.483ns (16.573%)  route 2.431ns (83.427%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 26.804 - 25.600 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.652     1.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y170       FDRE (Prop_fdre_C_Q)         0.259     1.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.876     2.477    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[2]
    SLICE_X126Y175       LUT4 (Prop_lut4_I3_O)        0.047     2.524 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.027     3.551    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X134Y178       LUT6 (Prop_lut6_I2_O)        0.134     3.685 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_2__0/O
                         net (fo=1, routed)           0.529     4.213    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_2__0_n_251
    SLICE_X135Y175       LUT6 (Prop_lut6_I0_O)        0.043     4.256 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_1__0/O
                         net (fo=1, routed)           0.000     4.256    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_254
    SLICE_X135Y175       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.607    26.804    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X135Y175       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/C
                         clock pessimism              0.093    26.897    
                         clock uncertainty           -0.035    26.862    
    SLICE_X135Y175       FDRE (Setup_fdre_C_D)        0.033    26.895    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]
  -------------------------------------------------------------------
                         required time                         26.895    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 22.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.607%)  route 0.140ns (58.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.328     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X139Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y171       FDRE (Prop_fdre_C_Q)         0.100     0.596 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/Q
                         net (fo=2, routed)           0.140     0.736    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[23]
    SLICE_X136Y171       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y171       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/CLK
                         clock pessimism             -0.191     0.508    
    SLICE_X136Y171       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.662    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.450%)  route 0.111ns (52.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.328     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y171       FDRE (Prop_fdre_C_Q)         0.100     0.596 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[28]/Q
                         net (fo=2, routed)           0.111     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[28]
    SLICE_X138Y171       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y171       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[28]_srl3/CLK
                         clock pessimism             -0.172     0.527    
    SLICE_X138Y171       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.629    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[28]_srl3
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.062%)  route 0.117ns (53.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y169       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[4]/Q
                         net (fo=2, routed)           0.117     0.715    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[4]
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/CLK
                         clock pessimism             -0.172     0.529    
    SLICE_X138Y169       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.631    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.452%)  route 0.115ns (53.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y170       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/Q
                         net (fo=2, routed)           0.115     0.712    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[14]
    SLICE_X136Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
                         clock pessimism             -0.172     0.528    
    SLICE_X136Y170       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.622    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.326     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X137Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y173       FDRE (Prop_fdre_C_Q)         0.100     0.594 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[7]/Q
                         net (fo=2, routed)           0.062     0.656    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg_n_251_[7]
    SLICE_X136Y173       LUT1 (Prop_lut1_I0_O)        0.028     0.684 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o[0]_i_1/O
                         net (fo=1, routed)           0.000     0.684    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o[0]_i_1_n_251
    SLICE_X136Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.476     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X136Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[0]/C
                         clock pessimism             -0.191     0.505    
    SLICE_X136Y173       FDRE (Hold_fdre_C_D)         0.087     0.592    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.315%)  route 0.116ns (53.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y169       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/Q
                         net (fo=2, routed)           0.116     0.714    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[0]
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
                         clock pessimism             -0.172     0.529    
    SLICE_X138Y169       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.621    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.301     0.469    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y166       FDCE (Prop_fdce_C_Q)         0.100     0.569 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.065     0.634    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg_n_251_[2]
    SLICE_X120Y166       LUT5 (Prop_lut5_I3_O)        0.028     0.662 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.662    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[1]_i_1_n_251
    SLICE_X120Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.191     0.480    
    SLICE_X120Y166       FDCE (Hold_fdce_C_D)         0.087     0.567    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.289%)  route 0.116ns (53.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y169       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[2]/Q
                         net (fo=2, routed)           0.116     0.714    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[2]
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
                         clock pessimism             -0.172     0.529    
    SLICE_X138Y169       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.615    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.431%)  route 0.071ns (35.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.325     0.493    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X139Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y174       FDRE (Prop_fdre_C_Q)         0.100     0.593 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]/Q
                         net (fo=4, routed)           0.071     0.664    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg_n_251_[0]
    SLICE_X138Y174       LUT6 (Prop_lut6_I3_O)        0.028     0.692 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[1]_i_1__6_n_251
    SLICE_X138Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.475     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X138Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[1]/C
                         clock pessimism             -0.191     0.504    
    SLICE_X138Y174       FDRE (Hold_fdre_C_D)         0.087     0.591    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.091ns (36.411%)  route 0.159ns (63.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y169       FDRE (Prop_fdre_C_Q)         0.091     0.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.159     0.748    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[7]
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.172     0.529    
    SLICE_X138Y169       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.647    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK1
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y38        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/I
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X136Y177      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X138Y176      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X137Y176      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X136Y177      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[19]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X138Y175      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[20]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X138Y175      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[21]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y171      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y171      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y171      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK2
  To Clock:  Q0_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack       22.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.028ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.352ns (9.967%)  route 3.180ns (90.033%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.604     1.294    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X113Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y179       FDRE (Prop_fdre_C_Q)         0.223     1.517 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          1.223     2.740    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[3]
    SLICE_X127Y185       LUT4 (Prop_lut4_I2_O)        0.043     2.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.516     4.299    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X118Y185       LUT6 (Prop_lut6_I5_O)        0.043     4.342 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[11]_i_2__0/O
                         net (fo=1, routed)           0.440     4.783    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[11]_i_2__0_n_251
    SLICE_X119Y183       LUT6 (Prop_lut6_I0_O)        0.043     4.826 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[11]_i_1__0/O
                         net (fo=1, routed)           0.000     4.826    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_271
    SLICE_X119Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]/C
                         clock pessimism              0.093    26.855    
                         clock uncertainty           -0.035    26.820    
    SLICE_X119Y183       FDRE (Setup_fdre_C_D)        0.034    26.854    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                         26.854    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                 22.028    

Slack (MET) :             22.082ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.352ns (9.989%)  route 3.172ns (90.011%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 26.808 - 25.600 ) 
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.604     1.294    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X113Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y179       FDRE (Prop_fdre_C_Q)         0.223     1.517 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          1.223     2.740    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[3]
    SLICE_X127Y185       LUT4 (Prop_lut4_I2_O)        0.043     2.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.421     4.204    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X121Y186       LUT6 (Prop_lut6_I5_O)        0.043     4.247 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0/O
                         net (fo=1, routed)           0.528     4.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0_n_251
    SLICE_X124Y183       LUT6 (Prop_lut6_I0_O)        0.043     4.818 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_1__0/O
                         net (fo=1, routed)           0.000     4.818    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_265
    SLICE_X124Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611    26.808    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/C
                         clock pessimism              0.093    26.901    
                         clock uncertainty           -0.035    26.866    
    SLICE_X124Y183       FDRE (Setup_fdre_C_D)        0.034    26.900    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                         26.900    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                 22.082    

Slack (MET) :             22.091ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.352ns (10.142%)  route 3.119ns (89.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 26.764 - 25.600 ) 
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.604     1.294    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X113Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y179       FDRE (Prop_fdre_C_Q)         0.223     1.517 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          1.223     2.740    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[3]
    SLICE_X127Y185       LUT4 (Prop_lut4_I2_O)        0.043     2.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.550     4.333    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X120Y186       LUT6 (Prop_lut6_I5_O)        0.043     4.376 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0/O
                         net (fo=1, routed)           0.346     4.722    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0_n_251
    SLICE_X121Y185       LUT6 (Prop_lut6_I0_O)        0.043     4.765 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_1__0/O
                         net (fo=1, routed)           0.000     4.765    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_252
    SLICE_X121Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.567    26.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/C
                         clock pessimism              0.093    26.857    
                         clock uncertainty           -0.035    26.822    
    SLICE_X121Y185       FDRE (Setup_fdre_C_D)        0.034    26.856    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]
  -------------------------------------------------------------------
                         required time                         26.856    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 22.091    

Slack (MET) :             22.123ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.352ns (10.242%)  route 3.085ns (89.758%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.604     1.294    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X113Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y179       FDRE (Prop_fdre_C_Q)         0.223     1.517 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          1.223     2.740    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[3]
    SLICE_X127Y185       LUT4 (Prop_lut4_I2_O)        0.043     2.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.424     4.207    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X121Y186       LUT6 (Prop_lut6_I5_O)        0.043     4.250 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0/O
                         net (fo=1, routed)           0.438     4.688    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0_n_251
    SLICE_X121Y183       LUT6 (Prop_lut6_I0_O)        0.043     4.731 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.731    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_275
    SLICE_X121Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/C
                         clock pessimism              0.093    26.855    
                         clock uncertainty           -0.035    26.820    
    SLICE_X121Y183       FDRE (Setup_fdre_C_D)        0.034    26.854    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]
  -------------------------------------------------------------------
                         required time                         26.854    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                 22.123    

Slack (MET) :             22.146ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.352ns (10.313%)  route 3.061ns (89.687%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 26.763 - 25.600 ) 
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.604     1.294    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X113Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y179       FDRE (Prop_fdre_C_Q)         0.223     1.517 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          1.223     2.740    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[3]
    SLICE_X127Y185       LUT4 (Prop_lut4_I2_O)        0.043     2.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.072     3.854    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X118Y187       LUT6 (Prop_lut6_I5_O)        0.043     3.897 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0/O
                         net (fo=1, routed)           0.767     4.664    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0_n_251
    SLICE_X121Y184       LUT6 (Prop_lut6_I0_O)        0.043     4.707 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.707    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_282
    SLICE_X121Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.566    26.763    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/C
                         clock pessimism              0.093    26.856    
                         clock uncertainty           -0.035    26.821    
    SLICE_X121Y184       FDRE (Setup_fdre_C_D)        0.033    26.854    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         26.854    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 22.146    

Slack (MET) :             22.150ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.388ns (11.270%)  route 3.055ns (88.730%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.602     1.292    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X116Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.259     1.551 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          1.268     2.819    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[0]
    SLICE_X127Y185       LUT4 (Prop_lut4_I0_O)        0.043     2.862 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.133     3.995    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X118Y188       LUT6 (Prop_lut6_I0_O)        0.043     4.038 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_2__0/O
                         net (fo=1, routed)           0.653     4.692    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_2__0_n_251
    SLICE_X118Y183       LUT6 (Prop_lut6_I0_O)        0.043     4.735 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_1__0/O
                         net (fo=1, routed)           0.000     4.735    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_269
    SLICE_X118Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X118Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/C
                         clock pessimism              0.093    26.855    
                         clock uncertainty           -0.035    26.820    
    SLICE_X118Y183       FDRE (Setup_fdre_C_D)        0.065    26.885    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                         26.885    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 22.150    

Slack (MET) :             22.161ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.352ns (10.258%)  route 3.080ns (89.742%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 26.763 - 25.600 ) 
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.604     1.294    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X113Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y179       FDRE (Prop_fdre_C_Q)         0.223     1.517 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          1.223     2.740    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[3]
    SLICE_X127Y185       LUT4 (Prop_lut4_I2_O)        0.043     2.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.326     4.109    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X118Y186       LUT6 (Prop_lut6_I5_O)        0.043     4.152 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0/O
                         net (fo=1, routed)           0.531     4.683    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0_n_251
    SLICE_X120Y184       LUT6 (Prop_lut6_I0_O)        0.043     4.726 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_1__0/O
                         net (fo=1, routed)           0.000     4.726    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_256
    SLICE_X120Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.566    26.763    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/C
                         clock pessimism              0.093    26.856    
                         clock uncertainty           -0.035    26.821    
    SLICE_X120Y184       FDRE (Setup_fdre_C_D)        0.066    26.887    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]
  -------------------------------------------------------------------
                         required time                         26.887    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                 22.161    

Slack (MET) :             22.270ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.352ns (10.699%)  route 2.938ns (89.301%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.604     1.294    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X113Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y179       FDRE (Prop_fdre_C_Q)         0.223     1.517 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          1.223     2.740    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[3]
    SLICE_X127Y185       LUT4 (Prop_lut4_I2_O)        0.043     2.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.326     4.109    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X118Y186       LUT6 (Prop_lut6_I5_O)        0.043     4.152 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_2__0/O
                         net (fo=1, routed)           0.389     4.541    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_2__0_n_251
    SLICE_X119Y183       LUT6 (Prop_lut6_I0_O)        0.043     4.584 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.584    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_267
    SLICE_X119Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/C
                         clock pessimism              0.093    26.855    
                         clock uncertainty           -0.035    26.820    
    SLICE_X119Y183       FDRE (Setup_fdre_C_D)        0.034    26.854    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]
  -------------------------------------------------------------------
                         required time                         26.854    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                 22.270    

Slack (MET) :             22.285ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.388ns (11.838%)  route 2.890ns (88.162%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 26.763 - 25.600 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.602     1.292    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X116Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.259     1.551 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          1.268     2.819    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[0]
    SLICE_X127Y185       LUT4 (Prop_lut4_I0_O)        0.043     2.862 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.060     3.922    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X118Y188       LUT6 (Prop_lut6_I0_O)        0.043     3.965 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[31]_i_2__0/O
                         net (fo=1, routed)           0.561     4.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[31]_i_2__0_n_251
    SLICE_X121Y184       LUT6 (Prop_lut6_I0_O)        0.043     4.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[31]_i_1__0/O
                         net (fo=1, routed)           0.000     4.570    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_251
    SLICE_X121Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.566    26.763    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[31]/C
                         clock pessimism              0.093    26.856    
                         clock uncertainty           -0.035    26.821    
    SLICE_X121Y184       FDRE (Setup_fdre_C_D)        0.034    26.855    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[31]
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                 22.285    

Slack (MET) :             22.310ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.388ns (11.928%)  route 2.865ns (88.072%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 26.764 - 25.600 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.602     1.292    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X116Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.259     1.551 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          1.268     2.819    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[0]
    SLICE_X127Y185       LUT4 (Prop_lut4_I0_O)        0.043     2.862 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.207     4.069    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X120Y190       LUT6 (Prop_lut6_I0_O)        0.043     4.112 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_2__0/O
                         net (fo=1, routed)           0.389     4.502    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_2__0_n_251
    SLICE_X119Y185       LUT6 (Prop_lut6_I0_O)        0.043     4.545 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_1__0/O
                         net (fo=1, routed)           0.000     4.545    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_268
    SLICE_X119Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.567    26.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/C
                         clock pessimism              0.093    26.857    
                         clock uncertainty           -0.035    26.822    
    SLICE_X119Y185       FDRE (Setup_fdre_C_D)        0.033    26.855    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                 22.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.773%)  route 0.109ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y183       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/Q
                         net (fo=2, routed)           0.109     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[14]
    SLICE_X126Y183       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X126Y183       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
                         clock pessimism             -0.172     0.527    
    SLICE_X126Y183       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.621    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.296     0.464    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y178       FDCE (Prop_fdce_C_Q)         0.100     0.564 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.065     0.629    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg_n_251_[2]
    SLICE_X120Y178       LUT6 (Prop_lut6_I0_O)        0.028     0.657 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.657    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[3]_i_1_n_251
    SLICE_X120Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.191     0.475    
    SLICE_X120Y178       FDCE (Hold_fdce_C_D)         0.087     0.562    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.076%)  route 0.154ns (62.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.332     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X133Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y183       FDRE (Prop_fdre_C_Q)         0.091     0.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.154     0.745    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[7]
    SLICE_X130Y183       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y183       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.172     0.528    
    SLICE_X130Y183       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.646    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.285     0.453    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X93Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y177        FDRE (Prop_fdre_C_Q)         0.100     0.553 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.608    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X93Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.434     0.654    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X93Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.201     0.453    
    SLICE_X93Y177        FDRE (Hold_fdre_C_D)         0.047     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.130ns (57.590%)  route 0.096ns (42.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.303     0.471    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X119Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y187       FDRE (Prop_fdre_C_Q)         0.100     0.571 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[19]/Q
                         net (fo=5, routed)           0.096     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_0_in8_in
    SLICE_X118Y187       LUT2 (Prop_lut2_I1_O)        0.030     0.697 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o[3]_i_1__4/O
                         net (fo=1, routed)           0.000     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/i_28
    SLICE_X118Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.674    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X118Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[3]/C
                         clock pessimism             -0.192     0.482    
    SLICE_X118Y187       FDRE (Hold_fdre_C_D)         0.096     0.578    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.130ns (56.536%)  route 0.100ns (43.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X123Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y186       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/Q
                         net (fo=4, routed)           0.100     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in13_in
    SLICE_X122Y186       LUT2 (Prop_lut2_I0_O)        0.030     0.727 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[20]_i_1__3/O
                         net (fo=1, routed)           0.000     0.727    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_11
    SLICE_X122Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X122Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[20]/C
                         clock pessimism             -0.192     0.508    
    SLICE_X122Y186       FDRE (Hold_fdre_C_D)         0.096     0.604    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.437%)  route 0.109ns (54.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y183       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y183       FDRE (Prop_fdre_C_Q)         0.091     0.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[10]/Q
                         net (fo=2, routed)           0.109     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[10]
    SLICE_X126Y183       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X126Y183       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
                         clock pessimism             -0.172     0.527    
    SLICE_X126Y183       SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.132ns (56.980%)  route 0.100ns (43.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X123Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y188       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/Q
                         net (fo=4, routed)           0.100     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in6_in
    SLICE_X122Y188       LUT2 (Prop_lut2_I0_O)        0.032     0.731 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[27]_i_1__2/O
                         net (fo=1, routed)           0.000     0.731    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_4
    SLICE_X122Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.483     0.703    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X122Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[27]/C
                         clock pessimism             -0.193     0.510    
    SLICE_X122Y188       FDRE (Hold_fdre_C_D)         0.096     0.606    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.132ns (56.894%)  route 0.100ns (43.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X119Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y188       FDRE (Prop_fdre_C_Q)         0.100     0.572 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[14]/Q
                         net (fo=6, routed)           0.100     0.672    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_0_in
    SLICE_X118Y188       LUT2 (Prop_lut2_I1_O)        0.032     0.704 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o[8]_i_1__4/O
                         net (fo=1, routed)           0.000     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_0_out[8]
    SLICE_X118Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X118Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[8]/C
                         clock pessimism             -0.193     0.483    
    SLICE_X118Y188       FDRE (Hold_fdre_C_D)         0.096     0.579    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.211%)  route 0.096ns (42.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.303     0.471    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X119Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y187       FDRE (Prop_fdre_C_Q)         0.100     0.571 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[19]/Q
                         net (fo=5, routed)           0.096     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_0_in8_in
    SLICE_X118Y187       LUT3 (Prop_lut3_I1_O)        0.028     0.695 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o[21]_i_1__2/O
                         net (fo=1, routed)           0.000     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/i_10
    SLICE_X118Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.674    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X118Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[21]/C
                         clock pessimism             -0.192     0.482    
    SLICE_X118Y187       FDRE (Hold_fdre_C_D)         0.087     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK2
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y39        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/I
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X132Y188      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[22]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X132Y188      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X132Y188      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X131Y187      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[29]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X125Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X127Y183      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y185      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y185      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y183      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y183      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y183      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y183      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y183      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y183      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y183      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK3
  To Clock:  Q0_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack       22.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.265ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.388ns (11.629%)  route 2.948ns (88.371%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.123     2.686    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X118Y198       LUT4 (Prop_lut4_I0_O)        0.043     2.729 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.336     4.066    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X124Y198       LUT6 (Prop_lut6_I5_O)        0.043     4.109 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[5]_i_2__0/O
                         net (fo=1, routed)           0.489     4.597    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[5]_i_2__0_n_251
    SLICE_X125Y193       LUT6 (Prop_lut6_I0_O)        0.043     4.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.640    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_277
    SLICE_X125Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]/C
                         clock pessimism              0.093    26.907    
                         clock uncertainty           -0.035    26.872    
    SLICE_X125Y193       FDRE (Setup_fdre_C_D)        0.034    26.906    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]
  -------------------------------------------------------------------
                         required time                         26.906    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                 22.265    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.493ns (15.770%)  route 2.633ns (84.230%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.798     2.361    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[2]
    SLICE_X116Y194       LUT4 (Prop_lut4_I3_O)        0.053     2.414 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.171     3.585    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X122Y198       LUT6 (Prop_lut6_I2_O)        0.138     3.723 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0/O
                         net (fo=1, routed)           0.664     4.387    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0_n_251
    SLICE_X123Y194       LUT6 (Prop_lut6_I0_O)        0.043     4.430 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.430    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_272
    SLICE_X123Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X123Y194       FDRE (Setup_fdre_C_D)        0.034    26.907    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                         26.907    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.523ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.345ns (11.207%)  route 2.733ns (88.793%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.926     2.489    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1[1]
    SLICE_X117Y192       LUT4 (Prop_lut4_I1_O)        0.043     2.532 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O[31]_i_3/O
                         net (fo=32, routed)          1.807     4.339    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]
    SLICE_X123Y192       LUT6 (Prop_lut6_I2_O)        0.043     4.382 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.382    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_278
    SLICE_X123Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[4]/C
                         clock pessimism              0.093    26.907    
                         clock uncertainty           -0.035    26.872    
    SLICE_X123Y192       FDRE (Setup_fdre_C_D)        0.034    26.906    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[4]
  -------------------------------------------------------------------
                         required time                         26.906    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 22.523    

Slack (MET) :             22.524ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.388ns (12.605%)  route 2.690ns (87.395%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.133     2.696    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X118Y198       LUT4 (Prop_lut4_I3_O)        0.043     2.739 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.122     3.862    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X123Y195       LUT6 (Prop_lut6_I0_O)        0.043     3.905 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0/O
                         net (fo=1, routed)           0.434     4.339    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0_n_251
    SLICE_X123Y192       LUT6 (Prop_lut6_I0_O)        0.043     4.382 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.382    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_282
    SLICE_X123Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/C
                         clock pessimism              0.093    26.907    
                         clock uncertainty           -0.035    26.872    
    SLICE_X123Y192       FDRE (Setup_fdre_C_D)        0.034    26.906    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         26.906    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 22.524    

Slack (MET) :             22.563ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.388ns (12.763%)  route 2.652ns (87.237%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.123     2.686    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X118Y198       LUT4 (Prop_lut4_I0_O)        0.043     2.729 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.326     4.055    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X123Y195       LUT6 (Prop_lut6_I5_O)        0.043     4.098 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0/O
                         net (fo=1, routed)           0.203     4.301    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0_n_251
    SLICE_X124Y194       LUT6 (Prop_lut6_I0_O)        0.043     4.344 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.344    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_275
    SLICE_X124Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X124Y194       FDRE (Setup_fdre_C_D)        0.034    26.907    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]
  -------------------------------------------------------------------
                         required time                         26.907    
                         arrival time                          -4.344    
  -------------------------------------------------------------------
                         slack                                 22.563    

Slack (MET) :             22.596ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.388ns (12.967%)  route 2.604ns (87.033%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.123     2.686    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X118Y198       LUT4 (Prop_lut4_I0_O)        0.043     2.729 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.935     3.664    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X119Y199       LUT6 (Prop_lut6_I5_O)        0.043     3.707 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0/O
                         net (fo=1, routed)           0.546     4.253    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0_n_251
    SLICE_X120Y196       LUT6 (Prop_lut6_I0_O)        0.043     4.296 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.296    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_270
    SLICE_X120Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/C
                         clock pessimism              0.093    26.862    
                         clock uncertainty           -0.035    26.827    
    SLICE_X120Y196       FDRE (Setup_fdre_C_D)        0.066    26.893    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                         26.893    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 22.596    

Slack (MET) :             22.601ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.388ns (12.929%)  route 2.613ns (87.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.123     2.686    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X118Y198       LUT4 (Prop_lut4_I0_O)        0.043     2.729 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.985     3.714    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X120Y199       LUT6 (Prop_lut6_I5_O)        0.043     3.757 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0/O
                         net (fo=1, routed)           0.505     4.262    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0_n_251
    SLICE_X123Y196       LUT6 (Prop_lut6_I0_O)        0.043     4.305 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_1__0/O
                         net (fo=1, routed)           0.000     4.305    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_256
    SLICE_X123Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X123Y196       FDRE (Setup_fdre_C_D)        0.033    26.906    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]
  -------------------------------------------------------------------
                         required time                         26.906    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                 22.601    

Slack (MET) :             22.637ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.345ns (11.643%)  route 2.618ns (88.357%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.926     2.489    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1[1]
    SLICE_X117Y192       LUT4 (Prop_lut4_I1_O)        0.043     2.532 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O[31]_i_3/O
                         net (fo=32, routed)          1.692     4.224    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]
    SLICE_X123Y192       LUT6 (Prop_lut6_I2_O)        0.043     4.267 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_1__0/O
                         net (fo=1, routed)           0.000     4.267    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_266
    SLICE_X123Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/C
                         clock pessimism              0.093    26.907    
                         clock uncertainty           -0.035    26.872    
    SLICE_X123Y192       FDRE (Setup_fdre_C_D)        0.033    26.905    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                         26.905    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 22.637    

Slack (MET) :             22.642ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.388ns (13.108%)  route 2.572ns (86.892%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.133     2.696    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X118Y198       LUT4 (Prop_lut4_I3_O)        0.043     2.739 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.763     3.502    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X121Y196       LUT6 (Prop_lut6_I0_O)        0.043     3.545 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0/O
                         net (fo=1, routed)           0.676     4.221    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0_n_251
    SLICE_X125Y193       LUT6 (Prop_lut6_I0_O)        0.043     4.264 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_1__0/O
                         net (fo=1, routed)           0.000     4.264    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_264
    SLICE_X125Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/C
                         clock pessimism              0.093    26.907    
                         clock uncertainty           -0.035    26.872    
    SLICE_X125Y193       FDRE (Setup_fdre_C_D)        0.034    26.906    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                         26.906    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                 22.642    

Slack (MET) :             22.648ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.388ns (13.349%)  route 2.519ns (86.651%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     1.304    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y190       FDRE (Prop_fdre_C_Q)         0.259     1.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          1.123     2.686    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X118Y198       LUT4 (Prop_lut4_I0_O)        0.043     2.729 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.764     3.494    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X119Y195       LUT6 (Prop_lut6_I5_O)        0.043     3.537 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_2__0/O
                         net (fo=1, routed)           0.631     4.168    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_2__0_n_251
    SLICE_X119Y193       LUT6 (Prop_lut6_I0_O)        0.043     4.211 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_1__0/O
                         net (fo=1, routed)           0.000     4.211    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_268
    SLICE_X119Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X119Y193       FDRE (Setup_fdre_C_D)        0.033    26.859    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]
  -------------------------------------------------------------------
                         required time                         26.859    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                 22.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[30]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y194       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[30]/Q
                         net (fo=2, routed)           0.103     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[30]
    SLICE_X130Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[30]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[30]_srl3/CLK
                         clock pessimism             -0.193     0.514    
    SLICE_X130Y194       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.608    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[30]_srl3
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y191       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y191       FDRE (Prop_fdre_C_Q)         0.100     0.573 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/Q
                         net (fo=1, routed)           0.055     0.628    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init
    SLICE_X119Y191       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y191       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.204     0.473    
    SLICE_X119Y191       FDRE (Hold_fdre_C_D)         0.049     0.522    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.100     0.573 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.628    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.204     0.473    
    SLICE_X115Y194       FDRE (Hold_fdre_C_D)         0.047     0.520    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X97Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y191        FDRE (Prop_fdre_C_Q)         0.100     0.565 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.620    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X97Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X97Y191        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.465    
    SLICE_X97Y191        FDRE (Hold_fdre_C_D)         0.047     0.512    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.089%)  route 0.082ns (38.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X127Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y198       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[26]/Q
                         net (fo=1, routed)           0.082     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[30]_0[26]
    SLICE_X126Y198       LUT5 (Prop_lut5_I0_O)        0.028     0.713 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[26]_i_1__0/O
                         net (fo=1, routed)           0.000     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[26]_i_1__0_n_251
    SLICE_X126Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X126Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[26]/C
                         clock pessimism             -0.193     0.514    
    SLICE_X126Y198       FDRE (Hold_fdre_C_D)         0.087     0.601    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.132ns (59.424%)  route 0.090ns (40.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.334     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X123Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y197       FDRE (Prop_fdre_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/Q
                         net (fo=4, routed)           0.090     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in13_in
    SLICE_X122Y197       LUT2 (Prop_lut2_I0_O)        0.032     0.724 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[20]_i_1__3/O
                         net (fo=1, routed)           0.000     0.724    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_11
    SLICE_X122Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X122Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[20]/C
                         clock pessimism             -0.193     0.513    
    SLICE_X122Y197       FDRE (Hold_fdre_C_D)         0.096     0.609    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.334     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X123Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y197       FDRE (Prop_fdre_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/Q
                         net (fo=4, routed)           0.090     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in13_in
    SLICE_X122Y197       LUT2 (Prop_lut2_I1_O)        0.028     0.720 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[17]_i_1__3/O
                         net (fo=1, routed)           0.000     0.720    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_14
    SLICE_X122Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X122Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[17]/C
                         clock pessimism             -0.193     0.513    
    SLICE_X122Y197       FDRE (Hold_fdre_C_D)         0.087     0.600    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.132ns (57.055%)  route 0.099ns (42.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X119Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y196       FDRE (Prop_fdre_C_Q)         0.100     0.574 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[13]/Q
                         net (fo=5, routed)           0.099     0.673    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_0_in16_in
    SLICE_X118Y196       LUT2 (Prop_lut2_I1_O)        0.032     0.705 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o[4]_i_1__4/O
                         net (fo=1, routed)           0.000     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/i_27
    SLICE_X118Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X118Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[4]/C
                         clock pessimism             -0.193     0.485    
    SLICE_X118Y196       FDRE (Hold_fdre_C_D)         0.096     0.581    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/data_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.146ns (74.289%)  route 0.051ns (25.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.332     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X122Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y192       FDRE (Prop_fdre_C_Q)         0.118     0.618 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/data_o_reg[20]/Q
                         net (fo=1, routed)           0.051     0.669    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_1[20]
    SLICE_X123Y192       LUT6 (Prop_lut6_I5_O)        0.028     0.697 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[20]_i_1__0/O
                         net (fo=1, routed)           0.000     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_262
    SLICE_X123Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.484     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[20]/C
                         clock pessimism             -0.193     0.511    
    SLICE_X123Y192       FDRE (Hold_fdre_C_D)         0.061     0.572    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.132ns (56.980%)  route 0.100ns (43.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.334     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X123Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y199       FDRE (Prop_fdre_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]/Q
                         net (fo=4, routed)           0.100     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg_n_251_[0]
    SLICE_X122Y199       LUT3 (Prop_lut3_I0_O)        0.032     0.734 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[30]_i_1__2/O
                         net (fo=1, routed)           0.000     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_1
    SLICE_X122Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X122Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[30]/C
                         clock pessimism             -0.193     0.513    
    SLICE_X122Y199       FDRE (Hold_fdre_C_D)         0.096     0.609    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK3
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y40        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/I
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X105Y189      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/ecr_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X105Y189      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/ecr_dly3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X115Y189      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X115Y189      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X110Y190      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X110Y190      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly3_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y191      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y193      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y193      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y193      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y191      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y193      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y193      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X126Y193      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_TX0
  To Clock:  Q0_TX0

Setup :            0  Failing Endpoints,  Worst Slack       22.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.298ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.266ns (8.889%)  route 2.726ns (91.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.817 - 25.600 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     1.303    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X113Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y187       FDRE (Prop_fdre_C_Q)         0.223     1.526 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          2.253     3.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[1]_0[1]
    SLICE_X138Y187       LUT5 (Prop_lut5_I2_O)        0.043     3.822 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1/O
                         net (fo=14, routed)          0.473     4.295    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.620    26.817    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/TX_CLK_I
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[10]/C
                         clock pessimism              0.093    26.910    
                         clock uncertainty           -0.035    26.875    
    SLICE_X136Y189       FDRE (Setup_fdre_C_R)       -0.281    26.594    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                         26.594    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 22.298    

Slack (MET) :             22.298ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.266ns (8.889%)  route 2.726ns (91.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.817 - 25.600 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     1.303    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X113Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y187       FDRE (Prop_fdre_C_Q)         0.223     1.526 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          2.253     3.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[1]_0[1]
    SLICE_X138Y187       LUT5 (Prop_lut5_I2_O)        0.043     3.822 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1/O
                         net (fo=14, routed)          0.473     4.295    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.620    26.817    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/TX_CLK_I
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[12]/C
                         clock pessimism              0.093    26.910    
                         clock uncertainty           -0.035    26.875    
    SLICE_X136Y189       FDRE (Setup_fdre_C_R)       -0.281    26.594    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                         26.594    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 22.298    

Slack (MET) :             22.298ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.266ns (8.889%)  route 2.726ns (91.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.817 - 25.600 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     1.303    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X113Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y187       FDRE (Prop_fdre_C_Q)         0.223     1.526 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          2.253     3.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[1]_0[1]
    SLICE_X138Y187       LUT5 (Prop_lut5_I2_O)        0.043     3.822 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1/O
                         net (fo=14, routed)          0.473     4.295    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.620    26.817    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/TX_CLK_I
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[13]/C
                         clock pessimism              0.093    26.910    
                         clock uncertainty           -0.035    26.875    
    SLICE_X136Y189       FDRE (Setup_fdre_C_R)       -0.281    26.594    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         26.594    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 22.298    

Slack (MET) :             22.298ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.266ns (8.889%)  route 2.726ns (91.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.817 - 25.600 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     1.303    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X113Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y187       FDRE (Prop_fdre_C_Q)         0.223     1.526 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          2.253     3.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[1]_0[1]
    SLICE_X138Y187       LUT5 (Prop_lut5_I2_O)        0.043     3.822 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1/O
                         net (fo=14, routed)          0.473     4.295    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.620    26.817    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/TX_CLK_I
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[14]/C
                         clock pessimism              0.093    26.910    
                         clock uncertainty           -0.035    26.875    
    SLICE_X136Y189       FDRE (Setup_fdre_C_R)       -0.281    26.594    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                         26.594    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 22.298    

Slack (MET) :             22.298ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.266ns (8.889%)  route 2.726ns (91.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.817 - 25.600 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     1.303    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X113Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y187       FDRE (Prop_fdre_C_Q)         0.223     1.526 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          2.253     3.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[1]_0[1]
    SLICE_X138Y187       LUT5 (Prop_lut5_I2_O)        0.043     3.822 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1/O
                         net (fo=14, routed)          0.473     4.295    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.620    26.817    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/TX_CLK_I
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[2]/C
                         clock pessimism              0.093    26.910    
                         clock uncertainty           -0.035    26.875    
    SLICE_X136Y189       FDRE (Setup_fdre_C_R)       -0.281    26.594    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                         26.594    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 22.298    

Slack (MET) :             22.298ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.266ns (8.889%)  route 2.726ns (91.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.817 - 25.600 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     1.303    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X113Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y187       FDRE (Prop_fdre_C_Q)         0.223     1.526 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          2.253     3.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[1]_0[1]
    SLICE_X138Y187       LUT5 (Prop_lut5_I2_O)        0.043     3.822 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1/O
                         net (fo=14, routed)          0.473     4.295    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.620    26.817    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/TX_CLK_I
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[5]/C
                         clock pessimism              0.093    26.910    
                         clock uncertainty           -0.035    26.875    
    SLICE_X136Y189       FDRE (Setup_fdre_C_R)       -0.281    26.594    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         26.594    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 22.298    

Slack (MET) :             22.298ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.266ns (8.889%)  route 2.726ns (91.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.817 - 25.600 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     1.303    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X113Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y187       FDRE (Prop_fdre_C_Q)         0.223     1.526 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          2.253     3.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[1]_0[1]
    SLICE_X138Y187       LUT5 (Prop_lut5_I2_O)        0.043     3.822 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1/O
                         net (fo=14, routed)          0.473     4.295    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs[14]_i_1_n_251
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.620    26.817    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/TX_CLK_I
    SLICE_X136Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[8]/C
                         clock pessimism              0.093    26.910    
                         clock uncertainty           -0.035    26.875    
    SLICE_X136Y189       FDRE (Setup_fdre_C_R)       -0.281    26.594    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                         26.594    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 22.298    

Slack (MET) :             22.443ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.302ns (10.373%)  route 2.609ns (89.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 26.812 - 25.600 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.647     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X122Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       FDRE (Prop_fdre_C_Q)         0.259     1.596 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.996     3.592    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X136Y182       LUT4 (Prop_lut4_I0_O)        0.043     3.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2/O
                         net (fo=30, routed)          0.614     4.248    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251
    SLICE_X136Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.615    26.812    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X136Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[11]/C
                         clock pessimism              0.093    26.905    
                         clock uncertainty           -0.035    26.870    
    SLICE_X136Y182       FDRE (Setup_fdre_C_CE)      -0.178    26.692    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                         26.692    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 22.443    

Slack (MET) :             22.443ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.302ns (10.373%)  route 2.609ns (89.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 26.812 - 25.600 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.647     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X122Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       FDRE (Prop_fdre_C_Q)         0.259     1.596 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.996     3.592    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X136Y182       LUT4 (Prop_lut4_I0_O)        0.043     3.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2/O
                         net (fo=30, routed)          0.614     4.248    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251
    SLICE_X136Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.615    26.812    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X136Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[13]/C
                         clock pessimism              0.093    26.905    
                         clock uncertainty           -0.035    26.870    
    SLICE_X136Y182       FDRE (Setup_fdre_C_CE)      -0.178    26.692    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         26.692    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 22.443    

Slack (MET) :             22.443ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_TX0 rise@25.600ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.302ns (10.373%)  route 2.609ns (89.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 26.812 - 25.600 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.647     1.337    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X122Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       FDRE (Prop_fdre_C_Q)         0.259     1.596 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.996     3.592    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X136Y182       LUT4 (Prop_lut4_I0_O)        0.043     3.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2/O
                         net (fo=30, routed)          0.614     4.248    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251
    SLICE_X136Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.615    26.812    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X136Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[14]/C
                         clock pessimism              0.093    26.905    
                         clock uncertainty           -0.035    26.870    
    SLICE_X136Y182       FDRE (Setup_fdre_C_CE)      -0.178    26.692    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                         26.692    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 22.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.334     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X125Y154       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y154       FDPE (Prop_fdpe_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.657    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X125Y154       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.486     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X125Y154       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.204     0.502    
    SLICE_X125Y154       FDPE (Hold_fdpe_C_D)         0.047     0.549    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.334     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X141Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y163       FDRE (Prop_fdre_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[21]/Q
                         net (fo=1, routed)           0.055     0.657    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata_i[25]
    SLICE_X141Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.486     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X141Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[25]/C
                         clock pessimism             -0.204     0.502    
    SLICE_X141Y163       FDRE (Hold_fdre_C_D)         0.047     0.549    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X115Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y150       FDRE (Prop_fdre_C_Q)         0.100     0.574 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.629    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X115Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X115Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.204     0.474    
    SLICE_X115Y150       FDRE (Hold_fdre_C_D)         0.047     0.521    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X107Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDRE (Prop_fdre_C_Q)         0.100     0.572 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.627    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X107Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X107Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.204     0.472    
    SLICE_X107Y150       FDRE (Hold_fdre_C_D)         0.047     0.519    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.284     0.452    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X93Y173        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y173        FDPE (Prop_fdpe_C_Q)         0.100     0.552 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.607    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X93Y173        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.432     0.652    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X93Y173        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.200     0.452    
    SLICE_X93Y173        FDPE (Hold_fdpe_C_D)         0.047     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.286     0.454    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X101Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y174       FDRE (Prop_fdre_C_Q)         0.100     0.554 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.609    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.435     0.655    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X101Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.201     0.454    
    SLICE_X101Y174       FDRE (Hold_fdre_C_D)         0.047     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.287     0.455    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X101Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y173       FDRE (Prop_fdre_C_Q)         0.100     0.555 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.610    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X101Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.436     0.656    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X101Y173       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.201     0.455    
    SLICE_X101Y173       FDRE (Hold_fdre_C_D)         0.047     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.285     0.453    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X97Y174        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y174        FDRE (Prop_fdre_C_Q)         0.100     0.553 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.608    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X97Y174        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.433     0.653    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X97Y174        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.200     0.453    
    SLICE_X97Y174        FDRE (Hold_fdre_C_D)         0.047     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.296     0.464    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X103Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y187       FDRE (Prop_fdre_C_Q)         0.100     0.564 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.619    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X103Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.447     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X103Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.464    
    SLICE_X103Y187       FDRE (Hold_fdre_C_D)         0.047     0.511    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.296     0.464    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X101Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y187       FDRE (Prop_fdre_C_Q)         0.100     0.564 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.619    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.447     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X101Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.464    
    SLICE_X101Y187       FDRE (Hold_fdre_C_D)         0.047     0.511    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_TX0
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y36        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X138Y180      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X142Y179      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[24]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X140Y179      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[25]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X138Y180      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[27]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X136Y180      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X136Y180      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X136Y179      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[8]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X136Y179      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/prbs_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X138Y181      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X138Y181      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X138Y191      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X136Y191      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X140Y182      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X138Y182      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X143Y180      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X138Y182      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X141Y182      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[13]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X138Y181      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[14]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X143Y179      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X139Y182      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK0
  To Clock:  Q1_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack       22.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.504ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.447ns (14.451%)  route 2.646ns (85.549%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.615     1.305    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDRE (Prop_fdre_C_Q)         0.223     1.528 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.822     2.350    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X120Y213       LUT4 (Prop_lut4_I1_O)        0.049     2.399 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.290     3.689    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X126Y216       LUT6 (Prop_lut6_I2_O)        0.132     3.821 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[1]_i_2__0/O
                         net (fo=1, routed)           0.534     4.355    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[1]_i_2__0_n_251
    SLICE_X127Y212       LUT6 (Prop_lut6_I0_O)        0.043     4.398 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.398    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_281
    SLICE_X127Y212       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X127Y212       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X127Y212       FDRE (Setup_fdre_C_D)        0.033    26.902    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]
  -------------------------------------------------------------------
                         required time                         26.902    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                 22.504    

Slack (MET) :             22.504ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.447ns (14.450%)  route 2.646ns (85.550%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.615     1.305    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDRE (Prop_fdre_C_Q)         0.223     1.528 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.822     2.350    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X120Y213       LUT4 (Prop_lut4_I1_O)        0.049     2.399 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.153     3.552    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X125Y217       LUT6 (Prop_lut6_I2_O)        0.132     3.684 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_2__0/O
                         net (fo=1, routed)           0.671     4.355    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_2__0_n_251
    SLICE_X125Y211       LUT6 (Prop_lut6_I0_O)        0.043     4.398 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_1__0/O
                         net (fo=1, routed)           0.000     4.398    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_268
    SLICE_X125Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X125Y211       FDRE (Setup_fdre_C_D)        0.034    26.903    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]
  -------------------------------------------------------------------
                         required time                         26.903    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                 22.504    

Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.352ns (11.458%)  route 2.720ns (88.542%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.223     1.530 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.875     2.405    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X127Y214       LUT4 (Prop_lut4_I1_O)        0.043     2.448 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.048     3.496    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X121Y217       LUT6 (Prop_lut6_I0_O)        0.043     3.539 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0/O
                         net (fo=1, routed)           0.797     4.336    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0_n_251
    SLICE_X126Y211       LUT6 (Prop_lut6_I0_O)        0.043     4.379 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_1__0/O
                         net (fo=1, routed)           0.000     4.379    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_256
    SLICE_X126Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X126Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X126Y211       FDRE (Setup_fdre_C_D)        0.066    26.935    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]
  -------------------------------------------------------------------
                         required time                         26.935    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.606ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.352ns (11.776%)  route 2.637ns (88.224%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.223     1.530 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.933     2.463    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[2]
    SLICE_X127Y214       LUT4 (Prop_lut4_I1_O)        0.043     2.506 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.163     3.669    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X121Y217       LUT6 (Prop_lut6_I5_O)        0.043     3.712 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[22]_i_2__0/O
                         net (fo=1, routed)           0.541     4.253    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[22]_i_2__0_n_251
    SLICE_X124Y212       LUT6 (Prop_lut6_I0_O)        0.043     4.296 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[22]_i_1__0/O
                         net (fo=1, routed)           0.000     4.296    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_260
    SLICE_X124Y212       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y212       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[22]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X124Y212       FDRE (Setup_fdre_C_D)        0.034    26.903    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[22]
  -------------------------------------------------------------------
                         required time                         26.903    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 22.606    

Slack (MET) :             22.662ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.352ns (11.869%)  route 2.614ns (88.131%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.223     1.530 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.933     2.463    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[2]
    SLICE_X127Y214       LUT4 (Prop_lut4_I1_O)        0.043     2.506 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.046     3.552    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X119Y217       LUT6 (Prop_lut6_I5_O)        0.043     3.595 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0/O
                         net (fo=1, routed)           0.635     4.230    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0_n_251
    SLICE_X122Y212       LUT6 (Prop_lut6_I0_O)        0.043     4.273 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_1__0/O
                         net (fo=1, routed)           0.000     4.273    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_266
    SLICE_X122Y212       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y212       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X122Y212       FDRE (Setup_fdre_C_D)        0.066    26.935    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                         26.935    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                 22.662    

Slack (MET) :             22.707ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.352ns (12.191%)  route 2.535ns (87.809%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.223     1.530 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.933     2.463    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[2]
    SLICE_X127Y214       LUT4 (Prop_lut4_I1_O)        0.043     2.506 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.057     3.563    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X118Y218       LUT6 (Prop_lut6_I5_O)        0.043     3.606 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0/O
                         net (fo=1, routed)           0.545     4.151    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0_n_251
    SLICE_X123Y213       LUT6 (Prop_lut6_I0_O)        0.043     4.194 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.194    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_270
    SLICE_X123Y213       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y213       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X123Y213       FDRE (Setup_fdre_C_D)        0.033    26.902    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                         26.902    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 22.707    

Slack (MET) :             22.752ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.352ns (12.384%)  route 2.490ns (87.616%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 26.810 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.223     1.530 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.933     2.463    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[2]
    SLICE_X127Y214       LUT4 (Prop_lut4_I1_O)        0.043     2.506 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.930     3.436    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X119Y217       LUT6 (Prop_lut6_I5_O)        0.043     3.479 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0/O
                         net (fo=1, routed)           0.627     4.106    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0_n_251
    SLICE_X123Y214       LUT6 (Prop_lut6_I0_O)        0.043     4.149 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_1__0/O
                         net (fo=1, routed)           0.000     4.149    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_257
    SLICE_X123Y214       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.613    26.810    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y214       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/C
                         clock pessimism              0.093    26.903    
                         clock uncertainty           -0.035    26.868    
    SLICE_X123Y214       FDRE (Setup_fdre_C_D)        0.034    26.902    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]
  -------------------------------------------------------------------
                         required time                         26.902    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                 22.752    

Slack (MET) :             22.825ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.447ns (15.956%)  route 2.355ns (84.044%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 26.810 - 25.600 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.615     1.305    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDRE (Prop_fdre_C_Q)         0.223     1.528 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.822     2.350    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X120Y213       LUT4 (Prop_lut4_I1_O)        0.049     2.399 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.987     3.386    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X124Y217       LUT6 (Prop_lut6_I2_O)        0.132     3.518 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0/O
                         net (fo=1, routed)           0.546     4.064    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0_n_251
    SLICE_X126Y214       LUT6 (Prop_lut6_I0_O)        0.043     4.107 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.107    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_272
    SLICE_X126Y214       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.613    26.810    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X126Y214       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/C
                         clock pessimism              0.093    26.903    
                         clock uncertainty           -0.035    26.868    
    SLICE_X126Y214       FDRE (Setup_fdre_C_D)        0.064    26.932    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                         26.932    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 22.825    

Slack (MET) :             22.865ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.352ns (12.740%)  route 2.411ns (87.260%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.223     1.530 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.875     2.405    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X127Y214       LUT4 (Prop_lut4_I1_O)        0.043     2.448 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.735     3.183    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X121Y214       LUT6 (Prop_lut6_I0_O)        0.043     3.226 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0/O
                         net (fo=1, routed)           0.801     4.027    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0_n_251
    SLICE_X126Y211       LUT6 (Prop_lut6_I0_O)        0.043     4.070 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_1__0/O
                         net (fo=1, routed)           0.000     4.070    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_264
    SLICE_X126Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X126Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X126Y211       FDRE (Setup_fdre_C_D)        0.066    26.935    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                         26.935    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                 22.865    

Slack (MET) :             22.902ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.447ns (16.586%)  route 2.248ns (83.414%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 26.810 - 25.600 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.615     1.305    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDRE (Prop_fdre_C_Q)         0.223     1.528 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.822     2.350    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X120Y213       LUT4 (Prop_lut4_I1_O)        0.049     2.399 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.992     3.391    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X127Y215       LUT6 (Prop_lut6_I2_O)        0.132     3.523 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[8]_i_2__0/O
                         net (fo=1, routed)           0.434     3.957    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[8]_i_2__0_n_251
    SLICE_X127Y214       LUT6 (Prop_lut6_I0_O)        0.043     4.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.000    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_274
    SLICE_X127Y214       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.613    26.810    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X127Y214       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[8]/C
                         clock pessimism              0.093    26.903    
                         clock uncertainty           -0.035    26.868    
    SLICE_X127Y214       FDRE (Setup_fdre_C_D)        0.034    26.902    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[8]
  -------------------------------------------------------------------
                         required time                         26.902    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                 22.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y210       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[17]/Q
                         net (fo=2, routed)           0.103     0.704    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[17]
    SLICE_X130Y211       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y211       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
                         clock pessimism             -0.190     0.515    
    SLICE_X130Y211       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.613    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.971%)  route 0.061ns (40.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y210       FDRE (Prop_fdre_C_Q)         0.091     0.592 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[10]/Q
                         net (fo=2, routed)           0.061     0.653    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[10]
    SLICE_X130Y210       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y210       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
                         clock pessimism             -0.193     0.512    
    SLICE_X130Y210       SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     0.560    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y204       FDCE (Prop_fdce_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.065     0.666    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg_n_251_[2]
    SLICE_X122Y204       LUT6 (Prop_lut6_I0_O)        0.028     0.694 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.694    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[3]_i_1_n_251
    SLICE_X122Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.193     0.512    
    SLICE_X122Y204       FDCE (Hold_fdce_C_D)         0.087     0.599    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.979%)  route 0.104ns (51.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y210       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[22]/Q
                         net (fo=2, routed)           0.104     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[22]
    SLICE_X130Y211       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y211       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3/CLK
                         clock pessimism             -0.190     0.515    
    SLICE_X130Y211       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.609    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDRE (Prop_fdre_C_Q)         0.100     0.572 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/Q
                         net (fo=1, routed)           0.055     0.627    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init
    SLICE_X119Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.204     0.472    
    SLICE_X119Y210       FDRE (Hold_fdre_C_D)         0.047     0.519    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y211       FDRE (Prop_fdre_C_Q)         0.100     0.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.620    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.204     0.465    
    SLICE_X101Y211       FDRE (Hold_fdre_C_D)         0.047     0.512    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (34.030%)  route 0.194ns (65.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X133Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y211       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/Q
                         net (fo=2, routed)           0.194     0.797    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[23]
    SLICE_X130Y211       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y211       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/CLK
                         clock pessimism             -0.172     0.533    
    SLICE_X130Y211       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.687    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y211       FDRE (Prop_fdre_C_Q)         0.100     0.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.620    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X101Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.204     0.465    
    SLICE_X101Y211       FDRE (Hold_fdre_C_D)         0.044     0.509    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.985%)  route 0.066ns (34.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X125Y216       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y216       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[2]/Q
                         net (fo=4, routed)           0.066     0.663    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_1_in5_in
    SLICE_X124Y216       LUT6 (Prop_lut6_I3_O)        0.028     0.691 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[3]_i_1__6/O
                         net (fo=1, routed)           0.000     0.691    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[3]_i_1__6_n_251
    SLICE_X124Y216       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X124Y216       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/C
                         clock pessimism             -0.191     0.508    
    SLICE_X124Y216       FDRE (Hold_fdre_C_D)         0.061     0.569    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.918%)  route 0.093ns (42.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y204       FDCE (Prop_fdce_C_Q)         0.100     0.601 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/Q
                         net (fo=7, routed)           0.093     0.694    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg_n_251_[0]
    SLICE_X122Y204       LUT5 (Prop_lut5_I4_O)        0.028     0.722 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.722    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[4]_i_1_n_251
    SLICE_X122Y204       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.193     0.512    
    SLICE_X122Y204       FDPE (Hold_fdpe_C_D)         0.087     0.599    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK0
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y49        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/I
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X113Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X117Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/ecr_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X117Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/ecr_dly3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X119Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X119Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X119Y206      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rstd_dly3_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y211      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y211      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y211      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y211      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y209      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y210      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y211      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y211      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y211      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK1
  To Clock:  Q1_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack       22.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.306ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.483ns (14.655%)  route 2.813ns (85.345%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 26.803 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.259     1.552 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.859     2.411    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X126Y224       LUT4 (Prop_lut4_I1_O)        0.047     2.458 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.424     3.882    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X132Y225       LUT6 (Prop_lut6_I2_O)        0.134     4.016 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0/O
                         net (fo=1, routed)           0.530     4.546    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0_n_251
    SLICE_X131Y222       LUT6 (Prop_lut6_I0_O)        0.043     4.589 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.589    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_275
    SLICE_X131Y222       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606    26.803    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X131Y222       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/C
                         clock pessimism              0.093    26.896    
                         clock uncertainty           -0.035    26.861    
    SLICE_X131Y222       FDRE (Setup_fdre_C_D)        0.034    26.895    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]
  -------------------------------------------------------------------
                         required time                         26.895    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                 22.306    

Slack (MET) :             22.313ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.483ns (14.545%)  route 2.838ns (85.455%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 26.803 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.259     1.552 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.859     2.411    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X126Y224       LUT4 (Prop_lut4_I1_O)        0.047     2.458 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.201     3.659    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X133Y226       LUT6 (Prop_lut6_I2_O)        0.134     3.793 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_2__0/O
                         net (fo=1, routed)           0.777     4.571    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_2__0_n_251
    SLICE_X130Y222       LUT6 (Prop_lut6_I0_O)        0.043     4.614 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.614    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_280
    SLICE_X130Y222       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606    26.803    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y222       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/C
                         clock pessimism              0.093    26.896    
                         clock uncertainty           -0.035    26.861    
    SLICE_X130Y222       FDRE (Setup_fdre_C_D)        0.066    26.927    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]
  -------------------------------------------------------------------
                         required time                         26.927    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                 22.313    

Slack (MET) :             22.413ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.483ns (15.004%)  route 2.736ns (84.996%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 26.803 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.259     1.552 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.859     2.411    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X126Y224       LUT4 (Prop_lut4_I1_O)        0.047     2.458 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.434     3.892    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X130Y223       LUT6 (Prop_lut6_I2_O)        0.134     4.026 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0/O
                         net (fo=1, routed)           0.443     4.469    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0_n_251
    SLICE_X130Y222       LUT6 (Prop_lut6_I0_O)        0.043     4.512 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_1__0/O
                         net (fo=1, routed)           0.000     4.512    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_265
    SLICE_X130Y222       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606    26.803    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y222       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/C
                         clock pessimism              0.093    26.896    
                         clock uncertainty           -0.035    26.861    
    SLICE_X130Y222       FDRE (Setup_fdre_C_D)        0.065    26.926    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 22.413    

Slack (MET) :             22.496ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.483ns (15.561%)  route 2.621ns (84.439%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 26.801 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.259     1.552 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.859     2.411    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X126Y224       LUT4 (Prop_lut4_I1_O)        0.047     2.458 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.113     3.571    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X132Y227       LUT6 (Prop_lut6_I2_O)        0.134     3.705 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[11]_i_2__0/O
                         net (fo=1, routed)           0.649     4.354    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[11]_i_2__0_n_251
    SLICE_X131Y224       LUT6 (Prop_lut6_I0_O)        0.043     4.397 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[11]_i_1__0/O
                         net (fo=1, routed)           0.000     4.397    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_271
    SLICE_X131Y224       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.604    26.801    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X131Y224       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]/C
                         clock pessimism              0.093    26.894    
                         clock uncertainty           -0.035    26.859    
    SLICE_X131Y224       FDRE (Setup_fdre_C_D)        0.034    26.893    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                         26.893    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                 22.496    

Slack (MET) :             22.522ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.483ns (15.521%)  route 2.629ns (84.479%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 26.805 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.259     1.552 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.859     2.411    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X126Y224       LUT4 (Prop_lut4_I1_O)        0.047     2.458 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.323     3.781    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X132Y224       LUT6 (Prop_lut6_I2_O)        0.134     3.915 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0/O
                         net (fo=1, routed)           0.447     4.362    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0_n_251
    SLICE_X132Y223       LUT6 (Prop_lut6_I0_O)        0.043     4.405 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.405    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_270
    SLICE_X132Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.608    26.805    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X132Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/C
                         clock pessimism              0.093    26.898    
                         clock uncertainty           -0.035    26.863    
    SLICE_X132Y223       FDRE (Setup_fdre_C_D)        0.064    26.927    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                         26.927    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                 22.522    

Slack (MET) :             22.529ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.448ns (14.584%)  route 2.624ns (85.416%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 26.802 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.236     1.529 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          1.099     2.628    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[3]
    SLICE_X133Y224       LUT4 (Prop_lut4_I2_O)        0.126     2.754 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.974     3.727    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X131Y227       LUT6 (Prop_lut6_I0_O)        0.043     3.770 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_2__0/O
                         net (fo=1, routed)           0.552     4.322    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_2__0_n_251
    SLICE_X131Y223       LUT6 (Prop_lut6_I0_O)        0.043     4.365 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[14]_i_1__0/O
                         net (fo=1, routed)           0.000     4.365    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_268
    SLICE_X131Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.605    26.802    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X131Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]/C
                         clock pessimism              0.093    26.895    
                         clock uncertainty           -0.035    26.860    
    SLICE_X131Y223       FDRE (Setup_fdre_C_D)        0.034    26.894    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[14]
  -------------------------------------------------------------------
                         required time                         26.894    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 22.529    

Slack (MET) :             22.534ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.483ns (15.733%)  route 2.587ns (84.267%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 26.805 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.259     1.552 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.859     2.411    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X126Y224       LUT4 (Prop_lut4_I1_O)        0.047     2.458 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.196     3.654    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X133Y226       LUT6 (Prop_lut6_I2_O)        0.134     3.788 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0/O
                         net (fo=1, routed)           0.532     4.320    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0_n_251
    SLICE_X133Y223       LUT6 (Prop_lut6_I0_O)        0.043     4.363 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_1__0/O
                         net (fo=1, routed)           0.000     4.363    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_256
    SLICE_X133Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.608    26.805    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X133Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/C
                         clock pessimism              0.093    26.898    
                         clock uncertainty           -0.035    26.863    
    SLICE_X133Y223       FDRE (Setup_fdre_C_D)        0.034    26.897    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]
  -------------------------------------------------------------------
                         required time                         26.897    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 22.534    

Slack (MET) :             22.543ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.483ns (15.629%)  route 2.607ns (84.371%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 26.803 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.259     1.552 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.859     2.411    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X126Y224       LUT4 (Prop_lut4_I1_O)        0.047     2.458 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.118     3.576    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X132Y226       LUT6 (Prop_lut6_I2_O)        0.134     3.710 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[1]_i_2__0/O
                         net (fo=1, routed)           0.630     4.340    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[1]_i_2__0_n_251
    SLICE_X130Y222       LUT6 (Prop_lut6_I0_O)        0.043     4.383 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.383    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_281
    SLICE_X130Y222       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606    26.803    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y222       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]/C
                         clock pessimism              0.093    26.896    
                         clock uncertainty           -0.035    26.861    
    SLICE_X130Y222       FDRE (Setup_fdre_C_D)        0.066    26.927    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[1]
  -------------------------------------------------------------------
                         required time                         26.927    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                 22.543    

Slack (MET) :             22.545ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.483ns (15.635%)  route 2.606ns (84.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 26.805 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.259     1.552 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.859     2.411    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X126Y224       LUT4 (Prop_lut4_I1_O)        0.047     2.458 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.210     3.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X133Y225       LUT6 (Prop_lut6_I2_O)        0.134     3.802 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_2__0/O
                         net (fo=1, routed)           0.537     4.339    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_2__0_n_251
    SLICE_X132Y223       LUT6 (Prop_lut6_I0_O)        0.043     4.382 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_1__0/O
                         net (fo=1, routed)           0.000     4.382    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_254
    SLICE_X132Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.608    26.805    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X132Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/C
                         clock pessimism              0.093    26.898    
                         clock uncertainty           -0.035    26.863    
    SLICE_X132Y223       FDRE (Setup_fdre_C_D)        0.065    26.928    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]
  -------------------------------------------------------------------
                         required time                         26.928    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 22.545    

Slack (MET) :             22.592ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.388ns (12.893%)  route 2.621ns (87.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 26.804 - 25.600 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.603     1.293    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y221       FDRE (Prop_fdre_C_Q)         0.259     1.552 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.901     2.453    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[0]
    SLICE_X132Y222       LUT4 (Prop_lut4_I3_O)        0.043     2.496 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.131     3.627    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X130Y225       LUT6 (Prop_lut6_I5_O)        0.043     3.670 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[23]_i_2__0/O
                         net (fo=1, routed)           0.590     4.259    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[23]_i_2__0_n_251
    SLICE_X128Y221       LUT6 (Prop_lut6_I0_O)        0.043     4.302 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[23]_i_1__0/O
                         net (fo=1, routed)           0.000     4.302    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_259
    SLICE_X128Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.607    26.804    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X128Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]/C
                         clock pessimism              0.093    26.897    
                         clock uncertainty           -0.035    26.862    
    SLICE_X128Y221       FDRE (Setup_fdre_C_D)        0.033    26.895    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]
  -------------------------------------------------------------------
                         required time                         26.895    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 22.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.452%)  route 0.115ns (53.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.326     0.494    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y223       FDRE (Prop_fdre_C_Q)         0.100     0.594 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/Q
                         net (fo=2, routed)           0.115     0.709    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[27]
    SLICE_X136Y223       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.476     0.696    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y223       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/CLK
                         clock pessimism             -0.172     0.524    
    SLICE_X136Y223       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.619    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.387%)  route 0.062ns (32.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.326     0.494    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X135Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y223       FDRE (Prop_fdre_C_Q)         0.100     0.594 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[14]/Q
                         net (fo=3, routed)           0.062     0.656    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[30]_0[14]
    SLICE_X134Y223       LUT5 (Prop_lut5_I0_O)        0.028     0.684 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[14]_i_1__2/O
                         net (fo=1, routed)           0.000     0.684    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[14]_i_1__2_n_251
    SLICE_X134Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.475     0.695    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X134Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]/C
                         clock pessimism             -0.190     0.505    
    SLICE_X134Y223       FDRE (Hold_fdre_C_D)         0.087     0.592    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.478%)  route 0.115ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.326     0.494    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y223       FDRE (Prop_fdre_C_Q)         0.100     0.594 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[24]/Q
                         net (fo=2, routed)           0.115     0.709    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[24]
    SLICE_X136Y223       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.476     0.696    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y223       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
                         clock pessimism             -0.172     0.524    
    SLICE_X136Y223       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.616    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.337%)  route 0.107ns (47.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y220       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y220       FDRE (Prop_fdre_C_Q)         0.118     0.615 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[11]/Q
                         net (fo=2, routed)           0.107     0.722    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[11]
    SLICE_X138Y220       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y220       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
                         clock pessimism             -0.172     0.528    
    SLICE_X138Y220       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.623    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.507%)  route 0.070ns (35.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.327     0.495    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X133Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y228       FDRE (Prop_fdre_C_Q)         0.100     0.595 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[2]/Q
                         net (fo=4, routed)           0.070     0.665    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_1_in18_in
    SLICE_X132Y228       LUT6 (Prop_lut6_I3_O)        0.028     0.693 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[11]_i_1__2/O
                         net (fo=1, routed)           0.000     0.693    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[11]_i_1__2_n_251
    SLICE_X132Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.478     0.698    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X132Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[11]/C
                         clock pessimism             -0.192     0.506    
    SLICE_X132Y228       FDRE (Hold_fdre_C_D)         0.087     0.593    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.431%)  route 0.071ns (35.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.327     0.495    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X133Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y228       FDRE (Prop_fdre_C_Q)         0.100     0.595 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[21]/Q
                         net (fo=5, routed)           0.071     0.666    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_0_in12_in
    SLICE_X132Y228       LUT5 (Prop_lut5_I4_O)        0.028     0.694 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[7]_i_1__2/O
                         net (fo=1, routed)           0.000     0.694    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[7]_i_1__2_n_251
    SLICE_X132Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.478     0.698    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X132Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[7]/C
                         clock pessimism             -0.192     0.506    
    SLICE_X132Y228       FDRE (Hold_fdre_C_D)         0.087     0.593    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.318%)  route 0.071ns (35.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.325     0.493    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X131Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y228       FDRE (Prop_fdre_C_Q)         0.100     0.593 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[17]/Q
                         net (fo=6, routed)           0.071     0.664    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_0_in4_in
    SLICE_X130Y228       LUT2 (Prop_lut2_I0_O)        0.028     0.692 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o[5]_i_1__4/O
                         net (fo=1, routed)           0.000     0.692    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_0_out[5]
    SLICE_X130Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.475     0.695    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X130Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[5]/C
                         clock pessimism             -0.191     0.504    
    SLICE_X130Y228       FDRE (Hold_fdre_C_D)         0.087     0.591    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.337%)  route 0.107ns (47.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.328     0.496    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y221       FDRE (Prop_fdre_C_Q)         0.118     0.614 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/Q
                         net (fo=2, routed)           0.107     0.721    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[0]
    SLICE_X138Y221       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y221       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
                         clock pessimism             -0.172     0.527    
    SLICE_X138Y221       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.619    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.091ns (35.437%)  route 0.166ns (64.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.328     0.496    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y221       FDRE (Prop_fdre_C_Q)         0.091     0.587 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.166     0.753    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[7]
    SLICE_X138Y221       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y221       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.172     0.527    
    SLICE_X138Y221       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.645    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.100     0.566 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.621    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.202     0.466    
    SLICE_X113Y218       FDRE (Hold_fdre_C_D)         0.047     0.513    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK1
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y50        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/I
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X108Y214      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/ecr_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X108Y214      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/ecr_dly3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X112Y216      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X111Y216      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X101Y217      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X101Y217      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y223      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y223      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y221      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X138Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y221      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y221      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X136Y221      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK2
  To Clock:  Q1_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack       22.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.411ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.388ns (12.140%)  route 2.808ns (87.860%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 26.812 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y230       FDRE (Prop_fdre_C_Q)         0.259     1.555 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.888     2.443    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X125Y231       LUT4 (Prop_lut4_I3_O)        0.043     2.486 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.215     3.701    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X121Y237       LUT6 (Prop_lut6_I0_O)        0.043     3.744 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0/O
                         net (fo=1, routed)           0.705     4.449    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0_n_251
    SLICE_X128Y236       LUT6 (Prop_lut6_I0_O)        0.043     4.492 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_1__0/O
                         net (fo=1, routed)           0.000     4.492    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_257
    SLICE_X128Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.615    26.812    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X128Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/C
                         clock pessimism              0.093    26.905    
                         clock uncertainty           -0.035    26.870    
    SLICE_X128Y236       FDRE (Setup_fdre_C_D)        0.034    26.904    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]
  -------------------------------------------------------------------
                         required time                         26.904    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                 22.411    

Slack (MET) :             22.562ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.388ns (12.747%)  route 2.656ns (87.253%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y230       FDRE (Prop_fdre_C_Q)         0.259     1.555 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.888     2.443    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X125Y231       LUT4 (Prop_lut4_I3_O)        0.043     2.486 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.171     3.657    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X120Y238       LUT6 (Prop_lut6_I0_O)        0.043     3.700 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0/O
                         net (fo=1, routed)           0.597     4.297    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0_n_251
    SLICE_X127Y237       LUT6 (Prop_lut6_I0_O)        0.043     4.340 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_1__0/O
                         net (fo=1, routed)           0.000     4.340    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_266
    SLICE_X127Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X127Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X127Y237       FDRE (Setup_fdre_C_D)        0.033    26.902    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                         26.902    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                 22.562    

Slack (MET) :             22.611ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.388ns (12.956%)  route 2.607ns (87.044%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 26.810 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y230       FDRE (Prop_fdre_C_Q)         0.259     1.555 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.888     2.443    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X125Y231       LUT4 (Prop_lut4_I3_O)        0.043     2.486 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.129     3.615    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X121Y237       LUT6 (Prop_lut6_I0_O)        0.043     3.658 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_2__0/O
                         net (fo=1, routed)           0.590     4.248    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_2__0_n_251
    SLICE_X125Y235       LUT6 (Prop_lut6_I0_O)        0.043     4.291 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_1__0/O
                         net (fo=1, routed)           0.000     4.291    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_269
    SLICE_X125Y235       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.613    26.810    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y235       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/C
                         clock pessimism              0.093    26.903    
                         clock uncertainty           -0.035    26.868    
    SLICE_X125Y235       FDRE (Setup_fdre_C_D)        0.034    26.902    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                         26.902    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                 22.611    

Slack (MET) :             22.693ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.009ns (39.274%)  route 1.560ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 26.761 - 25.600 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.835     1.525    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.534 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.560     4.095    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.564    26.761    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.093    26.854    
                         clock uncertainty           -0.035    26.819    
    SLICE_X113Y233       FDRE (Setup_fdre_C_D)       -0.031    26.788    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                         26.788    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 22.693    

Slack (MET) :             22.904ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.388ns (14.356%)  route 2.315ns (85.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y230       FDRE (Prop_fdre_C_Q)         0.259     1.555 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.888     2.443    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X125Y231       LUT4 (Prop_lut4_I3_O)        0.043     2.486 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.986     3.473    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X123Y237       LUT6 (Prop_lut6_I0_O)        0.043     3.516 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0/O
                         net (fo=1, routed)           0.440     3.956    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_2__0_n_251
    SLICE_X125Y236       LUT6 (Prop_lut6_I0_O)        0.043     3.999 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[26]_i_1__0/O
                         net (fo=1, routed)           0.000     3.999    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_256
    SLICE_X125Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X125Y236       FDRE (Setup_fdre_C_D)        0.034    26.903    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[26]
  -------------------------------------------------------------------
                         required time                         26.903    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 22.904    

Slack (MET) :             22.904ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.388ns (14.196%)  route 2.345ns (85.804%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 26.810 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y230       FDRE (Prop_fdre_C_Q)         0.259     1.555 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.888     2.443    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X125Y231       LUT4 (Prop_lut4_I3_O)        0.043     2.486 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.089     3.575    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X124Y236       LUT6 (Prop_lut6_I0_O)        0.043     3.618 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_2__0/O
                         net (fo=1, routed)           0.368     3.986    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_2__0_n_251
    SLICE_X126Y235       LUT6 (Prop_lut6_I0_O)        0.043     4.029 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.029    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_273
    SLICE_X126Y235       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.613    26.810    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X126Y235       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/C
                         clock pessimism              0.093    26.903    
                         clock uncertainty           -0.035    26.868    
    SLICE_X126Y235       FDRE (Setup_fdre_C_D)        0.066    26.934    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]
  -------------------------------------------------------------------
                         required time                         26.934    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                 22.904    

Slack (MET) :             22.935ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.860ns (32.511%)  route 1.785ns (67.489%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.666     1.356    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y238       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y238       FDRE (Prop_fdre_C_Q)         0.223     1.579 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[2]/Q
                         net (fo=5, routed)           0.996     2.575    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1[2]
    SLICE_X135Y235       LUT6 (Prop_lut6_I0_O)        0.043     2.618 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.618    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_4_n_251
    SLICE_X135Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.877 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.877    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_n_251
    SLICE_X135Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.930 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.930    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_n_251
    SLICE_X135Y237       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     3.040 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__1/CO[2]
                         net (fo=2, routed)           0.355     3.395    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero15_in
    SLICE_X135Y238       LUT6 (Prop_lut6_I4_O)        0.129     3.524 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_5/O
                         net (fo=1, routed)           0.434     3.958    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_5_n_251
    SLICE_X134Y237       LUT4 (Prop_lut4_I3_O)        0.043     4.001 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     4.001    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero0
    SLICE_X134Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X134Y237       FDRE (Setup_fdre_C_D)        0.064    26.937    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                         26.937    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                 22.935    

Slack (MET) :             22.939ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.489ns (18.325%)  route 2.180ns (81.675%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 26.812 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y230       FDRE (Prop_fdre_C_Q)         0.259     1.555 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.556     2.111    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[3]
    SLICE_X121Y231       LUT4 (Prop_lut4_I2_O)        0.051     2.162 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          1.281     3.443    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X128Y237       LUT6 (Prop_lut6_I2_O)        0.136     3.579 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[24]_i_2__0/O
                         net (fo=1, routed)           0.342     3.922    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[24]_i_2__0_n_251
    SLICE_X129Y237       LUT6 (Prop_lut6_I0_O)        0.043     3.965 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[24]_i_1__0/O
                         net (fo=1, routed)           0.000     3.965    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_258
    SLICE_X129Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.615    26.812    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X129Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]/C
                         clock pessimism              0.093    26.905    
                         clock uncertainty           -0.035    26.870    
    SLICE_X129Y237       FDRE (Setup_fdre_C_D)        0.034    26.904    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]
  -------------------------------------------------------------------
                         required time                         26.904    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                 22.939    

Slack (MET) :             22.950ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.388ns (14.614%)  route 2.267ns (85.386%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 26.809 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y230       FDRE (Prop_fdre_C_Q)         0.259     1.555 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.888     2.443    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[1]
    SLICE_X125Y231       LUT4 (Prop_lut4_I3_O)        0.043     2.486 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.845     3.331    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X128Y237       LUT6 (Prop_lut6_I0_O)        0.043     3.374 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_2__0/O
                         net (fo=1, routed)           0.534     3.908    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_2__0_n_251
    SLICE_X129Y233       LUT6 (Prop_lut6_I0_O)        0.043     3.951 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.951    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_280
    SLICE_X129Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.612    26.809    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X129Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/C
                         clock pessimism              0.093    26.902    
                         clock uncertainty           -0.035    26.867    
    SLICE_X129Y233       FDRE (Setup_fdre_C_D)        0.034    26.901    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]
  -------------------------------------------------------------------
                         required time                         26.901    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                 22.950    

Slack (MET) :             22.965ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.345ns (13.074%)  route 2.294ns (86.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 26.808 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y230       FDRE (Prop_fdre_C_Q)         0.259     1.555 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.789     2.344    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[0]_0[1]
    SLICE_X125Y231       LUT4 (Prop_lut4_I0_O)        0.043     2.387 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[14]_i_3__0/O
                         net (fo=45, routed)          1.505     3.892    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_0
    SLICE_X124Y233       LUT6 (Prop_lut6_I4_O)        0.043     3.935 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_1__0/O
                         net (fo=1, routed)           0.000     3.935    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_263
    SLICE_X124Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611    26.808    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/C
                         clock pessimism              0.093    26.901    
                         clock uncertainty           -0.035    26.866    
    SLICE_X124Y233       FDRE (Setup_fdre_C_D)        0.034    26.900    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                         26.900    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                 22.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.787%)  route 0.061ns (32.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X127Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y233       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[3]/Q
                         net (fo=2, routed)           0.061     0.658    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X126Y233       LUT6 (Prop_lut6_I1_O)        0.028     0.686 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.686    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_279
    SLICE_X126Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X126Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/C
                         clock pessimism             -0.191     0.508    
    SLICE_X126Y233       FDRE (Hold_fdre_C_D)         0.087     0.595    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.500%)  route 0.160ns (57.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X132Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y236       FDRE (Prop_fdre_C_Q)         0.118     0.619 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[15]/Q
                         net (fo=2, routed)           0.160     0.779    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[15]
    SLICE_X134Y234       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.484     0.704    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y234       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
                         clock pessimism             -0.172     0.532    
    SLICE_X134Y234       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.686    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.209%)  route 0.143ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y237       FDRE (Prop_fdre_C_Q)         0.118     0.621 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/Q
                         net (fo=2, routed)           0.143     0.764    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[23]
    SLICE_X134Y235       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y235       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/CLK
                         clock pessimism             -0.190     0.515    
    SLICE_X134Y235       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.100     0.568 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.623    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.202     0.468    
    SLICE_X113Y233       FDRE (Hold_fdre_C_D)         0.047     0.515    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.294     0.462    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X97Y236        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y236        FDRE (Prop_fdre_C_Q)         0.100     0.562 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.617    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X97Y236        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.444     0.664    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X97Y236        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.202     0.462    
    SLICE_X97Y236        FDRE (Hold_fdre_C_D)         0.047     0.509    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.294     0.462    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X97Y236        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y236        FDRE (Prop_fdre_C_Q)         0.100     0.562 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.617    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X97Y236        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.444     0.664    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X97Y236        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.202     0.462    
    SLICE_X97Y236        FDRE (Hold_fdre_C_D)         0.044     0.506    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X96Y242        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y242        FDRE (Prop_fdre_C_Q)         0.100     0.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.060     0.625    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X96Y242        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X96Y242        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.465    
    SLICE_X96Y242        FDRE (Hold_fdre_C_D)         0.047     0.512    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X96Y244        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y244        FDRE (Prop_fdre_C_Q)         0.100     0.566 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.060     0.626    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X96Y244        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X96Y244        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.203     0.466    
    SLICE_X96Y244        FDRE (Hold_fdre_C_D)         0.047     0.513    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.057%)  route 0.104ns (46.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y237       FDRE (Prop_fdre_C_Q)         0.118     0.621 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/Q
                         net (fo=2, routed)           0.104     0.725    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[27]
    SLICE_X134Y236       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y236       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/CLK
                         clock pessimism             -0.190     0.515    
    SLICE_X134Y236       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.610    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.033%)  route 0.089ns (40.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.332     0.500    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X127Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y239       FDRE (Prop_fdre_C_Q)         0.100     0.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[6]/Q
                         net (fo=4, routed)           0.089     0.689    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in9_in
    SLICE_X126Y239       LUT5 (Prop_lut5_I3_O)        0.028     0.717 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[7]_i_1__4/O
                         net (fo=1, routed)           0.000     0.717    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[7]_i_1__4_n_251
    SLICE_X126Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.484     0.704    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X126Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[7]/C
                         clock pessimism             -0.193     0.511    
    SLICE_X126Y239       FDRE (Hold_fdre_C_D)         0.087     0.598    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK2
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y51        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/I
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X107Y229      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/ecr_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X107Y229      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/ecr_dly3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X110Y228      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X110Y228      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X97Y236       u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X97Y236       u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y233      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y234      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X134Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK3
  To Clock:  Q1_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack       22.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.706ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.352ns (12.374%)  route 2.493ns (87.626%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y248       FDRE (Prop_fdre_C_Q)         0.223     1.578 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.656     2.234    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[3]
    SLICE_X128Y247       LUT4 (Prop_lut4_I2_O)        0.043     2.277 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          1.201     3.478    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X119Y247       LUT6 (Prop_lut6_I0_O)        0.043     3.521 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_2__0/O
                         net (fo=1, routed)           0.636     4.157    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_2__0_n_251
    SLICE_X124Y243       LUT6 (Prop_lut6_I0_O)        0.043     4.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.200    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_279
    SLICE_X124Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/C
                         clock pessimism              0.093    26.907    
                         clock uncertainty           -0.035    26.872    
    SLICE_X124Y243       FDRE (Setup_fdre_C_D)        0.034    26.906    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]
  -------------------------------------------------------------------
                         required time                         26.906    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 22.706    

Slack (MET) :             22.787ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.457ns (16.622%)  route 2.292ns (83.378%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y248       FDRE (Prop_fdre_C_Q)         0.223     1.578 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.770     2.348    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[3]
    SLICE_X123Y245       LUT4 (Prop_lut4_I2_O)        0.054     2.402 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.838     3.240    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X120Y248       LUT6 (Prop_lut6_I2_O)        0.137     3.377 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_2__0/O
                         net (fo=1, routed)           0.684     4.061    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_2__0_n_251
    SLICE_X120Y242       LUT6 (Prop_lut6_I0_O)        0.043     4.104 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[28]_i_1__0/O
                         net (fo=1, routed)           0.000     4.104    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_254
    SLICE_X120Y242       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y242       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X120Y242       FDRE (Setup_fdre_C_D)        0.066    26.892    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[28]
  -------------------------------------------------------------------
                         required time                         26.892    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 22.787    

Slack (MET) :             22.868ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.009ns (40.988%)  route 1.453ns (59.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.842     1.532    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.541 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.453     3.994    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X123Y248       FDRE (Setup_fdre_C_D)       -0.010    26.863    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                         26.863    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                 22.868    

Slack (MET) :             22.987ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.352ns (13.982%)  route 2.165ns (86.018%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y248       FDRE (Prop_fdre_C_Q)         0.223     1.578 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.538     2.116    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X123Y249       LUT4 (Prop_lut4_I0_O)        0.043     2.159 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          1.191     3.351    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X120Y243       LUT6 (Prop_lut6_I5_O)        0.043     3.394 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0/O
                         net (fo=1, routed)           0.436     3.829    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0_n_251
    SLICE_X119Y243       LUT6 (Prop_lut6_I0_O)        0.043     3.872 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.872    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_282
    SLICE_X119Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X119Y243       FDRE (Setup_fdre_C_D)        0.034    26.860    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         26.860    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                 22.987    

Slack (MET) :             23.035ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.457ns (18.258%)  route 2.046ns (81.742%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y248       FDRE (Prop_fdre_C_Q)         0.223     1.578 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.770     2.348    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[3]
    SLICE_X123Y245       LUT4 (Prop_lut4_I2_O)        0.054     2.402 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.750     3.152    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X120Y247       LUT6 (Prop_lut6_I2_O)        0.137     3.289 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[31]_i_2__0/O
                         net (fo=1, routed)           0.526     3.815    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[31]_i_2__0_n_251
    SLICE_X120Y244       LUT6 (Prop_lut6_I0_O)        0.043     3.858 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[31]_i_1__0/O
                         net (fo=1, routed)           0.000     3.858    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_251
    SLICE_X120Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[31]/C
                         clock pessimism              0.093    26.862    
                         clock uncertainty           -0.035    26.827    
    SLICE_X120Y244       FDRE (Setup_fdre_C_D)        0.066    26.893    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[31]
  -------------------------------------------------------------------
                         required time                         26.893    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                 23.035    

Slack (MET) :             23.091ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.352ns (14.008%)  route 2.161ns (85.992%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y248       FDRE (Prop_fdre_C_Q)         0.223     1.578 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.656     2.234    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[3]
    SLICE_X128Y247       LUT4 (Prop_lut4_I2_O)        0.043     2.277 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.991     3.268    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X122Y244       LUT6 (Prop_lut6_I0_O)        0.043     3.311 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0/O
                         net (fo=1, routed)           0.514     3.825    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0_n_251
    SLICE_X122Y242       LUT6 (Prop_lut6_I0_O)        0.043     3.868 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.868    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_272
    SLICE_X122Y242       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y242       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/C
                         clock pessimism              0.115    26.929    
                         clock uncertainty           -0.035    26.894    
    SLICE_X122Y242       FDRE (Setup_fdre_C_D)        0.065    26.959    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                         26.959    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 23.091    

Slack (MET) :             23.095ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.352ns (14.210%)  route 2.125ns (85.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y248       FDRE (Prop_fdre_C_Q)         0.223     1.578 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.656     2.234    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[3]
    SLICE_X128Y247       LUT4 (Prop_lut4_I2_O)        0.043     2.277 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.949     3.225    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X121Y247       LUT6 (Prop_lut6_I0_O)        0.043     3.268 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0/O
                         net (fo=1, routed)           0.521     3.789    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0_n_251
    SLICE_X123Y243       LUT6 (Prop_lut6_I0_O)        0.043     3.832 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.832    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_257
    SLICE_X123Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/C
                         clock pessimism              0.115    26.929    
                         clock uncertainty           -0.035    26.894    
    SLICE_X123Y243       FDRE (Setup_fdre_C_D)        0.034    26.928    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]
  -------------------------------------------------------------------
                         required time                         26.928    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 23.095    

Slack (MET) :             23.104ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.457ns (18.502%)  route 2.013ns (81.498%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y248       FDRE (Prop_fdre_C_Q)         0.223     1.578 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.770     2.348    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[3]
    SLICE_X123Y245       LUT4 (Prop_lut4_I2_O)        0.054     2.402 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.741     3.143    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X122Y249       LUT6 (Prop_lut6_I2_O)        0.137     3.280 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[29]_i_2__0/O
                         net (fo=1, routed)           0.502     3.782    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[29]_i_2__0_n_251
    SLICE_X123Y244       LUT6 (Prop_lut6_I0_O)        0.043     3.825 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[29]_i_1__0/O
                         net (fo=1, routed)           0.000     3.825    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_253
    SLICE_X123Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[29]/C
                         clock pessimism              0.115    26.930    
                         clock uncertainty           -0.035    26.895    
    SLICE_X123Y244       FDRE (Setup_fdre_C_D)        0.034    26.929    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[29]
  -------------------------------------------------------------------
                         required time                         26.929    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                 23.104    

Slack (MET) :             23.121ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.352ns (14.174%)  route 2.131ns (85.826%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.814 - 25.600 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y248       FDRE (Prop_fdre_C_Q)         0.223     1.578 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.656     2.234    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[3]
    SLICE_X128Y247       LUT4 (Prop_lut4_I2_O)        0.043     2.277 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.994     3.270    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X121Y244       LUT6 (Prop_lut6_I0_O)        0.043     3.313 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[27]_i_2__0/O
                         net (fo=1, routed)           0.482     3.795    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[27]_i_2__0_n_251
    SLICE_X122Y242       LUT6 (Prop_lut6_I0_O)        0.043     3.838 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[27]_i_1__0/O
                         net (fo=1, routed)           0.000     3.838    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_255
    SLICE_X122Y242       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617    26.814    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y242       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]/C
                         clock pessimism              0.115    26.929    
                         clock uncertainty           -0.035    26.894    
    SLICE_X122Y242       FDRE (Setup_fdre_C_D)        0.066    26.960    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]
  -------------------------------------------------------------------
                         required time                         26.960    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 23.121    

Slack (MET) :             23.143ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.918ns (37.765%)  route 1.513ns (62.235%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 26.819 - 25.600 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.669     1.359    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X133Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y244       FDRE (Prop_fdre_C_Q)         0.204     1.563 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[5]/Q
                         net (fo=2, routed)           0.887     2.450    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[5]
    SLICE_X132Y244       LUT6 (Prop_lut6_I1_O)        0.123     2.573 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.573    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_3_n_251
    SLICE_X132Y244       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.829 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.829    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_n_251
    SLICE_X132Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.883 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.883    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_n_251
    SLICE_X132Y246       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.993 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__1/CO[2]
                         net (fo=2, routed)           0.364     3.358    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero15_in
    SLICE_X132Y247       LUT6 (Prop_lut6_I4_O)        0.128     3.486 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_3/O
                         net (fo=1, routed)           0.261     3.747    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_3_n_251
    SLICE_X133Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.790 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     3.790    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero0
    SLICE_X133Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.622    26.819    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X133Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.115    26.934    
                         clock uncertainty           -0.035    26.899    
    SLICE_X133Y247       FDRE (Setup_fdre_C_D)        0.034    26.933    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                         26.933    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 23.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.491%)  route 0.070ns (35.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X127Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y248       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]/Q
                         net (fo=4, routed)           0.070     0.673    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_2_in
    SLICE_X126Y248       LUT6 (Prop_lut6_I5_O)        0.028     0.701 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.701    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[1]_i_1__6_n_251
    SLICE_X126Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X126Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[1]/C
                         clock pessimism             -0.193     0.514    
    SLICE_X126Y248       FDRE (Hold_fdre_C_D)         0.087     0.601    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.168%)  route 0.071ns (35.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X127Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y248       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]/Q
                         net (fo=4, routed)           0.071     0.674    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_2_in
    SLICE_X126Y248       LUT5 (Prop_lut5_I3_O)        0.028     0.702 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[29]_i_1__0/O
                         net (fo=1, routed)           0.000     0.702    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[29]_i_1__0_n_251
    SLICE_X126Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X126Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[29]/C
                         clock pessimism             -0.193     0.514    
    SLICE_X126Y248       FDRE (Hold_fdre_C_D)         0.087     0.601    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (63.996%)  route 0.072ns (36.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.332     0.500    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X123Y241       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y241       FDRE (Prop_fdre_C_Q)         0.100     0.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[0]/Q
                         net (fo=6, routed)           0.072     0.672    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg_n_251_[0]
    SLICE_X122Y241       LUT6 (Prop_lut6_I3_O)        0.028     0.700 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[2]_i_1__4/O
                         net (fo=1, routed)           0.000     0.700    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[2]_i_1__4_n_251
    SLICE_X122Y241       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.484     0.704    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X122Y241       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[2]/C
                         clock pessimism             -0.193     0.511    
    SLICE_X122Y241       FDRE (Hold_fdre_C_D)         0.087     0.598    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.775%)  route 0.073ns (36.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.307     0.475    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X121Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y249       FDRE (Prop_fdre_C_Q)         0.100     0.575 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[1]/Q
                         net (fo=4, routed)           0.073     0.648    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/p_1_in17_in
    SLICE_X120Y249       LUT2 (Prop_lut2_I0_O)        0.028     0.676 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o[16]_i_1__3/O
                         net (fo=1, routed)           0.000     0.676    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/i_15
    SLICE_X120Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.459     0.679    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X120Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[16]/C
                         clock pessimism             -0.193     0.486    
    SLICE_X120Y249       FDRE (Hold_fdre_C_D)         0.087     0.573    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.307     0.475    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y247       FDRE (Prop_fdre_C_Q)         0.100     0.575 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/Q
                         net (fo=1, routed)           0.055     0.630    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init
    SLICE_X119Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.459     0.679    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y247       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.204     0.475    
    SLICE_X119Y247       FDRE (Hold_fdre_C_D)         0.047     0.522    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.307     0.475    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X117Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y249       FDRE (Prop_fdre_C_Q)         0.100     0.575 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.630    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X117Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X117Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.475    
    SLICE_X117Y249       FDRE (Hold_fdre_C_D)         0.047     0.522    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.307     0.475    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X119Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y249       FDRE (Prop_fdre_C_Q)         0.100     0.575 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.630    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X119Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.459     0.679    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X119Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.204     0.475    
    SLICE_X119Y249       FDRE (Hold_fdre_C_D)         0.047     0.522    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.307     0.475    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X117Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y248       FDRE (Prop_fdre_C_Q)         0.100     0.575 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.630    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X117Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X117Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.475    
    SLICE_X117Y248       FDRE (Hold_fdre_C_D)         0.047     0.522    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.307     0.475    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X117Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y248       FDRE (Prop_fdre_C_Q)         0.100     0.575 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.630    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X117Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X117Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.203     0.475    
    SLICE_X117Y248       FDRE (Hold_fdre_C_D)         0.044     0.519    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.043%)  route 0.089ns (40.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X119Y245       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y245       FDRE (Prop_fdre_C_Q)         0.100     0.574 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/Q
                         net (fo=18, routed)          0.089     0.663    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/p_2_in
    SLICE_X118Y245       LUT6 (Prop_lut6_I5_O)        0.028     0.691 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[3]_i_1__5/O
                         net (fo=1, routed)           0.000     0.691    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[3]_i_1__5_n_251
    SLICE_X118Y245       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X118Y245       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[3]/C
                         clock pessimism             -0.193     0.485    
    SLICE_X118Y245       FDRE (Hold_fdre_C_D)         0.087     0.572    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK3
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y52        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/I
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X117Y249      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X119Y249      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X117Y248      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X117Y248      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X116Y246      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.600      24.850     SLICE_X109Y239      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/b_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y245      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y245      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y245      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y244      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y245      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y245      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.800      12.158     SLICE_X130Y245      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_TX0
  To Clock:  Q1_TX0

Setup :            0  Failing Endpoints,  Worst Slack       22.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.341ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.266ns (9.233%)  route 2.615ns (90.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.653     1.343    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X123Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y230       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.505     3.071    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X141Y230       LUT5 (Prop_lut5_I3_O)        0.043     3.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1/O
                         net (fo=30, routed)          1.110     4.224    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251
    SLICE_X135Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X135Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[18]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X135Y232       FDRE (Setup_fdre_C_R)       -0.304    26.565    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[18]
  -------------------------------------------------------------------
                         required time                         26.565    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 22.341    

Slack (MET) :             22.341ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.266ns (9.233%)  route 2.615ns (90.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.653     1.343    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X123Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y230       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.505     3.071    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X141Y230       LUT5 (Prop_lut5_I3_O)        0.043     3.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1/O
                         net (fo=30, routed)          1.110     4.224    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251
    SLICE_X135Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X135Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[22]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X135Y232       FDRE (Setup_fdre_C_R)       -0.304    26.565    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[22]
  -------------------------------------------------------------------
                         required time                         26.565    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 22.341    

Slack (MET) :             22.341ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.266ns (9.233%)  route 2.615ns (90.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.653     1.343    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X123Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y230       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.505     3.071    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X141Y230       LUT5 (Prop_lut5_I3_O)        0.043     3.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1/O
                         net (fo=30, routed)          1.110     4.224    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251
    SLICE_X135Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X135Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[25]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X135Y232       FDRE (Setup_fdre_C_R)       -0.304    26.565    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[25]
  -------------------------------------------------------------------
                         required time                         26.565    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 22.341    

Slack (MET) :             22.341ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.266ns (9.233%)  route 2.615ns (90.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 26.811 - 25.600 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.653     1.343    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X123Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y230       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.505     3.071    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X141Y230       LUT5 (Prop_lut5_I3_O)        0.043     3.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1/O
                         net (fo=30, routed)          1.110     4.224    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251
    SLICE_X135Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614    26.811    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X135Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[26]/C
                         clock pessimism              0.093    26.904    
                         clock uncertainty           -0.035    26.869    
    SLICE_X135Y232       FDRE (Setup_fdre_C_R)       -0.304    26.565    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                         26.565    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 22.341    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.266ns (9.538%)  route 2.523ns (90.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.813 - 25.600 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.653     1.343    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X123Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y230       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.505     3.071    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X141Y230       LUT5 (Prop_lut5_I3_O)        0.043     3.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1/O
                         net (fo=30, routed)          1.018     4.132    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.616    26.813    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[15]/C
                         clock pessimism              0.093    26.906    
                         clock uncertainty           -0.035    26.871    
    SLICE_X136Y233       FDRE (Setup_fdre_C_R)       -0.281    26.590    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[15]
  -------------------------------------------------------------------
                         required time                         26.590    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.266ns (9.538%)  route 2.523ns (90.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.813 - 25.600 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.653     1.343    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X123Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y230       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.505     3.071    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X141Y230       LUT5 (Prop_lut5_I3_O)        0.043     3.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1/O
                         net (fo=30, routed)          1.018     4.132    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.616    26.813    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[16]/C
                         clock pessimism              0.093    26.906    
                         clock uncertainty           -0.035    26.871    
    SLICE_X136Y233       FDRE (Setup_fdre_C_R)       -0.281    26.590    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                         26.590    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.266ns (9.538%)  route 2.523ns (90.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.813 - 25.600 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.653     1.343    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X123Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y230       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.505     3.071    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X141Y230       LUT5 (Prop_lut5_I3_O)        0.043     3.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1/O
                         net (fo=30, routed)          1.018     4.132    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.616    26.813    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[17]/C
                         clock pessimism              0.093    26.906    
                         clock uncertainty           -0.035    26.871    
    SLICE_X136Y233       FDRE (Setup_fdre_C_R)       -0.281    26.590    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[17]
  -------------------------------------------------------------------
                         required time                         26.590    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.266ns (9.538%)  route 2.523ns (90.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.813 - 25.600 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.653     1.343    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X123Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y230       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.505     3.071    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X141Y230       LUT5 (Prop_lut5_I3_O)        0.043     3.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1/O
                         net (fo=30, routed)          1.018     4.132    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.616    26.813    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[19]/C
                         clock pessimism              0.093    26.906    
                         clock uncertainty           -0.035    26.871    
    SLICE_X136Y233       FDRE (Setup_fdre_C_R)       -0.281    26.590    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                         26.590    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.266ns (9.538%)  route 2.523ns (90.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.813 - 25.600 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.653     1.343    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X123Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y230       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.505     3.071    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X141Y230       LUT5 (Prop_lut5_I3_O)        0.043     3.114 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1/O
                         net (fo=30, routed)          1.018     4.132    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_1_n_251
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.616    26.813    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X136Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[20]/C
                         clock pessimism              0.093    26.906    
                         clock uncertainty           -0.035    26.871    
    SLICE_X136Y233       FDRE (Setup_fdre_C_R)       -0.281    26.590    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                         26.590    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_TX0 rise@25.600ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.266ns (9.199%)  route 2.626ns (90.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 26.819 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X115Y245       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y245       FDRE (Prop_fdre_C_Q)         0.223     1.530 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          1.768     3.298    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[1]
    SLICE_X139Y243       LUT4 (Prop_lut4_I3_O)        0.043     3.341 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2/O
                         net (fo=30, routed)          0.858     4.199    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs[30]_i_2_n_251
    SLICE_X139Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)    25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.622    26.819    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X139Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[20]/C
                         clock pessimism              0.093    26.912    
                         clock uncertainty           -0.035    26.877    
    SLICE_X139Y243       FDRE (Setup_fdre_C_CE)      -0.201    26.676    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                         26.676    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                 22.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.338     0.506    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X139Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y244       FDRE (Prop_fdre_C_Q)         0.100     0.606 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[10]/Q
                         net (fo=1, routed)           0.056     0.662    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/Q[1]
    SLICE_X138Y244       LUT5 (Prop_lut5_I4_O)        0.028     0.690 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/DATA_O[10]_i_1/O
                         net (fo=1, routed)           0.000     0.690    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit_n_257
    SLICE_X138Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.491     0.711    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X138Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[10]/C
                         clock pessimism             -0.194     0.517    
    SLICE_X138Y244       FDRE (Hold_fdre_C_D)         0.087     0.604    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.295     0.463    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X89Y202        FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y202        FDPE (Prop_fdpe_C_Q)         0.100     0.563 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.618    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X89Y202        FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.446     0.666    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X89Y202        FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.203     0.463    
    SLICE_X89Y202        FDPE (Hold_fdpe_C_D)         0.047     0.510    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.304     0.472    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X105Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y200       FDRE (Prop_fdre_C_Q)         0.100     0.572 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.627    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X105Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.456     0.676    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X105Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.204     0.472    
    SLICE_X105Y200       FDRE (Hold_fdre_C_D)         0.047     0.519    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X97Y203        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y203        FDRE (Prop_fdre_C_Q)         0.100     0.566 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.621    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X97Y203        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X97Y203        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.466    
    SLICE_X97Y203        FDRE (Hold_fdre_C_D)         0.047     0.513    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.336     0.504    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X139Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y211       FDRE (Prop_fdre_C_Q)         0.100     0.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[25]/Q
                         net (fo=1, routed)           0.055     0.659    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata_i[31]
    SLICE_X139Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.489     0.709    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X139Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[31]/C
                         clock pessimism             -0.205     0.504    
    SLICE_X139Y211       FDRE (Hold_fdre_C_D)         0.047     0.551    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.458ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.290     0.458    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X103Y220       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y220       FDRE (Prop_fdre_C_Q)         0.100     0.558 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.613    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X103Y220       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.440     0.660    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X103Y220       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.202     0.458    
    SLICE_X103Y220       FDRE (Hold_fdre_C_D)         0.047     0.505    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.458ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.290     0.458    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X101Y220       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y220       FDRE (Prop_fdre_C_Q)         0.100     0.558 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.613    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y220       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.440     0.660    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X101Y220       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.202     0.458    
    SLICE_X101Y220       FDRE (Hold_fdre_C_D)         0.047     0.505    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.329     0.497    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X143Y229       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y229       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[31]/Q
                         net (fo=1, routed)           0.055     0.652    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata_i[37]
    SLICE_X143Y229       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.480     0.700    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X143Y229       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[37]/C
                         clock pessimism             -0.203     0.497    
    SLICE_X143Y229       FDRE (Hold_fdre_C_D)         0.047     0.544    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X111Y236       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDPE (Prop_fdpe_C_Q)         0.100     0.568 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.623    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X111Y236       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X111Y236       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.203     0.468    
    SLICE_X111Y236       FDPE (Hold_fdpe_C_D)         0.047     0.515    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.305     0.473    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X119Y240       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y240       FDPE (Prop_fdpe_C_Q)         0.100     0.573 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.628    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X119Y240       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.457     0.677    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X119Y240       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.204     0.473    
    SLICE_X119Y240       FDPE (Hold_fdpe_C_D)         0.047     0.520    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_TX0
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.600      22.498     GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         25.600      23.176     GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         25.600      24.192     BUFHCE_X1Y48        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X139Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X100Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         12.800      12.400     SLICE_X89Y202       u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X100Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X100Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X139Y231      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X139Y231      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X139Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[20]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X103Y220      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.800      12.400     SLICE_X142Y229      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[21]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X137Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[23]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X140Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[24]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X137Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[25]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X139Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[26]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X137Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[27]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X140Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[28]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X141Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[29]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X134Y201      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X140Y201      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[30]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.800      12.450     SLICE_X134Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  REFCLK0_0
  To Clock:  REFCLK0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REFCLK0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK0P_I[0] }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y0   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y0    u_buf_q0_clk0/I



---------------------------------------------------------------------------------------------------
From Clock:  REFCLK0_1
  To Clock:  REFCLK0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REFCLK0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK1P_I[0] }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_COMMON/GTREFCLK1   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y1   u_ibert_core/inst/QUAD[1].u_q/u_common/u_gtxe2_common/GTREFCLK1
Min Period  n/a     GTXE2_COMMON/GTREFCLK1   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y0   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/GTREFCLK1



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       27.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.031ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.352ns (13.070%)  route 2.341ns (86.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.704     9.395    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X68Y303        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X68Y303        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.891    36.640    
                         clock uncertainty           -0.035    36.604    
    SLICE_X68Y303        FDPE (Recov_fdpe_C_PRE)     -0.178    36.426    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         36.426    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                 27.031    

Slack (MET) :             27.031ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.352ns (13.070%)  route 2.341ns (86.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.704     9.395    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X68Y303        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X68Y303        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.891    36.640    
                         clock uncertainty           -0.035    36.604    
    SLICE_X68Y303        FDPE (Recov_fdpe_C_PRE)     -0.178    36.426    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         36.426    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                 27.031    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.352ns (13.209%)  route 2.313ns (86.791%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.676     9.367    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X71Y300        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X71Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y300        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.352ns (13.209%)  route 2.313ns (86.791%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.676     9.367    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X71Y300        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X71Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y300        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.352ns (13.209%)  route 2.313ns (86.791%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.676     9.367    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X71Y300        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X71Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y300        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.352ns (13.209%)  route 2.313ns (86.791%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.676     9.367    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X71Y300        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X71Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y300        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.352ns (13.209%)  route 2.313ns (86.791%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.676     9.367    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X71Y300        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X71Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y300        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.352ns (13.209%)  route 2.313ns (86.791%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.676     9.367    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X71Y300        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X71Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y300        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.126ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.352ns (13.519%)  route 2.252ns (86.481%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.615     9.305    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X72Y305        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X72Y305        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X72Y305        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                 27.126    

Slack (MET) :             27.126ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.352ns (13.519%)  route 2.252ns (86.481%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X72Y309        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y309        FDCE (Prop_fdce_C_Q)         0.223     6.925 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.713     7.638    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X74Y308        LUT6 (Prop_lut6_I1_O)        0.043     7.681 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     8.154    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X75Y307        LUT6 (Prop_lut6_I5_O)        0.043     8.197 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.451     8.648    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X75Y304        LUT2 (Prop_lut2_I0_O)        0.043     8.691 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.615     9.305    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X72Y305        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X72Y305        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X72Y305        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                 27.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.636%)  route 0.101ns (50.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.101     3.861    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X73Y307        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.392     4.222    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[0]
    SLICE_X73Y307        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.549     3.673    
    SLICE_X73Y307        FDCE (Remov_fdce_C_CLR)     -0.069     3.604    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.124%)  route 0.104ns (50.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.104     3.863    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X72Y307        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.392     4.222    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[0]
    SLICE_X72Y307        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.549     3.673    
    SLICE_X72Y307        FDCE (Remov_fdce_C_CLR)     -0.069     3.604    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.124%)  route 0.104ns (50.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.104     3.863    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X72Y307        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.392     4.222    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[0]
    SLICE_X72Y307        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.549     3.673    
    SLICE_X72Y307        FDCE (Remov_fdce_C_CLR)     -0.069     3.604    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.124%)  route 0.104ns (50.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.104     3.863    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X72Y307        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.392     4.222    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[0]
    SLICE_X72Y307        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.549     3.673    
    SLICE_X72Y307        FDPE (Remov_fdpe_C_PRE)     -0.072     3.601    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.124%)  route 0.104ns (50.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.104     3.863    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X72Y307        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.392     4.222    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[0]
    SLICE_X72Y307        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.549     3.673    
    SLICE_X72Y307        FDPE (Remov_fdpe_C_PRE)     -0.072     3.601    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.993%)  route 0.156ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y306        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X78Y306        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X78Y306        FDCE (Remov_fdce_C_CLR)     -0.050     3.652    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.993%)  route 0.156ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y306        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X78Y306        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X78Y306        FDCE (Remov_fdce_C_CLR)     -0.050     3.652    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.993%)  route 0.156ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y306        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X78Y306        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X78Y306        FDCE (Remov_fdce_C_CLR)     -0.050     3.652    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.993%)  route 0.156ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y306        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X78Y306        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X78Y306        FDCE (Remov_fdce_C_CLR)     -0.050     3.652    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.993%)  route 0.156ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]_0[0]
    SLICE_X79Y306        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X79Y306        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X79Y306        FDCE (Remov_fdce_C_CLR)     -0.069     3.633    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK0
  To Clock:  Q0_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack       24.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.729ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.582%)  route 0.311ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.823    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.114    26.883    
                         clock uncertainty           -0.035    26.848    
    SLICE_X121Y154       FDCE (Recov_fdce_C_CLR)     -0.295    26.553    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.553    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 24.729    

Slack (MET) :             24.729ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.582%)  route 0.311ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.823    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.114    26.883    
                         clock uncertainty           -0.035    26.848    
    SLICE_X121Y154       FDCE (Recov_fdce_C_CLR)     -0.295    26.553    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.553    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 24.729    

Slack (MET) :             24.729ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.582%)  route 0.311ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.823    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.114    26.883    
                         clock uncertainty           -0.035    26.848    
    SLICE_X121Y154       FDCE (Recov_fdce_C_CLR)     -0.295    26.553    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         26.553    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 24.729    

Slack (MET) :             24.754ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.582%)  route 0.311ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.823    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y154       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y154       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.114    26.883    
                         clock uncertainty           -0.035    26.848    
    SLICE_X120Y154       FDPE (Recov_fdpe_C_PRE)     -0.270    26.578    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.578    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 24.754    

Slack (MET) :             24.763ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.582%)  route 0.311ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.823    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y154       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y154       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.114    26.883    
                         clock uncertainty           -0.035    26.848    
    SLICE_X121Y154       FDPE (Recov_fdpe_C_PRE)     -0.261    26.587    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         26.587    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 24.763    

Slack (MET) :             24.787ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.582%)  route 0.311ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.823    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.114    26.883    
                         clock uncertainty           -0.035    26.848    
    SLICE_X120Y154       FDCE (Recov_fdce_C_CLR)     -0.237    26.611    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.611    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 24.787    

Slack (MET) :             24.787ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.582%)  route 0.311ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.823    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.114    26.883    
                         clock uncertainty           -0.035    26.848    
    SLICE_X120Y154       FDCE (Recov_fdce_C_CLR)     -0.237    26.611    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.611    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 24.787    

Slack (MET) :             24.787ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK0 rise@25.600ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.582%)  route 0.311ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 26.769 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.823    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572    26.769    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.114    26.883    
                         clock uncertainty           -0.035    26.848    
    SLICE_X120Y154       FDCE (Recov_fdce_C_CLR)     -0.237    26.611    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.611    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 24.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.015%)  route 0.148ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.190     0.488    
    SLICE_X120Y154       FDCE (Remov_fdce_C_CLR)     -0.088     0.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.015%)  route 0.148ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.190     0.488    
    SLICE_X120Y154       FDCE (Remov_fdce_C_CLR)     -0.088     0.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.015%)  route 0.148ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.190     0.488    
    SLICE_X120Y154       FDCE (Remov_fdce_C_CLR)     -0.088     0.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.015%)  route 0.148ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y154       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y154       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.190     0.488    
    SLICE_X120Y154       FDPE (Remov_fdpe_C_PRE)     -0.090     0.398    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.015%)  route 0.148ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.190     0.488    
    SLICE_X121Y154       FDCE (Remov_fdce_C_CLR)     -0.107     0.381    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.015%)  route 0.148ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.190     0.488    
    SLICE_X121Y154       FDCE (Remov_fdce_C_CLR)     -0.107     0.381    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.015%)  route 0.148ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y154       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y154       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.190     0.488    
    SLICE_X121Y154       FDCE (Remov_fdce_C_CLR)     -0.107     0.381    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.015%)  route 0.148ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X121Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y155       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.148     0.713    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y154       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y154       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.190     0.488    
    SLICE_X121Y154       FDPE (Remov_fdpe_C_PRE)     -0.110     0.378    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK1
  To Clock:  Q0_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack       24.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.792ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610     1.300    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.236     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     1.757    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.114    26.876    
                         clock uncertainty           -0.035    26.841    
    SLICE_X121Y166       FDCE (Recov_fdce_C_CLR)     -0.292    26.549    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.549    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 24.792    

Slack (MET) :             24.792ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610     1.300    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.236     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     1.757    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.114    26.876    
                         clock uncertainty           -0.035    26.841    
    SLICE_X121Y166       FDCE (Recov_fdce_C_CLR)     -0.292    26.549    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.549    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 24.792    

Slack (MET) :             24.792ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610     1.300    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.236     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     1.757    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.114    26.876    
                         clock uncertainty           -0.035    26.841    
    SLICE_X121Y166       FDCE (Recov_fdce_C_CLR)     -0.292    26.549    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.549    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 24.792    

Slack (MET) :             24.792ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610     1.300    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.236     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     1.757    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.114    26.876    
                         clock uncertainty           -0.035    26.841    
    SLICE_X121Y166       FDCE (Recov_fdce_C_CLR)     -0.292    26.549    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         26.549    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 24.792    

Slack (MET) :             24.817ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610     1.300    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.236     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     1.757    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.114    26.876    
                         clock uncertainty           -0.035    26.841    
    SLICE_X120Y166       FDPE (Recov_fdpe_C_PRE)     -0.267    26.574    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         26.574    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 24.817    

Slack (MET) :             24.826ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610     1.300    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.236     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     1.757    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.114    26.876    
                         clock uncertainty           -0.035    26.841    
    SLICE_X121Y166       FDPE (Recov_fdpe_C_PRE)     -0.258    26.583    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.583    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 24.826    

Slack (MET) :             24.850ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610     1.300    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.236     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     1.757    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.114    26.876    
                         clock uncertainty           -0.035    26.841    
    SLICE_X120Y166       FDCE (Recov_fdce_C_CLR)     -0.234    26.607    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.607    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 24.850    

Slack (MET) :             24.850ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK1 rise@25.600ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.762 - 25.600 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610     1.300    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.236     1.536 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     1.757    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.565    26.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.114    26.876    
                         clock uncertainty           -0.035    26.841    
    SLICE_X120Y166       FDCE (Recov_fdce_C_CLR)     -0.234    26.607    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.607    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 24.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (51.026%)  route 0.103ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.107     0.577 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.103     0.680    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X120Y166       FDCE (Remov_fdce_C_CLR)     -0.086     0.395    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (51.026%)  route 0.103ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.107     0.577 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.103     0.680    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X120Y166       FDCE (Remov_fdce_C_CLR)     -0.086     0.395    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (51.026%)  route 0.103ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.107     0.577 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.103     0.680    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.190     0.481    
    SLICE_X120Y166       FDPE (Remov_fdpe_C_PRE)     -0.088     0.393    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (51.026%)  route 0.103ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.107     0.577 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.103     0.680    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X121Y166       FDCE (Remov_fdce_C_CLR)     -0.105     0.376    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (51.026%)  route 0.103ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.107     0.577 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.103     0.680    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X121Y166       FDCE (Remov_fdce_C_CLR)     -0.105     0.376    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (51.026%)  route 0.103ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.107     0.577 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.103     0.680    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X121Y166       FDCE (Remov_fdce_C_CLR)     -0.105     0.376    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (51.026%)  route 0.103ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.107     0.577 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.103     0.680    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.190     0.481    
    SLICE_X121Y166       FDCE (Remov_fdce_C_CLR)     -0.105     0.376    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (51.026%)  route 0.103ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.302     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X120Y165       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y165       FDRE (Prop_fdre_C_Q)         0.107     0.577 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.103     0.680    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X121Y166       FDPE (Remov_fdpe_C_PRE)     -0.108     0.373    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK2
  To Clock:  Q0_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack       24.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.602ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.236ns (36.522%)  route 0.410ns (63.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.757 - 25.600 ) 
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.605     1.295    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.236     1.531 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.410     1.941    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.560    26.757    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.114    26.871    
                         clock uncertainty           -0.035    26.836    
    SLICE_X121Y178       FDCE (Recov_fdce_C_CLR)     -0.292    26.544    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.544    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                 24.602    

Slack (MET) :             24.602ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.236ns (36.522%)  route 0.410ns (63.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.757 - 25.600 ) 
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.605     1.295    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.236     1.531 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.410     1.941    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.560    26.757    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.114    26.871    
                         clock uncertainty           -0.035    26.836    
    SLICE_X121Y178       FDCE (Recov_fdce_C_CLR)     -0.292    26.544    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.544    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                 24.602    

Slack (MET) :             24.602ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.236ns (36.522%)  route 0.410ns (63.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.757 - 25.600 ) 
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.605     1.295    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.236     1.531 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.410     1.941    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.560    26.757    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.114    26.871    
                         clock uncertainty           -0.035    26.836    
    SLICE_X121Y178       FDCE (Recov_fdce_C_CLR)     -0.292    26.544    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.544    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                 24.602    

Slack (MET) :             24.627ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.236ns (36.522%)  route 0.410ns (63.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.757 - 25.600 ) 
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.605     1.295    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.236     1.531 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.410     1.941    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y178       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.560    26.757    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.114    26.871    
                         clock uncertainty           -0.035    26.836    
    SLICE_X120Y178       FDPE (Recov_fdpe_C_PRE)     -0.267    26.569    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.569    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                 24.627    

Slack (MET) :             24.627ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.236ns (36.522%)  route 0.410ns (63.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.757 - 25.600 ) 
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.605     1.295    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.236     1.531 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.410     1.941    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.560    26.757    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.114    26.871    
                         clock uncertainty           -0.035    26.836    
    SLICE_X120Y178       FDCE (Recov_fdce_C_CLR)     -0.267    26.569    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         26.569    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                 24.627    

Slack (MET) :             24.636ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.236ns (36.522%)  route 0.410ns (63.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.757 - 25.600 ) 
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.605     1.295    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.236     1.531 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.410     1.941    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y178       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.560    26.757    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.114    26.871    
                         clock uncertainty           -0.035    26.836    
    SLICE_X121Y178       FDPE (Recov_fdpe_C_PRE)     -0.258    26.578    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         26.578    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                 24.636    

Slack (MET) :             24.660ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.236ns (36.522%)  route 0.410ns (63.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.757 - 25.600 ) 
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.605     1.295    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.236     1.531 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.410     1.941    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.560    26.757    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.114    26.871    
                         clock uncertainty           -0.035    26.836    
    SLICE_X120Y178       FDCE (Recov_fdce_C_CLR)     -0.234    26.602    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.602    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                 24.660    

Slack (MET) :             24.660ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK2 rise@25.600ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.236ns (36.522%)  route 0.410ns (63.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.757 - 25.600 ) 
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.605     1.295    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.236     1.531 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.410     1.941    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.560    26.757    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.114    26.871    
                         clock uncertainty           -0.035    26.836    
    SLICE_X120Y178       FDCE (Recov_fdce_C_CLR)     -0.234    26.602    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.602    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                 24.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.107ns (35.409%)  route 0.195ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.107     0.572 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.190     0.476    
    SLICE_X120Y178       FDCE (Remov_fdce_C_CLR)     -0.086     0.390    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.107ns (35.409%)  route 0.195ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.107     0.572 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.190     0.476    
    SLICE_X120Y178       FDCE (Remov_fdce_C_CLR)     -0.086     0.390    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.107ns (35.409%)  route 0.195ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.107     0.572 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.190     0.476    
    SLICE_X120Y178       FDCE (Remov_fdce_C_CLR)     -0.086     0.390    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.107ns (35.409%)  route 0.195ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.107     0.572 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y178       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.190     0.476    
    SLICE_X120Y178       FDPE (Remov_fdpe_C_PRE)     -0.088     0.388    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.107ns (35.409%)  route 0.195ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.107     0.572 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.190     0.476    
    SLICE_X121Y178       FDCE (Remov_fdce_C_CLR)     -0.105     0.371    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.107ns (35.409%)  route 0.195ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.107     0.572 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.190     0.476    
    SLICE_X121Y178       FDCE (Remov_fdce_C_CLR)     -0.105     0.371    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.107ns (35.409%)  route 0.195ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.107     0.572 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.190     0.476    
    SLICE_X121Y178       FDCE (Remov_fdce_C_CLR)     -0.105     0.371    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.107ns (35.409%)  route 0.195ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.297     0.465    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X118Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y179       FDRE (Prop_fdre_C_Q)         0.107     0.572 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X121Y178       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X121Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.190     0.476    
    SLICE_X121Y178       FDPE (Remov_fdpe_C_PRE)     -0.108     0.368    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK3
  To Clock:  Q0_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack       24.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.415ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.204ns (24.685%)  route 0.622ns (75.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 26.765 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.622     2.133    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.568    26.765    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.114    26.879    
                         clock uncertainty           -0.035    26.844    
    SLICE_X113Y189       FDCE (Recov_fdce_C_CLR)     -0.295    26.549    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.549    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 24.415    

Slack (MET) :             24.415ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.204ns (24.685%)  route 0.622ns (75.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 26.765 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.622     2.133    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.568    26.765    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.114    26.879    
                         clock uncertainty           -0.035    26.844    
    SLICE_X113Y189       FDCE (Recov_fdce_C_CLR)     -0.295    26.549    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.549    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 24.415    

Slack (MET) :             24.449ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.204ns (24.685%)  route 0.622ns (75.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 26.765 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.622     2.133    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.568    26.765    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.114    26.879    
                         clock uncertainty           -0.035    26.844    
    SLICE_X113Y189       FDPE (Recov_fdpe_C_PRE)     -0.261    26.583    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         26.583    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 24.449    

Slack (MET) :             24.594ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.204ns (31.463%)  route 0.444ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 26.766 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.444     1.955    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569    26.766    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.114    26.880    
                         clock uncertainty           -0.035    26.845    
    SLICE_X113Y190       FDCE (Recov_fdce_C_CLR)     -0.295    26.550    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.550    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 24.594    

Slack (MET) :             24.594ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.204ns (31.463%)  route 0.444ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 26.766 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.444     1.955    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569    26.766    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.114    26.880    
                         clock uncertainty           -0.035    26.845    
    SLICE_X113Y190       FDCE (Recov_fdce_C_CLR)     -0.295    26.550    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.550    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 24.594    

Slack (MET) :             24.594ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.204ns (31.463%)  route 0.444ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 26.766 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.444     1.955    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569    26.766    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.114    26.880    
                         clock uncertainty           -0.035    26.845    
    SLICE_X113Y190       FDCE (Recov_fdce_C_CLR)     -0.295    26.550    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.550    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 24.594    

Slack (MET) :             24.594ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.204ns (31.463%)  route 0.444ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 26.766 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.444     1.955    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569    26.766    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.114    26.880    
                         clock uncertainty           -0.035    26.845    
    SLICE_X113Y190       FDCE (Recov_fdce_C_CLR)     -0.295    26.550    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         26.550    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 24.594    

Slack (MET) :             24.628ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q0_RXCLK3 rise@25.600ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.204ns (31.463%)  route 0.444ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 26.766 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.444     1.955    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569    26.766    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.114    26.880    
                         clock uncertainty           -0.035    26.845    
    SLICE_X113Y190       FDPE (Recov_fdpe_C_PRE)     -0.261    26.584    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.584    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 24.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.131%)  route 0.221ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.091     0.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.190     0.486    
    SLICE_X113Y190       FDCE (Remov_fdce_C_CLR)     -0.107     0.379    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.131%)  route 0.221ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.091     0.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.190     0.486    
    SLICE_X113Y190       FDCE (Remov_fdce_C_CLR)     -0.107     0.379    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.131%)  route 0.221ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.091     0.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.190     0.486    
    SLICE_X113Y190       FDCE (Remov_fdce_C_CLR)     -0.107     0.379    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.131%)  route 0.221ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.091     0.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.190     0.486    
    SLICE_X113Y190       FDCE (Remov_fdce_C_CLR)     -0.107     0.379    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.131%)  route 0.221ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.091     0.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.221     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.190     0.486    
    SLICE_X113Y190       FDPE (Remov_fdpe_C_PRE)     -0.110     0.376    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.091ns (22.557%)  route 0.312ns (77.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.091     0.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.312     0.876    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.455     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.190     0.485    
    SLICE_X113Y189       FDCE (Remov_fdce_C_CLR)     -0.107     0.378    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.091ns (22.557%)  route 0.312ns (77.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.091     0.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.312     0.876    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.455     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.190     0.485    
    SLICE_X113Y189       FDCE (Remov_fdce_C_CLR)     -0.107     0.378    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.091ns (22.557%)  route 0.312ns (77.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X115Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y194       FDRE (Prop_fdre_C_Q)         0.091     0.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.312     0.876    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.455     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.190     0.485    
    SLICE_X113Y189       FDPE (Remov_fdpe_C_PRE)     -0.110     0.375    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK0
  To Clock:  Q1_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack       24.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.197ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.954%)  route 0.872ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.872     2.383    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X123Y204       FDCE (Recov_fdce_C_CLR)     -0.292    26.581    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.581    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                 24.197    

Slack (MET) :             24.197ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.954%)  route 0.872ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.872     2.383    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X123Y204       FDCE (Recov_fdce_C_CLR)     -0.292    26.581    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.581    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                 24.197    

Slack (MET) :             24.197ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.954%)  route 0.872ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.872     2.383    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X123Y204       FDCE (Recov_fdce_C_CLR)     -0.292    26.581    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.581    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                 24.197    

Slack (MET) :             24.222ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.954%)  route 0.872ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.872     2.383    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y204       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X122Y204       FDPE (Recov_fdpe_C_PRE)     -0.267    26.606    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.606    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                 24.222    

Slack (MET) :             24.222ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.954%)  route 0.872ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.872     2.383    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X122Y204       FDCE (Recov_fdce_C_CLR)     -0.267    26.606    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         26.606    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                 24.222    

Slack (MET) :             24.231ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.954%)  route 0.872ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.872     2.383    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y204       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X123Y204       FDPE (Recov_fdpe_C_PRE)     -0.258    26.615    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                 24.231    

Slack (MET) :             24.255ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.954%)  route 0.872ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.872     2.383    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X122Y204       FDCE (Recov_fdce_C_CLR)     -0.234    26.639    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.639    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                 24.255    

Slack (MET) :             24.255ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK0 rise@25.600ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.954%)  route 0.872ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.815 - 25.600 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.204     1.511 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.872     2.383    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618    26.815    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.093    26.908    
                         clock uncertainty           -0.035    26.873    
    SLICE_X122Y204       FDCE (Recov_fdce_C_CLR)     -0.234    26.639    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.639    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                 24.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.098%)  route 0.474ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.474     1.039    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.172     0.533    
    SLICE_X122Y204       FDCE (Remov_fdce_C_CLR)     -0.086     0.447    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.098%)  route 0.474ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.474     1.039    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.172     0.533    
    SLICE_X122Y204       FDCE (Remov_fdce_C_CLR)     -0.086     0.447    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.098%)  route 0.474ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.474     1.039    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.172     0.533    
    SLICE_X122Y204       FDCE (Remov_fdce_C_CLR)     -0.086     0.447    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.098%)  route 0.474ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.474     1.039    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y204       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y204       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.172     0.533    
    SLICE_X122Y204       FDPE (Remov_fdpe_C_PRE)     -0.088     0.445    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.098%)  route 0.474ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.474     1.039    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.172     0.533    
    SLICE_X123Y204       FDCE (Remov_fdce_C_CLR)     -0.105     0.428    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.098%)  route 0.474ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.474     1.039    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.172     0.533    
    SLICE_X123Y204       FDCE (Remov_fdce_C_CLR)     -0.105     0.428    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.098%)  route 0.474ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.474     1.039    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y204       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.172     0.533    
    SLICE_X123Y204       FDCE (Remov_fdce_C_CLR)     -0.105     0.428    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.098%)  route 0.474ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y206       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.474     1.039    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y204       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y204       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.172     0.533    
    SLICE_X123Y204       FDPE (Remov_fdpe_C_PRE)     -0.108     0.425    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.614    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK1
  To Clock:  Q1_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack       24.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.709ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.471%)  route 0.313ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.759 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X117Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.562    26.759    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X117Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.093    26.852    
                         clock uncertainty           -0.035    26.817    
    SLICE_X117Y218       FDCE (Recov_fdce_C_CLR)     -0.295    26.522    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.522    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 24.709    

Slack (MET) :             24.709ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.471%)  route 0.313ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.759 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X117Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.562    26.759    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X117Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.093    26.852    
                         clock uncertainty           -0.035    26.817    
    SLICE_X117Y218       FDCE (Recov_fdce_C_CLR)     -0.295    26.522    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.522    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 24.709    

Slack (MET) :             24.734ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.471%)  route 0.313ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.759 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.562    26.759    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.093    26.852    
                         clock uncertainty           -0.035    26.817    
    SLICE_X116Y218       FDPE (Recov_fdpe_C_PRE)     -0.270    26.547    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.547    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 24.734    

Slack (MET) :             24.734ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.471%)  route 0.313ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.759 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.562    26.759    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.093    26.852    
                         clock uncertainty           -0.035    26.817    
    SLICE_X116Y218       FDCE (Recov_fdce_C_CLR)     -0.270    26.547    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         26.547    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 24.734    

Slack (MET) :             24.743ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.471%)  route 0.313ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.759 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X117Y218       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.562    26.759    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X117Y218       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.093    26.852    
                         clock uncertainty           -0.035    26.817    
    SLICE_X117Y218       FDPE (Recov_fdpe_C_PRE)     -0.261    26.556    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         26.556    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 24.743    

Slack (MET) :             24.767ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.471%)  route 0.313ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.759 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.562    26.759    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.093    26.852    
                         clock uncertainty           -0.035    26.817    
    SLICE_X116Y218       FDCE (Recov_fdce_C_CLR)     -0.237    26.580    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.580    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 24.767    

Slack (MET) :             24.767ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.471%)  route 0.313ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.759 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.562    26.759    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.093    26.852    
                         clock uncertainty           -0.035    26.817    
    SLICE_X116Y218       FDCE (Recov_fdce_C_CLR)     -0.237    26.580    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.580    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 24.767    

Slack (MET) :             24.767ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK1 rise@25.600ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.471%)  route 0.313ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.759 - 25.600 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.562    26.759    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.093    26.852    
                         clock uncertainty           -0.035    26.817    
    SLICE_X116Y218       FDCE (Recov_fdce_C_CLR)     -0.237    26.580    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.580    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 24.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.321%)  route 0.153ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.172     0.496    
    SLICE_X116Y218       FDCE (Remov_fdce_C_CLR)     -0.088     0.408    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.321%)  route 0.153ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.172     0.496    
    SLICE_X116Y218       FDCE (Remov_fdce_C_CLR)     -0.088     0.408    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.321%)  route 0.153ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.172     0.496    
    SLICE_X116Y218       FDCE (Remov_fdce_C_CLR)     -0.088     0.408    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.321%)  route 0.153ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.172     0.496    
    SLICE_X116Y218       FDCE (Remov_fdce_C_CLR)     -0.088     0.408    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.321%)  route 0.153ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X116Y218       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X116Y218       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.172     0.496    
    SLICE_X116Y218       FDPE (Remov_fdpe_C_PRE)     -0.090     0.406    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.321%)  route 0.153ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X117Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X117Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.172     0.496    
    SLICE_X117Y218       FDCE (Remov_fdce_C_CLR)     -0.107     0.389    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.321%)  route 0.153ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X117Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X117Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.172     0.496    
    SLICE_X117Y218       FDCE (Remov_fdce_C_CLR)     -0.107     0.389    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.321%)  route 0.153ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y218       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X117Y218       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X117Y218       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.172     0.496    
    SLICE_X117Y218       FDPE (Remov_fdpe_C_PRE)     -0.110     0.386    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK2
  To Clock:  Q1_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack       24.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.713ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.204ns (38.203%)  route 0.330ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 26.761 - 25.600 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.204     1.502 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.330     1.832    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X115Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.564    26.761    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X115Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.114    26.875    
                         clock uncertainty           -0.035    26.840    
    SLICE_X115Y233       FDCE (Recov_fdce_C_CLR)     -0.295    26.545    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.545    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 24.713    

Slack (MET) :             24.713ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.204ns (38.203%)  route 0.330ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 26.761 - 25.600 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.204     1.502 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.330     1.832    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X115Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.564    26.761    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X115Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.114    26.875    
                         clock uncertainty           -0.035    26.840    
    SLICE_X115Y233       FDCE (Recov_fdce_C_CLR)     -0.295    26.545    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.545    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 24.713    

Slack (MET) :             24.738ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.204ns (38.203%)  route 0.330ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 26.761 - 25.600 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.204     1.502 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.330     1.832    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.564    26.761    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.114    26.875    
                         clock uncertainty           -0.035    26.840    
    SLICE_X114Y233       FDPE (Recov_fdpe_C_PRE)     -0.270    26.570    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.570    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 24.738    

Slack (MET) :             24.738ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.204ns (38.203%)  route 0.330ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 26.761 - 25.600 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.204     1.502 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.330     1.832    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.564    26.761    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.114    26.875    
                         clock uncertainty           -0.035    26.840    
    SLICE_X114Y233       FDCE (Recov_fdce_C_CLR)     -0.270    26.570    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         26.570    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 24.738    

Slack (MET) :             24.747ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.204ns (38.203%)  route 0.330ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 26.761 - 25.600 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.204     1.502 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.330     1.832    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X115Y233       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.564    26.761    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X115Y233       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.114    26.875    
                         clock uncertainty           -0.035    26.840    
    SLICE_X115Y233       FDPE (Recov_fdpe_C_PRE)     -0.261    26.579    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         26.579    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 24.747    

Slack (MET) :             24.771ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.204ns (38.203%)  route 0.330ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 26.761 - 25.600 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.204     1.502 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.330     1.832    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.564    26.761    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.114    26.875    
                         clock uncertainty           -0.035    26.840    
    SLICE_X114Y233       FDCE (Recov_fdce_C_CLR)     -0.237    26.603    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.603    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 24.771    

Slack (MET) :             24.771ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.204ns (38.203%)  route 0.330ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 26.761 - 25.600 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.204     1.502 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.330     1.832    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.564    26.761    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.114    26.875    
                         clock uncertainty           -0.035    26.840    
    SLICE_X114Y233       FDCE (Recov_fdce_C_CLR)     -0.237    26.603    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.603    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 24.771    

Slack (MET) :             24.771ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK2 rise@25.600ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.204ns (38.203%)  route 0.330ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 26.761 - 25.600 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.204     1.502 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.330     1.832    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.564    26.761    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.114    26.875    
                         clock uncertainty           -0.035    26.840    
    SLICE_X114Y233       FDCE (Recov_fdce_C_CLR)     -0.237    26.603    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.603    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                 24.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.993%)  route 0.155ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.155     0.714    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.190     0.480    
    SLICE_X114Y233       FDCE (Remov_fdce_C_CLR)     -0.088     0.392    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.993%)  route 0.155ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.155     0.714    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.190     0.480    
    SLICE_X114Y233       FDCE (Remov_fdce_C_CLR)     -0.088     0.392    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.993%)  route 0.155ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.155     0.714    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.190     0.480    
    SLICE_X114Y233       FDCE (Remov_fdce_C_CLR)     -0.088     0.392    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.993%)  route 0.155ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.155     0.714    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.190     0.480    
    SLICE_X114Y233       FDCE (Remov_fdce_C_CLR)     -0.088     0.392    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.993%)  route 0.155ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.155     0.714    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y233       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y233       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.190     0.480    
    SLICE_X114Y233       FDPE (Remov_fdpe_C_PRE)     -0.090     0.390    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.993%)  route 0.155ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.155     0.714    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X115Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X115Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.190     0.480    
    SLICE_X115Y233       FDCE (Remov_fdce_C_CLR)     -0.107     0.373    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.993%)  route 0.155ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.155     0.714    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X115Y233       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X115Y233       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.190     0.480    
    SLICE_X115Y233       FDCE (Remov_fdce_C_CLR)     -0.107     0.373    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.993%)  route 0.155ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X113Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y233       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.155     0.714    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X115Y233       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X115Y233       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.190     0.480    
    SLICE_X115Y233       FDPE (Remov_fdpe_C_PRE)     -0.110     0.370    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK3
  To Clock:  Q1_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack       24.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.651ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.236ns (41.103%)  route 0.338ns (58.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.236     1.544 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.338     1.882    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.292    26.534    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.534    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                 24.651    

Slack (MET) :             24.651ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.236ns (41.103%)  route 0.338ns (58.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.236     1.544 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.338     1.882    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X113Y246       FDCE (Recov_fdce_C_CLR)     -0.292    26.534    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.534    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                 24.651    

Slack (MET) :             24.685ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.236ns (41.103%)  route 0.338ns (58.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.236     1.544 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.338     1.882    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y246       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y246       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X113Y246       FDPE (Recov_fdpe_C_PRE)     -0.258    26.568    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         26.568    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                 24.685    

Slack (MET) :             24.687ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.236ns (41.850%)  route 0.328ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.236     1.544 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.328     1.872    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X114Y246       FDPE (Recov_fdpe_C_PRE)     -0.267    26.559    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.559    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 24.687    

Slack (MET) :             24.687ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.236ns (41.850%)  route 0.328ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.236     1.544 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.328     1.872    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X114Y246       FDCE (Recov_fdce_C_CLR)     -0.267    26.559    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         26.559    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 24.687    

Slack (MET) :             24.720ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.236ns (41.850%)  route 0.328ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.236     1.544 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.328     1.872    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X114Y246       FDCE (Recov_fdce_C_CLR)     -0.234    26.592    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.592    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.720ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.236ns (41.850%)  route 0.328ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.236     1.544 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.328     1.872    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X114Y246       FDCE (Recov_fdce_C_CLR)     -0.234    26.592    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.592    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.720ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (Q1_RXCLK3 rise@25.600ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.236ns (41.850%)  route 0.328ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 26.768 - 25.600 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.236     1.544 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.328     1.872    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                     25.600    25.600 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    25.600 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531    26.131    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066    26.197 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.571    26.768    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.093    26.861    
                         clock uncertainty           -0.035    26.826    
    SLICE_X114Y246       FDCE (Recov_fdce_C_CLR)     -0.234    26.592    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.592    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 24.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (41.009%)  route 0.154ns (58.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.107     0.581 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.154     0.735    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.172     0.505    
    SLICE_X114Y246       FDCE (Remov_fdce_C_CLR)     -0.086     0.419    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (41.009%)  route 0.154ns (58.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.107     0.581 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.154     0.735    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.172     0.505    
    SLICE_X114Y246       FDCE (Remov_fdce_C_CLR)     -0.086     0.419    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (41.009%)  route 0.154ns (58.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.107     0.581 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.154     0.735    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.172     0.505    
    SLICE_X114Y246       FDCE (Remov_fdce_C_CLR)     -0.086     0.419    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (41.009%)  route 0.154ns (58.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.107     0.581 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.154     0.735    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.172     0.505    
    SLICE_X114Y246       FDCE (Remov_fdce_C_CLR)     -0.086     0.419    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (41.009%)  route 0.154ns (58.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.107     0.581 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.154     0.735    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X114Y246       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X114Y246       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.172     0.505    
    SLICE_X114Y246       FDPE (Remov_fdpe_C_PRE)     -0.088     0.417    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.107ns (40.050%)  route 0.160ns (59.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.107     0.581 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.160     0.741    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.172     0.505    
    SLICE_X113Y246       FDCE (Remov_fdce_C_CLR)     -0.105     0.400    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.107ns (40.050%)  route 0.160ns (59.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.107     0.581 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.160     0.741    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y246       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y246       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.172     0.505    
    SLICE_X113Y246       FDCE (Remov_fdce_C_CLR)     -0.105     0.400    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.107ns (40.050%)  route 0.160ns (59.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X116Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.107     0.581 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.160     0.741    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y246       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.457     0.677    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y246       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.172     0.505    
    SLICE_X113Y246       FDPE (Remov_fdpe_C_PRE)     -0.108     0.397    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X109Y280       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X109Y280       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X109Y280       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X109Y280       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X109Y280       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[7]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[7]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X109Y280       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[7]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[8]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[8]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X109Y280       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[8]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[9]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[9]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X109Y280       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[9]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[5]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X108Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X108Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[5]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X108Y280       FDCE (Recov_fdce_C_CLR)     -0.187    18.934    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[5]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.749%)  route 2.655ns (92.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.525ns = ( 18.525 - 10.000 ) 
    Source Clock Delay      (SCD):    9.225ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.380     9.225    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.223     9.448 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.655    12.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X108Y280       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.219    18.525    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X108Y280       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/C
                         clock pessimism              0.663    19.187    
                         clock uncertainty           -0.066    19.121    
    SLICE_X108Y280       FDCE (Recov_fdce_C_CLR)     -0.154    18.967    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  6.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.887%)  route 0.286ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.607     4.094    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X71Y298        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y298        FDPE (Prop_fdpe_C_Q)         0.100     4.194 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.286     4.480    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X70Y301        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.932     4.917    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/MA_DCLK_I
    SLICE_X70Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.527     4.391    
    SLICE_X70Y301        FDCE (Remov_fdce_C_CLR)     -0.050     4.341    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.887%)  route 0.286ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.607     4.094    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X71Y298        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y298        FDPE (Prop_fdpe_C_Q)         0.100     4.194 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.286     4.480    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X70Y301        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.932     4.917    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/MA_DCLK_I
    SLICE_X70Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.527     4.391    
    SLICE_X70Y301        FDCE (Remov_fdce_C_CLR)     -0.050     4.341    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.887%)  route 0.286ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.607     4.094    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X71Y298        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y298        FDPE (Prop_fdpe_C_Q)         0.100     4.194 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.286     4.480    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X70Y301        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.932     4.917    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X70Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.527     4.391    
    SLICE_X70Y301        FDCE (Remov_fdce_C_CLR)     -0.050     4.341    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.887%)  route 0.286ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.607     4.094    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X71Y298        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y298        FDPE (Prop_fdpe_C_Q)         0.100     4.194 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.286     4.480    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X70Y301        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.932     4.917    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X70Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.527     4.391    
    SLICE_X70Y301        FDCE (Remov_fdce_C_CLR)     -0.050     4.341    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.887%)  route 0.286ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.607     4.094    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X71Y298        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y298        FDPE (Prop_fdpe_C_Q)         0.100     4.194 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.286     4.480    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X70Y301        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.932     4.917    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X70Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.527     4.391    
    SLICE_X70Y301        FDCE (Remov_fdce_C_CLR)     -0.050     4.341    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.887%)  route 0.286ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.607     4.094    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X71Y298        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y298        FDPE (Prop_fdpe_C_Q)         0.100     4.194 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.286     4.480    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X71Y301        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.932     4.917    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X71Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.527     4.391    
    SLICE_X71Y301        FDCE (Remov_fdce_C_CLR)     -0.069     4.322    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.322    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.959%)  route 0.109ns (52.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.694     4.181    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X89Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y301        FDCE (Prop_fdce_C_Q)         0.100     4.281 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.109     4.389    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X87Y301        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.936     4.921    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/MA_DCLK_I
    SLICE_X87Y301        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.712     4.210    
    SLICE_X87Y301        FDCE (Remov_fdce_C_CLR)     -0.069     4.141    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -4.141    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.645%)  route 0.172ns (65.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.690     4.177    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X81Y300        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y300        FDPE (Prop_fdpe_C_Q)         0.091     4.268 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.172     4.439    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X81Y298        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.834     4.819    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X81Y298        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.527     4.293    
    SLICE_X81Y298        FDPE (Remov_fdpe_C_PRE)     -0.110     4.183    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.183    
                         arrival time                           4.439    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.019%)  route 0.272ns (67.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.610     4.097    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X81Y298        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_fdpe_C_Q)         0.100     4.197 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.104     4.301    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X80Y298        LUT2 (Prop_lut2_I0_O)        0.028     4.329 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.168     4.497    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X75Y298        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.831     4.816    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X75Y298        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.527     4.290    
    SLICE_X75Y298        FDPE (Remov_fdpe_C_PRE)     -0.072     4.218    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.218    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.135%)  route 0.149ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.610     4.097    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X80Y299        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDRE (Prop_fdre_C_Q)         0.100     4.197 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         0.149     4.346    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X85Y299        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.836     4.821    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X85Y299        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.692     4.130    
    SLICE_X85Y299        FDCE (Remov_fdce_C_CLR)     -0.069     4.061    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.061    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.285    





