library IEEE;
use IEEE.std_logic_1164.all;


entity mux1 is 
generic (retardomux: time := 8ns);
 port(
		x	: in	std_logic;
		y	: in	std_logic;
		z	: out	std_logic;
		sel	: in	std_logic
	);

end mux1;


architecture comportamiento of mux1 is

begin

        z <= x after retardomux when sel = '0' else y after retardomux;
        
end comportamiento;
