{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699320446132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699320446133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 21:27:26 2023 " "Processing started: Mon Nov  6 21:27:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699320446133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320446133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320446133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699320446366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699320446366 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xm23_cpu.v(233) " "Verilog HDL information at xm23_cpu.v(233): always construct contains both blocking and non-blocking assignments" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699320451409 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xm23_cpu.v(243) " "Verilog HDL information at xm23_cpu.v(243): always construct contains both blocking and non-blocking assignments" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 243 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699320451409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm23_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file xm23_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 xm23_cpu " "Found entity 1: xm23_cpu" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "view_data.v(32) " "Verilog HDL information at view_data.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699320451411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_data.v 1 1 " "Found 1 design units, including 1 entities, in source file view_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 view_data " "Found entity 1: view_data" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451413 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instruction_decoder.v(40) " "Verilog HDL information at instruction_decoder.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699320451414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_manip.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_manip.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_manip " "Found entity 1: byte_manip" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cex_code.v 1 1 " "Found 1 design units, including 1 entities, in source file cex_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 cex_code " "Found entity 1: cex_code" {  } { { "cex_code.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(112) " "Verilog HDL information at control_unit.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699320451418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(144) " "Verilog HDL information at control_unit.v(144): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699320451419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451420 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "int_vect_entry.v(41) " "Verilog HDL information at int_vect_entry.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699320451421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_vect_entry.v 1 1 " "Found 1 design units, including 1 entities, in source file int_vect_entry.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_vect_entry " "Found entity 1: int_vect_entry" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_lights.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_lights " "Found entity 1: traffic_lights" {  } { { "traffic_lights.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/traffic_lights.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pedest_button.v(16) " "Verilog HDL information at pedest_button.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699320451423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pedest_button.v 1 1 " "Found 1 design units, including 1 entities, in source file pedest_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 pedest_button " "Found entity 1: pedest_button" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451423 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(17) " "Verilog HDL information at timer.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699320451424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_scr_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file kb_scr_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 kb_scr_drv " "Found entity 1: kb_scr_drv" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320451425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xm23_cpu " "Elaborating entity \"xm23_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699320451465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execution_type xm23_cpu.v(39) " "Verilog HDL or VHDL warning at xm23_cpu.v(39): object \"execution_type\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451466 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extension xm23_cpu.v(41) " "Verilog HDL or VHDL warning at xm23_cpu.v(41): object \"extension\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451466 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mar_mem_bus xm23_cpu.v(97) " "Verilog HDL or VHDL warning at xm23_cpu.v(97): object \"mar_mem_bus\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451466 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(150) " "Verilog HDL or VHDL warning at the xm23_cpu.v(150): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1699320451467 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 xm23_cpu.v(155) " "Verilog HDL assignment warning at xm23_cpu.v(155): truncated value with size 32 to match size of target (16)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451467 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(161) " "Verilog HDL or VHDL warning at the xm23_cpu.v(161): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 161 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1699320451468 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(162) " "Verilog HDL or VHDL warning at the xm23_cpu.v(162): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 162 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1699320451468 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 xm23_cpu.v(177) " "Verilog HDL assignment warning at xm23_cpu.v(177): truncated value with size 8 to match size of target (4)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451468 "|xm23_cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr xm23_cpu.v(236) " "Verilog HDL Always Construct warning at xm23_cpu.v(236): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451471 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bkpnt xm23_cpu.v(233) " "Verilog HDL Always Construct warning at xm23_cpu.v(233): inferring latch(es) for variable \"bkpnt\", which holds its previous value in one or more paths through the always construct" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451471 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(339) " "Verilog HDL assignment warning at xm23_cpu.v(339): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451478 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(340) " "Verilog HDL assignment warning at xm23_cpu.v(340): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451478 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(341) " "Verilog HDL assignment warning at xm23_cpu.v(341): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451478 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(342) " "Verilog HDL assignment warning at xm23_cpu.v(342): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451479 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(343) " "Verilog HDL assignment warning at xm23_cpu.v(343): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451479 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(352) " "Verilog HDL assignment warning at xm23_cpu.v(352): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451479 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_gpio xm23_cpu.v(27) " "Output port \"test_gpio\" at xm23_cpu.v(27) has no driver" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699320451491 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_gpio2 xm23_cpu.v(28) " "Output port \"test_gpio2\" at xm23_cpu.v(28) has no driver" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699320451491 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[0\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[0\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[1\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[1\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[2\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[2\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[3\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[3\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[4\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[4\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[5\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[5\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[6\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[6\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[7\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[7\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[8\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[8\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[9\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[9\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[10\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[10\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[11\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[11\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[12\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[12\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[13\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[13\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[14\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[14\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[15\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[15\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451560 "|xm23_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decode5 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decode5\"" {  } { { "xm23_cpu.v" "decode5" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:ram " "Elaborating entity \"memory\" for hierarchy \"memory:ram\"" {  } { { "xm23_cpu.v" "ram" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "view_data view_data:data_viewer " "Elaborating entity \"view_data\" for hierarchy \"view_data:data_viewer\"" {  } { { "xm23_cpu.v" "data_viewer" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "view_mode view_data.v(46) " "Verilog HDL Always Construct warning at view_data.v(46): variable \"view_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(48) " "Verilog HDL Always Construct warning at view_data.v(48): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_data view_data.v(49) " "Verilog HDL Always Construct warning at view_data.v(49): variable \"mem_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "view_mode view_data.v(51) " "Verilog HDL Always Construct warning at view_data.v(51): variable \"view_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(53) " "Verilog HDL Always Construct warning at view_data.v(53): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(54) " "Verilog HDL Always Construct warning at view_data.v(54): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "psw_data view_data.v(55) " "Verilog HDL Always Construct warning at view_data.v(55): variable \"psw_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_data view_data.v(57) " "Verilog HDL Always Construct warning at view_data.v(57): variable \"reg_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "view_mode view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"view_mode\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451635 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] view_data.v(32) " "Inferred latch for \"data\[0\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] view_data.v(32) " "Inferred latch for \"data\[1\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] view_data.v(32) " "Inferred latch for \"data\[2\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] view_data.v(32) " "Inferred latch for \"data\[3\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] view_data.v(32) " "Inferred latch for \"data\[4\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] view_data.v(32) " "Inferred latch for \"data\[5\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] view_data.v(32) " "Inferred latch for \"data\[6\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] view_data.v(32) " "Inferred latch for \"data\[7\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] view_data.v(32) " "Inferred latch for \"data\[8\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] view_data.v(32) " "Inferred latch for \"data\[9\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] view_data.v(32) " "Inferred latch for \"data\[10\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] view_data.v(32) " "Inferred latch for \"data\[11\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] view_data.v(32) " "Inferred latch for \"data\[12\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] view_data.v(32) " "Inferred latch for \"data\[13\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] view_data.v(32) " "Inferred latch for \"data\[14\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] view_data.v(32) " "Inferred latch for \"data\[15\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_mode\[0\] view_data.v(32) " "Inferred latch for \"view_mode\[0\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_mode\[1\] view_data.v(32) " "Inferred latch for \"view_mode\[1\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] view_data.v(44) " "Inferred latch for \"LEDG\[2\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] view_data.v(44) " "Inferred latch for \"LEDG\[3\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[4\] view_data.v(44) " "Inferred latch for \"LEDG\[4\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[5\] view_data.v(44) " "Inferred latch for \"LEDG\[5\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] view_data.v(44) " "Inferred latch for \"LEDR\[0\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] view_data.v(44) " "Inferred latch for \"LEDR\[1\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] view_data.v(44) " "Inferred latch for \"LEDR\[2\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] view_data.v(44) " "Inferred latch for \"LEDR\[3\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] view_data.v(44) " "Inferred latch for \"LEDR\[4\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] view_data.v(44) " "Inferred latch for \"LEDR\[5\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] view_data.v(44) " "Inferred latch for \"LEDR\[6\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] view_data.v(44) " "Inferred latch for \"LEDR\[7\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] view_data.v(44) " "Inferred latch for \"LEDR\[8\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] view_data.v(44) " "Inferred latch for \"LEDR\[9\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[10\] view_data.v(44) " "Inferred latch for \"LEDR\[10\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[11\] view_data.v(44) " "Inferred latch for \"LEDR\[11\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[12\] view_data.v(44) " "Inferred latch for \"LEDR\[12\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[13\] view_data.v(44) " "Inferred latch for \"LEDR\[13\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[14\] view_data.v(44) " "Inferred latch for \"LEDR\[14\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[15\] view_data.v(44) " "Inferred latch for \"LEDR\[15\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] view_data.v(38) " "Inferred latch for \"LEDG\[0\]\" at view_data.v(38)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] view_data.v(38) " "Inferred latch for \"LEDG\[1\]\" at view_data.v(38)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451636 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sxt_ext " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sxt_ext\"" {  } { { "xm23_cpu.v" "sxt_ext" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451637 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extension sign_extender.v(17) " "Verilog HDL Always Construct warning at sign_extender.v(17): variable \"extension\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sign_extender.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451637 "|xm23_cpu|sign_extender:sxt_ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_manip byte_manip:byte_manipulator " "Elaborating entity \"byte_manip\" for hierarchy \"byte_manip:byte_manipulator\"" {  } { { "xm23_cpu.v" "byte_manipulator" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "high_clr byte_manip.v(22) " "Verilog HDL Always Construct warning at byte_manip.v(22): variable \"high_clr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "high_set byte_manip.v(26) " "Verilog HDL Always Construct warning at byte_manip.v(26): variable \"high_set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "byte_manip.v(15) " "Verilog HDL Case Statement warning at byte_manip.v(15): incomplete case statement has no default case item" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp byte_manip.v(13) " "Verilog HDL Always Construct warning at byte_manip.v(13): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dst_out byte_manip.v(13) " "Verilog HDL Always Construct warning at byte_manip.v(13): inferring latch(es) for variable \"dst_out\", which holds its previous value in one or more paths through the always construct" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[0\] byte_manip.v(13) " "Inferred latch for \"dst_out\[0\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[1\] byte_manip.v(13) " "Inferred latch for \"dst_out\[1\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[2\] byte_manip.v(13) " "Inferred latch for \"dst_out\[2\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[3\] byte_manip.v(13) " "Inferred latch for \"dst_out\[3\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[4\] byte_manip.v(13) " "Inferred latch for \"dst_out\[4\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[5\] byte_manip.v(13) " "Inferred latch for \"dst_out\[5\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[6\] byte_manip.v(13) " "Inferred latch for \"dst_out\[6\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[7\] byte_manip.v(13) " "Inferred latch for \"dst_out\[7\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[8\] byte_manip.v(13) " "Inferred latch for \"dst_out\[8\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[9\] byte_manip.v(13) " "Inferred latch for \"dst_out\[9\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[10\] byte_manip.v(13) " "Inferred latch for \"dst_out\[10\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[11\] byte_manip.v(13) " "Inferred latch for \"dst_out\[11\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[12\] byte_manip.v(13) " "Inferred latch for \"dst_out\[12\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[13\] byte_manip.v(13) " "Inferred latch for \"dst_out\[13\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[14\] byte_manip.v(13) " "Inferred latch for \"dst_out\[14\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[15\] byte_manip.v(13) " "Inferred latch for \"dst_out\[15\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451638 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:ID " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:ID\"" {  } { { "xm23_cpu.v" "ID" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl_unit\"" {  } { { "xm23_cpu.v" "ctrl_unit" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451640 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_FLT control_unit.v(63) " "Verilog HDL or VHDL warning at control_unit.v(63): object \"PC_FLT\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PRI_FLT control_unit.v(63) " "Verilog HDL or VHDL warning at control_unit.v(63): object \"PRI_FLT\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpucycle_new control_unit.v(75) " "Verilog HDL or VHDL warning at control_unit.v(75): object \"cpucycle_new\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_unit.v(122) " "Verilog HDL assignment warning at control_unit.v(122): truncated value with size 32 to match size of target (4)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 control_unit.v(319) " "Verilog HDL assignment warning at control_unit.v(319): truncated value with size 7 to match size of target (4)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 control_unit.v(320) " "Verilog HDL assignment warning at control_unit.v(320): truncated value with size 7 to match size of target (4)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 control_unit.v(344) " "Verilog HDL assignment warning at control_unit.v(344): truncated value with size 7 to match size of target (6)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 control_unit.v(369) " "Verilog HDL assignment warning at control_unit.v(369): truncated value with size 7 to match size of target (6)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 control_unit.v(480) " "Verilog HDL assignment warning at control_unit.v(480): truncated value with size 7 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(214) " "Verilog HDL Case Statement information at control_unit.v(214): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 214 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699320451642 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_vect_entry control_unit:ctrl_unit\|int_vect_entry:iv_ent " "Elaborating entity \"int_vect_entry\" for hierarchy \"control_unit:ctrl_unit\|int_vect_entry:iv_ent\"" {  } { { "control_unit.v" "iv_ent" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451643 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "svc_in_prog int_vect_entry.v(55) " "Verilog HDL Always Construct warning at int_vect_entry.v(55): variable \"svc_in_prog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "svc_inst int_vect_entry.v(61) " "Verilog HDL Always Construct warning at int_vect_entry.v(61): variable \"svc_inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "svc_in_prog int_vect_entry.v(75) " "Verilog HDL Always Construct warning at int_vect_entry.v(75): variable \"svc_in_prog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "svc_in_prog int_vect_entry.v(76) " "Verilog HDL Always Construct warning at int_vect_entry.v(76): variable \"svc_in_prog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "new_curr_pri int_vect_entry.v(76) " "Verilog HDL Always Construct warning at int_vect_entry.v(76): variable \"new_curr_pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_pri int_vect_entry.v(76) " "Verilog HDL Always Construct warning at int_vect_entry.v(76): variable \"curr_pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "int_vect_entry.v(58) " "Verilog HDL Case Statement warning at int_vect_entry.v(58): incomplete case statement has no default case item" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pic_in int_vect_entry.v(186) " "Verilog HDL Always Construct warning at int_vect_entry.v(186): variable \"pic_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prev_pri int_vect_entry.v(186) " "Verilog HDL Always Construct warning at int_vect_entry.v(186): variable \"prev_pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "int_vect_entry.v(187) " "Verilog HDL Case Statement warning at int_vect_entry.v(187): incomplete case statement has no default case item" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 187 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "int_vect_entry.v(255) " "Verilog HDL Case Statement warning at int_vect_entry.v(255): incomplete case statement has no default case item" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 255 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_type int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"inst_type\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "svc_in_prog int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"svc_in_prog\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_dst_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"data_dst_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_src_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"data_src_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word_byte int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"word_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prpo_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"prpo_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"inc_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"dec_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PSW_ENT int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"PSW_ENT\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_src_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"addr_src_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[0\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[1\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[2\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[2\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[3\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[3\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[4\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[4\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSW_ENT\[0\] int_vect_entry.v(41) " "Inferred latch for \"PSW_ENT\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSW_ENT\[1\] int_vect_entry.v(41) " "Inferred latch for \"PSW_ENT\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec_iv int_vect_entry.v(41) " "Inferred latch for \"dec_iv\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_iv int_vect_entry.v(41) " "Inferred latch for \"inc_iv\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prpo_iv int_vect_entry.v(41) " "Inferred latch for \"prpo_iv\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_byte int_vect_entry.v(41) " "Inferred latch for \"word_byte\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[0\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[1\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[2\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[2\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[3\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[3\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[4\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[4\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[0\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[1\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[2\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[2\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[3\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[3\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[4\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[4\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[0\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451644 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[1\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451645 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[2\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[2\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451645 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[3\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[3\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451645 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[4\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[4\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451645 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[5\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[5\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451645 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[6\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[6\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451645 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "svc_in_prog int_vect_entry.v(185) " "Inferred latch for \"svc_in_prog\" at int_vect_entry.v(185)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451645 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:arithmetic_logic_unit " "Elaborating entity \"alu\" for hierarchy \"alu:arithmetic_logic_unit\"" {  } { { "xm23_cpu.v" "arithmetic_logic_unit" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451645 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(30) " "Verilog HDL Always Construct warning at alu.v(30): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451646 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(33) " "Verilog HDL Always Construct warning at alu.v(33): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451646 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451646 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(39) " "Verilog HDL Always Construct warning at alu.v(39): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451646 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451646 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(44) " "Verilog HDL Always Construct warning at alu.v(44): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(44) " "Verilog HDL Always Construct warning at alu.v(44): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(53) " "Verilog HDL Always Construct warning at alu.v(53): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(53) " "Verilog HDL Always Construct warning at alu.v(53): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(57) " "Verilog HDL Always Construct warning at alu.v(57): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(57) " "Verilog HDL Always Construct warning at alu.v(57): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(60) " "Verilog HDL Always Construct warning at alu.v(60): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(60) " "Verilog HDL Always Construct warning at alu.v(60): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(66) " "Verilog HDL Always Construct warning at alu.v(66): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(66) " "Verilog HDL Always Construct warning at alu.v(66): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(70) " "Verilog HDL Always Construct warning at alu.v(70): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(70) " "Verilog HDL Always Construct warning at alu.v(70): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(73) " "Verilog HDL Always Construct warning at alu.v(73): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(73) " "Verilog HDL Always Construct warning at alu.v(73): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(76) " "Verilog HDL Always Construct warning at alu.v(76): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(76) " "Verilog HDL Always Construct warning at alu.v(76): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(79) " "Verilog HDL Always Construct warning at alu.v(79): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(79) " "Verilog HDL Always Construct warning at alu.v(79): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(80) " "Verilog HDL Always Construct warning at alu.v(80): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(83) " "Verilog HDL Always Construct warning at alu.v(83): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(83) " "Verilog HDL Always Construct warning at alu.v(83): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(87) " "Verilog HDL Always Construct warning at alu.v(87): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(87) " "Verilog HDL Always Construct warning at alu.v(87): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(90) " "Verilog HDL Always Construct warning at alu.v(90): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(90) " "Verilog HDL Always Construct warning at alu.v(90): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(93) " "Verilog HDL Always Construct warning at alu.v(93): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(93) " "Verilog HDL Always Construct warning at alu.v(93): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(94) " "Verilog HDL Always Construct warning at alu.v(94): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(97) " "Verilog HDL Always Construct warning at alu.v(97): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(97) " "Verilog HDL Always Construct warning at alu.v(97): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(101) " "Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(103) " "Verilog HDL assignment warning at alu.v(103): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(107) " "Verilog HDL assignment warning at alu.v(107): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(112) " "Verilog HDL assignment warning at alu.v(112): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(120) " "Verilog HDL Always Construct warning at alu.v(120): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(122) " "Verilog HDL assignment warning at alu.v(122): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(129) " "Verilog HDL Always Construct warning at alu.v(129): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(130) " "Verilog HDL Always Construct warning at alu.v(130): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(130) " "Verilog HDL Always Construct warning at alu.v(130): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(133) " "Verilog HDL Always Construct warning at alu.v(133): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(133) " "Verilog HDL Always Construct warning at alu.v(133): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(136) " "Verilog HDL Always Construct warning at alu.v(136): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(137) " "Verilog HDL Always Construct warning at alu.v(137): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(137) " "Verilog HDL Always Construct warning at alu.v(137): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(138) " "Verilog HDL Always Construct warning at alu.v(138): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(141) " "Verilog HDL Always Construct warning at alu.v(141): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(141) " "Verilog HDL Always Construct warning at alu.v(141): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(144) " "Verilog HDL Always Construct warning at alu.v(144): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451647 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(144) " "Verilog HDL Always Construct warning at alu.v(144): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(150) " "Verilog HDL Always Construct warning at alu.v(150): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(150) " "Verilog HDL Always Construct warning at alu.v(150): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(151) " "Verilog HDL Always Construct warning at alu.v(151): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(157) " "Verilog HDL Always Construct warning at alu.v(157): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(157) " "Verilog HDL Always Construct warning at alu.v(157): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(163) " "Verilog HDL Always Construct warning at alu.v(163): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(163) " "Verilog HDL Always Construct warning at alu.v(163): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(164) " "Verilog HDL Always Construct warning at alu.v(164): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(170) " "Verilog HDL Always Construct warning at alu.v(170): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(170) " "Verilog HDL Always Construct warning at alu.v(170): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(176) " "Verilog HDL Always Construct warning at alu.v(176): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(176) " "Verilog HDL Always Construct warning at alu.v(176): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(177) " "Verilog HDL Always Construct warning at alu.v(177): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(183) " "Verilog HDL Always Construct warning at alu.v(183): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(184) " "Verilog HDL Always Construct warning at alu.v(184): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(185) " "Verilog HDL Always Construct warning at alu.v(185): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(185) " "Verilog HDL assignment warning at alu.v(185): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(187) " "Verilog HDL Always Construct warning at alu.v(187): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(187) " "Verilog HDL Always Construct warning at alu.v(187): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(187) " "Verilog HDL assignment warning at alu.v(187): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(193) " "Verilog HDL Always Construct warning at alu.v(193): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(194) " "Verilog HDL Always Construct warning at alu.v(194): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(195) " "Verilog HDL Always Construct warning at alu.v(195): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(195) " "Verilog HDL assignment warning at alu.v(195): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(197) " "Verilog HDL Always Construct warning at alu.v(197): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(197) " "Verilog HDL Always Construct warning at alu.v(197): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(197) " "Verilog HDL assignment warning at alu.v(197): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(203) " "Verilog HDL Always Construct warning at alu.v(203): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(204) " "Verilog HDL Always Construct warning at alu.v(204): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(204) " "Verilog HDL assignment warning at alu.v(204): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(206) " "Verilog HDL Always Construct warning at alu.v(206): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(206) " "Verilog HDL Always Construct warning at alu.v(206): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(206) " "Verilog HDL assignment warning at alu.v(206): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(212) " "Verilog HDL Always Construct warning at alu.v(212): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(213) " "Verilog HDL Always Construct warning at alu.v(213): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(213) " "Verilog HDL assignment warning at alu.v(213): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(215) " "Verilog HDL Always Construct warning at alu.v(215): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(215) " "Verilog HDL Always Construct warning at alu.v(215): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(215) " "Verilog HDL assignment warning at alu.v(215): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(221) " "Verilog HDL Always Construct warning at alu.v(221): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(222) " "Verilog HDL Always Construct warning at alu.v(222): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(222) " "Verilog HDL assignment warning at alu.v(222): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(224) " "Verilog HDL Always Construct warning at alu.v(224): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(224) " "Verilog HDL Always Construct warning at alu.v(224): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(224) " "Verilog HDL assignment warning at alu.v(224): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result alu.v(225) " "Verilog HDL Always Construct warning at alu.v(225): variable \"temp_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result alu.v(226) " "Verilog HDL Always Construct warning at alu.v(226): variable \"temp_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(230) " "Verilog HDL Always Construct warning at alu.v(230): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(231) " "Verilog HDL Always Construct warning at alu.v(231): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(231) " "Verilog HDL assignment warning at alu.v(231): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(233) " "Verilog HDL Always Construct warning at alu.v(233): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(233) " "Verilog HDL Always Construct warning at alu.v(233): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(233) " "Verilog HDL assignment warning at alu.v(233): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(239) " "Verilog HDL Always Construct warning at alu.v(239): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(241) " "Verilog HDL Always Construct warning at alu.v(241): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(243) " "Verilog HDL Always Construct warning at alu.v(243): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451648 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(246) " "Verilog HDL Always Construct warning at alu.v(246): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(247) " "Verilog HDL Always Construct warning at alu.v(247): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(249) " "Verilog HDL Always Construct warning at alu.v(249): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(250) " "Verilog HDL Always Construct warning at alu.v(250): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(253) " "Verilog HDL Always Construct warning at alu.v(253): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(254) " "Verilog HDL Always Construct warning at alu.v(254): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(258) " "Verilog HDL Always Construct warning at alu.v(258): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(259) " "Verilog HDL Always Construct warning at alu.v(259): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(261) " "Verilog HDL Always Construct warning at alu.v(261): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(45) " "Verilog HDL Case Statement warning at alu.v(45): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(28) " "Verilog HDL Always Construct warning at alu.v(28): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_result alu.v(28) " "Verilog HDL Always Construct warning at alu.v(28): inferring latch(es) for variable \"temp_result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(28) " "Inferred latch for \"result\[0\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(28) " "Inferred latch for \"result\[1\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(28) " "Inferred latch for \"result\[2\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(28) " "Inferred latch for \"result\[3\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(28) " "Inferred latch for \"result\[4\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(28) " "Inferred latch for \"result\[5\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(28) " "Inferred latch for \"result\[6\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(28) " "Inferred latch for \"result\[7\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(28) " "Inferred latch for \"result\[8\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(28) " "Inferred latch for \"result\[9\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(28) " "Inferred latch for \"result\[10\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(28) " "Inferred latch for \"result\[11\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(28) " "Inferred latch for \"result\[12\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(28) " "Inferred latch for \"result\[13\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(28) " "Inferred latch for \"result\[14\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(28) " "Inferred latch for \"result\[15\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kb_scr_drv kb_scr_drv:kb_scr " "Elaborating entity \"kb_scr_drv\" for hierarchy \"kb_scr_drv:kb_scr\"" {  } { { "xm23_cpu.v" "kb_scr" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scr_io_i kb_scr_drv.v(25) " "Verilog HDL or VHDL warning at kb_scr_drv.v(25): object \"scr_io_i\" assigned a value but never read" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451650 "|xm23_cpu|kb_scr_drv:kb_scr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scr_ie_i kb_scr_drv.v(25) " "Verilog HDL or VHDL warning at kb_scr_drv.v(25): object \"scr_ie_i\" assigned a value but never read" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451650 "|xm23_cpu|kb_scr_drv:kb_scr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_io_i kb_scr_drv.v(28) " "Verilog HDL or VHDL warning at kb_scr_drv.v(28): object \"kb_io_i\" assigned a value but never read" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451650 "|xm23_cpu|kb_scr_drv:kb_scr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_ie_i kb_scr_drv.v(28) " "Verilog HDL or VHDL warning at kb_scr_drv.v(28): object \"kb_ie_i\" assigned a value but never read" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699320451650 "|xm23_cpu|kb_scr_drv:kb_scr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:TMR " "Elaborating entity \"timer\" for hierarchy \"timer:TMR\"" {  } { { "xm23_cpu.v" "TMR" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451650 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "CSR timer.v(10) " "Verilog HDL warning at timer.v(10): initial value for variable CSR should be constant" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1699320451651 "|xm23_cpu|timer:TMR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clock_table.data_a 0 timer.v(6) " "Net \"clock_table.data_a\" at timer.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699320451651 "|xm23_cpu|timer:TMR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clock_table.waddr_a 0 timer.v(6) " "Net \"clock_table.waddr_a\" at timer.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699320451651 "|xm23_cpu|timer:TMR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clock_table.we_a 0 timer.v(6) " "Net \"clock_table.we_a\" at timer.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699320451651 "|xm23_cpu|timer:TMR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_lights traffic_lights:TL " "Elaborating entity \"traffic_lights\" for hierarchy \"traffic_lights:TL\"" {  } { { "xm23_cpu.v" "TL" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pedest_button pedest_button:PB " "Elaborating entity \"pedest_button\" for hierarchy \"pedest_button:PB\"" {  } { { "xm23_cpu.v" "PB" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320451652 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "CSR pedest_button.v(9) " "Verilog HDL warning at pedest_button.v(9): initial value for variable CSR should be constant" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1699320451652 "|xm23_cpu|pedest_button:PB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CSR_in pedest_button.v(17) " "Verilog HDL Always Construct warning at pedest_button.v(17): variable \"CSR_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451652 "|xm23_cpu|pedest_button:PB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CSR_in pedest_button.v(18) " "Verilog HDL Always Construct warning at pedest_button.v(18): variable \"CSR_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699320451652 "|xm23_cpu|pedest_button:PB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DR_out pedest_button.v(16) " "Verilog HDL Always Construct warning at pedest_button.v(16): inferring latch(es) for variable \"DR_out\", which holds its previous value in one or more paths through the always construct" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699320451652 "|xm23_cpu|pedest_button:PB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_out\[0\] pedest_button.v(16) " "Inferred latch for \"DR_out\[0\]\" at pedest_button.v(16)" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320451652 "|xm23_cpu|pedest_button:PB"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "timer:TMR\|clock_table " "RAM logic \"timer:TMR\|clock_table\" is uninferred due to asynchronous read logic" {  } { { "timer.v" "clock_table" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1699320452363 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699320452363 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/xm23_cpu.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/xm23_cpu.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699320454272 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1699320454272 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699320454272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"memory:ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320454305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"memory:ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/xm23_cpu.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/xm23_cpu.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454305 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699320454305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s72 " "Found entity 1: altsyncram_2s72" {  } { { "db/altsyncram_2s72.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320454344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320454344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320454375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320454375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699320454404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320454404 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699320454772 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inc_iv control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv " "Duplicate LATCH primitive \"control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inc_iv\" merged with LATCH primitive \"control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv\"" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699320454790 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1699320454790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[2\] " "Latch view_data:data_viewer\|LEDG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[3\] " "Latch view_data:data_viewer\|LEDG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[4\] " "Latch view_data:data_viewer\|LEDG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[5\] " "Latch view_data:data_viewer\|LEDG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[0\] " "Latch view_data:data_viewer\|LEDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[1\] " "Latch view_data:data_viewer\|LEDR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[2\] " "Latch view_data:data_viewer\|LEDR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[3\] " "Latch view_data:data_viewer\|LEDR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[4\] " "Latch view_data:data_viewer\|LEDR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[5\] " "Latch view_data:data_viewer\|LEDR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[6\] " "Latch view_data:data_viewer\|LEDR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[7\] " "Latch view_data:data_viewer\|LEDR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[8\] " "Latch view_data:data_viewer\|LEDR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[9\] " "Latch view_data:data_viewer\|LEDR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454791 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[10\] " "Latch view_data:data_viewer\|LEDR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[11\] " "Latch view_data:data_viewer\|LEDR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[12\] " "Latch view_data:data_viewer\|LEDR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[13\] " "Latch view_data:data_viewer\|LEDR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[14\] " "Latch view_data:data_viewer\|LEDR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[15\] " "Latch view_data:data_viewer\|LEDR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[0\] " "Latch view_data:data_viewer\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[1\] " "Latch view_data:data_viewer\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[2\] " "Latch view_data:data_viewer\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[3\] " "Latch view_data:data_viewer\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[4\] " "Latch view_data:data_viewer\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[5\] " "Latch view_data:data_viewer\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[6\] " "Latch view_data:data_viewer\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[7\] " "Latch view_data:data_viewer\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[8\] " "Latch view_data:data_viewer\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[9\] " "Latch view_data:data_viewer\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[10\] " "Latch view_data:data_viewer\|data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[11\] " "Latch view_data:data_viewer\|data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[12\] " "Latch view_data:data_viewer\|data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[13\] " "Latch view_data:data_viewer\|data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[14\] " "Latch view_data:data_viewer\|data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[15\] " "Latch view_data:data_viewer\|data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_cnt\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454792 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[5\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[4\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[2\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[0\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[1\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[4\] " "Latch alu:arithmetic_logic_unit\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[0\] " "Latch alu:arithmetic_logic_unit\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[5\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[1\] " "Latch alu:arithmetic_logic_unit\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|PSW_ENT\[1\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|PSW_ENT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_cnt\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[2\] " "Latch alu:arithmetic_logic_unit\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[3\] " "Latch alu:arithmetic_logic_unit\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[11\] " "Latch alu:arithmetic_logic_unit\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[4\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[4\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[6\] " "Latch alu:arithmetic_logic_unit\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[13\] " "Latch alu:arithmetic_logic_unit\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[9\] " "Latch alu:arithmetic_logic_unit\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[4\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[4\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[12\] " "Latch alu:arithmetic_logic_unit\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[7\] " "Latch alu:arithmetic_logic_unit\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[5\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[10\] " "Latch alu:arithmetic_logic_unit\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[4\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[4\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[15\] " "Latch alu:arithmetic_logic_unit\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[5\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[8\] " "Latch alu:arithmetic_logic_unit\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[5\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[14\] " "Latch alu:arithmetic_logic_unit\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[5\] " "Latch alu:arithmetic_logic_unit\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454793 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[0\] " "Latch byte_manip:byte_manipulator\|dst_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[1\] " "Latch byte_manip:byte_manipulator\|dst_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[2\] " "Latch byte_manip:byte_manipulator\|dst_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[3\] " "Latch byte_manip:byte_manipulator\|dst_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[4\] " "Latch byte_manip:byte_manipulator\|dst_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[5\] " "Latch byte_manip:byte_manipulator\|dst_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[6\] " "Latch byte_manip:byte_manipulator\|dst_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[7\] " "Latch byte_manip:byte_manipulator\|dst_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[8\] " "Latch byte_manip:byte_manipulator\|dst_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[9\] " "Latch byte_manip:byte_manipulator\|dst_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[10\] " "Latch byte_manip:byte_manipulator\|dst_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[11\] " "Latch byte_manip:byte_manipulator\|dst_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[12\] " "Latch byte_manip:byte_manipulator\|dst_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[13\] " "Latch byte_manip:byte_manipulator\|dst_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[14\] " "Latch byte_manip:byte_manipulator\|dst_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[15\] " "Latch byte_manip:byte_manipulator\|dst_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[2\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[3\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[1\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[0\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[4\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454794 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[4\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454795 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[0\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_cnt\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454795 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[1\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_cnt\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454795 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[2\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454795 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|dec_iv " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|dec_iv has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699320454795 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699320454795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test_gpio GND " "Pin \"test_gpio\" is stuck at GND" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699320457921 "|xm23_cpu|test_gpio"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_gpio2 GND " "Pin \"test_gpio2\" is stuck at GND" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699320457921 "|xm23_cpu|test_gpio2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699320457921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699320458057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699320463303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "debugging_tools 24 " "Ignored 24 assignments for entity \"debugging_tools\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity debugging_tools -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463358 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699320463358 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "instr_decode_demo 24 " "Ignored 24 assignments for entity \"instr_decode_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity instr_decode_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699320463359 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "loader 24 " "Ignored 24 assignments for entity \"loader\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463359 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699320463359 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "loader_demo 24 " "Ignored 24 assignments for entity \"loader_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463360 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699320463360 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "register_test 24 " "Ignored 24 assignments for entity \"register_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity register_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320463361 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699320463361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg " "Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320463405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699320463570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699320463570 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699320463740 "|xm23_cpu|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699320463740 "|xm23_cpu|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699320463740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4478 " "Implemented 4478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699320463741 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699320463741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4282 " "Implemented 4282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699320463741 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699320463741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699320463741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 513 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 513 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699320463768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 21:27:43 2023 " "Processing ended: Mon Nov  6 21:27:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699320463768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699320463768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699320463768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699320463768 ""}
