{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 14:12:24 2018 " "Info: Processing started: Tue May 22 14:12:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RB -c RB --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RB -c RB --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "STOR3 RB 13.772 ns Longest " "Info: Longest tpd from source pin \"STOR3\" to destination pin \"RB\" is 13.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns STOR3 1 PIN PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_31; Fanout = 1; PIN Node = 'STOR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOR3 } "NODE_NAME" } } { "RB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RB/RB.bdf" { { 448 144 312 464 "STOR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.253 ns) + CELL(0.545 ns) 6.712 ns inst~420 2 COMB LCCOMB_X1_Y5_N2 1 " "Info: 2: + IC(5.253 ns) + CELL(0.545 ns) = 6.712 ns; Loc. = LCCOMB_X1_Y5_N2; Fanout = 1; COMB Node = 'inst~420'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.798 ns" { STOR3 inst~420 } "NODE_NAME" } } { "RB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RB/RB.bdf" { { 336 816 880 384 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 7.176 ns inst~421 3 COMB LCCOMB_X1_Y5_N12 1 " "Info: 3: + IC(0.286 ns) + CELL(0.178 ns) = 7.176 ns; Loc. = LCCOMB_X1_Y5_N12; Fanout = 1; COMB Node = 'inst~421'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { inst~420 inst~421 } "NODE_NAME" } } { "RB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RB/RB.bdf" { { 336 816 880 384 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 8.033 ns inst~422 4 COMB LCCOMB_X1_Y5_N6 1 " "Info: 4: + IC(0.312 ns) + CELL(0.545 ns) = 8.033 ns; Loc. = LCCOMB_X1_Y5_N6; Fanout = 1; COMB Node = 'inst~422'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { inst~421 inst~422 } "NODE_NAME" } } { "RB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RB/RB.bdf" { { 336 816 880 384 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.513 ns) 8.861 ns inst~424 5 COMB LCCOMB_X1_Y5_N18 1 " "Info: 5: + IC(0.315 ns) + CELL(0.513 ns) = 8.861 ns; Loc. = LCCOMB_X1_Y5_N18; Fanout = 1; COMB Node = 'inst~424'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { inst~422 inst~424 } "NODE_NAME" } } { "RB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RB/RB.bdf" { { 336 816 880 384 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(3.066 ns) 13.772 ns RB 6 PIN PIN_69 0 " "Info: 6: + IC(1.845 ns) + CELL(3.066 ns) = 13.772 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'RB'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { inst~424 RB } "NODE_NAME" } } { "RB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RB/RB.bdf" { { 352 976 1152 368 "RB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.761 ns ( 41.83 % ) " "Info: Total cell delay = 5.761 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.011 ns ( 58.17 % ) " "Info: Total interconnect delay = 8.011 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.772 ns" { STOR3 inst~420 inst~421 inst~422 inst~424 RB } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.772 ns" { STOR3 {} STOR3~combout {} inst~420 {} inst~421 {} inst~422 {} inst~424 {} RB {} } { 0.000ns 0.000ns 5.253ns 0.286ns 0.312ns 0.315ns 1.845ns } { 0.000ns 0.914ns 0.545ns 0.178ns 0.545ns 0.513ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 14:12:24 2018 " "Info: Processing ended: Tue May 22 14:12:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
