Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 18:12:04 Tue Mar 05 2024  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:28s   | 18:12:05 Tue Mar 05 2024  | top -flatten_hierarchy rebuilt                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 18:12:33 Tue Mar 05 2024  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 18:12:33 Tue Mar 05 2024  | Report Synthesis Utilization of Static                                                |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:32s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 18:12:36 Tue Mar 05 2024  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:07s   | 18:12:36 Tue Mar 05 2024  | wbs -flatten_hierarchy rebuilt                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:09s   | 18:12:43 Tue Mar 05 2024  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 18:12:52 Tue Mar 05 2024  | Report Synthesis Utilization of wbs_add                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:18s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 18:12:55 Tue Mar 05 2024  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:07s   | 18:12:55 Tue Mar 05 2024  | wbs -flatten_hierarchy rebuilt                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 18:13:02 Tue Mar 05 2024  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 18:13:03 Tue Mar 05 2024  | Report Synthesis Utilization of wbs_mult                                              |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:10s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 18:13:06 Tue Mar 05 2024  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:07s   | 18:13:06 Tue Mar 05 2024  | wbs -flatten_hierarchy rebuilt                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 18:13:13 Tue Mar 05 2024  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 18:13:13 Tue Mar 05 2024  | Report Synthesis Utilization of wbs_pwm                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:10s


