library verilog;
use verilog.vl_types.all;
entity HILO is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        we              : in     vl_logic;
        i_hi            : in     vl_logic_vector(31 downto 0);
        i_lo            : in     vl_logic_vector(31 downto 0);
        o_hi            : out    vl_logic_vector(31 downto 0);
        o_lo            : out    vl_logic_vector(31 downto 0)
    );
end HILO;
