Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 22:46:33 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.109        0.000                      0                 1522        0.049        0.000                      0                 1522       54.305        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.109        0.000                      0                 1518        0.049        0.000                      0                 1518       54.305        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.471        0.000                      0                    4        0.839        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.201ns  (logic 60.125ns (58.260%)  route 43.076ns (41.740%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=23 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.009   106.150    display/M_alum_out[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124   106.274 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.979   107.254    sm/ram_reg[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I2_O)        0.152   107.406 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.945   108.351    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.460    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.460    
                         arrival time                        -108.351    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.793ns  (logic 60.424ns (58.216%)  route 43.369ns (41.784%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=23 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.581   106.722    sm/D_states_q_reg[4]_0[0]
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.119   106.841 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.449   107.291    sm/D_states_q[4]_i_8_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I1_O)        0.332   107.623 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.642   108.265    sm/D_states_q[1]_i_5_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124   108.389 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.554   108.943    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)       -0.047   116.154    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.154    
                         arrival time                        -108.943    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.701ns  (logic 60.221ns (58.072%)  route 43.480ns (41.929%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.478   106.619    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y5          LUT6 (Prop_lut6_I4_O)        0.124   106.743 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.633   107.377    sm/D_states_q[1]_i_16_n_0
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.124   107.501 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.829   108.330    sm/D_states_q[1]_i_4_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124   108.454 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.398   108.852    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)       -0.067   116.134    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -108.852    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.618ns  (logic 60.417ns (58.307%)  route 43.201ns (41.693%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.559   106.700    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.118   106.818 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.458   107.276    sm/D_states_q[3]_i_10_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I4_O)        0.326   107.602 f  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.488   108.090    sm/D_states_q[3]_i_2_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124   108.214 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.554   108.768    sm/D_states_d__0[3]
    SLICE_X44Y6          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448   115.964    sm/clk
    SLICE_X44Y6          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X44Y6          FDSE (Setup_fdse_C_D)       -0.067   116.121    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.121    
                         arrival time                        -108.769    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.017ns  (logic 60.097ns (58.337%)  route 42.920ns (41.663%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=23 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.009   106.150    display/M_alum_out[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124   106.274 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.979   107.254    sm/ram_reg[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I0_O)        0.124   107.378 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.789   108.167    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.167    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.253ns  (logic 60.424ns (58.520%)  route 42.829ns (41.480%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=23 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.581   106.722    sm/D_states_q_reg[4]_0[0]
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.119   106.841 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.488   107.330    sm/D_states_q[4]_i_8_n_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.332   107.662 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.617   108.279    sm/D_states_q[2]_i_4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124   108.403 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.403    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444   115.960    sm/clk
    SLICE_X38Y8          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X38Y8          FDRE (Setup_fdre_C_D)        0.081   116.265    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.265    
                         arrival time                        -108.403    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.241ns  (logic 60.424ns (58.527%)  route 42.817ns (41.473%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=23 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.581   106.722    sm/D_states_q_reg[4]_0[0]
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.119   106.841 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.488   107.330    sm/D_states_q[4]_i_8_n_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.332   107.662 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.605   108.267    sm/D_states_q[2]_i_4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124   108.391 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.391    sm/D_states_d__0[2]
    SLICE_X38Y8          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444   115.960    sm/clk
    SLICE_X38Y8          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X38Y8          FDRE (Setup_fdre_C_D)        0.077   116.261    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.261    
                         arrival time                        -108.391    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.243ns  (logic 60.424ns (58.526%)  route 42.819ns (41.474%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.510   106.651    sm/D_states_q_reg[4]_0[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.119   106.770 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.460   107.230    sm/D_states_q[4]_i_13_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.332   107.562 f  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.707   108.270    sm/D_states_q[4]_i_5_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I3_O)        0.124   108.394 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   108.394    sm/D_states_d__0[4]
    SLICE_X42Y5          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X42Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X42Y5          FDSE (Setup_fdse_C_D)        0.077   116.278    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.278    
                         arrival time                        -108.394    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.895ns  (logic 60.125ns (58.433%)  route 42.770ns (41.567%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=23 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.419   106.560    sm/D_states_q_reg[4]_0[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I4_O)        0.124   106.684 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.678   107.362    sm/D_states_q[7]_i_11_n_0
    SLICE_X44Y6          LUT4 (Prop_lut4_I1_O)        0.152   107.514 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.531   108.046    sm/D_states_d__0[6]
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.298   116.261    
                         clock uncertainty           -0.035   116.226    
    SLICE_X43Y6          FDRE (Setup_fdre_C_D)       -0.269   115.957    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.957    
                         arrival time                        -108.046    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.140ns  (logic 60.221ns (58.388%)  route 42.919ns (41.612%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X43Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.132     6.739    sm/D_states_q[6]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.153     6.892 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          1.077     7.968    sm/D_states_q[7]_i_6_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.331     8.299 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.710     9.010    sm/ram_reg_i_148_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.134 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.294    10.428    L_reg/M_sm_ra1[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.817    11.369    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.146    11.515 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.117    12.632    sm/M_alum_a[31]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.960 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.960    alum/S[0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.473 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.473    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.590    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.707    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.824 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.824    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.941 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.058 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.058    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.175 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    14.184    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.301 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.301    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.555 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.859    15.415    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.238 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.238    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.694    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.808    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.922 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.718    17.920    alum/temp_out0[30]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.705 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.705    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.819 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.819    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.933 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.933    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.047 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.047    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.161 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.161    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.275 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.660 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.826    20.486    alum/temp_out0[29]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.329    20.815 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.815    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.348 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.348    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.465 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.465    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.582 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.816 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.816    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.050 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.050    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.167 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.167    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.324 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.163    23.487    alum/temp_out0[28]
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.275 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.275    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.389    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.503 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.503    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.617 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.617    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.731 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.731    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.845 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.845    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.959 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.959    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.073 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.073    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.230 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.051    26.281    alum/temp_out0[27]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    26.610 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.143 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.143    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.260 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.260    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.377 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.377    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.494 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.494    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.611 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.002 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.962    28.965    alum/temp_out0[26]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.753 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.753    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.867 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.867    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.981 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.981    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.095 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.095    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.209    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.323 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.323    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.437 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.437    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.551 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.708 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.013    31.721    alum/temp_out0[25]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.329    32.050 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.050    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.583 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.583    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.700 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.700    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.817 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.817    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.934 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.051 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.168 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.285 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.285    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.402 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.402    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.559 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.924    34.482    alum/temp_out0[24]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.332    34.814 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    34.814    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.364 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.364    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.478 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.478    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.592 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.319 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.930    37.249    alum/temp_out0[23]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.329    37.578 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.578    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.698    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.812 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.812    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.926 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.926    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.083 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.177    40.260    alum/temp_out0[22]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.045 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.045    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.159 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.159    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.273 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.273    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.387 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.387    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.501 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.501    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.615 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.615    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.729 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.729    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.843 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.843    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.000 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.017    43.017    alum/temp_out0[21]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.346 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.346    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.896 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.010 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.010    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.124 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.133    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.361    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.475    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.589    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.703    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.177    46.037    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.837 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.837    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.954 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.954    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.071 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.071    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.188 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.197    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.913    48.735    alum/temp_out0[19]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.067 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.067    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.617 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.617    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.731 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.731    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.845 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.845    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.959 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    49.968    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.082 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.082    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.196 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.196    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.310 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.310    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.424 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.581 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.059    51.639    alum/temp_out0[18]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    51.968 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.968    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.501 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.501    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.618 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.618    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.735 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.735    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.852 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.009    52.861    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.978 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.978    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.095 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.095    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.212 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.329 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.329    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.486 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.934    54.420    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.332    54.752 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.752    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.302 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.302    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.416 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.416    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.530 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.530    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.644 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.653    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.767 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.881 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.881    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.995 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.995    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.109 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.109    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.266 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    57.223    alum/temp_out0[16]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    57.552 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.102 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.102    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.216 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.216    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.330 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.444 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.009    58.453    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.567 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.567    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.681 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.795 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.909 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.909    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.066 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.721    59.788    alum/temp_out0[15]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.329    60.117 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.117    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.667 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.216    62.837    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    63.166 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.166    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.716 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.716    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.830    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.944 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.944    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.058 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.009    64.067    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.181 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.181    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.295 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.295    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.409 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.409    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.523 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.680 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.240    65.920    alum/temp_out0[13]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.249 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.249    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.782 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.899 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.899    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.016 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.016    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.133 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.133    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.250 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.259    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.376 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.376    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.493 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.610 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.767 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.169    68.936    alum/temp_out0[12]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.724 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.838    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.952    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.066    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.180 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.180    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.294 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.294    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.408 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    70.417    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.531 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.531    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.688 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.331    72.020    alum/temp_out0[11]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    72.349 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.349    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.899 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.899    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.013 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.592    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.706 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.007    74.870    alum/temp_out0[10]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.199 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.732 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.732    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.849 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.849    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.083 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.083    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.200 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.200    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.317 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.434 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.434    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.551 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    76.560    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.717 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.995    77.712    alum/temp_out0[9]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    78.044 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.044    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.594 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.594    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.708 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.708    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.822 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.549 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.060    80.609    alum/temp_out0[8]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    80.938 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.938    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.471 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.471    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.588 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.588    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.822 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.822    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.939 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.056 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.056    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.173 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.173    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.290 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.447 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.188    83.634    alum/temp_out0[7]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    83.966 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.516 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.630 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.630    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.744 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.858 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.858    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.972 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.972    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.086 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.086    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.200 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.200    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.314 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.314    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.471 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.898    86.370    alum/temp_out0[6]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.155 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.155    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.269 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.269    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.383 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.383    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.497 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.497    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.611 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.611    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.725 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.725    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.839 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.839    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.953 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.953    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.110 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.128    89.237    alum/temp_out0[5]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.022 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.022    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.136 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.136    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.250 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.250    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.364 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.364    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.478 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.478    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.592 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.592    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.706 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.706    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.820 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.829    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.986 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.185    92.171    alum/temp_out0[4]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    92.500 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.500    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.033 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.033    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.150 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.150    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.267 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.267    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.384 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.384    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.501 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.618 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.618    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.735 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.735    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.852 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.009    93.861    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.018 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.150    95.169    alum/temp_out0[3]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    95.501 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.051 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.051    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.165 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.165    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.279 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.279    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.393 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.393    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.507 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.621 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.621    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.735 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.735    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.849 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.849    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.006 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.175    98.181    alum/temp_out0[2]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    98.510 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.510    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.060 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.174 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.174    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.288 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.288    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.402 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.402    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.516 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.516    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.630 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.630    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.744    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.858    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.015 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.067   101.082    alum/temp_out0[1]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.411 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.411    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.961 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.075 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.075    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.189 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.189    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.303 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.303    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.417 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.417    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.531 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.531    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.645 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.645    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.759 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.759    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.916 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.800   103.715    sm/temp_out0[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329   104.044 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.550   104.594    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y26         LUT4 (Prop_lut4_I1_O)        0.124   104.718 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.299   105.017    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.141 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.478   106.619    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y5          LUT6 (Prop_lut6_I4_O)        0.124   106.743 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.633   107.377    sm/D_states_q[1]_i_16_n_0
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.124   107.501 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.665   108.166    sm/D_states_q[1]_i_4_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124   108.290 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.290    sm/D_states_d__0[1]
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.029   116.230    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.230    
                         arrival time                        -108.290    
  -------------------------------------------------------------------
                         slack                                  7.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.004%)  route 0.240ns (62.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.554     1.498    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/clk
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.240     1.879    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y20         FDRE                                         r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/clk
    SLICE_X37Y20         FDRE                                         r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.251     1.760    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.070     1.830    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.332%)  route 0.258ns (64.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    sr3/clk
    SLICE_X35Y10         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.258     1.903    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.332%)  route 0.258ns (64.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    sr3/clk
    SLICE_X35Y10         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.258     1.903    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.332%)  route 0.258ns (64.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    sr3/clk
    SLICE_X35Y10         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.258     1.903    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.332%)  route 0.258ns (64.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    sr3/clk
    SLICE_X35Y10         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.258     1.903    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.104%)  route 0.272ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    sr3/clk
    SLICE_X35Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.917    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.104%)  route 0.272ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    sr3/clk
    SLICE_X35Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.917    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.104%)  route 0.272ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    sr3/clk
    SLICE_X35Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.917    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.104%)  route 0.272ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    sr3/clk
    SLICE_X35Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.917    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y9          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.342%)  route 0.295ns (67.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sr2/clk
    SLICE_X33Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.295     1.943    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y12   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y12   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y12   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y19   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.839ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.471ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.766ns (18.150%)  route 3.454ns (81.850%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X38Y6          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.356     7.023    sm/D_states_q_reg[0]_rep_1
    SLICE_X42Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.298     8.445    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.569 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.800     9.370    fifo_reset_cond/AS[0]
    SLICE_X37Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X37Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                106.471    

Slack (MET) :             106.471ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.766ns (18.150%)  route 3.454ns (81.850%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X38Y6          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.356     7.023    sm/D_states_q_reg[0]_rep_1
    SLICE_X42Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.298     8.445    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.569 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.800     9.370    fifo_reset_cond/AS[0]
    SLICE_X37Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X37Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                106.471    

Slack (MET) :             106.471ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.766ns (18.150%)  route 3.454ns (81.850%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X38Y6          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.356     7.023    sm/D_states_q_reg[0]_rep_1
    SLICE_X42Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.298     8.445    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.569 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.800     9.370    fifo_reset_cond/AS[0]
    SLICE_X37Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X37Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                106.471    

Slack (MET) :             106.471ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.766ns (18.150%)  route 3.454ns (81.850%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X38Y6          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.356     7.023    sm/D_states_q_reg[0]_rep_1
    SLICE_X42Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.298     8.445    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.569 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.800     9.370    fifo_reset_cond/AS[0]
    SLICE_X37Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X37Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                106.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.474%)  route 0.574ns (75.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.300     1.947    sm/D_states_q[5]
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.992 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.274     2.267    fifo_reset_cond/AS[0]
    SLICE_X37Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X37Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X37Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.474%)  route 0.574ns (75.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.300     1.947    sm/D_states_q[5]
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.992 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.274     2.267    fifo_reset_cond/AS[0]
    SLICE_X37Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X37Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X37Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.474%)  route 0.574ns (75.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.300     1.947    sm/D_states_q[5]
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.992 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.274     2.267    fifo_reset_cond/AS[0]
    SLICE_X37Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X37Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X37Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.474%)  route 0.574ns (75.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.300     1.947    sm/D_states_q[5]
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.992 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.274     2.267    fifo_reset_cond/AS[0]
    SLICE_X37Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X37Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X37Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.839    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.854ns  (logic 12.169ns (33.019%)  route 24.685ns (66.981%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.628     5.212    L_reg/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.730 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.004     7.734    L_reg/M_sm_timer[12]
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.886 f  L_reg/L_086f8dea_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     8.719    L_reg/L_086f8dea_remainder0_carry_i_23__1_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.348     9.067 f  L_reg/L_086f8dea_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.835     9.902    L_reg/L_086f8dea_remainder0_carry_i_12__1_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.146    10.048 f  L_reg/L_086f8dea_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.882    L_reg/L_086f8dea_remainder0_carry_i_20__1_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.354    11.236 r  L_reg/L_086f8dea_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.246    L_reg/L_086f8dea_remainder0_carry_i_10__1_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.574 r  L_reg/L_086f8dea_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.574    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.124 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.124    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.346 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.776    14.122    L_reg/L_086f8dea_remainder0_3[4]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.328    14.450 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.116    15.566    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.331    15.897 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.967    16.864    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I3_O)        0.146    17.010 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.858    17.868    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.354    18.222 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.737    18.959    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.354    19.313 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.988    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.961    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.481 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.481    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.598 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.598    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.837 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    22.994    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.301    23.295 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.728    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.852 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.986    24.838    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.962 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.644    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.768 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.635    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.759 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.661    27.420    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.572 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.246    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.578 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.578    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.111 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.111    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.228 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.543 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.166    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.307    30.473 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.765    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.889 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.827    31.715    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.839 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.594    32.433    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.557 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.531    34.088    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.152    34.240 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.069    38.310    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.067 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.067    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.825ns  (logic 11.940ns (32.422%)  route 24.886ns (67.578%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.628     5.212    L_reg/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.730 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.004     7.734    L_reg/M_sm_timer[12]
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.886 f  L_reg/L_086f8dea_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     8.719    L_reg/L_086f8dea_remainder0_carry_i_23__1_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.348     9.067 f  L_reg/L_086f8dea_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.835     9.902    L_reg/L_086f8dea_remainder0_carry_i_12__1_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.146    10.048 f  L_reg/L_086f8dea_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.882    L_reg/L_086f8dea_remainder0_carry_i_20__1_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.354    11.236 r  L_reg/L_086f8dea_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.246    L_reg/L_086f8dea_remainder0_carry_i_10__1_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.574 r  L_reg/L_086f8dea_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.574    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.124 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.124    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.346 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.776    14.122    L_reg/L_086f8dea_remainder0_3[4]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.328    14.450 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.116    15.566    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.331    15.897 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.967    16.864    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I3_O)        0.146    17.010 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.858    17.868    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.354    18.222 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.737    18.959    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.354    19.313 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.988    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.961    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.481 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.481    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.598 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.598    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.837 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    22.994    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.301    23.295 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.728    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.852 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.986    24.838    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.962 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.644    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.768 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.635    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.759 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.661    27.420    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.572 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.246    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.578 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.578    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.111 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.111    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.228 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.543 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.166    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.307    30.473 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.765    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.889 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.977    31.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.990 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    32.655    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.779 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.454    34.233    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.124    34.357 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.125    38.482    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.038 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.038    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.779ns  (logic 11.937ns (32.457%)  route 24.841ns (67.543%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.628     5.212    L_reg/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.730 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.004     7.734    L_reg/M_sm_timer[12]
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.886 f  L_reg/L_086f8dea_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     8.719    L_reg/L_086f8dea_remainder0_carry_i_23__1_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.348     9.067 f  L_reg/L_086f8dea_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.835     9.902    L_reg/L_086f8dea_remainder0_carry_i_12__1_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.146    10.048 f  L_reg/L_086f8dea_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.882    L_reg/L_086f8dea_remainder0_carry_i_20__1_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.354    11.236 r  L_reg/L_086f8dea_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.246    L_reg/L_086f8dea_remainder0_carry_i_10__1_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.574 r  L_reg/L_086f8dea_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.574    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.124 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.124    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.346 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.776    14.122    L_reg/L_086f8dea_remainder0_3[4]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.328    14.450 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.116    15.566    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.331    15.897 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.967    16.864    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I3_O)        0.146    17.010 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.858    17.868    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.354    18.222 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.737    18.959    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.354    19.313 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.988    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.961    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.481 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.481    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.598 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.598    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.837 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    22.994    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.301    23.295 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.728    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.852 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.986    24.838    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.962 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.644    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.768 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.635    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.759 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.661    27.420    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.572 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.246    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.578 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.578    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.111 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.111    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.228 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.543 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.166    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.307    30.473 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.765    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.889 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.977    31.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.990 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    32.655    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.779 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.459    34.238    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.124    34.362 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.076    38.438    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.991 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.991    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.773ns  (logic 12.173ns (33.102%)  route 24.600ns (66.898%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.628     5.212    L_reg/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.730 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.004     7.734    L_reg/M_sm_timer[12]
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.886 f  L_reg/L_086f8dea_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     8.719    L_reg/L_086f8dea_remainder0_carry_i_23__1_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.348     9.067 f  L_reg/L_086f8dea_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.835     9.902    L_reg/L_086f8dea_remainder0_carry_i_12__1_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.146    10.048 f  L_reg/L_086f8dea_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.882    L_reg/L_086f8dea_remainder0_carry_i_20__1_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.354    11.236 r  L_reg/L_086f8dea_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.246    L_reg/L_086f8dea_remainder0_carry_i_10__1_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.574 r  L_reg/L_086f8dea_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.574    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.124 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.124    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.346 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.776    14.122    L_reg/L_086f8dea_remainder0_3[4]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.328    14.450 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.116    15.566    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.331    15.897 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.967    16.864    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I3_O)        0.146    17.010 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.858    17.868    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.354    18.222 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.737    18.959    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.354    19.313 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.988    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.961    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.481 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.481    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.598 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.598    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.837 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    22.994    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.301    23.295 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.728    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.852 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.986    24.838    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.962 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.644    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.768 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.635    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.759 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.661    27.420    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.572 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.246    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.578 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.578    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.111 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.111    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.228 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.543 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.166    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.307    30.473 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.765    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.889 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.827    31.715    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.839 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.594    32.433    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.557 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.529    34.086    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y15         LUT4 (Prop_lut4_I1_O)        0.152    34.238 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.986    38.224    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.985 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.985    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.568ns  (logic 11.442ns (31.289%)  route 25.126ns (68.711%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.630     5.214    L_reg/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.692 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.688     7.381    L_reg/M_sm_pac[8]
    SLICE_X62Y8          LUT5 (Prop_lut5_I1_O)        0.295     7.676 f  L_reg/L_086f8dea_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.003     8.679    L_reg/L_086f8dea_remainder0_carry_i_24_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.803 f  L_reg/L_086f8dea_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.765     9.568    L_reg/L_086f8dea_remainder0_carry__1_i_7_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I2_O)        0.118     9.686 f  L_reg/L_086f8dea_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.827    10.513    L_reg/L_086f8dea_remainder0_carry_i_20_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.326    10.839 r  L_reg/L_086f8dea_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.676    11.515    L_reg/L_086f8dea_remainder0_carry_i_10_n_0
    SLICE_X60Y5          LUT4 (Prop_lut4_I1_O)        0.124    11.639 r  L_reg/L_086f8dea_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.639    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.172 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.391 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.830    13.222    L_reg/L_086f8dea_remainder0[4]
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.543 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.852    14.394    L_reg/i__carry__1_i_14_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.326    14.720 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.172    L_reg/i__carry__1_i_15_n_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.322 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.114    16.436    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.356    16.792 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    17.643    L_reg/i__carry_i_19_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I1_O)        0.326    17.969 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.897    18.866    L_reg/i__carry__0_i_11_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.124    18.990 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.953    19.943    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y5          LUT6 (Prop_lut6_I2_O)        0.124    20.067 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.067    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.465 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.704 f  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.979    21.683    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2[2]
    SLICE_X62Y5          LUT5 (Prop_lut5_I1_O)        0.302    21.985 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.418    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.542 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.291    23.833    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.957 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.900    24.858    L_reg/i__carry_i_13_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.982 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.806    25.788    L_reg/i__carry_i_24_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.124    25.912 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.039    26.951    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.103 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.673    27.776    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.102 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.102    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.652 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.652    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.766 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.766    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.079 f  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.707    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.013 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.639    30.652    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.776 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.854    31.630    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.754 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    32.561    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I3_O)        0.124    32.685 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.892    33.577    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I2_O)        0.150    33.727 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.276    38.003    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.782 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.782    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.279ns  (logic 11.928ns (32.879%)  route 24.351ns (67.121%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.628     5.212    L_reg/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.730 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.004     7.734    L_reg/M_sm_timer[12]
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.886 f  L_reg/L_086f8dea_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     8.719    L_reg/L_086f8dea_remainder0_carry_i_23__1_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.348     9.067 f  L_reg/L_086f8dea_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.835     9.902    L_reg/L_086f8dea_remainder0_carry_i_12__1_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.146    10.048 f  L_reg/L_086f8dea_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.882    L_reg/L_086f8dea_remainder0_carry_i_20__1_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.354    11.236 r  L_reg/L_086f8dea_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.246    L_reg/L_086f8dea_remainder0_carry_i_10__1_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.574 r  L_reg/L_086f8dea_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.574    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.124 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.124    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.346 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.776    14.122    L_reg/L_086f8dea_remainder0_3[4]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.328    14.450 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.116    15.566    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.331    15.897 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.967    16.864    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I3_O)        0.146    17.010 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.858    17.868    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.354    18.222 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.737    18.959    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.354    19.313 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.988    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.961    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.481 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.481    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.598 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.598    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.837 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    22.994    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.301    23.295 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.728    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.852 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.986    24.838    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.962 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.644    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.768 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.635    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.759 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.661    27.420    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.572 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.246    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.578 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.578    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.111 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.111    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.228 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.543 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.166    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.307    30.473 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.765    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.889 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.827    31.715    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.839 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.594    32.433    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.557 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.531    34.088    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y15         LUT4 (Prop_lut4_I1_O)        0.124    34.212 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.735    37.947    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.491 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.491    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.060ns  (logic 12.164ns (33.734%)  route 23.896ns (66.266%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.628     5.212    L_reg/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.730 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.004     7.734    L_reg/M_sm_timer[12]
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.886 f  L_reg/L_086f8dea_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     8.719    L_reg/L_086f8dea_remainder0_carry_i_23__1_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.348     9.067 f  L_reg/L_086f8dea_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.835     9.902    L_reg/L_086f8dea_remainder0_carry_i_12__1_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.146    10.048 f  L_reg/L_086f8dea_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.882    L_reg/L_086f8dea_remainder0_carry_i_20__1_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.354    11.236 r  L_reg/L_086f8dea_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.246    L_reg/L_086f8dea_remainder0_carry_i_10__1_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.574 r  L_reg/L_086f8dea_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.574    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.124 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.124    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.346 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.776    14.122    L_reg/L_086f8dea_remainder0_3[4]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.328    14.450 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.116    15.566    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.331    15.897 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.967    16.864    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I3_O)        0.146    17.010 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.858    17.868    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.354    18.222 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.737    18.959    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.354    19.313 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.988    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.961    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.481 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.481    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.598 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.598    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.837 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    22.994    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.301    23.295 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.728    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.852 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.986    24.838    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.962 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.644    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.768 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.635    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.759 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.661    27.420    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.572 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.246    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.578 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.578    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.111 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.111    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.228 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.543 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.166    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.307    30.473 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.765    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.889 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.977    31.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.990 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    32.655    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.779 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.454    34.233    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.154    34.387 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.135    37.522    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.273 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.273    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.030ns  (logic 11.935ns (33.124%)  route 24.095ns (66.876%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.628     5.212    L_reg/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.518     5.730 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.004     7.734    L_reg/M_sm_timer[12]
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.886 f  L_reg/L_086f8dea_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     8.719    L_reg/L_086f8dea_remainder0_carry_i_23__1_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.348     9.067 f  L_reg/L_086f8dea_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.835     9.902    L_reg/L_086f8dea_remainder0_carry_i_12__1_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.146    10.048 f  L_reg/L_086f8dea_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.834    10.882    L_reg/L_086f8dea_remainder0_carry_i_20__1_n_0
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.354    11.236 r  L_reg/L_086f8dea_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.246    L_reg/L_086f8dea_remainder0_carry_i_10__1_n_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.328    12.574 r  L_reg/L_086f8dea_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.574    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.124 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.124    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.346 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.776    14.122    L_reg/L_086f8dea_remainder0_3[4]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.328    14.450 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.116    15.566    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.331    15.897 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.967    16.864    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I3_O)        0.146    17.010 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.858    17.868    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.354    18.222 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.737    18.959    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.354    19.313 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.988    20.301    L_reg/i__carry_i_11__3_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.961    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.481 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.481    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.598 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.598    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.837 f  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.157    22.994    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.301    23.295 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.728    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.852 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.986    24.838    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.962 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.644    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.768 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.635    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.759 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.661    27.420    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.572 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    28.246    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.578 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.578    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.111 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.111    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.228 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.228    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.543 r  timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.166    timerseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.307    30.473 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.765    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.889 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.827    31.715    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.839 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.594    32.433    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.557 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.529    34.086    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124    34.210 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.481    37.692    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.242 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.242    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.937ns  (logic 11.204ns (31.177%)  route 24.733ns (68.823%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.630     5.214    L_reg/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.692 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.688     7.381    L_reg/M_sm_pac[8]
    SLICE_X62Y8          LUT5 (Prop_lut5_I1_O)        0.295     7.676 f  L_reg/L_086f8dea_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.003     8.679    L_reg/L_086f8dea_remainder0_carry_i_24_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.803 f  L_reg/L_086f8dea_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.765     9.568    L_reg/L_086f8dea_remainder0_carry__1_i_7_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I2_O)        0.118     9.686 f  L_reg/L_086f8dea_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.827    10.513    L_reg/L_086f8dea_remainder0_carry_i_20_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.326    10.839 r  L_reg/L_086f8dea_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.676    11.515    L_reg/L_086f8dea_remainder0_carry_i_10_n_0
    SLICE_X60Y5          LUT4 (Prop_lut4_I1_O)        0.124    11.639 r  L_reg/L_086f8dea_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.639    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.172 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.391 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.830    13.222    L_reg/L_086f8dea_remainder0[4]
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.543 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.852    14.394    L_reg/i__carry__1_i_14_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.326    14.720 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.172    L_reg/i__carry__1_i_15_n_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.322 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.114    16.436    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.356    16.792 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    17.643    L_reg/i__carry_i_19_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I1_O)        0.326    17.969 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.897    18.866    L_reg/i__carry__0_i_11_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.124    18.990 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.953    19.943    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y5          LUT6 (Prop_lut6_I2_O)        0.124    20.067 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.067    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.465 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.704 f  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.979    21.683    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2[2]
    SLICE_X62Y5          LUT5 (Prop_lut5_I1_O)        0.302    21.985 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.418    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.542 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.291    23.833    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.957 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.900    24.858    L_reg/i__carry_i_13_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.982 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.806    25.788    L_reg/i__carry_i_24_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.124    25.912 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.039    26.951    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.103 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.673    27.776    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.102 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.102    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.652 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.652    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.766 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.766    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.079 f  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.707    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.013 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.639    30.652    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.776 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.854    31.630    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.754 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    32.561    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I3_O)        0.124    32.685 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.892    33.577    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    33.701 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.883    37.584    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.152 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.152    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.657ns  (logic 11.209ns (31.437%)  route 24.448ns (68.563%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.630     5.214    L_reg/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.692 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.688     7.381    L_reg/M_sm_pac[8]
    SLICE_X62Y8          LUT5 (Prop_lut5_I1_O)        0.295     7.676 f  L_reg/L_086f8dea_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.003     8.679    L_reg/L_086f8dea_remainder0_carry_i_24_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.803 f  L_reg/L_086f8dea_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.765     9.568    L_reg/L_086f8dea_remainder0_carry__1_i_7_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I2_O)        0.118     9.686 f  L_reg/L_086f8dea_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.827    10.513    L_reg/L_086f8dea_remainder0_carry_i_20_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.326    10.839 r  L_reg/L_086f8dea_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.676    11.515    L_reg/L_086f8dea_remainder0_carry_i_10_n_0
    SLICE_X60Y5          LUT4 (Prop_lut4_I1_O)        0.124    11.639 r  L_reg/L_086f8dea_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.639    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.172 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_086f8dea_remainder0_carry_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.391 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.830    13.222    L_reg/L_086f8dea_remainder0[4]
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.321    13.543 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.852    14.394    L_reg/i__carry__1_i_14_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.326    14.720 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.172    L_reg/i__carry__1_i_15_n_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I3_O)        0.150    15.322 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.114    16.436    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.356    16.792 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    17.643    L_reg/i__carry_i_19_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I1_O)        0.326    17.969 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.897    18.866    L_reg/i__carry__0_i_11_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.124    18.990 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.953    19.943    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y5          LUT6 (Prop_lut6_I2_O)        0.124    20.067 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.067    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.465 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.704 f  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.979    21.683    L_reg/L_086f8dea_remainder0_inferred__1/i__carry__2[2]
    SLICE_X62Y5          LUT5 (Prop_lut5_I1_O)        0.302    21.985 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.418    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.542 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.291    23.833    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.957 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.900    24.858    L_reg/i__carry_i_13_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.982 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.806    25.788    L_reg/i__carry_i_24_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.124    25.912 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.039    26.951    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.103 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.673    27.776    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.102 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.102    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.652 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.652    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.766 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.766    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.079 r  aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.707    aseg_driver/decimal_renderer/L_086f8dea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.013 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.639    30.652    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.776 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.854    31.630    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.754 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.560    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.684 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.774    33.457    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.124    33.581 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.717    37.298    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.871 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.871    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.407ns (61.593%)  route 0.877ns (38.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    display/clk
    SLICE_X40Y12         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.877     2.522    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.788 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.788    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.407ns (61.063%)  route 0.897ns (38.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    display/clk
    SLICE_X40Y12         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.897     2.542    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.809 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.809    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.409ns (61.166%)  route 0.895ns (38.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    display/clk
    SLICE_X41Y10         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.895     2.541    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.809 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.809    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.408ns (60.737%)  route 0.910ns (39.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    display/clk
    SLICE_X41Y10         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.910     2.556    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.823 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.823    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.431ns (61.490%)  route 0.896ns (38.510%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.592     1.536    bseg_driver/ctr/clk
    SLICE_X58Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.343     2.020    bseg_driver/ctr/S[1]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.045     2.065 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.618    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.863 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.863    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.455ns (61.215%)  route 0.922ns (38.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.560     1.504    display/clk
    SLICE_X42Y12         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.922     2.590    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.881 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.881    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.433ns (60.575%)  route 0.933ns (39.425%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.592     1.536    bseg_driver/ctr/clk
    SLICE_X58Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.381     2.057    bseg_driver/ctr/S[0]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.045     2.102 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.655    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.902 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.902    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.420ns (58.469%)  route 1.009ns (41.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    display/clk
    SLICE_X41Y10         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.009     2.654    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.933 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.933    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.475ns (60.355%)  route 0.969ns (39.645%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.592     1.536    bseg_driver/ctr/clk
    SLICE_X58Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.381     2.057    bseg_driver/ctr/S[0]
    SLICE_X64Y16         LUT2 (Prop_lut2_I1_O)        0.043     2.100 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.688    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.979 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.979    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.643ns (30.374%)  route 3.766ns (69.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.487     4.006    reset_cond/butt_reset_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.130 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.279     5.409    reset_cond/M_reset_cond_in
    SLICE_X48Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446     4.851    reset_cond/clk
    SLICE_X48Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.180ns  (logic 1.643ns (31.717%)  route 3.537ns (68.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.487     4.006    reset_cond/butt_reset_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.130 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.050     5.180    reset_cond/M_reset_cond_in
    SLICE_X47Y14         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443     4.848    reset_cond/clk
    SLICE_X47Y14         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 1.643ns (33.077%)  route 3.324ns (66.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.487     4.006    reset_cond/butt_reset_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.130 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.837     4.967    reset_cond/M_reset_cond_in
    SLICE_X42Y9          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445     4.850    reset_cond/clk
    SLICE_X42Y9          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 1.643ns (33.077%)  route 3.324ns (66.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.487     4.006    reset_cond/butt_reset_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.130 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.837     4.967    reset_cond/M_reset_cond_in
    SLICE_X42Y9          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.445     4.850    reset_cond/clk
    SLICE_X42Y9          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 1.639ns (39.139%)  route 2.548ns (60.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.548     4.062    forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.186    forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X39Y33         FDRE                                         r  forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.438     4.843    forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/clk
    SLICE_X39Y33         FDRE                                         r  forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 1.630ns (40.966%)  route 2.349ns (59.034%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.349     3.856    forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.980 r  forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.980    forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X37Y28         FDRE                                         r  forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.433     4.838    forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/clk
    SLICE_X37Y28         FDRE                                         r  forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 1.653ns (42.440%)  route 2.242ns (57.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.242     3.771    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.895    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.436     4.841    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/clk
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.786ns  (logic 1.658ns (43.807%)  route 2.127ns (56.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.127     3.662    forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.786 r  forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.786    forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.436     4.841    forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/clk
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.641ns (45.706%)  route 1.950ns (54.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.950     3.467    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.591 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.591    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X34Y14         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.439     4.844    cond_butt_next_play/sync/clk
    SLICE_X34Y14         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2070244684[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.313ns (27.146%)  route 0.840ns (72.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.840     1.107    forLoop_idx_0_2070244684[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.152 r  forLoop_idx_0_2070244684[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.152    forLoop_idx_0_2070244684[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_2070244684[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.822     2.012    forLoop_idx_0_2070244684[1].cond_butt_dirs/sync/clk
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_2070244684[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1167825307[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.329ns (28.119%)  route 0.840ns (71.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.840     1.124    forLoop_idx_0_1167825307[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.169 r  forLoop_idx_0_1167825307[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.169    forLoop_idx_0_1167825307[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_1167825307[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.822     2.012    forLoop_idx_0_1167825307[0].cond_butt_sel_desel/sync/clk
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_1167825307[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.330ns (26.936%)  route 0.895ns (73.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.895     1.180    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.225 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.225    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X34Y14         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.826     2.016    cond_butt_next_play/sync/clk
    SLICE_X34Y14         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.347ns (26.834%)  route 0.945ns (73.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.945     1.247    forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.292 r  forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.292    forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.822     2.012    forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/clk
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_2070244684[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.341ns (25.818%)  route 0.981ns (74.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.981     1.277    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.322 r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.322    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.822     2.012    forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/clk
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_2070244684[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.319ns (23.358%)  route 1.046ns (76.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.046     1.320    forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.365 r  forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.365    forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X37Y28         FDRE                                         r  forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.820     2.010    forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/clk
    SLICE_X37Y28         FDRE                                         r  forLoop_idx_0_2070244684[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.327ns (22.128%)  route 1.151ns (77.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.151     1.433    forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.478 r  forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.478    forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X39Y33         FDRE                                         r  forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.825     2.015    forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/clk
    SLICE_X39Y33         FDRE                                         r  forLoop_idx_0_1167825307[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.331ns (19.216%)  route 1.393ns (80.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.375    reset_cond/butt_reset_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.420 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.304     1.724    reset_cond/M_reset_cond_in
    SLICE_X42Y9          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    reset_cond/clk
    SLICE_X42Y9          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.331ns (19.216%)  route 1.393ns (80.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.375    reset_cond/butt_reset_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.420 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.304     1.724    reset_cond/M_reset_cond_in
    SLICE_X42Y9          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    reset_cond/clk
    SLICE_X42Y9          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





