// Seed: 562523158
module module_0 (
    module_0,
    id_2,
    id_3
);
  output wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  assign id_3 = id_2[1];
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri   id_4,
    output wor   id_5
);
  parameter id_7 = 1'b0;
  parameter id_8 = id_7[-1'd0];
  reg id_9;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8
  );
  always @(*) begin : LABEL_0
    for (id_9 = 1; id_9; id_0 = -1 > 1) begin : LABEL_1
      id_9 <= -1;
    end
    id_9 <= id_9;
  end
endmodule
