/usr/local/diamond/3.4_x64/synpbase/bin/m_gen_lattice  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1"   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/synlog/report/Prototype_impl1_fpga_mapper.xml"  -flow mapping  -multisrs  -oedif  "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/Prototype_impl1.edi"   -freq 1.000   "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/synwork/Prototype_impl1_prem.srd"  -devicelib  /usr/local/diamond/3.4_x64/synpbase/lib/lucent/machxo2.v  -devicelib  /usr/local/diamond/3.4_x64/synpbase/lib/lucent/pmi_def.v  -ologparam  "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/syntmp/Prototype_impl1.plg"  -osyn  "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/Prototype_impl1.srm"  -prjdir  "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/"  -prjname  proj_1  -log  "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/synlog/Prototype_impl1_fpga_mapper.srr" 
rc:1 success:1
/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/Prototype_impl1.edi|o|1449109976|161422
/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/synwork/Prototype_impl1_prem.srd|i|1449109974|18783
/usr/local/diamond/3.4_x64/synpbase/lib/lucent/machxo2.v|i|1425003433|49748
/usr/local/diamond/3.4_x64/synpbase/lib/lucent/pmi_def.v|i|1425003433|39414
"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/syntmp/Prototype_impl1.plg"|o|0|0
/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/Prototype_impl1.srm|o|1449109976|10320
/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/verilog pin tests/impl1/synlog/Prototype_impl1_fpga_mapper.srr|o|1449109976|17141
/usr/local/diamond/3.4_x64/synpbase/linux_a_64/m_gen_lattice|i|1425003434|28775848
/usr/local/diamond/3.4_x64/synpbase/linux/m_gen_lattice|i|1425003434|26859124
/usr/local/diamond/3.4_x64/synpbase/bin/m_gen_lattice|i|1415898999|345
