-- generated by newgenasym Tue Nov 29 16:55:27 2016

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity d_esd_diffpair is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\1a\:      INOUT  STD_LOGIC;    
	\1b\:      INOUT  STD_LOGIC;    
	\2a\:      INOUT  STD_LOGIC;    
	\2b\:      INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\3a\:      INOUT  STD_LOGIC;    
	\3b\:      INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\4a\:      INOUT  STD_LOGIC;    
	\4b\:      INOUT  STD_LOGIC;    
	\6\:       INOUT  STD_LOGIC;    
	A:         INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC;    
	CH1:       INOUT  STD_LOGIC;    
	CH2:       INOUT  STD_LOGIC;    
	CH3:       INOUT  STD_LOGIC;    
	CH4:       INOUT  STD_LOGIC;    
	D1N:       INOUT  STD_LOGIC;    
	D1P:       INOUT  STD_LOGIC;    
	D2N:       INOUT  STD_LOGIC;    
	D2P:       INOUT  STD_LOGIC;    
	DM:        INOUT  STD_LOGIC;    
	DN:        INOUT  STD_LOGIC;    
	DP:        INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	GND4:      IN     STD_LOGIC;    
	ID:        INOUT  STD_LOGIC;    
	IN_1N:     INOUT  STD_LOGIC;    
	IN_1P:     INOUT  STD_LOGIC;    
	IN_2N:     INOUT  STD_LOGIC;    
	IN_2P:     INOUT  STD_LOGIC;    
	IN_3N:     INOUT  STD_LOGIC;    
	IN_3P:     INOUT  STD_LOGIC;    
	IN_4N:     INOUT  STD_LOGIC;    
	IN_4P:     INOUT  STD_LOGIC;    
	LINE1:     INOUT  STD_LOGIC;    
	LINE2:     INOUT  STD_LOGIC;    
	LINE3:     INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC_CH1:    INOUT  STD_LOGIC;    
	NC_CH2:    INOUT  STD_LOGIC;    
	NC_CH3:    INOUT  STD_LOGIC;    
	NC_CH4:    INOUT  STD_LOGIC;    
	OUT_1N:    INOUT  STD_LOGIC;    
	OUT_1P:    INOUT  STD_LOGIC;    
	OUT_2N:    INOUT  STD_LOGIC;    
	OUT_2P:    INOUT  STD_LOGIC;    
	OUT_3N:    INOUT  STD_LOGIC;    
	OUT_3P:    INOUT  STD_LOGIC;    
	OUT_4N:    INOUT  STD_LOGIC;    
	OUT_4P:    INOUT  STD_LOGIC;    
	PWR:       IN     STD_LOGIC;    
	PWR1:      IN     STD_LOGIC;    
	TP:        IN     STD_LOGIC;    
	VBUS:      INOUT  STD_LOGIC);
end d_esd_diffpair;
