#generate a signal input
#dump into a text file

#process the data in verilog testbench

#load the result
#plot the result and the same thing with NumPy